{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417560507147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417560507148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 17:48:26 2014 " "Processing started: Tue Dec 02 17:48:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417560507148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417560507148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Music_Systhesizer -c Music_Systhesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Music_Systhesizer -c Music_Systhesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417560507148 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417560507935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/lab7_usb.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/lab7_usb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_usb " "Found entity 1: lab7_usb" {  } { { "lab7_usb/lab7_usb.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/lab7_usb.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508023 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keybuffer.sv(10) " "Verilog HDL information at keybuffer.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "lab7_usb/keybuffer.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/keybuffer.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417560508026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/keybuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/keybuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keybuffer " "Found entity 1: keybuffer" {  } { { "lab7_usb/keybuffer.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/keybuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/usb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/usb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system " "Found entity 1: usb_system" {  } { { "lab7_usb/usb_system/synthesis/usb_system.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/usb_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_reset_controller.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_irq_mapper " "Found entity 1: usb_system_irq_mapper" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_irq_mapper.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_1 " "Found entity 1: usb_system_mm_interconnect_1" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0 " "Found entity 1: usb_system_mm_interconnect_0" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_usb/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508095 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: usb_system_mm_interconnect_0_rsp_mux_001" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_mux " "Found entity 1: usb_system_mm_interconnect_0_rsp_mux" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_demux_003 " "Found entity 1: usb_system_mm_interconnect_0_rsp_demux_003" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_003.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_rsp_demux " "Found entity 1: usb_system_mm_interconnect_0_rsp_demux" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: usb_system_mm_interconnect_0_cmd_mux_003" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_mux " "Found entity 1: usb_system_mm_interconnect_0_cmd_mux" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: usb_system_mm_interconnect_0_cmd_demux_001" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_cmd_demux " "Found entity 1: usb_system_mm_interconnect_0_cmd_demux" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417560508133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417560508133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_005_default_decode" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508134 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router_005 " "Found entity 2: usb_system_mm_interconnect_0_router_005" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417560508137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417560508138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_002_default_decode" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508139 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router_002 " "Found entity 2: usb_system_mm_interconnect_0_router_002" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417560508142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417560508142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_001_default_decode" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508143 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router_001 " "Found entity 2: usb_system_mm_interconnect_0_router_001" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel usb_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417560508147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel usb_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at usb_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1417560508147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_mm_interconnect_0_router_default_decode " "Found entity 1: usb_system_mm_interconnect_0_router_default_decode" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508148 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_mm_interconnect_0_router " "Found entity 2: usb_system_mm_interconnect_0_router" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/cy7c67200_if.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/cy7c67200_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 CY7C67200_IF " "Found entity 1: CY7C67200_IF" {  } { { "lab7_usb/usb_system/synthesis/submodules/CY7C67200_IF.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/CY7C67200_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_keycode " "Found entity 1: usb_system_keycode" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_keycode.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v 4 4 " "Found 4 design units, including 4 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_clocks_dffpipe_l2c " "Found entity 1: usb_system_clocks_dffpipe_l2c" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508197 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_clocks_stdsync_sv6 " "Found entity 2: usb_system_clocks_stdsync_sv6" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508197 ""} { "Info" "ISGN_ENTITY_NAME" "3 usb_system_clocks_altpll_pqa2 " "Found entity 3: usb_system_clocks_altpll_pqa2" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508197 ""} { "Info" "ISGN_ENTITY_NAME" "4 usb_system_clocks " "Found entity 4: usb_system_clocks" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_register_bank_a_module " "Found entity 1: usb_system_cpu_register_bank_a_module" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_cpu_register_bank_b_module " "Found entity 2: usb_system_cpu_register_bank_b_module" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "3 usb_system_cpu_nios2_oci_debug " "Found entity 3: usb_system_cpu_nios2_oci_debug" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "4 usb_system_cpu_ociram_sp_ram_module " "Found entity 4: usb_system_cpu_ociram_sp_ram_module" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "5 usb_system_cpu_nios2_ocimem " "Found entity 5: usb_system_cpu_nios2_ocimem" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "6 usb_system_cpu_nios2_avalon_reg " "Found entity 6: usb_system_cpu_nios2_avalon_reg" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "7 usb_system_cpu_nios2_oci_break " "Found entity 7: usb_system_cpu_nios2_oci_break" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "8 usb_system_cpu_nios2_oci_xbrk " "Found entity 8: usb_system_cpu_nios2_oci_xbrk" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "9 usb_system_cpu_nios2_oci_dbrk " "Found entity 9: usb_system_cpu_nios2_oci_dbrk" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "10 usb_system_cpu_nios2_oci_itrace " "Found entity 10: usb_system_cpu_nios2_oci_itrace" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "11 usb_system_cpu_nios2_oci_td_mode " "Found entity 11: usb_system_cpu_nios2_oci_td_mode" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "12 usb_system_cpu_nios2_oci_dtrace " "Found entity 12: usb_system_cpu_nios2_oci_dtrace" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "13 usb_system_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: usb_system_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "14 usb_system_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: usb_system_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "15 usb_system_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: usb_system_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "16 usb_system_cpu_nios2_oci_fifo " "Found entity 16: usb_system_cpu_nios2_oci_fifo" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "17 usb_system_cpu_nios2_oci_pib " "Found entity 17: usb_system_cpu_nios2_oci_pib" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "18 usb_system_cpu_nios2_oci_im " "Found entity 18: usb_system_cpu_nios2_oci_im" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "19 usb_system_cpu_nios2_performance_monitors " "Found entity 19: usb_system_cpu_nios2_performance_monitors" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "20 usb_system_cpu_nios2_oci " "Found entity 20: usb_system_cpu_nios2_oci" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""} { "Info" "ISGN_ENTITY_NAME" "21 usb_system_cpu " "Found entity 21: usb_system_cpu" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_jtag_debug_module_sysclk " "Found entity 1: usb_system_cpu_jtag_debug_module_sysclk" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_sysclk.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_jtag_debug_module_tck " "Found entity 1: usb_system_cpu_jtag_debug_module_tck" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_tck.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_jtag_debug_module_wrapper " "Found entity 1: usb_system_cpu_jtag_debug_module_wrapper" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_oci_test_bench " "Found entity 1: usb_system_cpu_oci_test_bench" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_oci_test_bench.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_cpu_test_bench " "Found entity 1: usb_system_cpu_test_bench" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_test_bench.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_jtag_uart_sim_scfifo_w " "Found entity 1: usb_system_jtag_uart_sim_scfifo_w" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508258 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_jtag_uart_scfifo_w " "Found entity 2: usb_system_jtag_uart_scfifo_w" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508258 ""} { "Info" "ISGN_ENTITY_NAME" "3 usb_system_jtag_uart_sim_scfifo_r " "Found entity 3: usb_system_jtag_uart_sim_scfifo_r" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508258 ""} { "Info" "ISGN_ENTITY_NAME" "4 usb_system_jtag_uart_scfifo_r " "Found entity 4: usb_system_jtag_uart_scfifo_r" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508258 ""} { "Info" "ISGN_ENTITY_NAME" "5 usb_system_jtag_uart " "Found entity 5: usb_system_jtag_uart" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_system_sdram_input_efifo_module " "Found entity 1: usb_system_sdram_input_efifo_module" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508265 ""} { "Info" "ISGN_ENTITY_NAME" "2 usb_system_sdram " "Found entity 2: usb_system_sdram" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_interface-Behavorial " "Found design unit 1: audio_interface-Behavorial" {  } { { "audio_interface.vhd" "" { Text "J:/ECE385/Music_Synthesizer/audio_interface.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508944 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.vhd" "" { Text "J:/ECE385/Music_Synthesizer/audio_interface.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pin_assignment/music_systhesizer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pin_assignment/music_systhesizer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Music_Systhesizer " "Found entity 1: Music_Systhesizer" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508948 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sine.v(97) " "Verilog HDL information at sine.v(97): always construct contains both blocking and non-blocking assignments" {  } { { "sine.v" "" { Text "J:/ECE385/Music_Synthesizer/sine.v" 97 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417560508951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine.v 1 1 " "Found 1 design units, including 1 entities, in source file sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_cos " "Found entity 1: sine_cos" {  } { { "sine.v" "" { Text "J:/ECE385/Music_Synthesizer/sine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "J:/ECE385/Music_Synthesizer/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1417560508955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "J:/ECE385/Music_Synthesizer/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_choose.sv 1 1 " "Found 1 design units, including 1 entities, in source file freq_choose.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freq_choose " "Found entity 1: freq_choose" {  } { { "freq_choose.sv" "" { Text "J:/ECE385/Music_Synthesizer/freq_choose.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytofreq.sv 1 1 " "Found 1 design units, including 1 entities, in source file keytofreq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyToNote " "Found entity 1: keyToNote" {  } { { "keyToFreq.sv" "" { Text "J:/ECE385/Music_Synthesizer/keyToFreq.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soundgen.v 1 1 " "Found 1 design units, including 1 entities, in source file soundgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 soundGen " "Found entity 1: soundGen" {  } { { "soundGen.v" "" { Text "J:/ECE385/Music_Synthesizer/soundGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508966 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NoteStreamGen.sv(8) " "Verilog HDL information at NoteStreamGen.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "NoteStreamGen.sv" "" { Text "J:/ECE385/Music_Synthesizer/NoteStreamGen.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417560508969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notestreamgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file notestreamgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoteStreamGen " "Found entity 1: NoteStreamGen" {  } { { "NoteStreamGen.sv" "" { Text "J:/ECE385/Music_Synthesizer/NoteStreamGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508970 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Music_Box.sv(8) " "Verilog HDL information at Music_Box.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "Music_Box.sv" "" { Text "J:/ECE385/Music_Synthesizer/Music_Box.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1417560508972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_box.sv 1 1 " "Found 1 design units, including 1 entities, in source file music_box.sv" { { "Info" "ISGN_ENTITY_NAME" "1 musicBox " "Found entity 1: musicBox" {  } { { "Music_Box.sv" "" { Text "J:/ECE385/Music_Synthesizer/Music_Box.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "humancomputermux.sv 1 1 " "Found 1 design units, including 1 entities, in source file humancomputermux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HumanComputerMux " "Found entity 1: HumanComputerMux" {  } { { "HumanComputerMux.sv" "" { Text "J:/ECE385/Music_Synthesizer/HumanComputerMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560508977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560508977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_FSPEED lab7_usb.sv(59) " "Verilog HDL Implicit Net warning at lab7_usb.sv(59): created implicit net for \"OTG_FSPEED\"" {  } { { "lab7_usb/lab7_usb.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/lab7_usb.sv" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560508979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_LSPEED lab7_usb.sv(60) " "Verilog HDL Implicit Net warning at lab7_usb.sv(60): created implicit net for \"OTG_LSPEED\"" {  } { { "lab7_usb/lab7_usb.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/lab7_usb.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560508979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "freqCounter sine.v(87) " "Verilog HDL Implicit Net warning at sine.v(87): created implicit net for \"freqCounter\"" {  } { { "sine.v" "" { Text "J:/ECE385/Music_Synthesizer/sine.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560508979 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "keybuffer.sv(39) " "Verilog HDL or VHDL warning at keybuffer.sv(39): conditional expression evaluates to a constant" {  } { { "lab7_usb/keybuffer.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/keybuffer.sv" 39 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417560508980 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_sdram.v(316) " "Verilog HDL or VHDL warning at usb_system_sdram.v(316): conditional expression evaluates to a constant" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417560508982 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_sdram.v(326) " "Verilog HDL or VHDL warning at usb_system_sdram.v(326): conditional expression evaluates to a constant" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417560508982 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_sdram.v(336) " "Verilog HDL or VHDL warning at usb_system_sdram.v(336): conditional expression evaluates to a constant" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417560508982 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_sdram.v(680) " "Verilog HDL or VHDL warning at usb_system_sdram.v(680): conditional expression evaluates to a constant" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417560508985 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_cpu.v(1605) " "Verilog HDL or VHDL warning at usb_system_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417560509004 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_cpu.v(1607) " "Verilog HDL or VHDL warning at usb_system_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417560509005 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_cpu.v(1763) " "Verilog HDL or VHDL warning at usb_system_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417560509005 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "usb_system_cpu.v(2587) " "Verilog HDL or VHDL warning at usb_system_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1417560509012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Music_Systhesizer " "Elaborating entity \"Music_Systhesizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417560509184 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "HexDriver inst1 " "Block or symbol \"HexDriver\" of instance \"inst1\" overlaps another block or symbol" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 368 576 744 448 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1417560509193 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NoteStreamGen inst10 " "Block or symbol \"NoteStreamGen\" of instance \"inst10\" overlaps another block or symbol" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 440 -472 -216 584 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1417560509194 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[15..0\] " "Not all bits in bus \"SW\[15..0\]\" are used" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 496 -896 -728 512 "SW\[2..0\]" "" } { 504 -320 -152 520 "SW\[14\]" "" } { 544 -320 -152 560 "SW\[15\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1417560509194 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[2..0\] SW2..0 " "Converted element name(s) from \"SW\[2..0\]\" to \"SW2..0\"" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 496 -896 -728 512 "SW\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509194 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[14\] SW14 " "Converted element name(s) from \"SW\[14\]\" to \"SW14\"" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 504 -320 -152 520 "SW\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509194 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[15\] SW15 " "Converted element name(s) from \"SW\[15\]\" to \"SW15\"" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 544 -320 -152 560 "SW\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509194 ""}  } { { "Pin_Assignment/Music_Systhesizer.bdf" "" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 496 -896 -728 512 "SW\[2..0\]" "" } { 504 -320 -152 520 "SW\[14\]" "" } { 544 -320 -152 560 "SW\[15\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1417560509194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface audio_interface:inst100 " "Elaborating entity \"audio_interface\" for hierarchy \"audio_interface:inst100\"" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "inst100" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 160 776 1032 368 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soundGen soundGen:inst " "Elaborating entity \"soundGen\" for hierarchy \"soundGen:inst\"" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "inst" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 160 208 424 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_cos soundGen:inst\|sine_cos:sine_2 " "Elaborating entity \"sine_cos\" for hierarchy \"soundGen:inst\|sine_cos:sine_2\"" {  } { { "soundGen.v" "sine_2" { Text "J:/ECE385/Music_Synthesizer/soundGen.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "freqCounter sine.v(87) " "Verilog HDL or VHDL warning at sine.v(87): object \"freqCounter\" assigned a value but never read" {  } { { "sine.v" "" { Text "J:/ECE385/Music_Synthesizer/sine.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1417560509224 "|Music_Systhesizer|soundGen:inst|sine_cos:sine_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 1 sine.v(87) " "Verilog HDL assignment warning at sine.v(87): truncated value with size 14 to match size of target (1)" {  } { { "sine.v" "" { Text "J:/ECE385/Music_Synthesizer/sine.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417560509224 "|Music_Systhesizer|soundGen:inst|sine_cos:sine_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sine.v(101) " "Verilog HDL assignment warning at sine.v(101): truncated value with size 32 to match size of target (18)" {  } { { "sine.v" "" { Text "J:/ECE385/Music_Synthesizer/sine.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417560509225 "|Music_Systhesizer|soundGen:inst|sine_cos:sine_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_choose freq_choose:inst9 " "Elaborating entity \"freq_choose\" for hierarchy \"freq_choose:inst9\"" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "inst9" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 256 -176 40 368 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteStreamGen NoteStreamGen:inst10 " "Elaborating entity \"NoteStreamGen\" for hierarchy \"NoteStreamGen:inst10\"" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "inst10" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 440 -472 -216 584 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyToNote keyToNote:inst6 " "Elaborating entity \"keyToNote\" for hierarchy \"keyToNote:inst6\"" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "inst6" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 216 -464 -232 296 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_usb lab7_usb:inst5 " "Elaborating entity \"lab7_usb\" for hierarchy \"lab7_usb:inst5\"" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "inst5" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { -328 -464 -224 136 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509235 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OTG_FSPEED lab7_usb.sv(59) " "Verilog HDL or VHDL warning at lab7_usb.sv(59): object \"OTG_FSPEED\" assigned a value but never read" {  } { { "lab7_usb/lab7_usb.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/lab7_usb.sv" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1417560509237 "|Music_Systhesizer|lab7_usb:inst5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OTG_LSPEED lab7_usb.sv(60) " "Verilog HDL or VHDL warning at lab7_usb.sv(60): object \"OTG_LSPEED\" assigned a value but never read" {  } { { "lab7_usb/lab7_usb.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/lab7_usb.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1417560509237 "|Music_Systhesizer|lab7_usb:inst5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 lab7_usb.sv(15) " "Output port \"HEX0\" at lab7_usb.sv(15) has no driver" {  } { { "lab7_usb/lab7_usb.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/lab7_usb.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417560509237 "|Music_Systhesizer|lab7_usb:inst5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 lab7_usb.sv(15) " "Output port \"HEX1\" at lab7_usb.sv(15) has no driver" {  } { { "lab7_usb/lab7_usb.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/lab7_usb.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417560509237 "|Music_Systhesizer|lab7_usb:inst5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lab7_usb.sv(15) " "Output port \"HEX2\" at lab7_usb.sv(15) has no driver" {  } { { "lab7_usb/lab7_usb.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/lab7_usb.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417560509237 "|Music_Systhesizer|lab7_usb:inst5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lab7_usb.sv(15) " "Output port \"HEX3\" at lab7_usb.sv(15) has no driver" {  } { { "lab7_usb/lab7_usb.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/lab7_usb.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417560509237 "|Music_Systhesizer|lab7_usb:inst5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab7_usb.sv(15) " "Output port \"HEX4\" at lab7_usb.sv(15) has no driver" {  } { { "lab7_usb/lab7_usb.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/lab7_usb.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417560509237 "|Music_Systhesizer|lab7_usb:inst5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab7_usb.sv(15) " "Output port \"HEX5\" at lab7_usb.sv(15) has no driver" {  } { { "lab7_usb/lab7_usb.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/lab7_usb.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417560509237 "|Music_Systhesizer|lab7_usb:inst5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 lab7_usb.sv(15) " "Output port \"HEX6\" at lab7_usb.sv(15) has no driver" {  } { { "lab7_usb/lab7_usb.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/lab7_usb.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417560509237 "|Music_Systhesizer|lab7_usb:inst5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 lab7_usb.sv(15) " "Output port \"HEX7\" at lab7_usb.sv(15) has no driver" {  } { { "lab7_usb/lab7_usb.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/lab7_usb.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1417560509237 "|Music_Systhesizer|lab7_usb:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system lab7_usb:inst5\|usb_system:usbsys_instance " "Elaborating entity \"usb_system\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\"" {  } { { "lab7_usb/lab7_usb.sv" "usbsys_instance" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/lab7_usb.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_sdram lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_sdram:sdram " "Elaborating entity \"usb_system_sdram\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_sdram:sdram\"" {  } { { "lab7_usb/usb_system/synthesis/usb_system.v" "sdram" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/usb_system.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_sdram_input_efifo_module lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_sdram:sdram\|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module " "Elaborating entity \"usb_system_sdram_input_efifo_module\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_sdram:sdram\|usb_system_sdram_input_efifo_module:the_usb_system_sdram_input_efifo_module\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" "the_usb_system_sdram_input_efifo_module" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_jtag_uart lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart " "Elaborating entity \"usb_system_jtag_uart\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\"" {  } { { "lab7_usb/usb_system/synthesis/usb_system.v" "jtag_uart" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/usb_system.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_jtag_uart_scfifo_w lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w " "Elaborating entity \"usb_system_jtag_uart_scfifo_w\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" "the_usb_system_jtag_uart_scfifo_w" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" "wfifo" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560509345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509346 ""}  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417560509346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "J:/ECE385/Music_Synthesizer/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560509427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560509427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "g:/course/ece/ece385/altera/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "J:/ECE385/Music_Synthesizer/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560509443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560509443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "J:/ECE385/Music_Synthesizer/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "J:/ECE385/Music_Synthesizer/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560509460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560509460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "J:/ECE385/Music_Synthesizer/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "J:/ECE385/Music_Synthesizer/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560509543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560509543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "J:/ECE385/Music_Synthesizer/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "J:/ECE385/Music_Synthesizer/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560509629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560509629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "J:/ECE385/Music_Synthesizer/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "J:/ECE385/Music_Synthesizer/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560509715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560509715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "J:/ECE385/Music_Synthesizer/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "J:/ECE385/Music_Synthesizer/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560509796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560509796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_w:the_usb_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "J:/ECE385/Music_Synthesizer/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_jtag_uart_scfifo_r lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r " "Elaborating entity \"usb_system_jtag_uart_scfifo_r\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|usb_system_jtag_uart_scfifo_r:the_usb_system_jtag_uart_scfifo_r\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" "the_usb_system_jtag_uart_scfifo_r" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" "usb_system_jtag_uart_alt_jtag_atlantic" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560509988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:usb_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509989 ""}  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417560509989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu " "Elaborating entity \"usb_system_cpu\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\"" {  } { { "lab7_usb/usb_system/synthesis/usb_system.v" "cpu" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/usb_system.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560509997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_test_bench lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_test_bench:the_usb_system_cpu_test_bench " "Elaborating entity \"usb_system_cpu_test_bench\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_test_bench:the_usb_system_cpu_test_bench\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_test_bench" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 3834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_register_bank_a_module lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a " "Elaborating entity \"usb_system_cpu_register_bank_a_module\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "usb_system_cpu_register_bank_a" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 4320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_altsyncram" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560510073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file usb_system_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"usb_system_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510073 ""}  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417560510073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgg1 " "Found entity 1: altsyncram_fgg1" {  } { { "db/altsyncram_fgg1.tdf" "" { Text "J:/ECE385/Music_Synthesizer/db/altsyncram_fgg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560510165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560510165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgg1 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fgg1:auto_generated " "Elaborating entity \"altsyncram_fgg1\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_a_module:usb_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fgg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/course/ece/ece385/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_register_bank_b_module lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b " "Elaborating entity \"usb_system_cpu_register_bank_b_module\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "usb_system_cpu_register_bank_b" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_altsyncram" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560510223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file usb_system_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"usb_system_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510224 ""}  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417560510224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ggg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggg1 " "Found entity 1: altsyncram_ggg1" {  } { { "db/altsyncram_ggg1.tdf" "" { Text "J:/ECE385/Music_Synthesizer/db/altsyncram_ggg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560510325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560510325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ggg1 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ggg1:auto_generated " "Elaborating entity \"altsyncram_ggg1\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_register_bank_b_module:usb_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_ggg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/course/ece/ece385/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci " "Elaborating entity \"usb_system_cpu_nios2_oci\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 4810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_debug lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug " "Elaborating entity \"usb_system_cpu_nios2_oci_debug\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_debug" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_altera_std_synchronizer" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560510394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510394 ""}  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417560510394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_ocimem lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem " "Elaborating entity \"usb_system_cpu_nios2_ocimem\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_ocimem" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_ociram_sp_ram_module lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram " "Elaborating entity \"usb_system_cpu_ociram_sp_ram_module\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "usb_system_cpu_ociram_sp_ram" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_altsyncram" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560510421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file usb_system_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"usb_system_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510421 ""}  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417560510421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2n81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2n81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2n81 " "Found entity 1: altsyncram_2n81" {  } { { "db/altsyncram_2n81.tdf" "" { Text "J:/ECE385/Music_Synthesizer/db/altsyncram_2n81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560510511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560510511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2n81 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2n81:auto_generated " "Elaborating entity \"altsyncram_2n81\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_ocimem:the_usb_system_cpu_nios2_ocimem\|usb_system_cpu_ociram_sp_ram_module:usb_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2n81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/course/ece/ece385/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_avalon_reg lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_avalon_reg:the_usb_system_cpu_nios2_avalon_reg " "Elaborating entity \"usb_system_cpu_nios2_avalon_reg\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_avalon_reg:the_usb_system_cpu_nios2_avalon_reg\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_avalon_reg" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_break lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_break:the_usb_system_cpu_nios2_oci_break " "Elaborating entity \"usb_system_cpu_nios2_oci_break\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_break:the_usb_system_cpu_nios2_oci_break\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_break" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_xbrk lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_xbrk:the_usb_system_cpu_nios2_oci_xbrk " "Elaborating entity \"usb_system_cpu_nios2_oci_xbrk\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_xbrk:the_usb_system_cpu_nios2_oci_xbrk\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_xbrk" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_dbrk lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_dbrk:the_usb_system_cpu_nios2_oci_dbrk " "Elaborating entity \"usb_system_cpu_nios2_oci_dbrk\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_dbrk:the_usb_system_cpu_nios2_oci_dbrk\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_dbrk" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_itrace lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_itrace:the_usb_system_cpu_nios2_oci_itrace " "Elaborating entity \"usb_system_cpu_nios2_oci_itrace\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_itrace:the_usb_system_cpu_nios2_oci_itrace\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_itrace" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_dtrace lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_dtrace:the_usb_system_cpu_nios2_oci_dtrace " "Elaborating entity \"usb_system_cpu_nios2_oci_dtrace\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_dtrace:the_usb_system_cpu_nios2_oci_dtrace\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_dtrace" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_td_mode lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_dtrace:the_usb_system_cpu_nios2_oci_dtrace\|usb_system_cpu_nios2_oci_td_mode:usb_system_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"usb_system_cpu_nios2_oci_td_mode\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_dtrace:the_usb_system_cpu_nios2_oci_dtrace\|usb_system_cpu_nios2_oci_td_mode:usb_system_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "usb_system_cpu_nios2_oci_trc_ctrl_td_mode" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_fifo lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo " "Elaborating entity \"usb_system_cpu_nios2_oci_fifo\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_fifo" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_compute_input_tm_cnt lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo\|usb_system_cpu_nios2_oci_compute_input_tm_cnt:the_usb_system_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"usb_system_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo\|usb_system_cpu_nios2_oci_compute_input_tm_cnt:the_usb_system_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_compute_input_tm_cnt" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_fifo_wrptr_inc lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo\|usb_system_cpu_nios2_oci_fifo_wrptr_inc:the_usb_system_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"usb_system_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo\|usb_system_cpu_nios2_oci_fifo_wrptr_inc:the_usb_system_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_fifo_wrptr_inc" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_fifo_cnt_inc lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo\|usb_system_cpu_nios2_oci_fifo_cnt_inc:the_usb_system_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"usb_system_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo\|usb_system_cpu_nios2_oci_fifo_cnt_inc:the_usb_system_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_fifo_cnt_inc" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_oci_test_bench lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo\|usb_system_cpu_oci_test_bench:the_usb_system_cpu_oci_test_bench " "Elaborating entity \"usb_system_cpu_oci_test_bench\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_fifo:the_usb_system_cpu_nios2_oci_fifo\|usb_system_cpu_oci_test_bench:the_usb_system_cpu_oci_test_bench\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_oci_test_bench" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_pib lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_pib:the_usb_system_cpu_nios2_oci_pib " "Elaborating entity \"usb_system_cpu_nios2_oci_pib\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_pib:the_usb_system_cpu_nios2_oci_pib\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_pib" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_nios2_oci_im lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_im:the_usb_system_cpu_nios2_oci_im " "Elaborating entity \"usb_system_cpu_nios2_oci_im\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_im:the_usb_system_cpu_nios2_oci_im\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_nios2_oci_im" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_jtag_debug_module_wrapper lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper " "Elaborating entity \"usb_system_cpu_jtag_debug_module_wrapper\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "the_usb_system_cpu_jtag_debug_module_wrapper" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_jtag_debug_module_tck lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck " "Elaborating entity \"usb_system_cpu_jtag_debug_module_tck\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_tck:the_usb_system_cpu_jtag_debug_module_tck\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" "the_usb_system_cpu_jtag_debug_module_tck" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_cpu_jtag_debug_module_sysclk lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk " "Elaborating entity \"usb_system_cpu_jtag_debug_module_sysclk\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|usb_system_cpu_jtag_debug_module_sysclk:the_usb_system_cpu_jtag_debug_module_sysclk\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" "the_usb_system_cpu_jtag_debug_module_sysclk" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" "usb_system_cpu_jtag_debug_module_phy" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560510649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy " "Instantiated megafunction \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510649 ""}  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417560510649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "g:/course/ece/ece385/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510652 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_jtag_debug_module_wrapper:the_usb_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:usb_system_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "g:/course/ece/ece385/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_clocks lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks " "Elaborating entity \"usb_system_clocks\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\"" {  } { { "lab7_usb/usb_system/synthesis/usb_system.v" "clocks" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/usb_system.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_clocks_stdsync_sv6 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_stdsync_sv6:stdsync2 " "Elaborating entity \"usb_system_clocks_stdsync_sv6\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_stdsync_sv6:stdsync2\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" "stdsync2" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_clocks_dffpipe_l2c lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_stdsync_sv6:stdsync2\|usb_system_clocks_dffpipe_l2c:dffpipe3 " "Elaborating entity \"usb_system_clocks_dffpipe_l2c\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_stdsync_sv6:stdsync2\|usb_system_clocks_dffpipe_l2c:dffpipe3\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" "dffpipe3" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_clocks_altpll_pqa2 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1 " "Elaborating entity \"usb_system_clocks_altpll_pqa2\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" "sd1" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_keycode lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_keycode:keycode " "Elaborating entity \"usb_system_keycode\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_keycode:keycode\"" {  } { { "lab7_usb/usb_system/synthesis/usb_system.v" "keycode" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/usb_system.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CY7C67200_IF lab7_usb:inst5\|usb_system:usbsys_instance\|CY7C67200_IF:cy7c67200_if_0 " "Elaborating entity \"CY7C67200_IF\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|CY7C67200_IF:cy7c67200_if_0\"" {  } { { "lab7_usb/usb_system/synthesis/usb_system.v" "cy7c67200_if_0" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/usb_system.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\"" {  } { { "lab7_usb/usb_system/synthesis/usb_system.v" "clock_crossing_io" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/usb_system.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (9)" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417560510681 "|Music_Systhesizer|lab7_usb:inst5|usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (9)" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417560510681 "|Music_Systhesizer|lab7_usb:inst5|usb_system:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborated megafunction instantiation \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560510694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Instantiated megafunction \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510694 ""}  } { { "lab7_usb/usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417560510694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"usb_system_mm_interconnect_0\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab7_usb/usb_system/synthesis/usb_system.v" "mm_interconnect_0" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/usb_system.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "sdram_s1_translator" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clocks_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clocks_pll_slave_translator\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "clocks_pll_slave_translator" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "keycode_s1_translator" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "clock_crossing_io_s0_translator" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 1110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_agent\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cpu_jtag_debug_module_agent" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 1275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cpu_jtag_debug_module_agent_rsp_fifo" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 1481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "clock_crossing_io_s0_agent_rsp_fifo" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 1977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560510986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_router lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router:router " "Elaborating entity \"usb_system_mm_interconnect_0_router\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router:router\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "router" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_router_default_decode lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router:router\|usb_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"usb_system_mm_interconnect_0_router_default_decode\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router:router\|usb_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_router_001 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"usb_system_mm_interconnect_0_router_001\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_001:router_001\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "router_001" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_router_001_default_decode lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_001:router_001\|usb_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"usb_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_001:router_001\|usb_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_001.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_router_002 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"usb_system_mm_interconnect_0_router_002\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_002:router_002\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "router_002" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_router_002_default_decode lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_002:router_002\|usb_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"usb_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_002:router_002\|usb_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_router_005 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"usb_system_mm_interconnect_0_router_005\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_005:router_005\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "router_005" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_router_005_default_decode lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_005:router_005\|usb_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"usb_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_router_005:router_005\|usb_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_cmd_demux lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"usb_system_mm_interconnect_0_cmd_demux\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cmd_demux" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_cmd_demux_001 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"usb_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cmd_demux_001" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_cmd_mux lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"usb_system_mm_interconnect_0_cmd_mux\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cmd_mux" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_cmd_mux_003 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"usb_system_mm_interconnect_0_cmd_mux_003\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "cmd_mux_003" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_rsp_demux lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"usb_system_mm_interconnect_0_rsp_demux\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "rsp_demux" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_rsp_demux_003 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"usb_system_mm_interconnect_0_rsp_demux_003\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "rsp_demux_003" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_rsp_mux lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"usb_system_mm_interconnect_0_rsp_mux\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "rsp_mux" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_0_rsp_mux_001 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"usb_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "rsp_mux_001" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0_rsp_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|usb_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" "crosser" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_0.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_mm_interconnect_1 lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"usb_system_mm_interconnect_1\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "lab7_usb/usb_system/synthesis/usb_system.v" "mm_interconnect_1" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/usb_system.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" "clock_crossing_io_m0_translator" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" "cy7c67200_if_0_hpi_translator" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_mm_interconnect_1.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_system_irq_mapper lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_irq_mapper:irq_mapper " "Elaborating entity \"usb_system_irq_mapper\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_irq_mapper:irq_mapper\"" {  } { { "lab7_usb/usb_system/synthesis/usb_system.v" "irq_mapper" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/usb_system.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser lab7_usb:inst5\|usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "lab7_usb/usb_system/synthesis/usb_system.v" "irq_synchronizer" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/usb_system.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle lab7_usb:inst5\|usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_usb:inst5\|usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560511349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_usb:inst5\|usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511349 ""}  } { { "lab7_usb/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417560511349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab7_usb:inst5\|usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "g:/course/ece/ece385/altera/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511351 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab7_usb:inst5\|usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u lab7_usb:inst5\|usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "g:/course/ece/ece385/altera/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "lab7_usb/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab7_usb:inst5\|usb_system:usbsys_instance\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_reset_controller:rst_controller\"" {  } { { "lab7_usb/usb_system/synthesis/usb_system.v" "rst_controller" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/usb_system.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab7_usb:inst5\|usb_system:usbsys_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab7_usb:inst5\|usb_system:usbsys_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab7_usb:inst5\|usb_system:usbsys_instance\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_reset_controller:rst_controller_001\"" {  } { { "lab7_usb/usb_system/synthesis/usb_system.v" "rst_controller_001" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/usb_system.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keybuffer lab7_usb:inst5\|keybuffer:key_buffer " "Elaborating entity \"keybuffer\" for hierarchy \"lab7_usb:inst5\|keybuffer:key_buffer\"" {  } { { "lab7_usb/lab7_usb.sv" "key_buffer" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/lab7_usb.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511377 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state keybuffer.sv(6) " "Verilog HDL or VHDL warning at keybuffer.sv(6): object \"state\" assigned a value but never read" {  } { { "lab7_usb/keybuffer.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/keybuffer.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1417560511379 "|Music_Systhesizer|lab7_usb:inst5|keybuffer:key_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 keybuffer.sv(25) " "Verilog HDL assignment warning at keybuffer.sv(25): truncated value with size 32 to match size of target (26)" {  } { { "lab7_usb/keybuffer.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/keybuffer.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417560511379 "|Music_Systhesizer|lab7_usb:inst5|keybuffer:key_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HumanComputerMux HumanComputerMux:inst15 " "Elaborating entity \"HumanComputerMux\" for hierarchy \"HumanComputerMux:inst15\"" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "inst15" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 456 120 320 600 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "musicBox musicBox:inst8 " "Elaborating entity \"musicBox\" for hierarchy \"musicBox:inst8\"" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "inst8" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 376 -128 40 488 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511385 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Music_Box.sv(19) " "Verilog HDL assignment warning at Music_Box.sv(19): truncated value with size 32 to match size of target (10)" {  } { { "Music_Box.sv" "" { Text "J:/ECE385/Music_Synthesizer/Music_Box.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417560511388 "|Music_Systhesizer|musicBox:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Music_Box.sv(24) " "Verilog HDL assignment warning at Music_Box.sv(24): truncated value with size 32 to match size of target (26)" {  } { { "Music_Box.sv" "" { Text "J:/ECE385/Music_Synthesizer/Music_Box.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1417560511388 "|Music_Systhesizer|musicBox:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:inst4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:inst4\"" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "inst4" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 600 576 744 680 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560511390 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1417560520550 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1417560520550 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 20 " "Parameter WIDTH_B set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "keyToNote:inst7\|WideOr0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"keyToNote:inst7\|WideOr0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Music_Systhesizer.Music_Systhesizer0.rtl.mif " "Parameter INIT_FILE set to Music_Systhesizer.Music_Systhesizer0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1417560524734 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560524734 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1417560524734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560524778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 20 " "Parameter \"WIDTH_B\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524778 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417560524778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_evc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_evc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_evc1 " "Found entity 1: altsyncram_evc1" {  } { { "db/altsyncram_evc1.tdf" "" { Text "J:/ECE385/Music_Synthesizer/db/altsyncram_evc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560524868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560524868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560524894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab7_usb:inst5\|usb_system:usbsys_instance\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560524894 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417560524894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3d1 " "Found entity 1: altsyncram_e3d1" {  } { { "db/altsyncram_e3d1.tdf" "" { Text "J:/ECE385/Music_Synthesizer/db/altsyncram_e3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560524980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560524980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyToNote:inst7\|altsyncram:WideOr0_rtl_0 " "Elaborated megafunction instantiation \"keyToNote:inst7\|altsyncram:WideOr0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560525004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyToNote:inst7\|altsyncram:WideOr0_rtl_0 " "Instantiated megafunction \"keyToNote:inst7\|altsyncram:WideOr0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560525005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560525005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560525005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560525005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560525005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560525005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Music_Systhesizer.Music_Systhesizer0.rtl.mif " "Parameter \"INIT_FILE\" = \"Music_Systhesizer.Music_Systhesizer0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417560525005 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1417560525005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dp11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dp11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dp11 " "Found entity 1: altsyncram_dp11" {  } { { "db/altsyncram_dp11.tdf" "" { Text "J:/ECE385/Music_Synthesizer/db/altsyncram_dp11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417560525086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417560525086 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "OTG_INT 0 " "Ignored assignment(s) for \"OTG_INT\[0\]\" because \"OTG_INT\" is not a bus or array" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "OTG_INT" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { -272 -720 -552 -256 "OTG_INT" "" } } } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1417560525899 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1417560526032 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab7_usb/usb_system/synthesis/submodules/CY7C67200_IF.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/CY7C67200_IF.v" 43 -1 0 } } { "lab7_usb/usb_system/synthesis/submodules/CY7C67200_IF.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/CY7C67200_IF.v" 41 -1 0 } } { "lab7_usb/usb_system/synthesis/submodules/CY7C67200_IF.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/CY7C67200_IF.v" 42 -1 0 } } { "lab7_usb/usb_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 440 -1 0 } } { "lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 354 -1 0 } } { "lab7_usb/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "lab7_usb/usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 304 -1 0 } } { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 3205 -1 0 } } { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 4173 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "g:/course/ece/ece385/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "lab7_usb/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_avalon_dc_fifo.v" 200 -1 0 } } { "lab7_usb/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 348 -1 0 } } { "lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_jtag_uart.v" 393 -1 0 } } { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 3781 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "g:/course/ece/ece385/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "lab7_usb/usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 611 -1 0 } } { "lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 249 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1417560526351 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1417560526351 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 16 -208 -32 32 "sdram_wire_cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417560531641 "|Music_Systhesizer|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1417560531641 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560532300 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:inst100\|Bcount\[3\] High " "Register audio_interface:inst100\|Bcount\[3\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "J:/ECE385/Music_Synthesizer/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1417560532720 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:inst100\|Bcount\[2\] High " "Register audio_interface:inst100\|Bcount\[2\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "J:/ECE385/Music_Synthesizer/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1417560532720 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:inst100\|Bcount\[1\] High " "Register audio_interface:inst100\|Bcount\[1\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "J:/ECE385/Music_Synthesizer/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1417560532720 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:inst100\|Bcount\[0\] High " "Register audio_interface:inst100\|Bcount\[0\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "J:/ECE385/Music_Synthesizer/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1417560532720 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1417560532720 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "438 " "438 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1417560538436 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "J:/ECE385/Music_Synthesizer/output_files/Music_Systhesizer.map.smsg " "Generated suppressed messages file J:/ECE385/Music_Synthesizer/output_files/Music_Systhesizer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1417560538944 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417560541118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560541118 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 48 448 616 64 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417560542142 "|Music_Systhesizer|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1417560542142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4975 " "Implemented 4975 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417560542144 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417560542144 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1417560542144 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4695 " "Implemented 4695 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417560542144 ""} { "Info" "ICUT_CUT_TM_RAMS" "152 " "Implemented 152 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1417560542144 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1417560542144 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417560542144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417560542384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 17:49:02 2014 " "Processing ended: Tue Dec 02 17:49:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417560542384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417560542384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417560542384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417560542384 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417560545610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417560545610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 17:49:04 2014 " "Processing started: Tue Dec 02 17:49:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417560545610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1417560545610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Music_Systhesizer -c Music_Systhesizer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Music_Systhesizer -c Music_Systhesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1417560545611 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1417560545722 ""}
{ "Info" "0" "" "Project  = Music_Systhesizer" {  } {  } 0 0 "Project  = Music_Systhesizer" 0 0 "Fitter" 0 0 1417560545723 ""}
{ "Info" "0" "" "Revision = Music_Systhesizer" {  } {  } 0 0 "Revision = Music_Systhesizer" 0 0 "Fitter" 0 0 1417560545723 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1417560546022 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Music_Systhesizer EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Music_Systhesizer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1417560546093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1417560546181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1417560546181 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[0\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 151 -1 0 } } { "" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 2164 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1417560546314 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 151 -1 0 } } { "" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 2165 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1417560546314 ""}  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 151 -1 0 } } { "" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 2164 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1417560546314 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1417560547468 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1417560547485 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417560547637 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417560547637 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417560547637 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417560547637 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417560547637 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417560547637 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417560547637 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417560547637 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1417560547637 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1417560547637 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/course/ece/ece385/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 11953 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417560547660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/course/ece/ece385/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 11955 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417560547660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/course/ece/ece385/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 11957 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417560547660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/course/ece/ece385/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 11959 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417560547660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/course/ece/ece385/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 11961 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1417560547660 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1417560547660 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1417560547666 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1417560547757 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 122 " "No exact pin location assignment(s) for 5 pins of 122 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1417560549396 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417560551002 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1417560551002 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7_usb/usb_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab7_usb/usb_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1417560551133 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.sdc " "Reading SDC File: 'lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1417560551157 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:inst100\|i2c_counter\[2\] CLOCK_50 " "Register audio_interface:inst100\|i2c_counter\[2\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1417560551225 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1417560551225 "|Music_Systhesizer|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soundGen:inst\|sine_cos:sine_2\|noteClk " "Node: soundGen:inst\|sine_cos:sine_2\|noteClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soundGen:inst\|sine_cos:sine_2\|cos_r\[5\] soundGen:inst\|sine_cos:sine_2\|noteClk " "Register soundGen:inst\|sine_cos:sine_2\|cos_r\[5\] is being clocked by soundGen:inst\|sine_cos:sine_2\|noteClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1417560551226 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1417560551226 "|Music_Systhesizer|soundGen:inst|sine_cos:sine_2|noteClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:inst100\|i2c_counter\[9\] " "Node: audio_interface:inst100\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:inst100\|word_count\[0\] audio_interface:inst100\|i2c_counter\[9\] " "Register audio_interface:inst100\|word_count\[0\] is being clocked by audio_interface:inst100\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1417560551227 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1417560551227 "|Music_Systhesizer|audio_interface:inst100|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst5\|usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst5\|usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551370 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst5\|usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst5\|usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551370 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1417560551370 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1417560551371 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1417560551371 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1417560551371 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1417560551371 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1417560551371 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1417560551371 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1417560551371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417560551964 ""}  } { { "Pin_Assignment/Music_Systhesizer.bdf" "" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 104 104 272 120 "CLOCK_50" "" } } } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 11929 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417560551964 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417560551964 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417560551964 ""}  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 193 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab7_usb:inst5|usb_system:usbsys_instance|usb_system_clocks:clocks|usb_system_clocks_altpll_pqa2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 2164 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417560551964 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|usb_system_clocks_altpll_pqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417560551965 ""}  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 193 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab7_usb:inst5|usb_system:usbsys_instance|usb_system_clocks:clocks|usb_system_clocks_altpll_pqa2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 2164 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417560551965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417560551965 ""}  } { { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 11431 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417560551965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soundGen:inst\|sine_cos:sine_2\|noteClk  " "Automatically promoted node soundGen:inst\|sine_cos:sine_2\|noteClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417560551965 ""}  } { { "sine.v" "" { Text "J:/ECE385/Music_Synthesizer/sine.v" 95 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { soundGen:inst|sine_cos:sine_2|noteClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 4335 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417560551965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_interface:inst100\|I2C_SCLK  " "Automatically promoted node audio_interface:inst100\|I2C_SCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417560551965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:inst100\|sck0 " "Destination node audio_interface:inst100\|sck0" {  } { { "audio_interface.vhd" "" { Text "J:/ECE385/Music_Synthesizer/audio_interface.vhd" 59 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_interface:inst100|sck0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 4368 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417560551965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:inst100\|Selector0~1 " "Destination node audio_interface:inst100\|Selector0~1" {  } { { "audio_interface.vhd" "" { Text "J:/ECE385/Music_Synthesizer/audio_interface.vhd" 205 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_interface:inst100|Selector0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 6212 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417560551965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:inst100\|next_state.b_stop1~0 " "Destination node audio_interface:inst100\|next_state.b_stop1~0" {  } { { "audio_interface.vhd" "" { Text "J:/ECE385/Music_Synthesizer/audio_interface.vhd" 55 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_interface:inst100|next_state.b_stop1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 6215 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417560551965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:inst100\|Selector29~0 " "Destination node audio_interface:inst100\|Selector29~0" {  } { { "audio_interface.vhd" "" { Text "J:/ECE385/Music_Synthesizer/audio_interface.vhd" 205 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_interface:inst100|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 6389 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417560551965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:inst100\|Selector1~0 " "Destination node audio_interface:inst100\|Selector1~0" {  } { { "audio_interface.vhd" "" { Text "J:/ECE385/Music_Synthesizer/audio_interface.vhd" 205 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_interface:inst100|Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 7682 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417560551965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_SCLK~output " "Destination node I2C_SCLK~output" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { 280 1184 1360 296 "I2C_SCLK" "" } } } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SCLK~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 11820 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417560551965 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417560551965 ""}  } { { "audio_interface.vhd" "" { Text "J:/ECE385/Music_Synthesizer/audio_interface.vhd" 35 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_interface:inst100|I2C_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 4419 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417560551965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7_usb:inst5\|usb_system:usbsys_instance\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node lab7_usb:inst5\|usb_system:usbsys_instance\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417560551966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_usb:inst5\|usb_system:usbsys_instance\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node lab7_usb:inst5\|usb_system:usbsys_instance\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "lab7_usb/usb_system/synthesis/submodules/altera_reset_controller.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab7_usb:inst5|usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 6831 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417560551966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|W_rf_wren " "Destination node lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|W_rf_wren" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 3741 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab7_usb:inst5|usb_system:usbsys_instance|usb_system_cpu:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 3382 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417560551966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "g:/course/ece/ece385/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab7_usb:inst5|usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 2522 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417560551966 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417560551966 ""}  } { { "lab7_usb/usb_system/synthesis/submodules/altera_reset_controller.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab7_usb:inst5|usb_system:usbsys_instance|altera_reset_controller:rst_controller_001|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 1066 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417560551966 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7_usb:inst5\|usb_system:usbsys_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lab7_usb:inst5\|usb_system:usbsys_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417560551968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_sdram:sdram\|active_cs_n~0 " "Destination node lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_sdram:sdram\|active_cs_n~0" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 210 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab7_usb:inst5|usb_system:usbsys_instance|usb_system_sdram:sdram|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 6283 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417560551968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_sdram:sdram\|active_rnw~3 " "Destination node lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_sdram:sdram\|active_rnw~3" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 213 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab7_usb:inst5|usb_system:usbsys_instance|usb_system_sdram:sdram|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 6293 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417560551968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_sdram:sdram\|i_refs\[0\] " "Destination node lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_sdram:sdram\|i_refs\[0\]" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 354 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab7_usb:inst5|usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 3861 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417560551968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_sdram:sdram\|i_refs\[2\] " "Destination node lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_sdram:sdram\|i_refs\[2\]" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 354 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab7_usb:inst5|usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 3859 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417560551968 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_sdram:sdram\|i_refs\[1\] " "Destination node lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_sdram:sdram\|i_refs\[1\]" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_sdram.v" 354 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab7_usb:inst5|usb_system:usbsys_instance|usb_system_sdram:sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 3860 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417560551968 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417560551968 ""}  } { { "lab7_usb/usb_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab7_usb:inst5|usb_system:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 1073 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417560551968 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7_usb:inst5\|usb_system:usbsys_instance\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lab7_usb:inst5\|usb_system:usbsys_instance\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417560551970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OTG_RST_N~output " "Destination node OTG_RST_N~output" {  } { { "Pin_Assignment/Music_Systhesizer.bdf" "" { Schematic "J:/ECE385/Music_Synthesizer/Pin_Assignment/Music_Systhesizer.bdf" { { -96 -192 -16 -80 "OTG_RST_N" "" } } } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_RST_N~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 11825 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417560551970 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417560551970 ""}  } { { "lab7_usb/usb_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab7_usb:inst5|usb_system:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 4445 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417560551970 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417560551970 ""}  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.v" 184 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_cpu:cpu\|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci\|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug\|resetrequest" } } } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab7_usb:inst5|usb_system:usbsys_instance|usb_system_cpu:cpu|usb_system_cpu_nios2_oci:the_usb_system_cpu_nios2_oci|usb_system_cpu_nios2_oci_debug:the_usb_system_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 2527 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417560551970 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_interface:inst100\|word_counter~0  " "Automatically promoted node audio_interface:inst100\|word_counter~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417560551970 ""}  } { { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { audio_interface:inst100|word_counter~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 6208 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417560551970 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|prev_reset  " "Automatically promoted node lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1417560551970 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|readdata\[0\]~1 " "Destination node lab7_usb:inst5\|usb_system:usbsys_instance\|usb_system_clocks:clocks\|readdata\[0\]~1" {  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 240 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab7_usb:inst5|usb_system:usbsys_instance|usb_system_clocks:clocks|readdata[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 8025 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1417560551970 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1417560551970 ""}  } { { "lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" "" { Text "J:/ECE385/Music_Synthesizer/lab7_usb/usb_system/synthesis/submodules/usb_system_clocks.v" 251 -1 0 } } { "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/course/ece/ece385/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lab7_usb:inst5|usb_system:usbsys_instance|usb_system_clocks:clocks|prev_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 0 { 0 ""} 0 2195 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1417560551970 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1417560554016 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1417560554031 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1417560554032 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1417560554049 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1417560554120 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1417560554120 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1417560554120 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1417560554123 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1417560554153 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1417560554153 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1417560554168 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1417560555937 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 EC " "Packed 48 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1417560555953 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1417560555953 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1417560555953 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1417560555953 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1417560555953 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 5 0 0 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 5 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1417560556104 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1417560556104 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1417560556104 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 40 20 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 40 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417560556107 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 46 17 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 46 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417560556107 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417560556107 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 66 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417560556107 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 15 50 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417560556107 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 50 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417560556107 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417560556107 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 8 63 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1417560556107 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1417560556107 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1417560556107 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/course/ece/ece385/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1417560556543 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1417560556543 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417560556582 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1417560556597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1417560567090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417560571242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1417560571390 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1417560577575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417560577575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1417560579759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "J:/ECE385/Music_Synthesizer/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 11 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1417560589437 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1417560589437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417560590779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1417560590782 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1417560590782 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1417560590782 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.25 " "Total time spent on timing analysis during the Fitter is 1.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1417560591024 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1417560591191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1417560593085 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1417560593192 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1417560595059 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1417560597329 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1417560598279 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "J:/ECE385/Music_Synthesizer/output_files/Music_Systhesizer.fit.smsg " "Generated suppressed messages file J:/ECE385/Music_Synthesizer/output_files/Music_Systhesizer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1417560599281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 482 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 482 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "990 " "Peak virtual memory: 990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417560601523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 17:50:01 2014 " "Processing ended: Tue Dec 02 17:50:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417560601523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417560601523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417560601523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1417560601523 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1417560604430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417560604430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 17:50:04 2014 " "Processing started: Tue Dec 02 17:50:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417560604430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1417560604430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Music_Systhesizer -c Music_Systhesizer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Music_Systhesizer -c Music_Systhesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1417560604431 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1417560610790 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1417560611005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417560613307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 17:50:13 2014 " "Processing ended: Tue Dec 02 17:50:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417560613307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417560613307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417560613307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1417560613307 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1417560614067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1417560616514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417560616515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 17:50:15 2014 " "Processing started: Tue Dec 02 17:50:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417560616515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417560616515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Music_Systhesizer -c Music_Systhesizer " "Command: quartus_sta Music_Systhesizer -c Music_Systhesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417560616515 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1417560616642 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417560617208 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1417560617307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1417560617307 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1417560618472 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1417560618472 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7_usb/usb_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab7_usb/usb_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1417560618588 ""}
{ "Info" "ISTA_SDC_FOUND" "lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.sdc " "Reading SDC File: 'lab7_usb/usb_system/synthesis/submodules/usb_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1417560618619 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:inst100\|i2c_counter\[2\] CLOCK_50 " "Register audio_interface:inst100\|i2c_counter\[2\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1417560618683 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1417560618683 "|Music_Systhesizer|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soundGen:inst\|sine_cos:sine_2\|noteClk " "Node: soundGen:inst\|sine_cos:sine_2\|noteClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soundGen:inst\|sine_cos:sine_2\|cos_r\[5\] soundGen:inst\|sine_cos:sine_2\|noteClk " "Register soundGen:inst\|sine_cos:sine_2\|cos_r\[5\] is being clocked by soundGen:inst\|sine_cos:sine_2\|noteClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1417560618683 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1417560618683 "|Music_Systhesizer|soundGen:inst|sine_cos:sine_2|noteClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:inst100\|i2c_counter\[9\] " "Node: audio_interface:inst100\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:inst100\|word_count\[0\] audio_interface:inst100\|i2c_counter\[9\] " "Register audio_interface:inst100\|word_count\[0\] is being clocked by audio_interface:inst100\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1417560618683 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1417560618683 "|Music_Systhesizer|audio_interface:inst100|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst5\|usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst5\|usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1417560619813 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst5\|usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst5\|usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1417560619813 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1417560619813 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1417560619814 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1417560619814 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1417560619814 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1417560619814 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1417560619816 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1417560619854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.841 " "Worst-case setup slack is 46.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560619890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560619890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.841               0.000 altera_reserved_tck  " "   46.841               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560619890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417560619890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560619899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560619899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560619899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417560619899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.455 " "Worst-case recovery slack is 47.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560619905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560619905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.455               0.000 altera_reserved_tck  " "   47.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560619905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417560619905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.149 " "Worst-case removal slack is 1.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560619910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560619910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 altera_reserved_tck  " "    1.149               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560619910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417560619910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.623 " "Worst-case minimum pulse width slack is 49.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560619915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560619915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.623               0.000 altera_reserved_tck  " "   49.623               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560619915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417560619915 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560620205 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560620205 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560620205 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560620205 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.439 ns " "Worst Case Available Settling Time: 197.439 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560620205 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560620205 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560620205 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560620205 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560620205 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1417560620218 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1417560620302 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1417560622440 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:inst100\|i2c_counter\[2\] CLOCK_50 " "Register audio_interface:inst100\|i2c_counter\[2\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1417560622863 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1417560622863 "|Music_Systhesizer|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soundGen:inst\|sine_cos:sine_2\|noteClk " "Node: soundGen:inst\|sine_cos:sine_2\|noteClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soundGen:inst\|sine_cos:sine_2\|cos_r\[5\] soundGen:inst\|sine_cos:sine_2\|noteClk " "Register soundGen:inst\|sine_cos:sine_2\|cos_r\[5\] is being clocked by soundGen:inst\|sine_cos:sine_2\|noteClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1417560622864 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1417560622864 "|Music_Systhesizer|soundGen:inst|sine_cos:sine_2|noteClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:inst100\|i2c_counter\[9\] " "Node: audio_interface:inst100\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:inst100\|word_count\[0\] audio_interface:inst100\|i2c_counter\[9\] " "Register audio_interface:inst100\|word_count\[0\] is being clocked by audio_interface:inst100\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1417560622864 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1417560622864 "|Music_Systhesizer|audio_interface:inst100|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst5\|usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst5\|usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1417560622878 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst5\|usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst5\|usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1417560622878 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1417560622878 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1417560622879 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1417560622879 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1417560622879 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1417560622879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.172 " "Worst-case setup slack is 47.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560622948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560622948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.172               0.000 altera_reserved_tck  " "   47.172               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560622948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417560622948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560622959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560622959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 altera_reserved_tck  " "    0.352               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560622959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417560622959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.794 " "Worst-case recovery slack is 47.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560622967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560622967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.794               0.000 altera_reserved_tck  " "   47.794               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560622967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417560622967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.047 " "Worst-case removal slack is 1.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560622975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560622975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.047               0.000 altera_reserved_tck  " "    1.047               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560622975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417560622975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.565 " "Worst-case minimum pulse width slack is 49.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560622982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560622982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.565               0.000 altera_reserved_tck  " "   49.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560622982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417560622982 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623150 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623150 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623150 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623150 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.690 ns " "Worst Case Available Settling Time: 197.690 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623150 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623150 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623150 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623150 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623150 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1417560623164 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:inst100\|i2c_counter\[2\] CLOCK_50 " "Register audio_interface:inst100\|i2c_counter\[2\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1417560623741 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1417560623741 "|Music_Systhesizer|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soundGen:inst\|sine_cos:sine_2\|noteClk " "Node: soundGen:inst\|sine_cos:sine_2\|noteClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soundGen:inst\|sine_cos:sine_2\|cos_r\[5\] soundGen:inst\|sine_cos:sine_2\|noteClk " "Register soundGen:inst\|sine_cos:sine_2\|cos_r\[5\] is being clocked by soundGen:inst\|sine_cos:sine_2\|noteClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1417560623742 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1417560623742 "|Music_Systhesizer|soundGen:inst|sine_cos:sine_2|noteClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:inst100\|i2c_counter\[9\] " "Node: audio_interface:inst100\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:inst100\|word_count\[0\] audio_interface:inst100\|i2c_counter\[9\] " "Register audio_interface:inst100\|word_count\[0\] is being clocked by audio_interface:inst100\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1417560623742 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1417560623742 "|Music_Systhesizer|audio_interface:inst100|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst5\|usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst5\|usbsys_instance\|clocks\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623757 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst5\|usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst5\|usbsys_instance\|clocks\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623757 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623757 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1417560623757 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1417560623757 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1417560623757 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1417560623757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.595 " "Worst-case setup slack is 48.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.595               0.000 altera_reserved_tck  " "   48.595               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417560623770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 altera_reserved_tck  " "    0.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417560623782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.905 " "Worst-case recovery slack is 48.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.905               0.000 altera_reserved_tck  " "   48.905               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417560623792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.550 " "Worst-case removal slack is 0.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550               0.000 altera_reserved_tck  " "    0.550               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417560623803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.473 " "Worst-case minimum pulse width slack is 49.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.473               0.000 altera_reserved_tck  " "   49.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417560623812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417560623812 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560624012 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560624012 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560624012 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560624012 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.784 ns " "Worst Case Available Settling Time: 198.784 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560624012 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560624012 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560624012 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560624012 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1417560624012 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1417560624834 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1417560624836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "650 " "Peak virtual memory: 650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417560625213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 17:50:25 2014 " "Processing ended: Tue Dec 02 17:50:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417560625213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417560625213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417560625213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417560625213 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417560628343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417560628344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 17:50:28 2014 " "Processing started: Tue Dec 02 17:50:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417560628344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417560628344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Music_Systhesizer -c Music_Systhesizer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Music_Systhesizer -c Music_Systhesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417560628344 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1417560629886 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Music_Systhesizer_7_1200mv_85c_slow.svo J:/ECE385/Music_Synthesizer/simulation/modelsim/ simulation " "Generated file Music_Systhesizer_7_1200mv_85c_slow.svo in folder \"J:/ECE385/Music_Synthesizer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1417560631010 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1417560631163 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Music_Systhesizer_7_1200mv_0c_slow.svo J:/ECE385/Music_Synthesizer/simulation/modelsim/ simulation " "Generated file Music_Systhesizer_7_1200mv_0c_slow.svo in folder \"J:/ECE385/Music_Synthesizer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1417560632196 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1417560632349 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Music_Systhesizer_min_1200mv_0c_fast.svo J:/ECE385/Music_Synthesizer/simulation/modelsim/ simulation " "Generated file Music_Systhesizer_min_1200mv_0c_fast.svo in folder \"J:/ECE385/Music_Synthesizer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1417560633382 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1417560633539 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Music_Systhesizer.svo J:/ECE385/Music_Synthesizer/simulation/modelsim/ simulation " "Generated file Music_Systhesizer.svo in folder \"J:/ECE385/Music_Synthesizer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1417560634624 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Music_Systhesizer_7_1200mv_85c_v_slow.sdo J:/ECE385/Music_Synthesizer/simulation/modelsim/ simulation " "Generated file Music_Systhesizer_7_1200mv_85c_v_slow.sdo in folder \"J:/ECE385/Music_Synthesizer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1417560635885 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Music_Systhesizer_7_1200mv_0c_v_slow.sdo J:/ECE385/Music_Synthesizer/simulation/modelsim/ simulation " "Generated file Music_Systhesizer_7_1200mv_0c_v_slow.sdo in folder \"J:/ECE385/Music_Synthesizer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1417560637139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Music_Systhesizer_min_1200mv_0c_v_fast.sdo J:/ECE385/Music_Synthesizer/simulation/modelsim/ simulation " "Generated file Music_Systhesizer_min_1200mv_0c_v_fast.sdo in folder \"J:/ECE385/Music_Synthesizer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1417560638354 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Music_Systhesizer_v.sdo J:/ECE385/Music_Synthesizer/simulation/modelsim/ simulation " "Generated file Music_Systhesizer_v.sdo in folder \"J:/ECE385/Music_Synthesizer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1417560639586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417560639948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 17:50:39 2014 " "Processing ended: Tue Dec 02 17:50:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417560639948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417560639948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417560639948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417560639948 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 567 s " "Quartus II Full Compilation was successful. 0 errors, 567 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417560640747 ""}
