Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec  8 13:00:28 2022
| Host         : peppe-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PL_CLASSIFIER_w_VOTING_control_sets_placed.rpt
| Design       : PL_CLASSIFIER_w_VOTING
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      4 |            4 |
|      5 |            1 |
|      7 |            3 |
|      8 |            1 |
|      9 |            1 |
|     11 |            1 |
|     12 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            7 |
| Yes          | No                    | No                     |             935 |          251 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1254 |          252 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+----------------------------------------------------------------+------------------------------------+------------------+----------------+
|                    Clock Signal                    |                          Enable Signal                         |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------------------------------------+----------------------------------------------------------------+------------------------------------+------------------+----------------+
|  PM_Voting/win_class_valid                         |                                                                |                                    |                1 |              3 |
|  PM_FSM/pm_FSM_Kernel_Bias/en_RAM_RAM_Kernel_Scale |                                                                |                                    |                1 |              4 |
|  PM_FSM/pm_FSM_Kernel_Bias/en_RAM_Bias             |                                                                |                                    |                2 |              4 |
|  PM_FSM/pm_FSM_SIPO_PCV/start_fsm2                 |                                                                |                                    |                2 |              4 |
|  s_axis_aclk                                       | PM_FSM/FSM_onehot_state[1]_i_2_n_0                             | PM_FSM/FSM_onehot_state[1]_i_1_n_0 |                1 |              4 |
|  s_axis_aclk                                       | PM_Voting/count_clk                                            | PM_FSM/pm_FSM_Voting/reset_voting  |                2 |              5 |
|  s_axis_aclk                                       | PM_FSM/pm_FSM_SIPO_PCV/pause_state                             |                                    |                2 |              7 |
|  s_axis_aclk                                       | PM_RAM_Bias/inst_RAM_Bias/p_0_in                               |                                    |                2 |              7 |
|  s_axis_aclk                                       | PM_RAM_Bias/inst_RAM_Bias/ram_data[6]_i_1_n_0                  |                                    |                2 |              7 |
|  s_axis_aclk                                       | PM_FSM/pm_FSM_Voting/pause_state[2]_i_1_n_0                    |                                    |                6 |              8 |
|  s_axis_aclk                                       | PM_FSM/pm_FSM_Kernel_Bias/pause_state                          |                                    |                5 |              9 |
|  s_axis_aclk                                       |                                                                |                                    |                7 |             11 |
|  s_axis_aclk                                       | PM_RAM_Kernel_Scale/inst_RAM_Kernel_Scale/ram_data[11]_i_1_n_0 |                                    |                3 |             12 |
|  s_axis_aclk                                       | PM_RAM_Kernel_Scale/inst_RAM_Kernel_Scale/p_0_in               |                                    |                3 |             12 |
|  s_axis_aclk                                       |                                                                | PM_FSM/pm_FSM_Voting/reset_voting  |                7 |             18 |
|  s_axis_aclk                                       | PM_SIPO/shift_reg[0]                                           |                                    |               82 |            292 |
|  s_axis_aclk                                       | PM_FSM/ce_DSP_AxB_Cascade_classifier                           |                                    |              151 |           1200 |
|  s_axis_aclk                                       | PM_FSM/ce_DSP_AxB_Cascade_classifier                           | PM_FSM/rst_svm_classifier          |              249 |           1245 |
+----------------------------------------------------+----------------------------------------------------------------+------------------------------------+------------------+----------------+


