Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon May 13 23:43:52 2024
| Host         : 102-019 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AirFighter_timing_summary_routed.rpt -pb AirFighter_timing_summary_routed.pb -rpx AirFighter_timing_summary_routed.rpx -warn_on_violation
| Design       : AirFighter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  477         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (477)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1106)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (477)
--------------------------
 There are 99 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: control/comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 252 register/latch pins with no clock driven by root clock pin: control/comp_clk50Hz/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: display/comp_clk50MHz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1106)
---------------------------------------------------
 There are 1106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1120          inf        0.000                      0                 1120           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1120 Endpoints
Min Delay          1120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/sig_p1_y_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.572ns  (logic 6.754ns (43.369%)  route 8.819ns (56.631%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT1=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y32        FDRE                         0.000     0.000 r  control/sig_p1_y_reg[6]/C
    SLICE_X108Y32        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  control/sig_p1_y_reg[6]/Q
                         net (fo=12, routed)          2.121     2.599    control/p1_y[6]
    SLICE_X93Y32         LUT1 (Prop_lut1_I0_O)        0.295     2.894 r  control/i__carry_i_13/O
                         net (fo=1, routed)           0.000     2.894    control/i__carry_i_13_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.444 r  control/i__carry_i_9__5/CO[3]
                         net (fo=1, routed)           0.000     3.444    control/i__carry_i_9__5_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.558 r  control/i__carry__0_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     3.558    control/i__carry__0_i_10__3_n_0
    SLICE_X93Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.672 r  control/i__carry__0_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     3.672    control/i__carry__0_i_9__3_n_0
    SLICE_X93Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.786 r  control/i__carry__1_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     3.786    control/i__carry__1_i_10__3_n_0
    SLICE_X93Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.900 r  control/i__carry__1_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     3.900    control/i__carry__1_i_9__3_n_0
    SLICE_X93Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.234 r  control/i__carry__2_i_10__3/O[1]
                         net (fo=2, routed)           0.975     5.209    control/display/p1_V_TOP_LEFT[26]
    SLICE_X94Y36         LUT4 (Prop_lut4_I2_O)        0.303     5.512 r  control/i__carry__2_i_7__7/O
                         net (fo=1, routed)           0.000     5.512    display/green_OBUF[2]_inst_i_1_1[1]
    SLICE_X94Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.045 f  display/red3_inferred__5/i__carry__2/CO[3]
                         net (fo=2, routed)           1.499     7.544    display/red315_in
    SLICE_X97Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.668 f  display/red_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.557     9.224    display/red117_out
    SLICE_X100Y46        LUT6 (Prop_lut6_I5_O)        0.124     9.348 r  display/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.667    12.016    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    15.572 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.572    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.537ns  (logic 5.787ns (37.247%)  route 9.750ns (62.753%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT2=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE                         0.000     0.000 r  display/hcount_reg[3]/C
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[3]/Q
                         net (fo=24, routed)          4.476     4.932    display/Q[3]
    SLICE_X61Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.056 r  display/i__carry_i_1__15/O
                         net (fo=1, routed)           0.000     5.056    display/i__carry_i_1__15_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.457 r  display/p_1_out_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.457    display/p_1_out_inferred__4/i__carry_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  display/p_1_out_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.571    display/p_1_out_inferred__4/i__carry__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  display/p_1_out_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.685    display/p_1_out_inferred__4/i__carry__1_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  display/p_1_out_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.799    display/p_1_out_inferred__4/i__carry__2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  display/p_1_out_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.913    display/p_1_out_inferred__4/i__carry__3_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  display/p_1_out_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.027    display/p_1_out_inferred__4/i__carry__4_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  display/p_1_out_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.141    display/p_1_out_inferred__4/i__carry__5_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.255 f  display/p_1_out_inferred__4/i__carry__6/CO[3]
                         net (fo=2, routed)           2.054     8.309    control/red_OBUF[3]_inst_i_1_7[0]
    SLICE_X100Y46        LUT4 (Prop_lut4_I3_O)        0.124     8.433 r  control/red_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.894     9.327    display/red112_out
    SLICE_X104Y42        LUT4 (Prop_lut4_I3_O)        0.148     9.475 r  display/blue_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.326    11.801    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.736    15.537 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.537    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p1_y_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.418ns  (logic 6.744ns (43.740%)  route 8.674ns (56.260%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT1=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y32        FDRE                         0.000     0.000 r  control/sig_p1_y_reg[6]/C
    SLICE_X108Y32        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  control/sig_p1_y_reg[6]/Q
                         net (fo=12, routed)          2.121     2.599    control/p1_y[6]
    SLICE_X93Y32         LUT1 (Prop_lut1_I0_O)        0.295     2.894 r  control/i__carry_i_13/O
                         net (fo=1, routed)           0.000     2.894    control/i__carry_i_13_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.444 r  control/i__carry_i_9__5/CO[3]
                         net (fo=1, routed)           0.000     3.444    control/i__carry_i_9__5_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.558 r  control/i__carry__0_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     3.558    control/i__carry__0_i_10__3_n_0
    SLICE_X93Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.672 r  control/i__carry__0_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     3.672    control/i__carry__0_i_9__3_n_0
    SLICE_X93Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.786 r  control/i__carry__1_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     3.786    control/i__carry__1_i_10__3_n_0
    SLICE_X93Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.900 r  control/i__carry__1_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     3.900    control/i__carry__1_i_9__3_n_0
    SLICE_X93Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.234 r  control/i__carry__2_i_10__3/O[1]
                         net (fo=2, routed)           0.975     5.209    control/display/p1_V_TOP_LEFT[26]
    SLICE_X94Y36         LUT4 (Prop_lut4_I2_O)        0.303     5.512 r  control/i__carry__2_i_7__7/O
                         net (fo=1, routed)           0.000     5.512    display/green_OBUF[2]_inst_i_1_1[1]
    SLICE_X94Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.045 f  display/red3_inferred__5/i__carry__2/CO[3]
                         net (fo=2, routed)           1.499     7.544    display/red315_in
    SLICE_X97Y40         LUT4 (Prop_lut4_I0_O)        0.124     7.668 f  display/red_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.557     9.224    display/red117_out
    SLICE_X100Y46        LUT6 (Prop_lut6_I5_O)        0.124     9.348 r  display/green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.523    11.871    green_OBUF[0]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    15.418 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.418    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.396ns  (logic 5.786ns (37.580%)  route 9.610ns (62.420%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT2=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE                         0.000     0.000 r  display/hcount_reg[3]/C
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[3]/Q
                         net (fo=24, routed)          4.476     4.932    display/Q[3]
    SLICE_X61Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.056 r  display/i__carry_i_1__15/O
                         net (fo=1, routed)           0.000     5.056    display/i__carry_i_1__15_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.457 r  display/p_1_out_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.457    display/p_1_out_inferred__4/i__carry_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  display/p_1_out_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.571    display/p_1_out_inferred__4/i__carry__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  display/p_1_out_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.685    display/p_1_out_inferred__4/i__carry__1_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  display/p_1_out_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.799    display/p_1_out_inferred__4/i__carry__2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  display/p_1_out_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.913    display/p_1_out_inferred__4/i__carry__3_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  display/p_1_out_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.027    display/p_1_out_inferred__4/i__carry__4_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  display/p_1_out_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.141    display/p_1_out_inferred__4/i__carry__5_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.255 f  display/p_1_out_inferred__4/i__carry__6/CO[3]
                         net (fo=2, routed)           2.054     8.309    control/red_OBUF[3]_inst_i_1_7[0]
    SLICE_X100Y46        LUT4 (Prop_lut4_I3_O)        0.124     8.433 r  control/red_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.894     9.327    display/red112_out
    SLICE_X104Y42        LUT4 (Prop_lut4_I3_O)        0.148     9.475 r  display/blue_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.186    11.661    blue_OBUF[0]
    Y20                  OBUF (Prop_obuf_I_O)         3.735    15.396 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.396    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.341ns  (logic 5.574ns (36.335%)  route 9.767ns (63.665%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT2=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE                         0.000     0.000 r  display/hcount_reg[3]/C
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[3]/Q
                         net (fo=24, routed)          4.476     4.932    display/Q[3]
    SLICE_X61Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.056 r  display/i__carry_i_1__15/O
                         net (fo=1, routed)           0.000     5.056    display/i__carry_i_1__15_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.457 r  display/p_1_out_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.457    display/p_1_out_inferred__4/i__carry_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  display/p_1_out_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.571    display/p_1_out_inferred__4/i__carry__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  display/p_1_out_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.685    display/p_1_out_inferred__4/i__carry__1_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  display/p_1_out_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.799    display/p_1_out_inferred__4/i__carry__2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  display/p_1_out_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.913    display/p_1_out_inferred__4/i__carry__3_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  display/p_1_out_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.027    display/p_1_out_inferred__4/i__carry__4_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  display/p_1_out_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.141    display/p_1_out_inferred__4/i__carry__5_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.255 r  display/p_1_out_inferred__4/i__carry__6/CO[3]
                         net (fo=2, routed)           2.054     8.309    control/red_OBUF[3]_inst_i_1_7[0]
    SLICE_X100Y46        LUT4 (Prop_lut4_I3_O)        0.124     8.433 f  control/red_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.894     9.327    display/red112_out
    SLICE_X104Y42        LUT4 (Prop_lut4_I1_O)        0.124     9.451 r  display/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.343    11.794    blue_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    15.341 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.341    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.191ns  (logic 5.564ns (36.625%)  route 9.627ns (63.375%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT2=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE                         0.000     0.000 r  display/hcount_reg[3]/C
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[3]/Q
                         net (fo=24, routed)          4.476     4.932    display/Q[3]
    SLICE_X61Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.056 r  display/i__carry_i_1__15/O
                         net (fo=1, routed)           0.000     5.056    display/i__carry_i_1__15_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.457 r  display/p_1_out_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.457    display/p_1_out_inferred__4/i__carry_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  display/p_1_out_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.571    display/p_1_out_inferred__4/i__carry__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  display/p_1_out_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.685    display/p_1_out_inferred__4/i__carry__1_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  display/p_1_out_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.799    display/p_1_out_inferred__4/i__carry__2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  display/p_1_out_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.913    display/p_1_out_inferred__4/i__carry__3_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  display/p_1_out_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.027    display/p_1_out_inferred__4/i__carry__4_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  display/p_1_out_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.141    display/p_1_out_inferred__4/i__carry__5_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.255 r  display/p_1_out_inferred__4/i__carry__6/CO[3]
                         net (fo=2, routed)           2.054     8.309    control/red_OBUF[3]_inst_i_1_7[0]
    SLICE_X100Y46        LUT4 (Prop_lut4_I3_O)        0.124     8.433 f  control/red_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.894     9.327    display/red112_out
    SLICE_X104Y42        LUT4 (Prop_lut4_I1_O)        0.124     9.451 r  display/blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.203    11.654    blue_OBUF[2]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    15.191 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.191    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.017ns  (logic 5.565ns (37.056%)  route 9.452ns (62.944%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE                         0.000     0.000 r  display/hcount_reg[3]/C
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[3]/Q
                         net (fo=24, routed)          4.476     4.932    display/Q[3]
    SLICE_X61Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.056 r  display/i__carry_i_1__15/O
                         net (fo=1, routed)           0.000     5.056    display/i__carry_i_1__15_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.457 r  display/p_1_out_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.457    display/p_1_out_inferred__4/i__carry_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  display/p_1_out_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.571    display/p_1_out_inferred__4/i__carry__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  display/p_1_out_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.685    display/p_1_out_inferred__4/i__carry__1_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  display/p_1_out_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.799    display/p_1_out_inferred__4/i__carry__2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  display/p_1_out_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.913    display/p_1_out_inferred__4/i__carry__3_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  display/p_1_out_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.027    display/p_1_out_inferred__4/i__carry__4_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  display/p_1_out_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.141    display/p_1_out_inferred__4/i__carry__5_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.255 r  display/p_1_out_inferred__4/i__carry__6/CO[3]
                         net (fo=2, routed)           2.054     8.309    control/red_OBUF[3]_inst_i_1_7[0]
    SLICE_X100Y46        LUT4 (Prop_lut4_I3_O)        0.124     8.433 f  control/red_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.849     9.281    display/red112_out
    SLICE_X104Y41        LUT6 (Prop_lut6_I1_O)        0.124     9.405 r  display/red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.074    11.479    red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    15.017 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.017    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.854ns  (logic 5.542ns (37.309%)  route 9.312ns (62.691%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE                         0.000     0.000 r  display/hcount_reg[3]/C
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[3]/Q
                         net (fo=24, routed)          4.476     4.932    display/Q[3]
    SLICE_X61Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.056 r  display/i__carry_i_1__15/O
                         net (fo=1, routed)           0.000     5.056    display/i__carry_i_1__15_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.457 r  display/p_1_out_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.457    display/p_1_out_inferred__4/i__carry_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  display/p_1_out_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.571    display/p_1_out_inferred__4/i__carry__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  display/p_1_out_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.685    display/p_1_out_inferred__4/i__carry__1_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  display/p_1_out_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.799    display/p_1_out_inferred__4/i__carry__2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  display/p_1_out_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.913    display/p_1_out_inferred__4/i__carry__3_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  display/p_1_out_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.027    display/p_1_out_inferred__4/i__carry__4_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  display/p_1_out_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.141    display/p_1_out_inferred__4/i__carry__5_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.255 r  display/p_1_out_inferred__4/i__carry__6/CO[3]
                         net (fo=2, routed)           2.054     8.309    control/red_OBUF[3]_inst_i_1_7[0]
    SLICE_X100Y46        LUT4 (Prop_lut4_I3_O)        0.124     8.433 f  control/red_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.849     9.281    display/red112_out
    SLICE_X104Y41        LUT6 (Prop_lut6_I1_O)        0.124     9.405 r  display/red_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.934    11.339    red_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.515    14.854 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.854    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.764ns  (logic 5.556ns (37.630%)  route 9.208ns (62.370%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE                         0.000     0.000 r  display/hcount_reg[3]/C
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[3]/Q
                         net (fo=24, routed)          4.476     4.932    display/Q[3]
    SLICE_X61Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.056 r  display/i__carry_i_1__15/O
                         net (fo=1, routed)           0.000     5.056    display/i__carry_i_1__15_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.457 r  display/p_1_out_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.457    display/p_1_out_inferred__4/i__carry_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  display/p_1_out_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.571    display/p_1_out_inferred__4/i__carry__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  display/p_1_out_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.685    display/p_1_out_inferred__4/i__carry__1_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  display/p_1_out_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.799    display/p_1_out_inferred__4/i__carry__2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  display/p_1_out_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.913    display/p_1_out_inferred__4/i__carry__3_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  display/p_1_out_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.027    display/p_1_out_inferred__4/i__carry__4_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  display/p_1_out_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.141    display/p_1_out_inferred__4/i__carry__5_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.255 f  display/p_1_out_inferred__4/i__carry__6/CO[3]
                         net (fo=2, routed)           2.054     8.309    control/red_OBUF[3]_inst_i_1_7[0]
    SLICE_X100Y46        LUT4 (Prop_lut4_I3_O)        0.124     8.433 r  control/red_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.561     8.993    display/red112_out
    SLICE_X104Y41        LUT6 (Prop_lut6_I1_O)        0.124     9.117 r  display/red_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.118    11.235    red_OBUF[2]
    V18                  OBUF (Prop_obuf_I_O)         3.529    14.764 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.764    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.605ns  (logic 5.538ns (37.916%)  route 9.067ns (62.084%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE                         0.000     0.000 r  display/hcount_reg[3]/C
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/hcount_reg[3]/Q
                         net (fo=24, routed)          4.476     4.932    display/Q[3]
    SLICE_X61Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.056 r  display/i__carry_i_1__15/O
                         net (fo=1, routed)           0.000     5.056    display/i__carry_i_1__15_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.457 r  display/p_1_out_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.457    display/p_1_out_inferred__4/i__carry_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  display/p_1_out_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.571    display/p_1_out_inferred__4/i__carry__0_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  display/p_1_out_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.685    display/p_1_out_inferred__4/i__carry__1_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  display/p_1_out_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.799    display/p_1_out_inferred__4/i__carry__2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  display/p_1_out_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.913    display/p_1_out_inferred__4/i__carry__3_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  display/p_1_out_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.027    display/p_1_out_inferred__4/i__carry__4_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  display/p_1_out_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.141    display/p_1_out_inferred__4/i__carry__5_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.255 f  display/p_1_out_inferred__4/i__carry__6/CO[3]
                         net (fo=2, routed)           2.054     8.309    control/red_OBUF[3]_inst_i_1_7[0]
    SLICE_X100Y46        LUT4 (Prop_lut4_I3_O)        0.124     8.433 r  control/red_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.561     8.993    display/red112_out
    SLICE_X104Y41        LUT6 (Prop_lut6_I1_O)        0.124     9.117 r  display/red_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.977    11.094    red_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         3.511    14.605 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.605    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/sig_p2_y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_p2b_y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.597%)  route 0.182ns (56.403%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y38        FDRE                         0.000     0.000 r  control/sig_p2_y_reg[1]/C
    SLICE_X107Y38        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_p2_y_reg[1]/Q
                         net (fo=12, routed)          0.182     0.323    control/sig_p2_y_reg[4]_0[0]
    SLICE_X106Y36        FDRE                                         r  control/sig_p2b_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p2_x_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_p2_x_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE                         0.000     0.000 r  control/sig_p2_x_reg[13]/C
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_p2_x_reg[13]/Q
                         net (fo=6, routed)           0.079     0.220    control/p2_x[13]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  control/sig_p2_x_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    control/sig_p2_x_reg[13]_i_1_n_6
    SLICE_X67Y47         FDRE                                         r  control/sig_p2_x_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p2_x_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_p2_x_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDRE                         0.000     0.000 r  control/sig_p2_x_reg[17]/C
    SLICE_X67Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_p2_x_reg[17]/Q
                         net (fo=6, routed)           0.079     0.220    control/p2_x[17]
    SLICE_X67Y48         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  control/sig_p2_x_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    control/sig_p2_x_reg[17]_i_1_n_6
    SLICE_X67Y48         FDRE                                         r  control/sig_p2_x_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p2_x_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_p2_x_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDRE                         0.000     0.000 r  control/sig_p2_x_reg[21]/C
    SLICE_X67Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_p2_x_reg[21]/Q
                         net (fo=6, routed)           0.079     0.220    control/p2_x[21]
    SLICE_X67Y49         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  control/sig_p2_x_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    control/sig_p2_x_reg[21]_i_1_n_6
    SLICE_X67Y49         FDRE                                         r  control/sig_p2_x_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p2_x_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_p2_x_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y51         FDRE                         0.000     0.000 r  control/sig_p2_x_reg[29]/C
    SLICE_X67Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_p2_x_reg[29]/Q
                         net (fo=6, routed)           0.079     0.220    control/p2_x[29]
    SLICE_X67Y51         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  control/sig_p2_x_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    control/sig_p2_x_reg[29]_i_1_n_6
    SLICE_X67Y51         FDRE                                         r  control/sig_p2_x_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p2_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_p2_x_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y45         FDRE                         0.000     0.000 r  control/sig_p2_x_reg[5]/C
    SLICE_X67Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_p2_x_reg[5]/Q
                         net (fo=7, routed)           0.079     0.220    control/p2_x[5]
    SLICE_X67Y45         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  control/sig_p2_x_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    control/sig_p2_x_reg[5]_i_1_n_6
    SLICE_X67Y45         FDRE                                         r  control/sig_p2_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p2_x_reg[9]/C
                            (rising edge-triggered cell FDSE)
  Destination:            control/sig_p2_x_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y46         FDSE                         0.000     0.000 r  control/sig_p2_x_reg[9]/C
    SLICE_X67Y46         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  control/sig_p2_x_reg[9]/Q
                         net (fo=6, routed)           0.079     0.220    control/p2_x[9]
    SLICE_X67Y46         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  control/sig_p2_x_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    control/sig_p2_x_reg[9]_i_1_n_6
    SLICE_X67Y46         FDRE                                         r  control/sig_p2_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p2_x_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_p2_x_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE                         0.000     0.000 r  control/sig_p2_x_reg[25]/C
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_p2_x_reg[25]/Q
                         net (fo=6, routed)           0.079     0.220    control/p2_x[25]
    SLICE_X67Y50         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  control/sig_p2_x_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    control/sig_p2_x_reg[25]_i_1_n_6
    SLICE_X67Y50         FDRE                                         r  control/sig_p2_x_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p2_x_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_p2_x_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y46         FDRE                         0.000     0.000 r  control/sig_p2_x_reg[11]/C
    SLICE_X67Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_p2_x_reg[11]/Q
                         net (fo=6, routed)           0.079     0.220    control/p2_x[11]
    SLICE_X67Y46         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  control/sig_p2_x_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    control/sig_p2_x_reg[9]_i_1_n_4
    SLICE_X67Y46         FDRE                                         r  control/sig_p2_x_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/sig_p2_x_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/sig_p2_x_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE                         0.000     0.000 r  control/sig_p2_x_reg[15]/C
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/sig_p2_x_reg[15]/Q
                         net (fo=6, routed)           0.079     0.220    control/p2_x[15]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  control/sig_p2_x_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    control/sig_p2_x_reg[13]_i_1_n_4
    SLICE_X67Y47         FDRE                                         r  control/sig_p2_x_reg[16]/D
  -------------------------------------------------------------------    -------------------





