verilog work "shiftregout.v"
verilog work "shiftreg.v"
verilog work "full_adder.v"
verilog work "dff.v"
verilog work "serial_adder.v"
verilog work "test_bitserialadder.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
