

================================================================
== Vivado HLS Report for 'acc_vadd'
================================================================
* Date:           Fri Apr 24 13:50:10 2015

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        acc_vadd
* Solution:       solution1
* Product family: kintex7 kintex7_fpv6 
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      1.60|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      34|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       2|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       2|      34|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |mO1_TDATA      |     +    |      0|  0|  32|          32|          32|
    |ap_sig_bdd_48  |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_23  |    or    |      0|  0|   1|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|  34|          34|          34|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------+---+----+-----+-----------+
    |            Name           | FF| LUT| Bits| Const Bits|
    +---------------------------+---+----+-----+-----------+
    |ap_CS_fsm                  |  1|   0|    1|          0|
    |ap_reg_ioackin_mO1_TREADY  |  1|   0|    1|          0|
    +---------------------------+---+----+-----+-----------+
    |Total                      |  2|   0|    2|          0|
    +---------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+--------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------+-----+-----+--------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_none |   acc_vadd   | return value |
|ap_rst_n    |  in |    1| ap_ctrl_none |   acc_vadd   | return value |
|sI1_TDATA   |  in |   32|     axis     |      sI1     |    pointer   |
|sI1_TVALID  |  in |    1|     axis     |      sI1     |    pointer   |
|sI1_TREADY  | out |    1|     axis     |      sI1     |    pointer   |
|sI2_TDATA   |  in |   32|     axis     |      sI2     |    pointer   |
|sI2_TVALID  |  in |    1|     axis     |      sI2     |    pointer   |
|sI2_TREADY  | out |    1|     axis     |      sI2     |    pointer   |
|mO1_TDATA   | out |   32|     axis     |      mO1     |    pointer   |
|mO1_TVALID  | out |    1|     axis     |      mO1     |    pointer   |
|mO1_TREADY  |  in |    1|     axis     |      mO1     |    pointer   |
+------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 1.60ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sI1) nounwind, !map !0

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sI2) nounwind, !map !6

ST_1: stg_4 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %mO1) nounwind, !map !10

ST_1: stg_5 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_1: stg_6 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_7 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %sI1, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_8 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %sI2, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_9 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %mO1, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: sI1_read [1/1] 0.00ns
:8  %sI1_read = call i32 @_ssdm_op_Read.axis.i32P(i32* %sI1) nounwind

ST_1: sI2_read [1/1] 0.00ns
:9  %sI2_read = call i32 @_ssdm_op_Read.axis.i32P(i32* %sI2) nounwind

ST_1: mO1_assign [1/1] 1.60ns
:10  %mO1_assign = add nsw i32 %sI2_read, %sI1_read

ST_1: stg_13 [1/1] 0.00ns
:11  call void @_ssdm_op_Write.axis.i32P(i32* %mO1, i32 %mO1_assign) nounwind

ST_1: stg_14 [1/1] 0.00ns
:12  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ sI1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1af68c0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sI2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2d6d3b0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mO1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x2e7da10; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2      (specbitsmap  ) [ 00]
stg_3      (specbitsmap  ) [ 00]
stg_4      (specbitsmap  ) [ 00]
stg_5      (spectopmodule) [ 00]
stg_6      (specinterface) [ 00]
stg_7      (specinterface) [ 00]
stg_8      (specinterface) [ 00]
stg_9      (specinterface) [ 00]
sI1_read   (read         ) [ 00]
sI2_read   (read         ) [ 00]
mO1_assign (add          ) [ 00]
stg_13     (write        ) [ 00]
stg_14     (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sI1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sI1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sI2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sI2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mO1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mO1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="sI1_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sI1_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="sI2_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sI2_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="stg_13_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="32" slack="0"/>
<pin id="44" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_13/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="mO1_assign_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mO1_assign/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="24" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="24" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="26" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="34" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="28" pin="2"/><net_sink comp="48" pin=1"/></net>

<net id="54"><net_src comp="48" pin="2"/><net_sink comp="40" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mO1 | {1 }
  - Chain level:
	State 1
		stg_13 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |   mO1_assign_fu_48  |    0    |    32   |
|----------|---------------------|---------|---------|
|   read   | sI1_read_read_fu_28 |    0    |    0    |
|          | sI2_read_read_fu_34 |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |  stg_13_write_fu_40 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    32   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   32   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   32   |
+-----------+--------+--------+
