5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd case1.1.vcd -o case1.1.cdd -v case1.1.v
3 0 main main case1.1.v 1 30
2 1 8 140017 1 0 20008 0 0 1 1 1
2 2 8 f000f 0 1 400 0 0 b
2 3 8 f0017 3 38 600a 1 2
2 4 9 140017 1 0 20004 0 0 1 1 0
2 5 9 f000f 0 1 400 0 0 b
2 6 9 f0017 2 38 6006 4 5
2 7 10 140017 0 0 20010 0 0 1 1 2
2 8 10 f000f 0 1 400 0 0 b
2 9 10 f0017 0 38 6022 7 8
2 10 10 0 0 30 24002 0 0 1 0 2
2 11 9 40007 1 0 20008 0 0 1 1 1
2 12 7 80008 7 1 e 0 0 a
2 13 9 0 2 2d 2020a 11 12 1 0 2
2 14 8 40007 1 0 20004 0 0 1 1 0
2 15 8 0 5 2d 2014e 14 12 1 0 1102
2 16 6 110015 b 1 c 0 0 clock
2 17 6 9000f 0 2a 20000 0 0 2 0 a
2 18 6 90015 11 27 2100a 16 17 1 0 2
1 clock 0 3 30004 1 0 1102
1 a 0 4 30004 1 0 1102
1 b 0 4 30007 1 0 1102
4 9 18 18
4 10 9 18
4 6 18 18
4 13 6 10
4 3 18 18
4 15 3 13
4 18 15 0
