Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Feb 12 10:38:54 2026
| Host         : RZY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_rx_timing_summary_routed.rpt -pb uart_rx_timing_summary_routed.pb -rpx uart_rx_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_rx
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  68          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (160)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (160)
--------------------------------------------------
 There are 160 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  170          inf        0.000                      0                  170           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           170 Endpoints
Min Delay           170 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_en
                            (input port)
  Destination:            rx_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.450ns  (logic 5.292ns (39.346%)  route 8.158ns (60.654%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rx_en (IN)
                         net (fo=0)                   0.000     0.000    rx_en
    F15                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rx_en_IBUF_inst/O
                         net (fo=47, routed)          5.359     6.801    rx_en_IBUF
    SLICE_X53Y79         LUT3 (Prop_lut3_I2_O)        0.118     6.919 r  rx_idle_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.799     9.717    rx_idle_OBUF
    P4                   OBUF (Prop_obuf_I_O)         3.732    13.450 r  rx_idle_OBUF_inst/O
                         net (fo=0)                   0.000    13.450    rx_idle
    P4                                                                r  rx_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.909ns  (logic 3.970ns (44.556%)  route 4.940ns (55.444%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE                         0.000     0.000 r  rx_data_reg[7]/C
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rx_data_reg[7]/Q
                         net (fo=1, routed)           4.940     5.396    rx_data_OBUF[7]
    F16                  OBUF (Prop_obuf_I_O)         3.514     8.909 r  rx_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.909    rx_data[7]
    F16                                                               r  rx_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_en
                            (input port)
  Destination:            FSM_sequential_state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 2.042ns (23.073%)  route 6.807ns (76.927%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rx_en (IN)
                         net (fo=0)                   0.000     0.000    rx_en
    F15                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rx_en_IBUF_inst/O
                         net (fo=47, routed)          5.454     6.896    rx_en_IBUF
    SLICE_X51Y79         LUT4 (Prop_lut4_I1_O)        0.150     7.046 r  FSM_sequential_state_reg[1]_i_7/O
                         net (fo=1, routed)           0.672     7.718    FSM_sequential_state_reg[1]_i_7_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I0_O)        0.326     8.044 r  FSM_sequential_state_reg[1]_i_3/O
                         net (fo=1, routed)           0.680     8.724    FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I0_O)        0.124     8.848 r  FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.848    FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X50Y79         FDCE                                         r  FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_en
                            (input port)
  Destination:            FSM_sequential_state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.742ns  (logic 1.814ns (20.745%)  route 6.929ns (79.255%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rx_en (IN)
                         net (fo=0)                   0.000     0.000    rx_en
    F15                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rx_en_IBUF_inst/O
                         net (fo=47, routed)          5.454     6.896    rx_en_IBUF
    SLICE_X51Y79         LUT5 (Prop_lut5_I4_O)        0.124     7.020 f  FSM_sequential_state_reg[1]_i_9/O
                         net (fo=1, routed)           0.670     7.690    FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.814 r  FSM_sequential_state_reg[1]_i_5/O
                         net (fo=2, routed)           0.804     8.618    FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.742 r  FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.742    FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X50Y79         FDCE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.698ns  (logic 3.983ns (45.794%)  route 4.715ns (54.206%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE                         0.000     0.000 r  rx_data_reg[3]/C
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rx_data_reg[3]/Q
                         net (fo=1, routed)           4.715     5.171    rx_data_OBUF[3]
    Y8                   OBUF (Prop_obuf_I_O)         3.527     8.698 r  rx_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.698    rx_data[3]
    Y8                                                                r  rx_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 3.976ns (46.107%)  route 4.647ns (53.893%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE                         0.000     0.000 r  rx_data_reg[2]/C
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rx_data_reg[2]/Q
                         net (fo=1, routed)           4.647     5.103    rx_data_OBUF[2]
    Y9                   OBUF (Prop_obuf_I_O)         3.520     8.623 r  rx_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.623    rx_data[2]
    Y9                                                                r  rx_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.621ns  (logic 3.973ns (46.086%)  route 4.648ns (53.914%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE                         0.000     0.000 r  rx_data_reg[1]/C
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rx_data_reg[1]/Q
                         net (fo=1, routed)           4.648     5.104    rx_data_OBUF[1]
    W9                   OBUF (Prop_obuf_I_O)         3.517     8.621 r  rx_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.621    rx_data[1]
    W9                                                                r  rx_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.577ns  (logic 3.982ns (46.426%)  route 4.595ns (53.574%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE                         0.000     0.000 r  rx_data_reg[0]/C
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rx_data_reg[0]/Q
                         net (fo=1, routed)           4.595     5.051    rx_data_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.526     8.577 r  rx_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.577    rx_data[0]
    V8                                                                r  rx_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_en
                            (input port)
  Destination:            bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.118ns  (logic 1.886ns (23.229%)  route 6.232ns (76.771%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rx_en (IN)
                         net (fo=0)                   0.000     0.000    rx_en
    F15                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rx_en_IBUF_inst/O
                         net (fo=47, routed)          5.205     6.647    rx_en_IBUF
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.118     6.765 f  bit_cnt[2]_i_2/O
                         net (fo=3, routed)           0.459     7.223    bit_cnt[2]_i_2_n_0
    SLICE_X50Y79         LUT5 (Prop_lut5_I3_O)        0.326     7.549 r  bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.568     8.118    bit_cnt[2]_i_1_n_0
    SLICE_X50Y79         FDCE                                         r  bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_en
                            (input port)
  Destination:            rx_shift_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.953ns  (logic 1.886ns (23.710%)  route 6.067ns (76.290%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rx_en (IN)
                         net (fo=0)                   0.000     0.000    rx_en
    F15                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  rx_en_IBUF_inst/O
                         net (fo=47, routed)          5.205     6.647    rx_en_IBUF
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.118     6.765 f  bit_cnt[2]_i_2/O
                         net (fo=3, routed)           0.357     7.122    bit_cnt[2]_i_2_n_0
    SLICE_X49Y79         LUT6 (Prop_lut6_I5_O)        0.326     7.448 r  rx_shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.505     7.953    rx_shift_reg0
    SLICE_X49Y78         FDCE                                         r  rx_shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_hold_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDCE                         0.000     0.000 r  rx_shift_reg_reg[0]/C
    SLICE_X49Y78         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.097     0.238    rx_shift_reg[0]
    SLICE_X48Y78         FDCE                                         r  data_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_hold_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (50.941%)  route 0.123ns (49.059%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDCE                         0.000     0.000 r  rx_shift_reg_reg[6]/C
    SLICE_X49Y78         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  rx_shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.123     0.251    rx_shift_reg[6]
    SLICE_X48Y78         FDCE                                         r  data_hold_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_hold_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE                         0.000     0.000 r  output_hold_reg[2]/C
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  output_hold_reg[2]/Q
                         net (fo=1, routed)           0.112     0.253    output_hold[2]
    SLICE_X48Y76         FDRE                                         r  rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_hold_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDCE                         0.000     0.000 r  output_hold_reg[0]/C
    SLICE_X48Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  output_hold_reg[0]/Q
                         net (fo=1, routed)           0.114     0.255    output_hold[0]
    SLICE_X49Y76         FDRE                                         r  rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.849%)  route 0.116ns (45.151%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDCE                         0.000     0.000 r  rx_shift_reg_reg[3]/C
    SLICE_X49Y78         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.116     0.257    rx_shift_reg[3]
    SLICE_X49Y78         FDCE                                         r  rx_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_hold_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.576%)  route 0.136ns (51.424%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDCE                         0.000     0.000 r  rx_shift_reg_reg[5]/C
    SLICE_X49Y78         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  rx_shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.136     0.264    rx_shift_reg[5]
    SLICE_X48Y78         FDCE                                         r  data_hold_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_hold_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.668%)  route 0.132ns (48.332%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDCE                         0.000     0.000 r  rx_shift_reg_reg[3]/C
    SLICE_X49Y78         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.132     0.273    rx_shift_reg[3]
    SLICE_X48Y78         FDCE                                         r  data_hold_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_sync2_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            rx_shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.147%)  route 0.149ns (53.853%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDPE                         0.000     0.000 r  rx_sync2_reg/C
    SLICE_X51Y79         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  rx_sync2_reg/Q
                         net (fo=4, routed)           0.149     0.277    rx_sync2
    SLICE_X49Y78         FDCE                                         r  rx_shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.128ns (43.960%)  route 0.163ns (56.040%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDCE                         0.000     0.000 r  rx_shift_reg_reg[5]/C
    SLICE_X49Y78         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  rx_shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.163     0.291    rx_shift_reg[5]
    SLICE_X49Y78         FDCE                                         r  rx_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.128ns (43.323%)  route 0.167ns (56.677%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDCE                         0.000     0.000 r  data_valid_reg/C
    SLICE_X49Y77         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  data_valid_reg/Q
                         net (fo=2, routed)           0.167     0.295    data_valid
    SLICE_X48Y76         FDRE                                         r  rx_ready_reg/D
  -------------------------------------------------------------------    -------------------





