# Digital IC Design

| **Category**             | **Cadence**                              | **Synopsys**                              | **Open-Source EDA**                      |
|--------------------------|------------------------------------------|-------------------------------------------|------------------------------------------|
| **Logic Simulation**     | NCSim, Xcelium Logic Simulator           | VCS, Verdi (functional verification)      | Icarus Verilog, Verilator          |
| **RTL Synthesis**        | Genus Synthesis Solution                | Design Compiler, DC Ultra                | Yosys                                    |
| **Physical Design**      | Innovus Implementation System            | IC Compiler II                           | OpenROAD, OpenLane               |
| **Timing Analysis**      | Tempus Timing Signoff Solution          | PrimeTime, PrimeTime SI                  | OpenSTA                                  |
| **Physical Verification**| Pegasus Verification System, PVS        | IC Validator                             | Magic VLSI           |
| **Power Analysis**       | Joules Power Analysis, Voltus IC Power   | PrimePower, PowerCompiler                | OpenSTA, OpenROAD |
| **Technology Support**   | Strong (TSMC, Intel, Samsung, GF PDKs)   | Strong (TSMC, Intel, Samsung, GF PDKs)    | SkyWater 130nm, some open PDKs |
| **License Type**         | Proprietary (subscription/token-based)   | Proprietary (subscription/token-based)    | Open-source (Free to use)      |
|**Best For**             | Complex ASICs, high-performance digital  | Advanced nodes, AI-optimized designs     | Learning, prototyping, small-scale ASICs |

# Analog IC Design

| **Category**             | **Cadence**                              | **Synopsys**                              | **Open-Source EDA**                      |
|--------------------------|------------------------------------------|-------------------------------------------|------------------------------------------|
| **Schematic Capture**    | Virtuoso Schematic Editor                | Custom Compiler (Schematic Editor)        | Xschem                             |
| **Simulation**           | Spectre, Spectre RF, AMS Designer        | PrimeSim (HSPICE, FineSim, CustomSim)     | Ngspice                            |
| **Layout Design**        | Virtuoso Layout Suite                    | Custom Compiler (Layout Editor)           | Magic VLSI                    |
| **DRC/LVS**              | Assura, PVS (DRC, LVS, ERC)              | IC Validator (DRC, LVS)                   | Magic VLSI, Netgen (LVS)        |
| **Parasitic Extraction** | Quantus Extraction Solution              | StarRC (Parasitic Extraction)             | Magic VLSI      |
| **Technology Support**   | Strong (TSMC, Intel, Samsung, GF PDKs)   | Strong (TSMC, Intel, Samsung, GF PDKs)    | SkyWater 130nm, some open PDKs |
| **License Type**         | Proprietary (subscription/token-based)   | Proprietary (subscription/token-based)    | Open-source (Free to use)      |
| **Best For**             | RF, mixed-signal, high-precision analog  | Advanced nodes, photonic, mixed-signal    | Academia, Startups, Research, prototyping, small-scale designs |
