
sdk_at328p.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002a  00800100  00000d82  00000e16  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000d82  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000002  0080012a  0080012a  00000e40  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000e40  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000e70  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000240  00000000  00000000  00000eb0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001adc  00000000  00000000  000010f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ec7  00000000  00000000  00002bcc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000011ac  00000000  00000000  00003a93  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000574  00000000  00000000  00004c40  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000070b  00000000  00000000  000051b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000ee1  00000000  00000000  000058bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001a0  00000000  00000000  000067a0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 b1 00 	jmp	0x162	; 0x162 <__ctors_end>
   4:	0c 94 8e 01 	jmp	0x31c	; 0x31c <__vector_1>
   8:	0c 94 c3 01 	jmp	0x386	; 0x386 <__vector_2>
   c:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
  10:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
  14:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
  18:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
  1c:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
  20:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
  24:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
  28:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
  2c:	0c 94 5c 03 	jmp	0x6b8	; 0x6b8 <__vector_11>
  30:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
  34:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
  38:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
  3c:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
  40:	0c 94 3f 03 	jmp	0x67e	; 0x67e <__vector_16>
  44:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
  48:	0c 94 94 03 	jmp	0x728	; 0x728 <__vector_18>
  4c:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
  50:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
  54:	0c 94 d0 00 	jmp	0x1a0	; 0x1a0 <__vector_21>
  58:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
  5c:	0c 94 52 01 	jmp	0x2a4	; 0x2a4 <__vector_23>
  60:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>
  64:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__bad_interrupt>

00000068 <__trampolines_end>:
  68:	00 40       	sbci	r16, 0x00	; 0
  6a:	7a 10       	cpse	r7, r10
  6c:	f3 5a       	subi	r31, 0xA3	; 163
  6e:	00 a0       	ldd	r0, Z+32	; 0x20
  70:	72 4e       	sbci	r23, 0xE2	; 226
  72:	18 09       	sbc	r17, r8
  74:	00 10       	cpse	r0, r0
  76:	a5 d4       	rcall	.+2378   	; 0x9c2 <__stack+0xc3>
  78:	e8 00       	.word	0x00e8	; ????
  7a:	00 e8       	ldi	r16, 0x80	; 128
  7c:	76 48       	sbci	r23, 0x86	; 134
  7e:	17 00       	.word	0x0017	; ????
  80:	00 e4       	ldi	r16, 0x40	; 64
  82:	0b 54       	subi	r16, 0x4B	; 75
  84:	02 00       	.word	0x0002	; ????
  86:	00 ca       	rjmp	.-3072   	; 0xfffff488 <__eeprom_end+0xff7ef488>
  88:	9a 3b       	cpi	r25, 0xBA	; 186
  8a:	00 00       	nop
  8c:	00 e1       	ldi	r16, 0x10	; 16
  8e:	f5 05       	cpc	r31, r5
  90:	00 00       	nop
  92:	80 96       	adiw	r24, 0x20	; 32
  94:	98 00       	.word	0x0098	; ????
  96:	00 00       	nop
  98:	40 42       	sbci	r20, 0x20	; 32
  9a:	0f 00       	.word	0x000f	; ????
  9c:	00 00       	nop
  9e:	a0 86       	std	Z+8, r10	; 0x08
  a0:	01 00       	.word	0x0001	; ????
  a2:	00 00       	nop
  a4:	10 27       	eor	r17, r16
  a6:	00 00       	nop
  a8:	00 00       	nop
  aa:	e8 03       	fmulsu	r22, r16
  ac:	00 00       	nop
  ae:	00 00       	nop
  b0:	64 00       	.word	0x0064	; ????
  b2:	00 00       	nop
  b4:	00 00       	nop
  b6:	0a 00       	.word	0x000a	; ????
  b8:	00 00       	nop
  ba:	00 00       	nop
  bc:	01 00       	.word	0x0001	; ????
  be:	00 00       	nop
  c0:	00 00       	nop
  c2:	2c 76       	andi	r18, 0x6C	; 108
  c4:	d8 88       	ldd	r13, Y+16	; 0x10
  c6:	dc 67       	ori	r29, 0x7C	; 124
  c8:	4f 08       	sbc	r4, r15
  ca:	23 df       	rcall	.-442    	; 0xffffff12 <__eeprom_end+0xff7eff12>
  cc:	c1 df       	rcall	.-126    	; 0x50 <__SREG__+0x11>
  ce:	ae 59       	subi	r26, 0x9E	; 158
  d0:	e1 b1       	in	r30, 0x01	; 1
  d2:	b7 96       	adiw	r30, 0x27	; 39
  d4:	e5 e3       	ldi	r30, 0x35	; 53
  d6:	e4 53       	subi	r30, 0x34	; 52
  d8:	c6 3a       	cpi	r28, 0xA6	; 166
  da:	e6 51       	subi	r30, 0x16	; 22
  dc:	99 76       	andi	r25, 0x69	; 105
  de:	96 e8       	ldi	r25, 0x86	; 134
  e0:	e6 c2       	rjmp	.+1484   	; 0x6ae <__vector_16+0x30>
  e2:	84 26       	eor	r8, r20
  e4:	eb 89       	ldd	r30, Y+19	; 0x13
  e6:	8c 9b       	sbis	0x11, 4	; 17
  e8:	62 ed       	ldi	r22, 0xD2	; 210
  ea:	40 7c       	andi	r20, 0xC0	; 192
  ec:	6f fc       	.word	0xfc6f	; ????
  ee:	ef bc       	out	0x2f, r14	; 47
  f0:	9c 9f       	mul	r25, r28
  f2:	40 f2       	brcs	.-112    	; 0x84 <__trampolines_end+0x1c>
  f4:	ba a5       	ldd	r27, Y+42	; 0x2a
  f6:	6f a5       	ldd	r22, Y+47	; 0x2f
  f8:	f4 90       	lpm	r15, Z
  fa:	05 5a       	subi	r16, 0xA5	; 165
  fc:	2a f7       	brpl	.-54     	; 0xc8 <__trampolines_end+0x60>
  fe:	5c 93       	st	X, r21
 100:	6b 6c       	ori	r22, 0xCB	; 203
 102:	f9 67       	ori	r31, 0x79	; 121
 104:	6d c1       	rjmp	.+730    	; 0x3e0 <__vector_2+0x5a>
 106:	1b fc       	.word	0xfc1b	; ????
 108:	e0 e4       	ldi	r30, 0x40	; 64
 10a:	0d 47       	sbci	r16, 0x7D	; 125
 10c:	fe f5       	brtc	.+126    	; 0x18c <.do_clear_bss_loop>
 10e:	20 e6       	ldi	r18, 0x60	; 96
 110:	b5 00       	.word	0x00b5	; ????
 112:	d0 ed       	ldi	r29, 0xD0	; 208
 114:	90 2e       	mov	r9, r16
 116:	03 00       	.word	0x0003	; ????
 118:	94 35       	cpi	r25, 0x54	; 84
 11a:	77 05       	cpc	r23, r7
 11c:	00 80       	ld	r0, Z
 11e:	84 1e       	adc	r8, r20
 120:	08 00       	.word	0x0008	; ????
 122:	00 20       	and	r0, r0
 124:	4e 0a       	sbc	r4, r30
 126:	00 00       	nop
 128:	00 c8       	rjmp	.-4096   	; 0xfffff12a <__eeprom_end+0xff7ef12a>
 12a:	0c 33       	cpi	r16, 0x3C	; 60
 12c:	33 33       	cpi	r19, 0x33	; 51
 12e:	33 0f       	add	r19, r19
 130:	98 6e       	ori	r25, 0xE8	; 232
 132:	12 83       	std	Z+2, r17	; 0x02
 134:	11 41       	sbci	r17, 0x11	; 17
 136:	ef 8d       	ldd	r30, Y+31	; 0x1f
 138:	21 14       	cp	r2, r1
 13a:	89 3b       	cpi	r24, 0xB9	; 185
 13c:	e6 55       	subi	r30, 0x56	; 86
 13e:	16 cf       	rjmp	.-468    	; 0xffffff6c <__eeprom_end+0xff7eff6c>
 140:	fe e6       	ldi	r31, 0x6E	; 110
 142:	db 18       	sub	r13, r11
 144:	d1 84       	ldd	r13, Z+9	; 0x09
 146:	4b 38       	cpi	r20, 0x8B	; 139
 148:	1b f7       	brvc	.-58     	; 0x110 <__trampolines_end+0xa8>
 14a:	7c 1d       	adc	r23, r12
 14c:	90 1d       	adc	r25, r0
 14e:	a4 bb       	out	0x14, r26	; 20
 150:	e4 24       	eor	r14, r4
 152:	20 32       	cpi	r18, 0x20	; 32
 154:	84 72       	andi	r24, 0x24	; 36
 156:	5e 22       	and	r5, r30
 158:	81 00       	.word	0x0081	; ????
 15a:	c9 f1       	breq	.+114    	; 0x1ce <__vector_21+0x2e>
 15c:	24 ec       	ldi	r18, 0xC4	; 196
 15e:	a1 e5       	ldi	r26, 0x51	; 81
 160:	3d 27       	eor	r19, r29

00000162 <__ctors_end>:
 162:	11 24       	eor	r1, r1
 164:	1f be       	out	0x3f, r1	; 63
 166:	cf ef       	ldi	r28, 0xFF	; 255
 168:	d8 e0       	ldi	r29, 0x08	; 8
 16a:	de bf       	out	0x3e, r29	; 62
 16c:	cd bf       	out	0x3d, r28	; 61

0000016e <__do_copy_data>:
 16e:	11 e0       	ldi	r17, 0x01	; 1
 170:	a0 e0       	ldi	r26, 0x00	; 0
 172:	b1 e0       	ldi	r27, 0x01	; 1
 174:	e2 e8       	ldi	r30, 0x82	; 130
 176:	fd e0       	ldi	r31, 0x0D	; 13
 178:	02 c0       	rjmp	.+4      	; 0x17e <__do_copy_data+0x10>
 17a:	05 90       	lpm	r0, Z+
 17c:	0d 92       	st	X+, r0
 17e:	aa 32       	cpi	r26, 0x2A	; 42
 180:	b1 07       	cpc	r27, r17
 182:	d9 f7       	brne	.-10     	; 0x17a <__do_copy_data+0xc>

00000184 <__do_clear_bss>:
 184:	21 e0       	ldi	r18, 0x01	; 1
 186:	aa e2       	ldi	r26, 0x2A	; 42
 188:	b1 e0       	ldi	r27, 0x01	; 1
 18a:	01 c0       	rjmp	.+2      	; 0x18e <.do_clear_bss_start>

0000018c <.do_clear_bss_loop>:
 18c:	1d 92       	st	X+, r1

0000018e <.do_clear_bss_start>:
 18e:	ac 32       	cpi	r26, 0x2C	; 44
 190:	b2 07       	cpc	r27, r18
 192:	e1 f7       	brne	.-8      	; 0x18c <.do_clear_bss_loop>
 194:	0e 94 18 03 	call	0x630	; 0x630 <main>
 198:	0c 94 bf 06 	jmp	0xd7e	; 0xd7e <_exit>

0000019c <__bad_interrupt>:
 19c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a0 <__vector_21>:
	ADCSRA|=(1<<ADIF);				//clear flag for next conversion
	return(ADC);					//return sample value
}

ISR (ADC_vect)
{
 1a0:	1f 92       	push	r1
 1a2:	0f 92       	push	r0
 1a4:	0f b6       	in	r0, 0x3f	; 63
 1a6:	0f 92       	push	r0
 1a8:	11 24       	eor	r1, r1
 1aa:	0f 93       	push	r16
 1ac:	1f 93       	push	r17
 1ae:	2f 93       	push	r18
 1b0:	3f 93       	push	r19
 1b2:	4f 93       	push	r20
 1b4:	5f 93       	push	r21
 1b6:	6f 93       	push	r22
 1b8:	7f 93       	push	r23
 1ba:	8f 93       	push	r24
 1bc:	9f 93       	push	r25
 1be:	af 93       	push	r26
 1c0:	bf 93       	push	r27
 1c2:	ef 93       	push	r30
 1c4:	ff 93       	push	r31
 1c6:	cf 93       	push	r28
 1c8:	df 93       	push	r29
 1ca:	cd b7       	in	r28, 0x3d	; 61
 1cc:	de b7       	in	r29, 0x3e	; 62
 1ce:	2a 97       	sbiw	r28, 0x0a	; 10
 1d0:	de bf       	out	0x3e, r29	; 62
 1d2:	cd bf       	out	0x3d, r28	; 61
	uint8_t LowPart = ADCL;	//10-bit resolution
 1d4:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
	uint16_t TenBitResult = ADCH << 2 | LowPart >> 6;
 1d8:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
 1dc:	30 e0       	ldi	r19, 0x00	; 0
 1de:	22 0f       	add	r18, r18
 1e0:	33 1f       	adc	r19, r19
 1e2:	22 0f       	add	r18, r18
 1e4:	33 1f       	adc	r19, r19
 1e6:	82 95       	swap	r24
 1e8:	86 95       	lsr	r24
 1ea:	86 95       	lsr	r24
 1ec:	83 70       	andi	r24, 0x03	; 3
 1ee:	28 2b       	or	r18, r24
		
	//Example:reading sensor output on LCD
	char ascii_temp [10];
	float temp = (TenBitResult*150/307);
 1f0:	46 e9       	ldi	r20, 0x96	; 150
 1f2:	42 9f       	mul	r20, r18
 1f4:	c0 01       	movw	r24, r0
 1f6:	43 9f       	mul	r20, r19
 1f8:	90 0d       	add	r25, r0
 1fa:	11 24       	eor	r1, r1
 1fc:	63 e3       	ldi	r22, 0x33	; 51
 1fe:	71 e0       	ldi	r23, 0x01	; 1
 200:	0e 94 22 04 	call	0x844	; 0x844 <__udivmodhi4>
 204:	80 e0       	ldi	r24, 0x00	; 0
 206:	90 e0       	ldi	r25, 0x00	; 0
 208:	0e 94 e5 03 	call	0x7ca	; 0x7ca <__floatunsisf>
	//Celsius degree conversion
	//LM35 output=1.5v for 150 degrees
	//then: 5v   -> 1023
	//		1.5v -> x
	// x=((1.5v)*(1023))/5v=306.9
	dtostrf(temp, 4, 1, ascii_temp);
 20c:	8e 01       	movw	r16, r28
 20e:	0f 5f       	subi	r16, 0xFF	; 255
 210:	1f 4f       	sbci	r17, 0xFF	; 255
 212:	21 e0       	ldi	r18, 0x01	; 1
 214:	44 e0       	ldi	r20, 0x04	; 4
 216:	0e 94 36 04 	call	0x86c	; 0x86c <dtostrf>
	//4 integers, 1 decimals
	lcd_i2c_col_row(5,2);
 21a:	62 e0       	ldi	r22, 0x02	; 2
 21c:	85 e0       	ldi	r24, 0x05	; 5
 21e:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <lcd_i2c_col_row>
	lcd_i2c_write_string(ascii_temp);
 222:	c8 01       	movw	r24, r16
 224:	0e 94 ec 02 	call	0x5d8	; 0x5d8 <lcd_i2c_write_string>
	lcd_i2c_data(0xDF); //degrees character
 228:	8f ed       	ldi	r24, 0xDF	; 223
 22a:	0e 94 a9 02 	call	0x552	; 0x552 <lcd_i2c_data>
	lcd_i2c_write_string("C");
 22e:	82 e0       	ldi	r24, 0x02	; 2
 230:	91 e0       	ldi	r25, 0x01	; 1
 232:	0e 94 ec 02 	call	0x5d8	; 0x5d8 <lcd_i2c_write_string>
	//start another conversion
	ADCSRA |= 1<<ADSC;
 236:	ea e7       	ldi	r30, 0x7A	; 122
 238:	f0 e0       	ldi	r31, 0x00	; 0
 23a:	80 81       	ld	r24, Z
 23c:	80 64       	ori	r24, 0x40	; 64
 23e:	80 83       	st	Z, r24
}
 240:	2a 96       	adiw	r28, 0x0a	; 10
 242:	0f b6       	in	r0, 0x3f	; 63
 244:	f8 94       	cli
 246:	de bf       	out	0x3e, r29	; 62
 248:	0f be       	out	0x3f, r0	; 63
 24a:	cd bf       	out	0x3d, r28	; 61
 24c:	df 91       	pop	r29
 24e:	cf 91       	pop	r28
 250:	ff 91       	pop	r31
 252:	ef 91       	pop	r30
 254:	bf 91       	pop	r27
 256:	af 91       	pop	r26
 258:	9f 91       	pop	r25
 25a:	8f 91       	pop	r24
 25c:	7f 91       	pop	r23
 25e:	6f 91       	pop	r22
 260:	5f 91       	pop	r21
 262:	4f 91       	pop	r20
 264:	3f 91       	pop	r19
 266:	2f 91       	pop	r18
 268:	1f 91       	pop	r17
 26a:	0f 91       	pop	r16
 26c:	0f 90       	pop	r0
 26e:	0f be       	out	0x3f, r0	; 63
 270:	0f 90       	pop	r0
 272:	1f 90       	pop	r1
 274:	18 95       	reti

00000276 <init_adc_withINT>:

void init_adc_withINT(void)
{
	ADCSRA |=(1 << ADEN);	//enable adc
 276:	ea e7       	ldi	r30, 0x7A	; 122
 278:	f0 e0       	ldi	r31, 0x00	; 0
 27a:	80 81       	ld	r24, Z
 27c:	80 68       	ori	r24, 0x80	; 128
 27e:	80 83       	st	Z, r24
	ADCSRA |=(1 << ADPS2)|(1 << ADPS1)|(1 << ADPS0); // activate prescaler fo=16,000,000Hz/128~125KHz
 280:	80 81       	ld	r24, Z
 282:	87 60       	ori	r24, 0x07	; 7
 284:	80 83       	st	Z, r24
	ADMUX |=(1 << ADLAR);	//left justified (ADCH bit9-2, ADCL bit1-0)
 286:	ac e7       	ldi	r26, 0x7C	; 124
 288:	b0 e0       	ldi	r27, 0x00	; 0
 28a:	8c 91       	ld	r24, X
 28c:	80 62       	ori	r24, 0x20	; 32
 28e:	8c 93       	st	X, r24
	//ADMUX |=(1 << MUX0);	//Selects ADC channel (0-5)
	ADMUX |=(1 << REFS0);	//Selects Vref(pag 257)//AVcc= 5v & Aref= with capacitor to GND
 290:	8c 91       	ld	r24, X
 292:	80 64       	ori	r24, 0x40	; 64
 294:	8c 93       	st	X, r24
	ADCSRA |= 1 << ADIE;	//enable ADC interrupts
 296:	80 81       	ld	r24, Z
 298:	88 60       	ori	r24, 0x08	; 8
 29a:	80 83       	st	Z, r24
	ADCSRA |= 1 << ADSC;	//start conversion
 29c:	80 81       	ld	r24, Z
 29e:	80 64       	ori	r24, 0x40	; 64
 2a0:	80 83       	st	Z, r24
 2a2:	08 95       	ret

000002a4 <__vector_23>:
#include <avr/interrupt.h>
#include <util/delay.h>
#include "lcd_i2c.h"

ISR(ANALOG_COMP_vect)
{
 2a4:	1f 92       	push	r1
 2a6:	0f 92       	push	r0
 2a8:	0f b6       	in	r0, 0x3f	; 63
 2aa:	0f 92       	push	r0
 2ac:	11 24       	eor	r1, r1
 2ae:	2f 93       	push	r18
 2b0:	3f 93       	push	r19
 2b2:	4f 93       	push	r20
 2b4:	5f 93       	push	r21
 2b6:	6f 93       	push	r22
 2b8:	7f 93       	push	r23
 2ba:	8f 93       	push	r24
 2bc:	9f 93       	push	r25
 2be:	af 93       	push	r26
 2c0:	bf 93       	push	r27
 2c2:	ef 93       	push	r30
 2c4:	ff 93       	push	r31
	lcd_i2c_col_row(1,2);
 2c6:	62 e0       	ldi	r22, 0x02	; 2
 2c8:	81 e0       	ldi	r24, 0x01	; 1
 2ca:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <lcd_i2c_col_row>
	lcd_i2c_write_string("Vin > Vref");
 2ce:	84 e0       	ldi	r24, 0x04	; 4
 2d0:	91 e0       	ldi	r25, 0x01	; 1
 2d2:	0e 94 ec 02 	call	0x5d8	; 0x5d8 <lcd_i2c_write_string>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2d6:	2f ef       	ldi	r18, 0xFF	; 255
 2d8:	83 ec       	ldi	r24, 0xC3	; 195
 2da:	99 e0       	ldi	r25, 0x09	; 9
 2dc:	21 50       	subi	r18, 0x01	; 1
 2de:	80 40       	sbci	r24, 0x00	; 0
 2e0:	90 40       	sbci	r25, 0x00	; 0
 2e2:	e1 f7       	brne	.-8      	; 0x2dc <__vector_23+0x38>
 2e4:	00 c0       	rjmp	.+0      	; 0x2e6 <__vector_23+0x42>
 2e6:	00 00       	nop
	_delay_ms(200);
	lcd_i2c_clr();
 2e8:	0e 94 e2 02 	call	0x5c4	; 0x5c4 <lcd_i2c_clr>
}
 2ec:	ff 91       	pop	r31
 2ee:	ef 91       	pop	r30
 2f0:	bf 91       	pop	r27
 2f2:	af 91       	pop	r26
 2f4:	9f 91       	pop	r25
 2f6:	8f 91       	pop	r24
 2f8:	7f 91       	pop	r23
 2fa:	6f 91       	pop	r22
 2fc:	5f 91       	pop	r21
 2fe:	4f 91       	pop	r20
 300:	3f 91       	pop	r19
 302:	2f 91       	pop	r18
 304:	0f 90       	pop	r0
 306:	0f be       	out	0x3f, r0	; 63
 308:	0f 90       	pop	r0
 30a:	1f 90       	pop	r1
 30c:	18 95       	reti

0000030e <init_analog_comp>:

void init_analog_comp(void)
{
	ACSR |= (1 << ACIS1)| (1 << ACIS0);//Interrupt when Input>VRef
 30e:	80 b7       	in	r24, 0x30	; 48
 310:	83 60       	ori	r24, 0x03	; 3
 312:	80 bf       	out	0x30, r24	; 48
	ACSR |= (1 << ACIE);	//Enable interrupt
 314:	80 b7       	in	r24, 0x30	; 48
 316:	88 60       	ori	r24, 0x08	; 8
 318:	80 bf       	out	0x30, r24	; 48
 31a:	08 95       	ret

0000031c <__vector_1>:
#include <avr/interrupt.h>
#include <util/delay.h>
#include "lcd_i2c.h"

ISR(INT0_vect)
{
 31c:	1f 92       	push	r1
 31e:	0f 92       	push	r0
 320:	0f b6       	in	r0, 0x3f	; 63
 322:	0f 92       	push	r0
 324:	11 24       	eor	r1, r1
 326:	2f 93       	push	r18
 328:	3f 93       	push	r19
 32a:	4f 93       	push	r20
 32c:	5f 93       	push	r21
 32e:	6f 93       	push	r22
 330:	7f 93       	push	r23
 332:	8f 93       	push	r24
 334:	9f 93       	push	r25
 336:	af 93       	push	r26
 338:	bf 93       	push	r27
 33a:	ef 93       	push	r30
 33c:	ff 93       	push	r31
	//interrupt service routine
	lcd_i2c_col_row(1,2);
 33e:	62 e0       	ldi	r22, 0x02	; 2
 340:	81 e0       	ldi	r24, 0x01	; 1
 342:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <lcd_i2c_col_row>
	lcd_i2c_write_string("INT0");
 346:	8f e0       	ldi	r24, 0x0F	; 15
 348:	91 e0       	ldi	r25, 0x01	; 1
 34a:	0e 94 ec 02 	call	0x5d8	; 0x5d8 <lcd_i2c_write_string>
 34e:	2f ef       	ldi	r18, 0xFF	; 255
 350:	83 ec       	ldi	r24, 0xC3	; 195
 352:	99 e0       	ldi	r25, 0x09	; 9
 354:	21 50       	subi	r18, 0x01	; 1
 356:	80 40       	sbci	r24, 0x00	; 0
 358:	90 40       	sbci	r25, 0x00	; 0
 35a:	e1 f7       	brne	.-8      	; 0x354 <__vector_1+0x38>
 35c:	00 c0       	rjmp	.+0      	; 0x35e <__vector_1+0x42>
 35e:	00 00       	nop
	_delay_ms(200);
	lcd_i2c_clr();
 360:	0e 94 e2 02 	call	0x5c4	; 0x5c4 <lcd_i2c_clr>
}
 364:	ff 91       	pop	r31
 366:	ef 91       	pop	r30
 368:	bf 91       	pop	r27
 36a:	af 91       	pop	r26
 36c:	9f 91       	pop	r25
 36e:	8f 91       	pop	r24
 370:	7f 91       	pop	r23
 372:	6f 91       	pop	r22
 374:	5f 91       	pop	r21
 376:	4f 91       	pop	r20
 378:	3f 91       	pop	r19
 37a:	2f 91       	pop	r18
 37c:	0f 90       	pop	r0
 37e:	0f be       	out	0x3f, r0	; 63
 380:	0f 90       	pop	r0
 382:	1f 90       	pop	r1
 384:	18 95       	reti

00000386 <__vector_2>:
ISR(INT1_vect)
{
 386:	1f 92       	push	r1
 388:	0f 92       	push	r0
 38a:	0f b6       	in	r0, 0x3f	; 63
 38c:	0f 92       	push	r0
 38e:	11 24       	eor	r1, r1
 390:	2f 93       	push	r18
 392:	3f 93       	push	r19
 394:	4f 93       	push	r20
 396:	5f 93       	push	r21
 398:	6f 93       	push	r22
 39a:	7f 93       	push	r23
 39c:	8f 93       	push	r24
 39e:	9f 93       	push	r25
 3a0:	af 93       	push	r26
 3a2:	bf 93       	push	r27
 3a4:	ef 93       	push	r30
 3a6:	ff 93       	push	r31
	//interrupt service routine
	lcd_i2c_col_row(1,2);
 3a8:	62 e0       	ldi	r22, 0x02	; 2
 3aa:	81 e0       	ldi	r24, 0x01	; 1
 3ac:	0e 94 d8 02 	call	0x5b0	; 0x5b0 <lcd_i2c_col_row>
	lcd_i2c_write_string("INT1");
 3b0:	84 e1       	ldi	r24, 0x14	; 20
 3b2:	91 e0       	ldi	r25, 0x01	; 1
 3b4:	0e 94 ec 02 	call	0x5d8	; 0x5d8 <lcd_i2c_write_string>
 3b8:	2f ef       	ldi	r18, 0xFF	; 255
 3ba:	83 ec       	ldi	r24, 0xC3	; 195
 3bc:	99 e0       	ldi	r25, 0x09	; 9
 3be:	21 50       	subi	r18, 0x01	; 1
 3c0:	80 40       	sbci	r24, 0x00	; 0
 3c2:	90 40       	sbci	r25, 0x00	; 0
 3c4:	e1 f7       	brne	.-8      	; 0x3be <__vector_2+0x38>
 3c6:	00 c0       	rjmp	.+0      	; 0x3c8 <__vector_2+0x42>
 3c8:	00 00       	nop
	_delay_ms(200);
	lcd_i2c_clr();
 3ca:	0e 94 e2 02 	call	0x5c4	; 0x5c4 <lcd_i2c_clr>
}
 3ce:	ff 91       	pop	r31
 3d0:	ef 91       	pop	r30
 3d2:	bf 91       	pop	r27
 3d4:	af 91       	pop	r26
 3d6:	9f 91       	pop	r25
 3d8:	8f 91       	pop	r24
 3da:	7f 91       	pop	r23
 3dc:	6f 91       	pop	r22
 3de:	5f 91       	pop	r21
 3e0:	4f 91       	pop	r20
 3e2:	3f 91       	pop	r19
 3e4:	2f 91       	pop	r18
 3e6:	0f 90       	pop	r0
 3e8:	0f be       	out	0x3f, r0	; 63
 3ea:	0f 90       	pop	r0
 3ec:	1f 90       	pop	r1
 3ee:	18 95       	reti

000003f0 <init_ext_int>:

void init_ext_int(void)
{
	//interrupt sense control (pag.80)
	EICRA |= (1 << ISC01)|(1 << ISC11); //enable INT0 & INT1 rising
 3f0:	e9 e6       	ldi	r30, 0x69	; 105
 3f2:	f0 e0       	ldi	r31, 0x00	; 0
 3f4:	80 81       	ld	r24, Z
 3f6:	8a 60       	ori	r24, 0x0A	; 10
 3f8:	80 83       	st	Z, r24
	//enable interrupt
	EIMSK |= 1 << INT0 | 1 << INT1; //enable interrupt
 3fa:	8d b3       	in	r24, 0x1d	; 29
 3fc:	83 60       	ori	r24, 0x03	; 3
 3fe:	8d bb       	out	0x1d, r24	; 29
 400:	08 95       	ret

00000402 <init_i2c>:
#include <util/delay.h>
#include "i2c.h"

void init_i2c(void)
{
	TWSR = ((0 << TWPS1) & (0 << TWPS0)); //Prescaler = 1
 402:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
	TWBR = 0X14; //Define Bit rate SCL_frec=CPU_frec/(16+2(TWBR)x4^(prescaler))
 406:	84 e1       	ldi	r24, 0x14	; 20
 408:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
				//SCL_Frec=(16000000/(16+2(20)(4)))=74Khz
	TWCR = (1<<TWEN); //Enable TWI
 40c:	84 e0       	ldi	r24, 0x04	; 4
 40e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 412:	08 95       	ret

00000414 <start>:
}

void start(void)
{
	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN); //START condition
 414:	84 ea       	ldi	r24, 0xA4	; 164
 416:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	while((TWCR & (1<<TWINT))==0); //wait until TWINT=0 (TWI then finish)
 41a:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 41e:	88 23       	and	r24, r24
 420:	e4 f7       	brge	.-8      	; 0x41a <start+0x6>
}
 422:	08 95       	ret

00000424 <stop>:

void stop(void)
{
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO); //STOP condition
 424:	84 e9       	ldi	r24, 0x94	; 148
 426:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 42a:	8f e9       	ldi	r24, 0x9F	; 159
 42c:	9f e0       	ldi	r25, 0x0F	; 15
 42e:	01 97       	sbiw	r24, 0x01	; 1
 430:	f1 f7       	brne	.-4      	; 0x42e <stop+0xa>
 432:	00 c0       	rjmp	.+0      	; 0x434 <stop+0x10>
 434:	00 00       	nop
 436:	08 95       	ret

00000438 <write_i2c>:
	_delay_ms(1);
}

void write_i2c(uint8_t data)
{
	TWDR = data; //Byte to write
 438:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA); //writing with acknowledge (TWEA=1)
 43c:	84 ec       	ldi	r24, 0xC4	; 196
 43e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	while((TWCR & (1<<TWINT))==0); //wait until TWINT=0 (TWI then finish)
 442:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
 446:	88 23       	and	r24, r24
 448:	e4 f7       	brge	.-8      	; 0x442 <write_i2c+0xa>
}
 44a:	08 95       	ret

0000044c <lcd_i2c_reset>:

/*	4 bits mode (pag.46 44780 datasheet) */
void lcd_i2c_reset(void)
{
	//unsigned char data;
	start();	//START--> I2C
 44c:	0e 94 0a 02 	call	0x414	; 0x414 <start>
	write_i2c(PCF8574_ADDR);
 450:	80 e7       	ldi	r24, 0x70	; 112
 452:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>
	
	write_i2c(0xFF); //wait for 15ms (at least)
 456:	8f ef       	ldi	r24, 0xFF	; 255
 458:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>
 45c:	2f ef       	ldi	r18, 0xFF	; 255
 45e:	89 ef       	ldi	r24, 0xF9	; 249
 460:	90 e0       	ldi	r25, 0x00	; 0
 462:	21 50       	subi	r18, 0x01	; 1
 464:	80 40       	sbci	r24, 0x00	; 0
 466:	90 40       	sbci	r25, 0x00	; 0
 468:	e1 f7       	brne	.-8      	; 0x462 <lcd_i2c_reset+0x16>
 46a:	00 c0       	rjmp	.+0      	; 0x46c <lcd_i2c_reset+0x20>
 46c:	00 00       	nop
	_delay_ms(20);
	
	write_i2c(0x30+LCD_EN); //write Rs=0|RW=0|DB7=0|DB6=0|DB5=1|DB4=1 & E=1
 46e:	84 e3       	ldi	r24, 0x34	; 52
 470:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>
	write_i2c(0x30);		//write Rs=0|RW=0|DB7=0|DB6=0|DB5=1|DB4=1 & E=0
 474:	80 e3       	ldi	r24, 0x30	; 48
 476:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>
 47a:	8f e3       	ldi	r24, 0x3F	; 63
 47c:	9c e9       	ldi	r25, 0x9C	; 156
 47e:	01 97       	sbiw	r24, 0x01	; 1
 480:	f1 f7       	brne	.-4      	; 0x47e <lcd_i2c_reset+0x32>
 482:	00 c0       	rjmp	.+0      	; 0x484 <lcd_i2c_reset+0x38>
 484:	00 00       	nop
	_delay_ms(10);			//wait for 4.1ms (ate least)
	
	write_i2c(0x30+LCD_EN); //write Rs=0|RW=0|DB7=0|DB6=0|DB5=1|DB4=1 & E=1
 486:	84 e3       	ldi	r24, 0x34	; 52
 488:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>
	write_i2c(0x30);		//write Rs=0|RW=0|DB7=0|DB6=0|DB5=1|DB4=1 & E=0
 48c:	80 e3       	ldi	r24, 0x30	; 48
 48e:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>
 492:	8f e9       	ldi	r24, 0x9F	; 159
 494:	9f e0       	ldi	r25, 0x0F	; 15
 496:	01 97       	sbiw	r24, 0x01	; 1
 498:	f1 f7       	brne	.-4      	; 0x496 <lcd_i2c_reset+0x4a>
 49a:	00 c0       	rjmp	.+0      	; 0x49c <lcd_i2c_reset+0x50>
 49c:	00 00       	nop
	_delay_ms(1);			//wait for 100 us (at least)
	
	write_i2c(0x30+LCD_EN); //write Rs=0|RW=0|DB7=0|DB6=0|DB5=1|DB4=1 & E=1
 49e:	84 e3       	ldi	r24, 0x34	; 52
 4a0:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>
	write_i2c(0x30);		//write Rs=0|RW=0|DB7=0|DB6=0|DB5=1|DB4=1 & E=0
 4a4:	80 e3       	ldi	r24, 0x30	; 48
 4a6:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>
 4aa:	8f e9       	ldi	r24, 0x9F	; 159
 4ac:	9f e0       	ldi	r25, 0x0F	; 15
 4ae:	01 97       	sbiw	r24, 0x01	; 1
 4b0:	f1 f7       	brne	.-4      	; 0x4ae <lcd_i2c_reset+0x62>
 4b2:	00 c0       	rjmp	.+0      	; 0x4b4 <lcd_i2c_reset+0x68>
 4b4:	00 00       	nop
	_delay_ms(1);			//wait for 100 us (at least)
	
	write_i2c(0x20+LCD_EN); //write Rs=0|RW=0|DB7=0|DB6=0|DB5=1|DB4=0 & E=1
 4b6:	84 e2       	ldi	r24, 0x24	; 36
 4b8:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>
	write_i2c(0x20);		//write Rs=0|RW=0|DB7=0|DB6=0|DB5=1|DB4=0 & E=0
 4bc:	80 e2       	ldi	r24, 0x20	; 32
 4be:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>
 4c2:	8f e9       	ldi	r24, 0x9F	; 159
 4c4:	9f e0       	ldi	r25, 0x0F	; 15
 4c6:	01 97       	sbiw	r24, 0x01	; 1
 4c8:	f1 f7       	brne	.-4      	; 0x4c6 <lcd_i2c_reset+0x7a>
 4ca:	00 c0       	rjmp	.+0      	; 0x4cc <lcd_i2c_reset+0x80>
 4cc:	00 00       	nop
	_delay_ms(1);			//wait for 100 us (at least)
	
	stop();	//STOP--> I2C
 4ce:	0e 94 12 02 	call	0x424	; 0x424 <stop>
 4d2:	08 95       	ret

000004d4 <lcd_i2c_cmd>:
}

/*	write command to LCD	*/
void lcd_i2c_cmd (char cmd)
{
 4d4:	cf 93       	push	r28
 4d6:	df 93       	push	r29
 4d8:	c8 2f       	mov	r28, r24
	unsigned char data;
	start();	//START--> I2C
 4da:	0e 94 0a 02 	call	0x414	; 0x414 <start>
	write_i2c(PCF8574_ADDR);
 4de:	80 e7       	ldi	r24, 0x70	; 112
 4e0:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>
	//I2C address
	
	data=(cmd & 0xF0)|LCD_EN|LUZ_FONDO;
 4e4:	dc 2f       	mov	r29, r28
 4e6:	d0 7f       	andi	r29, 0xF0	; 240
	write_i2c(data);
 4e8:	8d 2f       	mov	r24, r29
 4ea:	8c 60       	ori	r24, 0x0C	; 12
 4ec:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>

	data=(cmd & 0xF0)|LUZ_FONDO;
	write_i2c(data);
 4f0:	8d 2f       	mov	r24, r29
 4f2:	88 60       	ori	r24, 0x08	; 8
 4f4:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>

	data=((cmd << 4) & 0xF0)|LCD_EN|LUZ_FONDO;
 4f8:	80 e1       	ldi	r24, 0x10	; 16
 4fa:	c8 9f       	mul	r28, r24
 4fc:	e0 01       	movw	r28, r0
 4fe:	11 24       	eor	r1, r1
	write_i2c(data);
 500:	8c 2f       	mov	r24, r28
 502:	8c 60       	ori	r24, 0x0C	; 12
 504:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>

	data=((cmd << 4) & (0xF0|LUZ_FONDO));
	write_i2c(data);
 508:	8c 2f       	mov	r24, r28
 50a:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>
	
	stop();	//STOP--> I2C
 50e:	0e 94 12 02 	call	0x424	; 0x424 <stop>
 512:	8f e3       	ldi	r24, 0x3F	; 63
 514:	9f e1       	ldi	r25, 0x1F	; 31
 516:	01 97       	sbiw	r24, 0x01	; 1
 518:	f1 f7       	brne	.-4      	; 0x516 <lcd_i2c_cmd+0x42>
 51a:	00 c0       	rjmp	.+0      	; 0x51c <lcd_i2c_cmd+0x48>
 51c:	00 00       	nop
 51e:	8f e3       	ldi	r24, 0x3F	; 63
 520:	9f e1       	ldi	r25, 0x1F	; 31
 522:	01 97       	sbiw	r24, 0x01	; 1
 524:	f1 f7       	brne	.-4      	; 0x522 <lcd_i2c_cmd+0x4e>
 526:	00 c0       	rjmp	.+0      	; 0x528 <lcd_i2c_cmd+0x54>
 528:	00 00       	nop
	_delay_ms(2);
	_delay_ms(2);
}
 52a:	df 91       	pop	r29
 52c:	cf 91       	pop	r28
 52e:	08 95       	ret

00000530 <lcd_i2c_init>:

/*	LCD	initialization */
void lcd_i2c_init (void)
{
	init_i2c(); //****init I2C****
 530:	0e 94 01 02 	call	0x402	; 0x402 <init_i2c>

	lcd_i2c_reset();		// Reset LCD.
 534:	0e 94 26 02 	call	0x44c	; 0x44c <lcd_i2c_reset>
	
	lcd_i2c_cmd(0x2C);		// Function Set: 4 bits mode, 2 lines, 5×10 resolution
 538:	8c e2       	ldi	r24, 0x2C	; 44
 53a:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <lcd_i2c_cmd>
	//lcd_i2c_cmd(0x0F);	// Display control: LCD on, cursor on, blinking
	lcd_i2c_cmd(0x0C);		// cursor off
 53e:	8c e0       	ldi	r24, 0x0C	; 12
 540:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <lcd_i2c_cmd>
	lcd_i2c_cmd(0x06);		// Entry mode: Increment.
 544:	86 e0       	ldi	r24, 0x06	; 6
 546:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <lcd_i2c_cmd>
	lcd_i2c_cmd(0x80);		// points to DDRAM.
 54a:	80 e8       	ldi	r24, 0x80	; 128
 54c:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <lcd_i2c_cmd>
 550:	08 95       	ret

00000552 <lcd_i2c_data>:
}

/*	display character	*/
void lcd_i2c_data (unsigned char dat)
{
 552:	cf 93       	push	r28
 554:	df 93       	push	r29
 556:	c8 2f       	mov	r28, r24
	unsigned char data;
	start();	//START--> I2C
 558:	0e 94 0a 02 	call	0x414	; 0x414 <start>
	write_i2c(PCF8574_ADDR);
 55c:	80 e7       	ldi	r24, 0x70	; 112
 55e:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>

	data=((dat & 0xF0)|LCD_EN|LCD_RS|LUZ_FONDO);
 562:	dc 2f       	mov	r29, r28
 564:	d0 7f       	andi	r29, 0xF0	; 240
	write_i2c(data);
 566:	8d 2f       	mov	r24, r29
 568:	8d 60       	ori	r24, 0x0D	; 13
 56a:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>

	data=((dat & 0xF0)|LCD_RS|LUZ_FONDO);
	write_i2c(data);
 56e:	8d 2f       	mov	r24, r29
 570:	89 60       	ori	r24, 0x09	; 9
 572:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>

	data=(((dat << 4) & 0xF0)|LCD_EN|LCD_RS|LUZ_FONDO);
 576:	80 e1       	ldi	r24, 0x10	; 16
 578:	c8 9f       	mul	r28, r24
 57a:	e0 01       	movw	r28, r0
 57c:	11 24       	eor	r1, r1
	write_i2c(data);
 57e:	8c 2f       	mov	r24, r28
 580:	8d 60       	ori	r24, 0x0D	; 13
 582:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>

	data=(((dat << 4) & 0xF0)|LCD_RS|LUZ_FONDO);
	write_i2c(data);
 586:	8c 2f       	mov	r24, r28
 588:	89 60       	ori	r24, 0x09	; 9
 58a:	0e 94 1c 02 	call	0x438	; 0x438 <write_i2c>

	stop();	// STOP--> I2C
 58e:	0e 94 12 02 	call	0x424	; 0x424 <stop>
 592:	8f e3       	ldi	r24, 0x3F	; 63
 594:	9f e1       	ldi	r25, 0x1F	; 31
 596:	01 97       	sbiw	r24, 0x01	; 1
 598:	f1 f7       	brne	.-4      	; 0x596 <lcd_i2c_data+0x44>
 59a:	00 c0       	rjmp	.+0      	; 0x59c <lcd_i2c_data+0x4a>
 59c:	00 00       	nop
 59e:	8f e3       	ldi	r24, 0x3F	; 63
 5a0:	9f e1       	ldi	r25, 0x1F	; 31
 5a2:	01 97       	sbiw	r24, 0x01	; 1
 5a4:	f1 f7       	brne	.-4      	; 0x5a2 <lcd_i2c_data+0x50>
 5a6:	00 c0       	rjmp	.+0      	; 0x5a8 <lcd_i2c_data+0x56>
 5a8:	00 00       	nop
	_delay_ms(2);
	_delay_ms(2);
}
 5aa:	df 91       	pop	r29
 5ac:	cf 91       	pop	r28
 5ae:	08 95       	ret

000005b0 <lcd_i2c_col_row>:

/* set cursor on specified column&row	*/
void lcd_i2c_col_row(uint8_t x, uint8_t y)
{
	lcd_i2c_cmd(0x80 + Columna_1[y-1]+(x-1));
 5b0:	e6 2f       	mov	r30, r22
 5b2:	f0 e0       	ldi	r31, 0x00	; 0
 5b4:	e1 50       	subi	r30, 0x01	; 1
 5b6:	ff 4f       	sbci	r31, 0xFF	; 255
 5b8:	90 81       	ld	r25, Z
 5ba:	89 0f       	add	r24, r25
 5bc:	81 58       	subi	r24, 0x81	; 129
 5be:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <lcd_i2c_cmd>
 5c2:	08 95       	ret

000005c4 <lcd_i2c_clr>:
}

/*	clear screen	*/
void lcd_i2c_clr(void)
{
	lcd_i2c_cmd(0x01); //clear LCD (0000 0001)
 5c4:	81 e0       	ldi	r24, 0x01	; 1
 5c6:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <lcd_i2c_cmd>
 5ca:	8f e3       	ldi	r24, 0x3F	; 63
 5cc:	9f e1       	ldi	r25, 0x1F	; 31
 5ce:	01 97       	sbiw	r24, 0x01	; 1
 5d0:	f1 f7       	brne	.-4      	; 0x5ce <lcd_i2c_clr+0xa>
 5d2:	00 c0       	rjmp	.+0      	; 0x5d4 <lcd_i2c_clr+0x10>
 5d4:	00 00       	nop
 5d6:	08 95       	ret

000005d8 <lcd_i2c_write_string>:
	_delay_ms(2);
}

/*	write character string	*/
void lcd_i2c_write_string(char *a)
{
 5d8:	0f 93       	push	r16
 5da:	1f 93       	push	r17
 5dc:	cf 93       	push	r28
 5de:	df 93       	push	r29
 5e0:	8c 01       	movw	r16, r24
	unsigned int i;
	for(i=0;a[i]!=0;i++)
 5e2:	c0 e0       	ldi	r28, 0x00	; 0
 5e4:	d0 e0       	ldi	r29, 0x00	; 0
 5e6:	03 c0       	rjmp	.+6      	; 0x5ee <lcd_i2c_write_string+0x16>
	lcd_i2c_data(a[i]);
 5e8:	0e 94 a9 02 	call	0x552	; 0x552 <lcd_i2c_data>

/*	write character string	*/
void lcd_i2c_write_string(char *a)
{
	unsigned int i;
	for(i=0;a[i]!=0;i++)
 5ec:	21 96       	adiw	r28, 0x01	; 1
 5ee:	f8 01       	movw	r30, r16
 5f0:	ec 0f       	add	r30, r28
 5f2:	fd 1f       	adc	r31, r29
 5f4:	80 81       	ld	r24, Z
 5f6:	81 11       	cpse	r24, r1
 5f8:	f7 cf       	rjmp	.-18     	; 0x5e8 <lcd_i2c_write_string+0x10>
	lcd_i2c_data(a[i]);
}
 5fa:	df 91       	pop	r29
 5fc:	cf 91       	pop	r28
 5fe:	1f 91       	pop	r17
 600:	0f 91       	pop	r16
 602:	08 95       	ret

00000604 <led_on_off>:
{
	PORTB |= (1 << color);
}
void led_on_off (void)
{
	for (int i=0;i <= 5;i++)
 604:	20 e0       	ldi	r18, 0x00	; 0
 606:	30 e0       	ldi	r19, 0x00	; 0
 608:	0f c0       	rjmp	.+30     	; 0x628 <led_on_off+0x24>
	{
	PORTB ^= 1 << PB5;
 60a:	95 b1       	in	r25, 0x05	; 5
 60c:	80 e2       	ldi	r24, 0x20	; 32
 60e:	89 27       	eor	r24, r25
 610:	85 b9       	out	0x05, r24	; 5
 612:	4f ef       	ldi	r20, 0xFF	; 255
 614:	83 ec       	ldi	r24, 0xC3	; 195
 616:	99 e0       	ldi	r25, 0x09	; 9
 618:	41 50       	subi	r20, 0x01	; 1
 61a:	80 40       	sbci	r24, 0x00	; 0
 61c:	90 40       	sbci	r25, 0x00	; 0
 61e:	e1 f7       	brne	.-8      	; 0x618 <led_on_off+0x14>
 620:	00 c0       	rjmp	.+0      	; 0x622 <led_on_off+0x1e>
 622:	00 00       	nop
{
	PORTB |= (1 << color);
}
void led_on_off (void)
{
	for (int i=0;i <= 5;i++)
 624:	2f 5f       	subi	r18, 0xFF	; 255
 626:	3f 4f       	sbci	r19, 0xFF	; 255
 628:	26 30       	cpi	r18, 0x06	; 6
 62a:	31 05       	cpc	r19, r1
 62c:	74 f3       	brlt	.-36     	; 0x60a <led_on_off+0x6>
	{
	PORTB ^= 1 << PB5;
	_delay_ms(200);
	}
}
 62e:	08 95       	ret

00000630 <main>:
#include "timers.h"
#include <avr/interrupt.h>

int main(void)
{
    init_ports();
 630:	0e 94 32 03 	call	0x664	; 0x664 <init_ports>
	led_on_off();
 634:	0e 94 02 03 	call	0x604	; 0x604 <led_on_off>
	init_i2c();
 638:	0e 94 01 02 	call	0x402	; 0x402 <init_i2c>
	lcd_i2c_init();
 63c:	0e 94 98 02 	call	0x530	; 0x530 <lcd_i2c_init>
	lcd_i2c_write_string("todos reprobados");
 640:	89 e1       	ldi	r24, 0x19	; 25
 642:	91 e0       	ldi	r25, 0x01	; 1
 644:	0e 94 ec 02 	call	0x5d8	; 0x5d8 <lcd_i2c_write_string>
	init_ext_int();
 648:	0e 94 f8 01 	call	0x3f0	; 0x3f0 <init_ext_int>
	init_analog_comp();
 64c:	0e 94 87 01 	call	0x30e	; 0x30e <init_analog_comp>
	init_adc_withINT();
 650:	0e 94 3b 01 	call	0x276	; 0x276 <init_adc_withINT>
	init_usart(207);
 654:	8f ec       	ldi	r24, 0xCF	; 207
 656:	90 e0       	ldi	r25, 0x00	; 0
 658:	0e 94 cf 03 	call	0x79e	; 0x79e <init_usart>
	//timer0_normalmode_prescaler();
	//timer0_overflow_interrupt();
	//timer1_normalmode_noprescaler();
	//timer1_CTCmode_interrupt();
	//timer1_CTCmode_nonPWM();
	timer1_fastPWM_inverting();
 65c:	0e 94 6e 03 	call	0x6dc	; 0x6dc <timer1_fastPWM_inverting>
	/**********************************/
	sei(); /*enable general interrupts*/
 660:	78 94       	sei
 662:	ff cf       	rjmp	.-2      	; 0x662 <main+0x32>

00000664 <init_ports>:
 */ 
#include <avr/io.h>

void init_ports(void)
{
	DDRB = 0xFF;
 664:	8f ef       	ldi	r24, 0xFF	; 255
 666:	84 b9       	out	0x04, r24	; 4
	// PD2 input for INT0, PD3 input for INT1
	DDRD &= (0 << PIND2) | (0 << PIND3);
 668:	8a b1       	in	r24, 0x0a	; 10
 66a:	1a b8       	out	0x0a, r1	; 10
	PORTD |= (1 << PIND2) | (1 << PIND3); //enable Rp
 66c:	8b b1       	in	r24, 0x0b	; 11
 66e:	8c 60       	ori	r24, 0x0C	; 12
 670:	8b b9       	out	0x0b, r24	; 11
	// PC0 input for ADC0
	DDRC &= (0 << PINC0);
 672:	87 b1       	in	r24, 0x07	; 7
 674:	17 b8       	out	0x07, r1	; 7
	PORTC |= (1 << PINC0); //enable Rp
 676:	88 b1       	in	r24, 0x08	; 8
 678:	81 60       	ori	r24, 0x01	; 1
 67a:	88 b9       	out	0x08, r24	; 8
 67c:	08 95       	ret

0000067e <__vector_16>:
	with this value pulse witdth = 1.5 ms,
	***output on OC1A PB1****/	
	OCR1A |= 24023;
	TCCR1B |= 1<<CS10;		//set prescaler = 1
	TCCR1A |= 1 << COM1A0;	//OC1A toggle (table 16.3)
	TCNT1 = 0;				//Set counting to 0
 67e:	1f 92       	push	r1
 680:	0f 92       	push	r0
 682:	0f b6       	in	r0, 0x3f	; 63
 684:	0f 92       	push	r0
 686:	11 24       	eor	r1, r1
 688:	8f 93       	push	r24
 68a:	9f 93       	push	r25
 68c:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <__data_end>
 690:	8f 5f       	subi	r24, 0xFF	; 255
 692:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <__data_end>
 696:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <__data_end>
 69a:	8d 37       	cpi	r24, 0x7D	; 125
 69c:	30 f0       	brcs	.+12     	; 0x6aa <__vector_16+0x2c>
 69e:	95 b1       	in	r25, 0x05	; 5
 6a0:	80 e2       	ldi	r24, 0x20	; 32
 6a2:	89 27       	eor	r24, r25
 6a4:	85 b9       	out	0x05, r24	; 5
 6a6:	10 92 2a 01 	sts	0x012A, r1	; 0x80012a <__data_end>
 6aa:	9f 91       	pop	r25
 6ac:	8f 91       	pop	r24
 6ae:	0f 90       	pop	r0
 6b0:	0f be       	out	0x3f, r0	; 63
 6b2:	0f 90       	pop	r0
 6b4:	1f 90       	pop	r1
 6b6:	18 95       	reti

000006b8 <__vector_11>:
 6b8:	1f 92       	push	r1
 6ba:	0f 92       	push	r0
 6bc:	0f b6       	in	r0, 0x3f	; 63
 6be:	0f 92       	push	r0
 6c0:	11 24       	eor	r1, r1
 6c2:	8f 93       	push	r24
 6c4:	9f 93       	push	r25
 6c6:	95 b1       	in	r25, 0x05	; 5
 6c8:	80 e2       	ldi	r24, 0x20	; 32
 6ca:	89 27       	eor	r24, r25
 6cc:	85 b9       	out	0x05, r24	; 5
 6ce:	9f 91       	pop	r25
 6d0:	8f 91       	pop	r24
 6d2:	0f 90       	pop	r0
 6d4:	0f be       	out	0x3f, r0	; 63
 6d6:	0f 90       	pop	r0
 6d8:	1f 90       	pop	r1
 6da:	18 95       	reti

000006dc <timer1_fastPWM_inverting>:
void timer1_fastPWM_inverting(void)
/*well situated for power regulation,
rectification and DAC applications*/
{
	//inverting mode
	TCCR1A |= 1 << COM1A0 | 1 << COM1A1;
 6dc:	e0 e8       	ldi	r30, 0x80	; 128
 6de:	f0 e0       	ldi	r31, 0x00	; 0
 6e0:	80 81       	ld	r24, Z
 6e2:	80 6c       	ori	r24, 0xC0	; 192
 6e4:	80 83       	st	Z, r24
	//FAST PWM (table 16.4) TOP=ICR1 
	TCCR1A |= 1 << WGM11;
 6e6:	80 81       	ld	r24, Z
 6e8:	82 60       	ori	r24, 0x02	; 2
 6ea:	80 83       	st	Z, r24
	TCCR1B |= 1 << WGM12 | 1 << WGM13;
 6ec:	e1 e8       	ldi	r30, 0x81	; 129
 6ee:	f0 e0       	ldi	r31, 0x00	; 0
 6f0:	80 81       	ld	r24, Z
 6f2:	88 61       	ori	r24, 0x18	; 24
 6f4:	80 83       	st	Z, r24
	//Prescaling fclk/8
	//f=16,000,000/8= 2,000,000
	//T= 0.5 us
	TCCR1B |= 1 << CS11;
 6f6:	80 81       	ld	r24, Z
 6f8:	82 60       	ori	r24, 0x02	; 2
 6fa:	80 83       	st	Z, r24
	
	//Define frecuencia
	//Ejemplo, se requiere un pulso de 2ms cada 50 hz (20 ms)
	//Cuenta ICR1= 20ms/0.5us = 40,000
	//Por lo tanto ICR1= 39,999
	ICR1 = 39999;
 6fc:	e6 e8       	ldi	r30, 0x86	; 134
 6fe:	f0 e0       	ldi	r31, 0x00	; 0
 700:	8f e3       	ldi	r24, 0x3F	; 63
 702:	9c e9       	ldi	r25, 0x9C	; 156
 704:	91 83       	std	Z+1, r25	; 0x01
 706:	80 83       	st	Z, r24
	
	//Define ancho de pulso fijo
	//Cuenta OCR1= 2ms/0.5us= 4000
	OCR1A = ICR1 - 4000;
 708:	80 81       	ld	r24, Z
 70a:	91 81       	ldd	r25, Z+1	; 0x01
 70c:	80 5a       	subi	r24, 0xA0	; 160
 70e:	9f 40       	sbci	r25, 0x0F	; 15
 710:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
 714:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
 718:	08 95       	ret

0000071a <usart_transmit>:
  while (i < 64)
  {
	  if (s[i] == '\0') break;
	  usart_transmit(s[i++]);
  }
}
 71a:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 71e:	95 ff       	sbrs	r25, 5
 720:	fc cf       	rjmp	.-8      	; 0x71a <usart_transmit>
 722:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 726:	08 95       	ret

00000728 <__vector_18>:
 728:	1f 92       	push	r1
 72a:	0f 92       	push	r0
 72c:	0f b6       	in	r0, 0x3f	; 63
 72e:	0f 92       	push	r0
 730:	11 24       	eor	r1, r1
 732:	2f 93       	push	r18
 734:	3f 93       	push	r19
 736:	4f 93       	push	r20
 738:	5f 93       	push	r21
 73a:	6f 93       	push	r22
 73c:	7f 93       	push	r23
 73e:	8f 93       	push	r24
 740:	9f 93       	push	r25
 742:	af 93       	push	r26
 744:	bf 93       	push	r27
 746:	ef 93       	push	r30
 748:	ff 93       	push	r31
 74a:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 74e:	80 93 2b 01 	sts	0x012B, r24	; 0x80012b <usart_received_char>
 752:	8d e2       	ldi	r24, 0x2D	; 45
 754:	0e 94 8d 03 	call	0x71a	; 0x71a <usart_transmit>
 758:	8e e3       	ldi	r24, 0x3E	; 62
 75a:	0e 94 8d 03 	call	0x71a	; 0x71a <usart_transmit>
 75e:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <usart_received_char>
 762:	0e 94 8d 03 	call	0x71a	; 0x71a <usart_transmit>
 766:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <usart_received_char>
 76a:	81 33       	cpi	r24, 0x31	; 49
 76c:	21 f4       	brne	.+8      	; 0x776 <__vector_18+0x4e>
 76e:	85 b1       	in	r24, 0x05	; 5
 770:	80 62       	ori	r24, 0x20	; 32
 772:	85 b9       	out	0x05, r24	; 5
 774:	03 c0       	rjmp	.+6      	; 0x77c <__vector_18+0x54>
 776:	85 b1       	in	r24, 0x05	; 5
 778:	8f 7d       	andi	r24, 0xDF	; 223
 77a:	85 b9       	out	0x05, r24	; 5
 77c:	ff 91       	pop	r31
 77e:	ef 91       	pop	r30
 780:	bf 91       	pop	r27
 782:	af 91       	pop	r26
 784:	9f 91       	pop	r25
 786:	8f 91       	pop	r24
 788:	7f 91       	pop	r23
 78a:	6f 91       	pop	r22
 78c:	5f 91       	pop	r21
 78e:	4f 91       	pop	r20
 790:	3f 91       	pop	r19
 792:	2f 91       	pop	r18
 794:	0f 90       	pop	r0
 796:	0f be       	out	0x3f, r0	; 63
 798:	0f 90       	pop	r0
 79a:	1f 90       	pop	r1
 79c:	18 95       	reti

0000079e <init_usart>:

void init_usart(unsigned int baudrate)
{
	UCSR0C &= (~(1<<UMSEL00) & ~(1<<UMSEL01)); // bit UMSEL = 0 asyncronous mode	
 79e:	e2 ec       	ldi	r30, 0xC2	; 194
 7a0:	f0 e0       	ldi	r31, 0x00	; 0
 7a2:	20 81       	ld	r18, Z
 7a4:	2f 73       	andi	r18, 0x3F	; 63
 7a6:	20 83       	st	Z, r18
	UCSR0A = (1<<U2X0); // bit U2X = 1 double speed
 7a8:	22 e0       	ldi	r18, 0x02	; 2
 7aa:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
	//Baudrate:fosc=16Mhz,U2Xn=1,BaudRate=9600, then UBRR= 207 (DS pag.199)
	UBRR0H = (unsigned char) (baudrate>>8); // write(MSB)
 7ae:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
	UBRR0L = (unsigned char) (baudrate);	//write(LSB)
 7b2:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
	UCSR0C = ((1<<UCSZ00) | (1<<UCSZ01)); //8 bits data lenght
 7b6:	86 e0       	ldi	r24, 0x06	; 6
 7b8:	80 83       	st	Z, r24
	UCSR0B = (1<<RXEN0) | (1<<TXEN0);	//enable transmitter & receiver
 7ba:	e1 ec       	ldi	r30, 0xC1	; 193
 7bc:	f0 e0       	ldi	r31, 0x00	; 0
 7be:	88 e1       	ldi	r24, 0x18	; 24
 7c0:	80 83       	st	Z, r24
	//UCSRC = (1<<USBS);	//2 stop bits
	UCSR0B |= (1<<RXCIE0);	//enable reception complete (RXCIE0=1) interrupts
 7c2:	80 81       	ld	r24, Z
 7c4:	80 68       	ori	r24, 0x80	; 128
 7c6:	80 83       	st	Z, r24
 7c8:	08 95       	ret

000007ca <__floatunsisf>:
 7ca:	e8 94       	clt
 7cc:	09 c0       	rjmp	.+18     	; 0x7e0 <__floatsisf+0x12>

000007ce <__floatsisf>:
 7ce:	97 fb       	bst	r25, 7
 7d0:	3e f4       	brtc	.+14     	; 0x7e0 <__floatsisf+0x12>
 7d2:	90 95       	com	r25
 7d4:	80 95       	com	r24
 7d6:	70 95       	com	r23
 7d8:	61 95       	neg	r22
 7da:	7f 4f       	sbci	r23, 0xFF	; 255
 7dc:	8f 4f       	sbci	r24, 0xFF	; 255
 7de:	9f 4f       	sbci	r25, 0xFF	; 255
 7e0:	99 23       	and	r25, r25
 7e2:	a9 f0       	breq	.+42     	; 0x80e <__DATA_REGION_LENGTH__+0xe>
 7e4:	f9 2f       	mov	r31, r25
 7e6:	96 e9       	ldi	r25, 0x96	; 150
 7e8:	bb 27       	eor	r27, r27
 7ea:	93 95       	inc	r25
 7ec:	f6 95       	lsr	r31
 7ee:	87 95       	ror	r24
 7f0:	77 95       	ror	r23
 7f2:	67 95       	ror	r22
 7f4:	b7 95       	ror	r27
 7f6:	f1 11       	cpse	r31, r1
 7f8:	f8 cf       	rjmp	.-16     	; 0x7ea <__floatsisf+0x1c>
 7fa:	fa f4       	brpl	.+62     	; 0x83a <__DATA_REGION_LENGTH__+0x3a>
 7fc:	bb 0f       	add	r27, r27
 7fe:	11 f4       	brne	.+4      	; 0x804 <__DATA_REGION_LENGTH__+0x4>
 800:	60 ff       	sbrs	r22, 0
 802:	1b c0       	rjmp	.+54     	; 0x83a <__DATA_REGION_LENGTH__+0x3a>
 804:	6f 5f       	subi	r22, 0xFF	; 255
 806:	7f 4f       	sbci	r23, 0xFF	; 255
 808:	8f 4f       	sbci	r24, 0xFF	; 255
 80a:	9f 4f       	sbci	r25, 0xFF	; 255
 80c:	16 c0       	rjmp	.+44     	; 0x83a <__DATA_REGION_LENGTH__+0x3a>
 80e:	88 23       	and	r24, r24
 810:	11 f0       	breq	.+4      	; 0x816 <__DATA_REGION_LENGTH__+0x16>
 812:	96 e9       	ldi	r25, 0x96	; 150
 814:	11 c0       	rjmp	.+34     	; 0x838 <__DATA_REGION_LENGTH__+0x38>
 816:	77 23       	and	r23, r23
 818:	21 f0       	breq	.+8      	; 0x822 <__DATA_REGION_LENGTH__+0x22>
 81a:	9e e8       	ldi	r25, 0x8E	; 142
 81c:	87 2f       	mov	r24, r23
 81e:	76 2f       	mov	r23, r22
 820:	05 c0       	rjmp	.+10     	; 0x82c <__DATA_REGION_LENGTH__+0x2c>
 822:	66 23       	and	r22, r22
 824:	71 f0       	breq	.+28     	; 0x842 <__DATA_REGION_LENGTH__+0x42>
 826:	96 e8       	ldi	r25, 0x86	; 134
 828:	86 2f       	mov	r24, r22
 82a:	70 e0       	ldi	r23, 0x00	; 0
 82c:	60 e0       	ldi	r22, 0x00	; 0
 82e:	2a f0       	brmi	.+10     	; 0x83a <__DATA_REGION_LENGTH__+0x3a>
 830:	9a 95       	dec	r25
 832:	66 0f       	add	r22, r22
 834:	77 1f       	adc	r23, r23
 836:	88 1f       	adc	r24, r24
 838:	da f7       	brpl	.-10     	; 0x830 <__DATA_REGION_LENGTH__+0x30>
 83a:	88 0f       	add	r24, r24
 83c:	96 95       	lsr	r25
 83e:	87 95       	ror	r24
 840:	97 f9       	bld	r25, 7
 842:	08 95       	ret

00000844 <__udivmodhi4>:
 844:	aa 1b       	sub	r26, r26
 846:	bb 1b       	sub	r27, r27
 848:	51 e1       	ldi	r21, 0x11	; 17
 84a:	07 c0       	rjmp	.+14     	; 0x85a <__udivmodhi4_ep>

0000084c <__udivmodhi4_loop>:
 84c:	aa 1f       	adc	r26, r26
 84e:	bb 1f       	adc	r27, r27
 850:	a6 17       	cp	r26, r22
 852:	b7 07       	cpc	r27, r23
 854:	10 f0       	brcs	.+4      	; 0x85a <__udivmodhi4_ep>
 856:	a6 1b       	sub	r26, r22
 858:	b7 0b       	sbc	r27, r23

0000085a <__udivmodhi4_ep>:
 85a:	88 1f       	adc	r24, r24
 85c:	99 1f       	adc	r25, r25
 85e:	5a 95       	dec	r21
 860:	a9 f7       	brne	.-22     	; 0x84c <__udivmodhi4_loop>
 862:	80 95       	com	r24
 864:	90 95       	com	r25
 866:	bc 01       	movw	r22, r24
 868:	cd 01       	movw	r24, r26
 86a:	08 95       	ret

0000086c <dtostrf>:
 86c:	ef 92       	push	r14
 86e:	0f 93       	push	r16
 870:	1f 93       	push	r17
 872:	cf 93       	push	r28
 874:	df 93       	push	r29
 876:	e8 01       	movw	r28, r16
 878:	47 fd       	sbrc	r20, 7
 87a:	02 c0       	rjmp	.+4      	; 0x880 <dtostrf+0x14>
 87c:	34 e0       	ldi	r19, 0x04	; 4
 87e:	01 c0       	rjmp	.+2      	; 0x882 <dtostrf+0x16>
 880:	34 e1       	ldi	r19, 0x14	; 20
 882:	04 2e       	mov	r0, r20
 884:	00 0c       	add	r0, r0
 886:	55 0b       	sbc	r21, r21
 888:	57 ff       	sbrs	r21, 7
 88a:	03 c0       	rjmp	.+6      	; 0x892 <dtostrf+0x26>
 88c:	51 95       	neg	r21
 88e:	41 95       	neg	r20
 890:	51 09       	sbc	r21, r1
 892:	e3 2e       	mov	r14, r19
 894:	02 2f       	mov	r16, r18
 896:	24 2f       	mov	r18, r20
 898:	ae 01       	movw	r20, r28
 89a:	0e 94 56 04 	call	0x8ac	; 0x8ac <dtoa_prf>
 89e:	ce 01       	movw	r24, r28
 8a0:	df 91       	pop	r29
 8a2:	cf 91       	pop	r28
 8a4:	1f 91       	pop	r17
 8a6:	0f 91       	pop	r16
 8a8:	ef 90       	pop	r14
 8aa:	08 95       	ret

000008ac <dtoa_prf>:
 8ac:	a9 e0       	ldi	r26, 0x09	; 9
 8ae:	b0 e0       	ldi	r27, 0x00	; 0
 8b0:	ec e5       	ldi	r30, 0x5C	; 92
 8b2:	f4 e0       	ldi	r31, 0x04	; 4
 8b4:	0c 94 8e 06 	jmp	0xd1c	; 0xd1c <__prologue_saves__+0xc>
 8b8:	6a 01       	movw	r12, r20
 8ba:	12 2f       	mov	r17, r18
 8bc:	b0 2e       	mov	r11, r16
 8be:	2b e3       	ldi	r18, 0x3B	; 59
 8c0:	20 17       	cp	r18, r16
 8c2:	20 f0       	brcs	.+8      	; 0x8cc <dtoa_prf+0x20>
 8c4:	ff 24       	eor	r15, r15
 8c6:	f3 94       	inc	r15
 8c8:	f0 0e       	add	r15, r16
 8ca:	02 c0       	rjmp	.+4      	; 0x8d0 <dtoa_prf+0x24>
 8cc:	2c e3       	ldi	r18, 0x3C	; 60
 8ce:	f2 2e       	mov	r15, r18
 8d0:	0f 2d       	mov	r16, r15
 8d2:	27 e0       	ldi	r18, 0x07	; 7
 8d4:	ae 01       	movw	r20, r28
 8d6:	4f 5f       	subi	r20, 0xFF	; 255
 8d8:	5f 4f       	sbci	r21, 0xFF	; 255
 8da:	0e 94 b0 05 	call	0xb60	; 0xb60 <__ftoa_engine>
 8de:	bc 01       	movw	r22, r24
 8e0:	49 81       	ldd	r20, Y+1	; 0x01
 8e2:	84 2f       	mov	r24, r20
 8e4:	89 70       	andi	r24, 0x09	; 9
 8e6:	81 30       	cpi	r24, 0x01	; 1
 8e8:	31 f0       	breq	.+12     	; 0x8f6 <dtoa_prf+0x4a>
 8ea:	e1 fc       	sbrc	r14, 1
 8ec:	06 c0       	rjmp	.+12     	; 0x8fa <dtoa_prf+0x4e>
 8ee:	e0 fe       	sbrs	r14, 0
 8f0:	06 c0       	rjmp	.+12     	; 0x8fe <dtoa_prf+0x52>
 8f2:	90 e2       	ldi	r25, 0x20	; 32
 8f4:	05 c0       	rjmp	.+10     	; 0x900 <__stack+0x1>
 8f6:	9d e2       	ldi	r25, 0x2D	; 45
 8f8:	03 c0       	rjmp	.+6      	; 0x900 <__stack+0x1>
 8fa:	9b e2       	ldi	r25, 0x2B	; 43
 8fc:	01 c0       	rjmp	.+2      	; 0x900 <__stack+0x1>
 8fe:	90 e0       	ldi	r25, 0x00	; 0
 900:	5e 2d       	mov	r21, r14
 902:	50 71       	andi	r21, 0x10	; 16
 904:	43 ff       	sbrs	r20, 3
 906:	3c c0       	rjmp	.+120    	; 0x980 <__stack+0x81>
 908:	91 11       	cpse	r25, r1
 90a:	02 c0       	rjmp	.+4      	; 0x910 <__stack+0x11>
 90c:	83 e0       	ldi	r24, 0x03	; 3
 90e:	01 c0       	rjmp	.+2      	; 0x912 <__stack+0x13>
 910:	84 e0       	ldi	r24, 0x04	; 4
 912:	81 17       	cp	r24, r17
 914:	18 f4       	brcc	.+6      	; 0x91c <__stack+0x1d>
 916:	21 2f       	mov	r18, r17
 918:	28 1b       	sub	r18, r24
 91a:	01 c0       	rjmp	.+2      	; 0x91e <__stack+0x1f>
 91c:	20 e0       	ldi	r18, 0x00	; 0
 91e:	51 11       	cpse	r21, r1
 920:	0b c0       	rjmp	.+22     	; 0x938 <__stack+0x39>
 922:	f6 01       	movw	r30, r12
 924:	82 2f       	mov	r24, r18
 926:	30 e2       	ldi	r19, 0x20	; 32
 928:	88 23       	and	r24, r24
 92a:	19 f0       	breq	.+6      	; 0x932 <__stack+0x33>
 92c:	31 93       	st	Z+, r19
 92e:	81 50       	subi	r24, 0x01	; 1
 930:	fb cf       	rjmp	.-10     	; 0x928 <__stack+0x29>
 932:	c2 0e       	add	r12, r18
 934:	d1 1c       	adc	r13, r1
 936:	20 e0       	ldi	r18, 0x00	; 0
 938:	99 23       	and	r25, r25
 93a:	29 f0       	breq	.+10     	; 0x946 <__stack+0x47>
 93c:	d6 01       	movw	r26, r12
 93e:	9c 93       	st	X, r25
 940:	f6 01       	movw	r30, r12
 942:	31 96       	adiw	r30, 0x01	; 1
 944:	6f 01       	movw	r12, r30
 946:	c6 01       	movw	r24, r12
 948:	03 96       	adiw	r24, 0x03	; 3
 94a:	e2 fe       	sbrs	r14, 2
 94c:	0a c0       	rjmp	.+20     	; 0x962 <__stack+0x63>
 94e:	3e e4       	ldi	r19, 0x4E	; 78
 950:	d6 01       	movw	r26, r12
 952:	3c 93       	st	X, r19
 954:	41 e4       	ldi	r20, 0x41	; 65
 956:	11 96       	adiw	r26, 0x01	; 1
 958:	4c 93       	st	X, r20
 95a:	11 97       	sbiw	r26, 0x01	; 1
 95c:	12 96       	adiw	r26, 0x02	; 2
 95e:	3c 93       	st	X, r19
 960:	06 c0       	rjmp	.+12     	; 0x96e <__stack+0x6f>
 962:	3e e6       	ldi	r19, 0x6E	; 110
 964:	f6 01       	movw	r30, r12
 966:	30 83       	st	Z, r19
 968:	41 e6       	ldi	r20, 0x61	; 97
 96a:	41 83       	std	Z+1, r20	; 0x01
 96c:	32 83       	std	Z+2, r19	; 0x02
 96e:	fc 01       	movw	r30, r24
 970:	32 2f       	mov	r19, r18
 972:	40 e2       	ldi	r20, 0x20	; 32
 974:	33 23       	and	r19, r19
 976:	09 f4       	brne	.+2      	; 0x97a <__stack+0x7b>
 978:	42 c0       	rjmp	.+132    	; 0x9fe <__stack+0xff>
 97a:	41 93       	st	Z+, r20
 97c:	31 50       	subi	r19, 0x01	; 1
 97e:	fa cf       	rjmp	.-12     	; 0x974 <__stack+0x75>
 980:	42 ff       	sbrs	r20, 2
 982:	44 c0       	rjmp	.+136    	; 0xa0c <__stack+0x10d>
 984:	91 11       	cpse	r25, r1
 986:	02 c0       	rjmp	.+4      	; 0x98c <__stack+0x8d>
 988:	83 e0       	ldi	r24, 0x03	; 3
 98a:	01 c0       	rjmp	.+2      	; 0x98e <__stack+0x8f>
 98c:	84 e0       	ldi	r24, 0x04	; 4
 98e:	81 17       	cp	r24, r17
 990:	18 f4       	brcc	.+6      	; 0x998 <__stack+0x99>
 992:	21 2f       	mov	r18, r17
 994:	28 1b       	sub	r18, r24
 996:	01 c0       	rjmp	.+2      	; 0x99a <__stack+0x9b>
 998:	20 e0       	ldi	r18, 0x00	; 0
 99a:	51 11       	cpse	r21, r1
 99c:	0b c0       	rjmp	.+22     	; 0x9b4 <__stack+0xb5>
 99e:	f6 01       	movw	r30, r12
 9a0:	82 2f       	mov	r24, r18
 9a2:	30 e2       	ldi	r19, 0x20	; 32
 9a4:	88 23       	and	r24, r24
 9a6:	19 f0       	breq	.+6      	; 0x9ae <__stack+0xaf>
 9a8:	31 93       	st	Z+, r19
 9aa:	81 50       	subi	r24, 0x01	; 1
 9ac:	fb cf       	rjmp	.-10     	; 0x9a4 <__stack+0xa5>
 9ae:	c2 0e       	add	r12, r18
 9b0:	d1 1c       	adc	r13, r1
 9b2:	20 e0       	ldi	r18, 0x00	; 0
 9b4:	99 23       	and	r25, r25
 9b6:	29 f0       	breq	.+10     	; 0x9c2 <__stack+0xc3>
 9b8:	d6 01       	movw	r26, r12
 9ba:	9c 93       	st	X, r25
 9bc:	f6 01       	movw	r30, r12
 9be:	31 96       	adiw	r30, 0x01	; 1
 9c0:	6f 01       	movw	r12, r30
 9c2:	c6 01       	movw	r24, r12
 9c4:	03 96       	adiw	r24, 0x03	; 3
 9c6:	e2 fe       	sbrs	r14, 2
 9c8:	0b c0       	rjmp	.+22     	; 0x9e0 <__stack+0xe1>
 9ca:	39 e4       	ldi	r19, 0x49	; 73
 9cc:	d6 01       	movw	r26, r12
 9ce:	3c 93       	st	X, r19
 9d0:	3e e4       	ldi	r19, 0x4E	; 78
 9d2:	11 96       	adiw	r26, 0x01	; 1
 9d4:	3c 93       	st	X, r19
 9d6:	11 97       	sbiw	r26, 0x01	; 1
 9d8:	36 e4       	ldi	r19, 0x46	; 70
 9da:	12 96       	adiw	r26, 0x02	; 2
 9dc:	3c 93       	st	X, r19
 9de:	07 c0       	rjmp	.+14     	; 0x9ee <__stack+0xef>
 9e0:	39 e6       	ldi	r19, 0x69	; 105
 9e2:	f6 01       	movw	r30, r12
 9e4:	30 83       	st	Z, r19
 9e6:	3e e6       	ldi	r19, 0x6E	; 110
 9e8:	31 83       	std	Z+1, r19	; 0x01
 9ea:	36 e6       	ldi	r19, 0x66	; 102
 9ec:	32 83       	std	Z+2, r19	; 0x02
 9ee:	fc 01       	movw	r30, r24
 9f0:	32 2f       	mov	r19, r18
 9f2:	40 e2       	ldi	r20, 0x20	; 32
 9f4:	33 23       	and	r19, r19
 9f6:	19 f0       	breq	.+6      	; 0x9fe <__stack+0xff>
 9f8:	41 93       	st	Z+, r20
 9fa:	31 50       	subi	r19, 0x01	; 1
 9fc:	fb cf       	rjmp	.-10     	; 0x9f4 <__stack+0xf5>
 9fe:	fc 01       	movw	r30, r24
 a00:	e2 0f       	add	r30, r18
 a02:	f1 1d       	adc	r31, r1
 a04:	10 82       	st	Z, r1
 a06:	8e ef       	ldi	r24, 0xFE	; 254
 a08:	9f ef       	ldi	r25, 0xFF	; 255
 a0a:	a6 c0       	rjmp	.+332    	; 0xb58 <__stack+0x259>
 a0c:	21 e0       	ldi	r18, 0x01	; 1
 a0e:	30 e0       	ldi	r19, 0x00	; 0
 a10:	91 11       	cpse	r25, r1
 a12:	02 c0       	rjmp	.+4      	; 0xa18 <__stack+0x119>
 a14:	20 e0       	ldi	r18, 0x00	; 0
 a16:	30 e0       	ldi	r19, 0x00	; 0
 a18:	16 16       	cp	r1, r22
 a1a:	17 06       	cpc	r1, r23
 a1c:	1c f4       	brge	.+6      	; 0xa24 <__stack+0x125>
 a1e:	fb 01       	movw	r30, r22
 a20:	31 96       	adiw	r30, 0x01	; 1
 a22:	02 c0       	rjmp	.+4      	; 0xa28 <__stack+0x129>
 a24:	e1 e0       	ldi	r30, 0x01	; 1
 a26:	f0 e0       	ldi	r31, 0x00	; 0
 a28:	2e 0f       	add	r18, r30
 a2a:	3f 1f       	adc	r19, r31
 a2c:	bb 20       	and	r11, r11
 a2e:	21 f0       	breq	.+8      	; 0xa38 <__stack+0x139>
 a30:	eb 2d       	mov	r30, r11
 a32:	f0 e0       	ldi	r31, 0x00	; 0
 a34:	31 96       	adiw	r30, 0x01	; 1
 a36:	02 c0       	rjmp	.+4      	; 0xa3c <__stack+0x13d>
 a38:	e0 e0       	ldi	r30, 0x00	; 0
 a3a:	f0 e0       	ldi	r31, 0x00	; 0
 a3c:	2e 0f       	add	r18, r30
 a3e:	3f 1f       	adc	r19, r31
 a40:	e1 2f       	mov	r30, r17
 a42:	f0 e0       	ldi	r31, 0x00	; 0
 a44:	2e 17       	cp	r18, r30
 a46:	3f 07       	cpc	r19, r31
 a48:	1c f4       	brge	.+6      	; 0xa50 <__stack+0x151>
 a4a:	12 1b       	sub	r17, r18
 a4c:	21 2f       	mov	r18, r17
 a4e:	01 c0       	rjmp	.+2      	; 0xa52 <__stack+0x153>
 a50:	20 e0       	ldi	r18, 0x00	; 0
 a52:	8e 2d       	mov	r24, r14
 a54:	88 71       	andi	r24, 0x18	; 24
 a56:	59 f4       	brne	.+22     	; 0xa6e <__stack+0x16f>
 a58:	f6 01       	movw	r30, r12
 a5a:	82 2f       	mov	r24, r18
 a5c:	30 e2       	ldi	r19, 0x20	; 32
 a5e:	88 23       	and	r24, r24
 a60:	19 f0       	breq	.+6      	; 0xa68 <__stack+0x169>
 a62:	31 93       	st	Z+, r19
 a64:	81 50       	subi	r24, 0x01	; 1
 a66:	fb cf       	rjmp	.-10     	; 0xa5e <__stack+0x15f>
 a68:	c2 0e       	add	r12, r18
 a6a:	d1 1c       	adc	r13, r1
 a6c:	20 e0       	ldi	r18, 0x00	; 0
 a6e:	99 23       	and	r25, r25
 a70:	29 f0       	breq	.+10     	; 0xa7c <__stack+0x17d>
 a72:	d6 01       	movw	r26, r12
 a74:	9c 93       	st	X, r25
 a76:	f6 01       	movw	r30, r12
 a78:	31 96       	adiw	r30, 0x01	; 1
 a7a:	6f 01       	movw	r12, r30
 a7c:	51 11       	cpse	r21, r1
 a7e:	0b c0       	rjmp	.+22     	; 0xa96 <__stack+0x197>
 a80:	f6 01       	movw	r30, r12
 a82:	82 2f       	mov	r24, r18
 a84:	90 e3       	ldi	r25, 0x30	; 48
 a86:	88 23       	and	r24, r24
 a88:	19 f0       	breq	.+6      	; 0xa90 <__stack+0x191>
 a8a:	91 93       	st	Z+, r25
 a8c:	81 50       	subi	r24, 0x01	; 1
 a8e:	fb cf       	rjmp	.-10     	; 0xa86 <__stack+0x187>
 a90:	c2 0e       	add	r12, r18
 a92:	d1 1c       	adc	r13, r1
 a94:	20 e0       	ldi	r18, 0x00	; 0
 a96:	0f 2d       	mov	r16, r15
 a98:	06 0f       	add	r16, r22
 a9a:	9a 81       	ldd	r25, Y+2	; 0x02
 a9c:	34 2f       	mov	r19, r20
 a9e:	30 71       	andi	r19, 0x10	; 16
 aa0:	44 ff       	sbrs	r20, 4
 aa2:	03 c0       	rjmp	.+6      	; 0xaaa <__stack+0x1ab>
 aa4:	91 33       	cpi	r25, 0x31	; 49
 aa6:	09 f4       	brne	.+2      	; 0xaaa <__stack+0x1ab>
 aa8:	01 50       	subi	r16, 0x01	; 1
 aaa:	10 16       	cp	r1, r16
 aac:	24 f4       	brge	.+8      	; 0xab6 <__stack+0x1b7>
 aae:	09 30       	cpi	r16, 0x09	; 9
 ab0:	18 f0       	brcs	.+6      	; 0xab8 <__stack+0x1b9>
 ab2:	08 e0       	ldi	r16, 0x08	; 8
 ab4:	01 c0       	rjmp	.+2      	; 0xab8 <__stack+0x1b9>
 ab6:	01 e0       	ldi	r16, 0x01	; 1
 ab8:	ab 01       	movw	r20, r22
 aba:	77 ff       	sbrs	r23, 7
 abc:	02 c0       	rjmp	.+4      	; 0xac2 <__stack+0x1c3>
 abe:	40 e0       	ldi	r20, 0x00	; 0
 ac0:	50 e0       	ldi	r21, 0x00	; 0
 ac2:	fb 01       	movw	r30, r22
 ac4:	e4 1b       	sub	r30, r20
 ac6:	f5 0b       	sbc	r31, r21
 ac8:	a1 e0       	ldi	r26, 0x01	; 1
 aca:	b0 e0       	ldi	r27, 0x00	; 0
 acc:	ac 0f       	add	r26, r28
 ace:	bd 1f       	adc	r27, r29
 ad0:	ea 0f       	add	r30, r26
 ad2:	fb 1f       	adc	r31, r27
 ad4:	8e e2       	ldi	r24, 0x2E	; 46
 ad6:	a8 2e       	mov	r10, r24
 ad8:	4b 01       	movw	r8, r22
 ada:	80 1a       	sub	r8, r16
 adc:	91 08       	sbc	r9, r1
 ade:	0b 2d       	mov	r16, r11
 ae0:	10 e0       	ldi	r17, 0x00	; 0
 ae2:	11 95       	neg	r17
 ae4:	01 95       	neg	r16
 ae6:	11 09       	sbc	r17, r1
 ae8:	4f 3f       	cpi	r20, 0xFF	; 255
 aea:	bf ef       	ldi	r27, 0xFF	; 255
 aec:	5b 07       	cpc	r21, r27
 aee:	21 f4       	brne	.+8      	; 0xaf8 <__stack+0x1f9>
 af0:	d6 01       	movw	r26, r12
 af2:	ac 92       	st	X, r10
 af4:	11 96       	adiw	r26, 0x01	; 1
 af6:	6d 01       	movw	r12, r26
 af8:	64 17       	cp	r22, r20
 afa:	75 07       	cpc	r23, r21
 afc:	2c f0       	brlt	.+10     	; 0xb08 <__stack+0x209>
 afe:	84 16       	cp	r8, r20
 b00:	95 06       	cpc	r9, r21
 b02:	14 f4       	brge	.+4      	; 0xb08 <__stack+0x209>
 b04:	81 81       	ldd	r24, Z+1	; 0x01
 b06:	01 c0       	rjmp	.+2      	; 0xb0a <__stack+0x20b>
 b08:	80 e3       	ldi	r24, 0x30	; 48
 b0a:	41 50       	subi	r20, 0x01	; 1
 b0c:	51 09       	sbc	r21, r1
 b0e:	31 96       	adiw	r30, 0x01	; 1
 b10:	d6 01       	movw	r26, r12
 b12:	11 96       	adiw	r26, 0x01	; 1
 b14:	7d 01       	movw	r14, r26
 b16:	40 17       	cp	r20, r16
 b18:	51 07       	cpc	r21, r17
 b1a:	24 f0       	brlt	.+8      	; 0xb24 <__stack+0x225>
 b1c:	d6 01       	movw	r26, r12
 b1e:	8c 93       	st	X, r24
 b20:	67 01       	movw	r12, r14
 b22:	e2 cf       	rjmp	.-60     	; 0xae8 <__stack+0x1e9>
 b24:	64 17       	cp	r22, r20
 b26:	75 07       	cpc	r23, r21
 b28:	39 f4       	brne	.+14     	; 0xb38 <__stack+0x239>
 b2a:	96 33       	cpi	r25, 0x36	; 54
 b2c:	20 f4       	brcc	.+8      	; 0xb36 <__stack+0x237>
 b2e:	95 33       	cpi	r25, 0x35	; 53
 b30:	19 f4       	brne	.+6      	; 0xb38 <__stack+0x239>
 b32:	31 11       	cpse	r19, r1
 b34:	01 c0       	rjmp	.+2      	; 0xb38 <__stack+0x239>
 b36:	81 e3       	ldi	r24, 0x31	; 49
 b38:	f6 01       	movw	r30, r12
 b3a:	80 83       	st	Z, r24
 b3c:	f7 01       	movw	r30, r14
 b3e:	82 2f       	mov	r24, r18
 b40:	90 e2       	ldi	r25, 0x20	; 32
 b42:	88 23       	and	r24, r24
 b44:	19 f0       	breq	.+6      	; 0xb4c <__stack+0x24d>
 b46:	91 93       	st	Z+, r25
 b48:	81 50       	subi	r24, 0x01	; 1
 b4a:	fb cf       	rjmp	.-10     	; 0xb42 <__stack+0x243>
 b4c:	f7 01       	movw	r30, r14
 b4e:	e2 0f       	add	r30, r18
 b50:	f1 1d       	adc	r31, r1
 b52:	10 82       	st	Z, r1
 b54:	80 e0       	ldi	r24, 0x00	; 0
 b56:	90 e0       	ldi	r25, 0x00	; 0
 b58:	29 96       	adiw	r28, 0x09	; 9
 b5a:	ec e0       	ldi	r30, 0x0C	; 12
 b5c:	0c 94 aa 06 	jmp	0xd54	; 0xd54 <__epilogue_restores__+0xc>

00000b60 <__ftoa_engine>:
 b60:	28 30       	cpi	r18, 0x08	; 8
 b62:	08 f0       	brcs	.+2      	; 0xb66 <__ftoa_engine+0x6>
 b64:	27 e0       	ldi	r18, 0x07	; 7
 b66:	33 27       	eor	r19, r19
 b68:	da 01       	movw	r26, r20
 b6a:	99 0f       	add	r25, r25
 b6c:	31 1d       	adc	r19, r1
 b6e:	87 fd       	sbrc	r24, 7
 b70:	91 60       	ori	r25, 0x01	; 1
 b72:	00 96       	adiw	r24, 0x00	; 0
 b74:	61 05       	cpc	r22, r1
 b76:	71 05       	cpc	r23, r1
 b78:	39 f4       	brne	.+14     	; 0xb88 <__ftoa_engine+0x28>
 b7a:	32 60       	ori	r19, 0x02	; 2
 b7c:	2e 5f       	subi	r18, 0xFE	; 254
 b7e:	3d 93       	st	X+, r19
 b80:	30 e3       	ldi	r19, 0x30	; 48
 b82:	2a 95       	dec	r18
 b84:	e1 f7       	brne	.-8      	; 0xb7e <__ftoa_engine+0x1e>
 b86:	08 95       	ret
 b88:	9f 3f       	cpi	r25, 0xFF	; 255
 b8a:	30 f0       	brcs	.+12     	; 0xb98 <__ftoa_engine+0x38>
 b8c:	80 38       	cpi	r24, 0x80	; 128
 b8e:	71 05       	cpc	r23, r1
 b90:	61 05       	cpc	r22, r1
 b92:	09 f0       	breq	.+2      	; 0xb96 <__ftoa_engine+0x36>
 b94:	3c 5f       	subi	r19, 0xFC	; 252
 b96:	3c 5f       	subi	r19, 0xFC	; 252
 b98:	3d 93       	st	X+, r19
 b9a:	91 30       	cpi	r25, 0x01	; 1
 b9c:	08 f0       	brcs	.+2      	; 0xba0 <__ftoa_engine+0x40>
 b9e:	80 68       	ori	r24, 0x80	; 128
 ba0:	91 1d       	adc	r25, r1
 ba2:	df 93       	push	r29
 ba4:	cf 93       	push	r28
 ba6:	1f 93       	push	r17
 ba8:	0f 93       	push	r16
 baa:	ff 92       	push	r15
 bac:	ef 92       	push	r14
 bae:	19 2f       	mov	r17, r25
 bb0:	98 7f       	andi	r25, 0xF8	; 248
 bb2:	96 95       	lsr	r25
 bb4:	e9 2f       	mov	r30, r25
 bb6:	96 95       	lsr	r25
 bb8:	96 95       	lsr	r25
 bba:	e9 0f       	add	r30, r25
 bbc:	ff 27       	eor	r31, r31
 bbe:	ee 53       	subi	r30, 0x3E	; 62
 bc0:	ff 4f       	sbci	r31, 0xFF	; 255
 bc2:	99 27       	eor	r25, r25
 bc4:	33 27       	eor	r19, r19
 bc6:	ee 24       	eor	r14, r14
 bc8:	ff 24       	eor	r15, r15
 bca:	a7 01       	movw	r20, r14
 bcc:	e7 01       	movw	r28, r14
 bce:	05 90       	lpm	r0, Z+
 bd0:	08 94       	sec
 bd2:	07 94       	ror	r0
 bd4:	28 f4       	brcc	.+10     	; 0xbe0 <__ftoa_engine+0x80>
 bd6:	36 0f       	add	r19, r22
 bd8:	e7 1e       	adc	r14, r23
 bda:	f8 1e       	adc	r15, r24
 bdc:	49 1f       	adc	r20, r25
 bde:	51 1d       	adc	r21, r1
 be0:	66 0f       	add	r22, r22
 be2:	77 1f       	adc	r23, r23
 be4:	88 1f       	adc	r24, r24
 be6:	99 1f       	adc	r25, r25
 be8:	06 94       	lsr	r0
 bea:	a1 f7       	brne	.-24     	; 0xbd4 <__ftoa_engine+0x74>
 bec:	05 90       	lpm	r0, Z+
 bee:	07 94       	ror	r0
 bf0:	28 f4       	brcc	.+10     	; 0xbfc <__ftoa_engine+0x9c>
 bf2:	e7 0e       	add	r14, r23
 bf4:	f8 1e       	adc	r15, r24
 bf6:	49 1f       	adc	r20, r25
 bf8:	56 1f       	adc	r21, r22
 bfa:	c1 1d       	adc	r28, r1
 bfc:	77 0f       	add	r23, r23
 bfe:	88 1f       	adc	r24, r24
 c00:	99 1f       	adc	r25, r25
 c02:	66 1f       	adc	r22, r22
 c04:	06 94       	lsr	r0
 c06:	a1 f7       	brne	.-24     	; 0xbf0 <__ftoa_engine+0x90>
 c08:	05 90       	lpm	r0, Z+
 c0a:	07 94       	ror	r0
 c0c:	28 f4       	brcc	.+10     	; 0xc18 <__ftoa_engine+0xb8>
 c0e:	f8 0e       	add	r15, r24
 c10:	49 1f       	adc	r20, r25
 c12:	56 1f       	adc	r21, r22
 c14:	c7 1f       	adc	r28, r23
 c16:	d1 1d       	adc	r29, r1
 c18:	88 0f       	add	r24, r24
 c1a:	99 1f       	adc	r25, r25
 c1c:	66 1f       	adc	r22, r22
 c1e:	77 1f       	adc	r23, r23
 c20:	06 94       	lsr	r0
 c22:	a1 f7       	brne	.-24     	; 0xc0c <__ftoa_engine+0xac>
 c24:	05 90       	lpm	r0, Z+
 c26:	07 94       	ror	r0
 c28:	20 f4       	brcc	.+8      	; 0xc32 <__ftoa_engine+0xd2>
 c2a:	49 0f       	add	r20, r25
 c2c:	56 1f       	adc	r21, r22
 c2e:	c7 1f       	adc	r28, r23
 c30:	d8 1f       	adc	r29, r24
 c32:	99 0f       	add	r25, r25
 c34:	66 1f       	adc	r22, r22
 c36:	77 1f       	adc	r23, r23
 c38:	88 1f       	adc	r24, r24
 c3a:	06 94       	lsr	r0
 c3c:	a9 f7       	brne	.-22     	; 0xc28 <__ftoa_engine+0xc8>
 c3e:	84 91       	lpm	r24, Z
 c40:	10 95       	com	r17
 c42:	17 70       	andi	r17, 0x07	; 7
 c44:	41 f0       	breq	.+16     	; 0xc56 <__ftoa_engine+0xf6>
 c46:	d6 95       	lsr	r29
 c48:	c7 95       	ror	r28
 c4a:	57 95       	ror	r21
 c4c:	47 95       	ror	r20
 c4e:	f7 94       	ror	r15
 c50:	e7 94       	ror	r14
 c52:	1a 95       	dec	r17
 c54:	c1 f7       	brne	.-16     	; 0xc46 <__ftoa_engine+0xe6>
 c56:	e8 e6       	ldi	r30, 0x68	; 104
 c58:	f0 e0       	ldi	r31, 0x00	; 0
 c5a:	68 94       	set
 c5c:	15 90       	lpm	r1, Z+
 c5e:	15 91       	lpm	r17, Z+
 c60:	35 91       	lpm	r19, Z+
 c62:	65 91       	lpm	r22, Z+
 c64:	95 91       	lpm	r25, Z+
 c66:	05 90       	lpm	r0, Z+
 c68:	7f e2       	ldi	r23, 0x2F	; 47
 c6a:	73 95       	inc	r23
 c6c:	e1 18       	sub	r14, r1
 c6e:	f1 0a       	sbc	r15, r17
 c70:	43 0b       	sbc	r20, r19
 c72:	56 0b       	sbc	r21, r22
 c74:	c9 0b       	sbc	r28, r25
 c76:	d0 09       	sbc	r29, r0
 c78:	c0 f7       	brcc	.-16     	; 0xc6a <__ftoa_engine+0x10a>
 c7a:	e1 0c       	add	r14, r1
 c7c:	f1 1e       	adc	r15, r17
 c7e:	43 1f       	adc	r20, r19
 c80:	56 1f       	adc	r21, r22
 c82:	c9 1f       	adc	r28, r25
 c84:	d0 1d       	adc	r29, r0
 c86:	7e f4       	brtc	.+30     	; 0xca6 <__ftoa_engine+0x146>
 c88:	70 33       	cpi	r23, 0x30	; 48
 c8a:	11 f4       	brne	.+4      	; 0xc90 <__ftoa_engine+0x130>
 c8c:	8a 95       	dec	r24
 c8e:	e6 cf       	rjmp	.-52     	; 0xc5c <__ftoa_engine+0xfc>
 c90:	e8 94       	clt
 c92:	01 50       	subi	r16, 0x01	; 1
 c94:	30 f0       	brcs	.+12     	; 0xca2 <__ftoa_engine+0x142>
 c96:	08 0f       	add	r16, r24
 c98:	0a f4       	brpl	.+2      	; 0xc9c <__ftoa_engine+0x13c>
 c9a:	00 27       	eor	r16, r16
 c9c:	02 17       	cp	r16, r18
 c9e:	08 f4       	brcc	.+2      	; 0xca2 <__ftoa_engine+0x142>
 ca0:	20 2f       	mov	r18, r16
 ca2:	23 95       	inc	r18
 ca4:	02 2f       	mov	r16, r18
 ca6:	7a 33       	cpi	r23, 0x3A	; 58
 ca8:	28 f0       	brcs	.+10     	; 0xcb4 <__ftoa_engine+0x154>
 caa:	79 e3       	ldi	r23, 0x39	; 57
 cac:	7d 93       	st	X+, r23
 cae:	2a 95       	dec	r18
 cb0:	e9 f7       	brne	.-6      	; 0xcac <__ftoa_engine+0x14c>
 cb2:	10 c0       	rjmp	.+32     	; 0xcd4 <__ftoa_engine+0x174>
 cb4:	7d 93       	st	X+, r23
 cb6:	2a 95       	dec	r18
 cb8:	89 f6       	brne	.-94     	; 0xc5c <__ftoa_engine+0xfc>
 cba:	06 94       	lsr	r0
 cbc:	97 95       	ror	r25
 cbe:	67 95       	ror	r22
 cc0:	37 95       	ror	r19
 cc2:	17 95       	ror	r17
 cc4:	17 94       	ror	r1
 cc6:	e1 18       	sub	r14, r1
 cc8:	f1 0a       	sbc	r15, r17
 cca:	43 0b       	sbc	r20, r19
 ccc:	56 0b       	sbc	r21, r22
 cce:	c9 0b       	sbc	r28, r25
 cd0:	d0 09       	sbc	r29, r0
 cd2:	98 f0       	brcs	.+38     	; 0xcfa <__ftoa_engine+0x19a>
 cd4:	23 95       	inc	r18
 cd6:	7e 91       	ld	r23, -X
 cd8:	73 95       	inc	r23
 cda:	7a 33       	cpi	r23, 0x3A	; 58
 cdc:	08 f0       	brcs	.+2      	; 0xce0 <__ftoa_engine+0x180>
 cde:	70 e3       	ldi	r23, 0x30	; 48
 ce0:	7c 93       	st	X, r23
 ce2:	20 13       	cpse	r18, r16
 ce4:	b8 f7       	brcc	.-18     	; 0xcd4 <__ftoa_engine+0x174>
 ce6:	7e 91       	ld	r23, -X
 ce8:	70 61       	ori	r23, 0x10	; 16
 cea:	7d 93       	st	X+, r23
 cec:	30 f0       	brcs	.+12     	; 0xcfa <__ftoa_engine+0x19a>
 cee:	83 95       	inc	r24
 cf0:	71 e3       	ldi	r23, 0x31	; 49
 cf2:	7d 93       	st	X+, r23
 cf4:	70 e3       	ldi	r23, 0x30	; 48
 cf6:	2a 95       	dec	r18
 cf8:	e1 f7       	brne	.-8      	; 0xcf2 <__ftoa_engine+0x192>
 cfa:	11 24       	eor	r1, r1
 cfc:	ef 90       	pop	r14
 cfe:	ff 90       	pop	r15
 d00:	0f 91       	pop	r16
 d02:	1f 91       	pop	r17
 d04:	cf 91       	pop	r28
 d06:	df 91       	pop	r29
 d08:	99 27       	eor	r25, r25
 d0a:	87 fd       	sbrc	r24, 7
 d0c:	90 95       	com	r25
 d0e:	08 95       	ret

00000d10 <__prologue_saves__>:
 d10:	2f 92       	push	r2
 d12:	3f 92       	push	r3
 d14:	4f 92       	push	r4
 d16:	5f 92       	push	r5
 d18:	6f 92       	push	r6
 d1a:	7f 92       	push	r7
 d1c:	8f 92       	push	r8
 d1e:	9f 92       	push	r9
 d20:	af 92       	push	r10
 d22:	bf 92       	push	r11
 d24:	cf 92       	push	r12
 d26:	df 92       	push	r13
 d28:	ef 92       	push	r14
 d2a:	ff 92       	push	r15
 d2c:	0f 93       	push	r16
 d2e:	1f 93       	push	r17
 d30:	cf 93       	push	r28
 d32:	df 93       	push	r29
 d34:	cd b7       	in	r28, 0x3d	; 61
 d36:	de b7       	in	r29, 0x3e	; 62
 d38:	ca 1b       	sub	r28, r26
 d3a:	db 0b       	sbc	r29, r27
 d3c:	0f b6       	in	r0, 0x3f	; 63
 d3e:	f8 94       	cli
 d40:	de bf       	out	0x3e, r29	; 62
 d42:	0f be       	out	0x3f, r0	; 63
 d44:	cd bf       	out	0x3d, r28	; 61
 d46:	09 94       	ijmp

00000d48 <__epilogue_restores__>:
 d48:	2a 88       	ldd	r2, Y+18	; 0x12
 d4a:	39 88       	ldd	r3, Y+17	; 0x11
 d4c:	48 88       	ldd	r4, Y+16	; 0x10
 d4e:	5f 84       	ldd	r5, Y+15	; 0x0f
 d50:	6e 84       	ldd	r6, Y+14	; 0x0e
 d52:	7d 84       	ldd	r7, Y+13	; 0x0d
 d54:	8c 84       	ldd	r8, Y+12	; 0x0c
 d56:	9b 84       	ldd	r9, Y+11	; 0x0b
 d58:	aa 84       	ldd	r10, Y+10	; 0x0a
 d5a:	b9 84       	ldd	r11, Y+9	; 0x09
 d5c:	c8 84       	ldd	r12, Y+8	; 0x08
 d5e:	df 80       	ldd	r13, Y+7	; 0x07
 d60:	ee 80       	ldd	r14, Y+6	; 0x06
 d62:	fd 80       	ldd	r15, Y+5	; 0x05
 d64:	0c 81       	ldd	r16, Y+4	; 0x04
 d66:	1b 81       	ldd	r17, Y+3	; 0x03
 d68:	aa 81       	ldd	r26, Y+2	; 0x02
 d6a:	b9 81       	ldd	r27, Y+1	; 0x01
 d6c:	ce 0f       	add	r28, r30
 d6e:	d1 1d       	adc	r29, r1
 d70:	0f b6       	in	r0, 0x3f	; 63
 d72:	f8 94       	cli
 d74:	de bf       	out	0x3e, r29	; 62
 d76:	0f be       	out	0x3f, r0	; 63
 d78:	cd bf       	out	0x3d, r28	; 61
 d7a:	ed 01       	movw	r28, r26
 d7c:	08 95       	ret

00000d7e <_exit>:
 d7e:	f8 94       	cli

00000d80 <__stop_program>:
 d80:	ff cf       	rjmp	.-2      	; 0xd80 <__stop_program>
