set_load 10.000 [all_outputs]
set_property LOAD 10 [get_ports {ddr_addr[0]}]
set_property LOAD 10 [get_ports {ddr_addr[10]}]
set_property LOAD 10 [get_ports {ddr_addr[11]}]
set_property LOAD 10 [get_ports {ddr_addr[12]}]
set_property LOAD 10 [get_ports {ddr_addr[13]}]
set_property LOAD 10 [get_ports {ddr_addr[14]}]
set_property LOAD 10 [get_ports {ddr_addr[1]}]
set_property LOAD 10 [get_ports {ddr_addr[2]}]
set_property LOAD 10 [get_ports {ddr_addr[3]}]
set_property LOAD 10 [get_ports {ddr_addr[4]}]
set_property LOAD 10 [get_ports {ddr_addr[5]}]
set_property LOAD 10 [get_ports {ddr_addr[6]}]
set_property LOAD 10 [get_ports {ddr_addr[7]}]
set_property LOAD 10 [get_ports {ddr_addr[8]}]
set_property LOAD 10 [get_ports {ddr_addr[9]}]
set_property LOAD 10 [get_ports {ddr_ba[0]}]
set_property LOAD 10 [get_ports {ddr_ba[1]}]
set_property LOAD 10 [get_ports {ddr_ba[2]}]
set_property LOAD 10 [get_ports ddr_cas_n]
set_property LOAD 10 [get_ports ddr_ck_n]
set_property LOAD 10 [get_ports ddr_ck_p]
set_property LOAD 10 [get_ports ddr_cke]
set_property LOAD 10 [get_ports ddr_cs_n]
set_property LOAD 10 [get_ports {ddr_dm[0]}]
set_property LOAD 10 [get_ports {ddr_dm[1]}]
set_property LOAD 10 [get_ports {ddr_dq[0]}]
set_property LOAD 10 [get_ports {ddr_dq[10]}]
set_property LOAD 10 [get_ports {ddr_dq[11]}]
set_property LOAD 10 [get_ports {ddr_dq[12]}]
set_property LOAD 10 [get_ports {ddr_dq[13]}]
set_property LOAD 10 [get_ports {ddr_dq[14]}]
set_property LOAD 10 [get_ports {ddr_dq[15]}]
set_property LOAD 10 [get_ports {ddr_dq[1]}]
set_property LOAD 10 [get_ports {ddr_dq[2]}]
set_property LOAD 10 [get_ports {ddr_dq[3]}]
set_property LOAD 10 [get_ports {ddr_dq[4]}]
set_property LOAD 10 [get_ports {ddr_dq[5]}]
set_property LOAD 10 [get_ports {ddr_dq[6]}]
set_property LOAD 10 [get_ports {ddr_dq[7]}]
set_property LOAD 10 [get_ports {ddr_dq[8]}]
set_property LOAD 10 [get_ports {ddr_dq[9]}]
set_property LOAD 10 [get_ports {ddr_dqs_n[0]}]
set_property LOAD 10 [get_ports {ddr_dqs_n[1]}]
set_property LOAD 10 [get_ports {ddr_dqs_p[0]}]
set_property LOAD 10 [get_ports {ddr_dqs_p[1]}]
set_property LOAD 10 [get_ports ddr_odt]
set_property LOAD 10 [get_ports ddr_ras_n]
set_property LOAD 10 [get_ports ddr_reset_n]
set_property LOAD 10 [get_ports ddr_vrn]
set_property LOAD 10 [get_ports ddr_vrp]
set_property LOAD 10 [get_ports ddr_we_n]
set_property LOAD 10 [get_ports fpga_led]
set_property LOAD 10 [get_ports {mio[1]}]
set_property LOAD 10 [get_ports {mio[2]}]
set_property LOAD 10 [get_ports {mio[3]}]
set_property LOAD 10 [get_ports {mio[4]}]
set_property LOAD 10 [get_ports {mio[5]}]
set_property LOAD 10 [get_ports {mio[6]}]
set_property LOAD 10 [get_ports profinet_clk]
set_property LOAD 10 [get_ports {profinet_led_out[0]}]
set_property LOAD 10 [get_ports {profinet_led_out[1]}]
set_property LOAD 10 [get_ports profinet_tx_en]
set_property LOAD 10 [get_ports {profinet_txd[0]}]
set_property LOAD 10 [get_ports {profinet_txd[1]}]
set_property LOAD 10 [get_ports ps_clk]
set_property LOAD 10 [get_ports ps_porb]
set_property LOAD 10 [get_ports ps_srstb]
set_property LOAD 10 [get_ports uart_dtrn]
set_property LOAD 10 [get_ports uart_rtsn]
set_property LOAD 10 [get_ports uart_txd]
set_property LOAD 10 [get_ports {user_data_out[0]}]
set_property LOAD 10 [get_ports {user_data_out[1]}]
set_property LOAD 10 [get_ports {user_data_out[2]}]
set_operating_conditions -ambient_temp 80.0
set_operating_conditions -board small
set_operating_conditions -heatsink high
set_operating_conditions -grade industrial
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
