Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Apr 16 23:17 2019
VCD+ Writer N-2017.12-SP2-1_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
@@
@@
@@                     0  Asserting System reset......
@@
@@                     0 : System STILL at reset, can't show anything
@@
@@
@@                   100 : System STILL at reset, can't show anything
@@
@@
@@                   200 : System STILL at reset, can't show anything
@@
@@
@@                   300 : System STILL at reset, can't show anything
@@
@@                   360  Deasserting System reset......
@@
@@
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 207f001420bf000a : 2341590417704681482
@@@ mem[    8] = b4a10000203f1000 : 13015684398618447872
@@@ mem[   16] = b4610000a4c10000 : 12997670002332073984
@@@ mem[   24] = 0000055540650404 : 5863710721028
@@@
@@@ mem[ 4096] = 0000000000000014 : 20
@@@
@@@
@@                  4320 : System halted
@@
@@@ System halted on HALT instruction
@@@
@@
@@  40 cycles / 7 instrs = 5.714286 CPI
@@
@@  1170.00 ns total time to execute
@@

$finish called from file "testbench/testbench.v", line 257.
$finish at simulation time                 5320
           V C S   S i m u l a t i o n   R e p o r t 
Time: 532000 ps
CPU Time:      0.260 seconds;       Data structure size:   0.2Mb
Tue Apr 16 23:17:16 2019
