// Seed: 1179750237
module module_0;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  wire id_4;
  assign module_2.id_34 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_8(
      id_2, id_5, 1, id_9
  );
  rpmos (id_8, id_3);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    input supply0 id_1,
    input uwire id_2,
    output wire id_3,
    input wand id_4,
    input tri id_5,
    output supply0 id_6,
    output tri1 id_7,
    input supply0 id_8,
    input tri0 id_9,
    input wire id_10,
    input tri0 id_11,
    input uwire id_12,
    input tri id_13,
    input tri0 id_14
    , id_39,
    output wire id_15,
    input wire id_16,
    input uwire id_17,
    input wire id_18,
    input supply1 id_19,
    input wand id_20,
    output tri1 id_21,
    output wire id_22,
    input supply0 id_23,
    output wand id_24,
    input uwire id_25,
    input wand id_26,
    input tri0 id_27,
    output tri id_28,
    output tri0 id_29,
    input wor id_30,
    input uwire id_31,
    output tri id_32,
    output tri0 id_33,
    output wire id_34,
    output tri1 id_35,
    output uwire id_36,
    input supply1 id_37
);
  wire id_40;
  module_0 modCall_1 ();
endmodule
