// Seed: 1128768760
module module_0 (
    output wire id_0,
    input wor id_1,
    output supply1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wire id_5,
    output wire id_6
);
  assign id_0 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd90,
    parameter id_19 = 32'd36
) (
    input wor id_0,
    input wand id_1,
    output supply1 id_2,
    output tri0 id_3,
    input wor id_4,
    output tri0 id_5,
    input tri id_6,
    input supply0 id_7,
    input tri0 id_8,
    output supply1 id_9,
    output tri _id_10,
    input tri1 id_11,
    input tri0 id_12,
    output wor id_13,
    output wire id_14,
    input wire id_15
);
  parameter id_17 = -1'h0;
  assign id_9 = id_4;
  logic [1 : id_10] id_18;
  wire _id_19;
  ;
  wire [id_19 : -1] id_20 = id_20;
  wire id_21;
  ;
  assign id_5 = id_8;
  parameter id_22 = id_17;
  logic id_23;
  ;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_13,
      id_8,
      id_3,
      id_8,
      id_13
  );
  assign modCall_1.id_5 = 0;
endmodule
