Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jul  2 18:18:23 2025
| Host         : H410M-H-V3 running 64-bit Linux Mint 20.2
| Command      : report_design_analysis -file ./report/bbgemm_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcu50
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                         Path #1                                                                                         |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 8.000                                                                                                                                                                                   |
| Path Delay                | 4.536                                                                                                                                                                                   |
| Logic Delay               | 1.972(44%)                                                                                                                                                                              |
| Net Delay                 | 2.564(56%)                                                                                                                                                                              |
| Clock Skew                | -0.009                                                                                                                                                                                  |
| Slack                     | 3.445                                                                                                                                                                                   |
| Clock Uncertainty         | 0.035                                                                                                                                                                                   |
| Clock Relationship        | Safely Timed                                                                                                                                                                            |
| Clock Delay Group         | Same Clock                                                                                                                                                                              |
| Logic Levels              | 19                                                                                                                                                                                      |
| Routes                    | NA                                                                                                                                                                                      |
| Logical Path              | FDRE/C-(5)-LUT3-(108)-LUT6-(2)-LUT4-(1)-CARRY8-CARRY8-LUT6-(1)-LUT6-(1)-LUT6-(1)-MUXF7-MUXF8-LUT2-(1)-DSP_ALU-(1)-DSP_OUTPUT-LUT5-(2)-LUT6-(1)-CARRY8-LUT2-(7)-LUT6-(1)-LUT6-(1)-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                                                                                  |
| End Point Clock           | ap_clk                                                                                                                                                                                  |
| DSP Block                 | Comb                                                                                                                                                                                    |
| RAM Registers             | None-None                                                                                                                                                                               |
| IO Crossings              | 0                                                                                                                                                                                       |
| SLR Crossings             | 0                                                                                                                                                                                       |
| PBlocks                   | 0                                                                                                                                                                                       |
| High Fanout               | 108                                                                                                                                                                                     |
| Dont Touch                | 0                                                                                                                                                                                       |
| Mark Debug                | 0                                                                                                                                                                                       |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                  |
| Start Point Pin           | CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C                                                                                                                                           |
| End Point Pin             | opt_has_pipe.first_q_reg[0]/D                                                                                                                                                           |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (5130, 1068)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1 |  2 |  3 |  4 | 5 |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 16 | 17 | 18 | 19 |
+-----------------+-------------+-----+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 8.000ns     | 389 | 58 | 69 | 42 | 92 | 3 | 46 | 46 | 17 | 54 | 47 |  2 | 48 | 16 |  1 |  1 | 51 | 11 |  7 |
+-----------------+-------------+-----+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  |
+------------+-----------------------------+-------------+
* Information not available. There are no nets crossing SLRs.


