/*
 * ESP32S3 SoC and Machine
 *
 * Copyright (c) 2023-2024 Espressif Systems (Shanghai) Co. Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 or
 * (at your option) any later version.
 */

#include "qemu/osdep.h"
#include "qemu/log.h"
#include "qemu/error-report.h"
#include "qemu/units.h"
#include "qapi/error.h"
#include "qemu/memalign.h"
#include "hw/hw.h"
#include "hw/boards.h"
#include "hw/loader.h"
#include "hw/sysbus.h"
#include "hw/xtensa/xtensa_memory.h"
#include "hw/misc/unimp.h"
#include "hw/irq.h"
#include "hw/i2c/i2c.h"
#include "hw/qdev-properties.h"

#include "qemu/osdep.h"
#include "hw/hw.h"
#include "target/xtensa/cpu.h"
#include "trace.h"

#include "hw/misc/esp32s3_rtc_cntl.h"
#include "hw/xtensa/esp32s3_intc.h"

#include "hw/sd/dwc_sdmmc.h"
#include "hw/misc/ssi_psram.h"
#include "core-esp32s3/core-isa.h"
#include "qemu/datadir.h"
#include "sysemu/sysemu.h"
#include "sysemu/reset.h"
#include "sysemu/cpus.h"
#include "sysemu/blockdev.h"
#include "sysemu/block-backend.h"
#include "exec/exec-all.h"
#include "net/net.h"
#include "elf.h"

#include "hw/ssi/esp32s3_spi.h"
#include "hw/misc/esp32s3_cache.h"
#include "hw/char/esp32s3_uart.h"
#include "hw/char/tdeck_gps.h"
#include "hw/char/tdeck_modem.h"
#include "hw/misc/esp32s3_rng.h"

#include "chardev/char-fe.h"
#include "hw/nvram/esp32s3_efuse.h"

/* Forward declarations for T-Deck I2C device types */
typedef struct TdeckTca8418State TdeckTca8418State;
typedef struct TdeckCst328State TdeckCst328State;
typedef struct TdeckBq25896State TdeckBq25896State;
typedef struct TdeckBq27220State TdeckBq27220State;
#define TDECK_TCA8418(obj) ((TdeckTca8418State *)(obj))
#define TDECK_CST328(obj)  ((TdeckCst328State *)(obj))
void tdeck_tca8418_inject_char(TdeckTca8418State *s, char c);
void tdeck_bq25896_set_fuel_gauge(I2CSlave *charger, I2CSlave *gauge);
#include "hw/xtensa/esp32s3_clk.h"
#include "hw/dma/esp32s3_gdma.h"
#include "hw/misc/esp32s3_sha.h"
#include "hw/misc/esp32s3_aes.h"
#include "hw/misc/esp32s3_rsa.h"
#include "hw/misc/esp32s3_hmac.h"
#include "hw/misc/esp32s3_ds.h"
#include "hw/timer/esp32s3_timg.h"
#include "hw/timer/esp32s3_systimer.h"
#include "hw/gpio/esp32s3_gpio.h"
#include "hw/gpio/esp32s3_iomux.h"
#include "hw/i2c/esp32_i2c.h"
#include "hw/ssi/esp32s3_gpspi.h"
#include "hw/misc/esp32s3_xts_aes.h"
#include "hw/misc/esp32s3_pms.h"
#include "hw/net/can/esp32s3_twai.h"

#include "cpu_esp32s3.h"

#include "hw/misc/esp32c3_jtag.h"
#include "hw/display/esp_rgb.h"
#include "hw/display/tdeck_uc8253.h"
#include "hw/ssi/tdeck_sd_spi.h"
#include "hw/ssi/tdeck_lora_sx1262.h"
#include "hw/sd/sdcard_legacy.h"

#define TYPE_ESP32S3_SOC "xtensa.esp32s3"
#define ESP32S3_SOC(obj) OBJECT_CHECK(Esp32s3SocState, (obj), TYPE_ESP32S3_SOC)

#define TYPE_ESP32S3_CPU XTENSA_CPU_TYPE_NAME("esp32s3")


enum {
    ESP32S3_MEMREGION_IROM,
    ESP32S3_MEMREGION_DROM,
    ESP32S3_MEMREGION_DRAM,
    ESP32S3_MEMREGION_IRAM,
    ESP32S3_MEMREGION_ICACHE,
    ESP32S3_MEMREGION_DCACHE,
    ESP32S3_MEMREGION_RTCSLOW,
    ESP32S3_MEMREGION_RTCFAST,
    ESP32S3_MEMREGION_FRAMEBUF,
};

static const struct MemmapEntry {
    hwaddr base;
    hwaddr size;
} esp32s3_memmap[] = {
    [ESP32S3_MEMREGION_DROM] = { 0x3ff00000, 0x20000 },
    [ESP32S3_MEMREGION_IROM] = { 0x40000000, 0x60000 },
    [ESP32S3_MEMREGION_DRAM] = { 0x3FC80000, 0x170000 },
    [ESP32S3_MEMREGION_IRAM] = { 0x40370000, 0x80000 },
    [ESP32S3_MEMREGION_DCACHE] = { 0x3c000000, ESP32S3_EXTMEM_REGION_SIZE },
    [ESP32S3_MEMREGION_ICACHE] = { 0x42000000, ESP32S3_EXTMEM_REGION_SIZE },
    [ESP32S3_MEMREGION_RTCSLOW] = { 0x50000000, 0x2000 },
    [ESP32S3_MEMREGION_RTCFAST] = { 0x600fe000, 0x2000 },
    /* Virtual Framebuffer, used for the graphical interface */
    [ESP32S3_MEMREGION_FRAMEBUF] = { 0x20000000, ESP_RGB_MAX_VRAM_SIZE },
};


#define ESP32S3_SOC_RESET_PROCPU    0x1
#define ESP32S3_SOC_RESET_APPCPU    0x2
#define ESP32S3_SOC_RESET_PERIPH    0x4
#define ESP32S3_SOC_RESET_DIG       (ESP32S3_SOC_RESET_PROCPU | ESP32S3_SOC_RESET_APPCPU | ESP32S3_SOC_RESET_PERIPH)
#define ESP32S3_SOC_RESET_RTC       0x8
#define ESP32S3_SOC_RESET_ALL       (ESP32S3_SOC_RESET_RTC | ESP32S3_SOC_RESET_DIG)

#define ESP32S3_IO_WARNING  0

typedef struct Esp32s3SocState {
    /*< private >*/
    DeviceState parent_obj;

    /*< public >*/
    XtensaCPU cpu[ESP32S3_CPU_COUNT];
    Esp32s3IntMatrixState intmatrix;
    ESP32S3UARTState uart[ESP32S3_UART_COUNT];
    ESP32S3GPIOState gpio;
    Esp32s3RngState rng;
    Esp32S3TWAIState twai;

    Esp32s3RtcCntlState rtc_cntl;

    BusState rtc_bus;
    BusState periph_bus;

    MemoryRegion cpu_specific_mem[ESP32S3_CPU_COUNT];
    ESP32S3SpiState spi0;
    ESP32S3SpiState spi1;
    ESP32S3CacheState cache;
    ESP32S3EfuseState efuse;
    ESP32S3ClockState clock;
    ESP32S3GdmaState gdma;
    ESP32S3ShaState sha;
    ESP32S3AesState aes;
    ESP32S3RsaState rsa;
    ESP32S3HmacState hmac;
    ESP32S3DsState ds;
    ESP32S3PmsState pms;

    ESP32S3XtsAesState xts_aes;
    ESP32S3TimgState timg[2];
    ESP32S3SysTimerState systimer;

    ESP32C3UsbJtagState jtag;
    Esp32I2CState i2c[ESP32S3_I2C_COUNT];
    Esp32s3GpSpiState gpspi[2];  /* SPI2 and SPI3 */
    ESPRgbState rgb;
    TdeckUc8253State epd;
    TdeckSdSpiState sd_spi;
    TdeckLoraSx1262State lora;

    MemoryRegion iomem;
    MemoryRegion apb_ctrl_iomem;
    MemoryRegion apb_saradc_iomem;
    MemoryRegion sens_iomem;
    MemoryRegion ana_iomem;
    MemoryRegion assist_debug_iomem;
    uint32_t apb_saradc_regs[0x400 / sizeof(uint32_t)];
    uint32_t sens_regs[0x200 / sizeof(uint32_t)];
    uint32_t assist_debug_regs[0x100 / sizeof(uint32_t)];
    ESP32S3IOMuxState iomux;
    DWCSDMMCState sdmmc;
    DeviceState *eth;
    SsiPsramState *psram;

    bool light_sleeping;
    bool cpu_runstall[ESP32S3_CPU_COUNT];
    bool cpu_paused_by_soc[ESP32S3_CPU_COUNT];

    /* Keyboard input chardev (serial port 3 -> TCA8418 FIFO) */
    TdeckTca8418State *kbd_dev;
    CharBackend kbd_chr;

    /* AT modem chardev for UART1 */
    TdeckModemChardev *modem;

    /* GPS chardev for UART2 */
    TdeckGpsChardev *gps;
} Esp32s3SocState;


/* Temporary macro to mark the CPU as in non-debugging mode */
#define A_ASSIST_DEBUG_CORE_0_DEBUG_MODE_REG    0x098

#define ESP32S3_APB_CTRL_LEGACY_ECO3_DATE_REG 0x07c
#define ESP32S3_APB_CTRL_QEMU_ORIGIN_REG      0x3f8
#define ESP32S3_APB_CTRL_DATE_REG             0x3fc
#define ESP32S3_APB_CTRL_DATE_VALUE           0x02101150
#define ESP32S3_APB_CTRL_LEGACY_ECO3_DATE     0x96042000
#define ESP32S3_APB_CTRL_QEMU_ORIGIN          0x51454d55

static void remove_cpu_watchpoints(XtensaCPU* xcs)
{
    for (int i = 0; i < MAX_NDBREAK; ++i) {
        if (xcs->env.cpu_watchpoint[i]) {
            cpu_watchpoint_remove_by_ref(CPU(xcs), xcs->env.cpu_watchpoint[i]);
            xcs->env.cpu_watchpoint[i] = NULL;
        }
    }
}

static void esp32s3_soc_apply_reset(Esp32s3SocState *s, uint32_t reset_domain);

static void esp32s3_soc_reset_analog_register_shims(Esp32s3SocState *s)
{
    memset(s->apb_saradc_regs, 0, sizeof(s->apb_saradc_regs));
    memset(s->sens_regs, 0, sizeof(s->sens_regs));

    s->apb_saradc_regs[0x00 / sizeof(uint32_t)] =
        (1u << 30) | (0xfu << 19) | (0xfu << 15) | (4u << 7) | BIT(6);
    s->apb_saradc_regs[0x04 / sizeof(uint32_t)] =
        (10u << 12) | (0xffu << 1);
    s->apb_saradc_regs[0x38 / sizeof(uint32_t)] =
        (2u << 10) | (1u << 8);
    s->apb_saradc_regs[0x3c / sizeof(uint32_t)] =
        (13u << 19) | (13u << 14);
    s->apb_saradc_regs[0x70 / sizeof(uint32_t)] = 4;
}

static void esp32s3_dig_reset(void *opaque, int n, int level)
{
    Esp32s3SocState *s = ESP32S3_SOC(opaque);

    if (level) {
        esp32s3_soc_apply_reset(s, ESP32S3_SOC_RESET_DIG);
    }
}

static void esp32s3_cpu_reset(void* opaque, int n, int level)
{
    Esp32s3SocState *s = ESP32S3_SOC(opaque);

    if (level) {
        esp32s3_soc_apply_reset(s, (n == 0) ? ESP32S3_SOC_RESET_PROCPU :
                                            ESP32S3_SOC_RESET_APPCPU);
    }
}

static void esp32s3_soc_reset_peripherals(Esp32s3SocState *s)
{
    /*
     * Partial digital-peripheral reset. This currently covers the modeled
     * interrupt matrix, UARTs, and I2C controllers. Other modeled devices keep
     * their QEMU state until their reset-domain ownership is made explicit.
     */
    device_cold_reset(DEVICE(&s->intmatrix));
    for (int i = 0; i < ESP32S3_UART_COUNT; ++i) {
        device_cold_reset(DEVICE(&s->uart[i]));
    }
    for (int i = 0; i < ESP32S3_I2C_COUNT; ++i) {
        device_cold_reset(DEVICE(&s->i2c[i]));
    }
    esp32s3_soc_reset_analog_register_shims(s);
}

static bool esp32s3_soc_cpu_present(int cpu_index)
{
    MachineState *ms = MACHINE(qdev_get_machine());

    return cpu_index >= 0 && cpu_index < ms->smp.cpus;
}

static bool esp32s3_soc_cpu_should_pause(Esp32s3SocState *s, int cpu_index)
{
    if (!esp32s3_soc_cpu_present(cpu_index)) {
        return false;
    }

    return s->light_sleeping ||
           s->rtc_cntl.cpu_stall_state[cpu_index] ||
           s->cpu_runstall[cpu_index];
}

static void esp32s3_soc_update_cpu_run_state(Esp32s3SocState *s,
                                             int cpu_index)
{
    CPUState *cpu;
    bool should_pause;

    if (!esp32s3_soc_cpu_present(cpu_index)) {
        return;
    }

    cpu = CPU(&s->cpu[cpu_index]);
    should_pause = esp32s3_soc_cpu_should_pause(s, cpu_index);

    if (should_pause && !s->cpu_paused_by_soc[cpu_index]) {
        cpu_pause(cpu);
        s->cpu_paused_by_soc[cpu_index] = true;
    } else if (!should_pause && s->cpu_paused_by_soc[cpu_index]) {
        cpu_resume(cpu);
        s->cpu_paused_by_soc[cpu_index] = false;
    }
}

static void esp32s3_soc_update_all_cpu_run_states(Esp32s3SocState *s)
{
    for (int i = 0; i < ESP32S3_CPU_COUNT; i++) {
        esp32s3_soc_update_cpu_run_state(s, i);
    }
}

static void esp32s3_soc_release_cpu_pauses(Esp32s3SocState *s)
{
    for (int i = 0; i < ESP32S3_CPU_COUNT; i++) {
        if (esp32s3_soc_cpu_present(i) && s->cpu_paused_by_soc[i]) {
            cpu_resume(CPU(&s->cpu[i]));
            s->cpu_paused_by_soc[i] = false;
        }
    }
    s->light_sleeping = false;
    memset(s->cpu_runstall, 0, sizeof(s->cpu_runstall));
}

static void esp32s3_soc_reset_cpu(Esp32s3SocState *s, int cpu_index)
{
    MachineState *ms = MACHINE(qdev_get_machine());

    if (cpu_index >= ms->smp.cpus) {
        return;
    }

    xtensa_select_static_vectors(&s->cpu[cpu_index].env,
                                 s->rtc_cntl.stat_vector_sel[cpu_index]);
    remove_cpu_watchpoints(&s->cpu[cpu_index]);
    cpu_reset(CPU(&s->cpu[cpu_index]));
    /*
     * QEMU's Xtensa CPU reset leaves CPENABLE disabled in system-mode
     * emulation. ESP32-S3 firmware expects coprocessor/FPU access after reset,
     * so this remains a QEMU compatibility bridge.
     */
    s->cpu[cpu_index].env.sregs[CPENABLE] = 0xff;
}

static void esp32s3_soc_reset_digital(Esp32s3SocState *s)
{
    esp32s3_soc_reset_peripherals(s);
    esp32s3_soc_reset_cpu(s, 0);
    esp32s3_soc_reset_cpu(s, 1);
}

static void esp32s3_soc_reset_full_chip(Esp32s3SocState *s)
{
    /*
     * QEMU full-chip reset is still a compatibility approximation. It resets
     * the explicit digital domain and re-bases RTC time, but it does not model
     * analog rail sequencing, brownout timing, or retention timing.
     */
    device_cold_reset(DEVICE(&s->rtc_cntl));
    esp32s3_soc_reset_digital(s);
}

static void esp32s3_soc_apply_reset(Esp32s3SocState *s, uint32_t reset_domain)
{
    esp32s3_soc_release_cpu_pauses(s);

    if (reset_domain == ESP32S3_SOC_RESET_ALL) {
        esp32s3_soc_reset_full_chip(s);
        return;
    }

    if (reset_domain & ESP32S3_SOC_RESET_PERIPH) {
        esp32s3_soc_reset_peripherals(s);
    }

    if (reset_domain & ESP32S3_SOC_RESET_PROCPU) {
        esp32s3_soc_reset_cpu(s, 0);
    }

    if (reset_domain & ESP32S3_SOC_RESET_APPCPU) {
        esp32s3_soc_reset_cpu(s, 1);
    }
}

static void esp32s3_soc_reset(DeviceState *dev)
{
    Esp32s3SocState *s = ESP32S3_SOC(dev);

    esp32s3_soc_apply_reset(s, ESP32S3_SOC_RESET_ALL);
}

static void esp32s3_soc_qemu_reset(void *opaque)
{
    esp32s3_soc_reset(DEVICE(opaque));
}

static void esp32s3_cpu_stall(void* opaque, int n, int level)
{
    Esp32s3SocState *s = (Esp32s3SocState *)opaque;

    esp32s3_soc_update_cpu_run_state(s, n);
}

static void esp32s3_light_sleep(void *opaque, int n, int level)
{
    Esp32s3SocState *s = ESP32S3_SOC(opaque);

    s->light_sleeping = level;
    esp32s3_soc_update_all_cpu_run_states(s);
}

static void esp32s3_core1_runstall(void *opaque, int n, int level)
{
    Esp32s3SocState *s = ESP32S3_SOC(opaque);

    s->cpu_runstall[1] = level;
    esp32s3_soc_update_cpu_run_state(s, 1);
}

static void esp32s3_update_clock_consumers(Esp32s3SocState *s)
{
    uint64_t apb_freq_hz = esp32s3_clock_get_apb_freq(&s->clock);
    uint64_t xtal_freq_hz = esp32s3_clock_get_xtal_freq(&s->clock);

    for (int i = 0; i < ESP32S3_TIMG_COUNT; i++) {
        esp_timg_set_clocks(ESP_TIMG(&s->timg[i]), apb_freq_hz,
                            xtal_freq_hz);
    }
}

static void esp32s3_system_clock_update(void *opaque, int n, int level)
{
    Esp32s3SocState *s = ESP32S3_SOC(opaque);

    if (level) {
        esp32s3_update_clock_consumers(s);
    }
}

static void esp32s3_clk_update(void* opaque, int n, int level)
{
    Esp32s3SocState *s = ESP32S3_SOC(opaque);

    if (!level) {
        return;
    }

    esp32s3_clock_apply_rtc_soc_clk(&s->clock, s->rtc_cntl.soc_clk,
                                    s->rtc_cntl.xtal_apb_freq);
}

static void esp32s3_soc_add_periph_device(MemoryRegion *dest, void* dev, hwaddr dport_base_addr)
{
    MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 0);
    memory_region_add_subregion_overlap(dest, dport_base_addr, mr, 0);
    MemoryRegion *mr_apb = g_new(MemoryRegion, 1);
    char *name = g_strdup_printf("mr-apb-0x%08x", (uint32_t) dport_base_addr);
    memory_region_init_alias(mr_apb, OBJECT(dev), name, mr, 0, memory_region_size(mr));
    g_free(name);
}

#define MB (1024*1024)

static void esp32s3_init_spi_flash(Esp32s3SocState *ms, BlockBackend* blk)
{
    DeviceState *spi_master = DEVICE(&ms->spi1);
    BusState* spi_bus = qdev_get_child_bus(spi_master, "spi");
    const char* flash_model = NULL;
    int64_t image_size = blk_getlength(blk);

    switch (image_size) {
        case 2 * MB:
            flash_model = "w25x16";
            break;
        case 4 * MB:
            flash_model = "gd25q32";
            break;
        case 8 * MB:
            flash_model = "gd25q64";
            break;
        case 16 * MB:
            flash_model = "is25lp128";
            break;
        default:
            error_report("Drive size error: only 2, 4, 8, and 16MB images are supported");
            return;
    }

    /* Create the SPI flash model */
    DeviceState *flash_dev = qdev_new(flash_model);
    qdev_prop_set_drive(flash_dev, "drive", blk);

    /* Realize the SPI flash, its "drive" (blk) property must already be set! */
    qdev_realize(flash_dev, spi_bus, &error_fatal);
    qdev_connect_gpio_out_named(spi_master, SSI_GPIO_CS, 0,
                                qdev_get_gpio_in_named(flash_dev, SSI_GPIO_CS, 0));
}

static void esp32s3_machine_init_psram(Esp32s3SocState *ms, uint32_t size_mbytes)
{
    /* PSRAM attached to SPI1, CS1 */
    DeviceState *spi_master = DEVICE(&ms->spi1);
    BusState* spi_bus = qdev_get_child_bus(spi_master, "spi");
    DeviceState *psram = qdev_new(TYPE_SSI_PSRAM);
    qdev_prop_set_uint32(psram, "size_mbytes", size_mbytes);
    qdev_prop_set_uint8(psram, "cs", 1);
    qdev_realize(psram, spi_bus, &error_fatal);
    ms->psram = SSI_PSRAM(psram);
    qdev_connect_gpio_out_named(spi_master, SSI_GPIO_CS, 1,
                                qdev_get_gpio_in_named(psram, SSI_GPIO_CS, 0));
}

static void esp32s3_machine_init_sd(Esp32s3SocState *ss)
{
    DriveInfo *dinfo = drive_get(IF_SD, 0, 0);
    if (dinfo) {
        BlockBackend *blk = blk_by_legacy_dinfo(dinfo);
        ss->sd_spi.sd = sd_init(blk, true);  /* true = SPI mode */
        /* sd_init bypasses normal QOM lifecycle, so the card may not
         * be reset. Explicitly reset to ensure idle state + valid CSD. */
        device_cold_reset(DEVICE(ss->sd_spi.sd));
        ss->sd_spi.inserted = true;
    } else {
        ss->sd_spi.sd = NULL;
        ss->sd_spi.inserted = false;
    }
}

struct Esp32s3MachineState {
    MachineState parent;

    Esp32s3SocState esp32s3;
    DeviceState *flash_dev;
};
#define TYPE_ESP32S3_MACHINE MACHINE_TYPE_NAME("esp32s3")

static void esp32s3_init_openeth(Esp32s3SocState *ms)
{
    MemoryRegion* mr = NULL;
    SysBusDevice* sbd = NULL;

    MemoryRegion* sys_mem = get_system_memory();

    /* Create a new OpenCores Ethernet component */
    DeviceState* open_eth_dev = qemu_create_nic_device("open_eth", true, NULL);
    if (!open_eth_dev) {
        warn_report("esp32s3: no matching NIC configuration supplied for "
                    "open_eth; networking disabled. Launch with "
                    "'-nic user,id=emac0,model=open_eth' to enable the "
                    "board EMAC path");
        return;
    }
    ms->eth = open_eth_dev;
    sbd = SYS_BUS_DEVICE(open_eth_dev);
    sysbus_realize(sbd, &error_fatal);

    /* OpenCores Ethernet has two memory regions: one for registers and one for descriptors,
        * we need to provide one I/O range for each of them */
    mr = sysbus_mmio_get_region(sbd, 0);
    memory_region_add_subregion_overlap(sys_mem, DR_REG_EMAC_BASE, mr, 0);
    mr = sysbus_mmio_get_region(sbd, 1);
    memory_region_add_subregion_overlap(sys_mem, DR_REG_EMAC_BASE + 0x400, mr, 0);

    sysbus_connect_irq(sbd, 0,
                        qdev_get_gpio_in(DEVICE(&ms->intmatrix), ETS_ETH_MAC_INTR_SOURCE));
}


static void esp32s3_soc_realize(DeviceState *dev, Error **errp)
{
    Esp32s3SocState *s = ESP32S3_SOC(dev);
    MachineState *ms = MACHINE(qdev_get_machine());
    DeviceState* intmatrix_dev = DEVICE(&s->intmatrix);
    MemoryRegion *sys_mem = get_system_memory();

    const struct MemmapEntry *memmap = esp32s3_memmap;

    MemoryRegion *iram = g_new(MemoryRegion, 1);
    MemoryRegion *rtcslow = g_new(MemoryRegion, 1);
    MemoryRegion *rtcfast = g_new(MemoryRegion, 1);

    for (int i = 0; i < ms->smp.cpus; ++i) {
        MemoryRegion *drom = g_new(MemoryRegion, 1);
        MemoryRegion *irom = g_new(MemoryRegion, 1);

        char name[20];
        snprintf(name, sizeof(name), "esp32s3.irom.cpu%d", i);
        memory_region_init_rom(irom, NULL, name, memmap[ESP32S3_MEMREGION_IROM].size, &error_fatal);
        memory_region_add_subregion(&s->cpu_specific_mem[i], memmap[ESP32S3_MEMREGION_IROM].base, irom);

        const hwaddr offset_in_orig = 0x40000;
        snprintf(name, sizeof(name), "esp32s3.drom.cpu%d", i);
        memory_region_init_alias(drom, NULL, name, irom, offset_in_orig, memmap[ESP32S3_MEMREGION_DROM].size);
        memory_region_add_subregion(sys_mem, memmap[ESP32S3_MEMREGION_DROM].base, drom);
    }


    memory_region_init_ram(iram, NULL, "esp32s3.iram",
                           memmap[ESP32S3_MEMREGION_IRAM].size, &error_fatal);
    memory_region_add_subregion(sys_mem, memmap[ESP32S3_MEMREGION_IRAM].base, iram);

    memory_region_init_ram(rtcslow, NULL, "esp32s3.rtcslow",
                           memmap[ESP32S3_MEMREGION_RTCSLOW].size, &error_fatal);
    memory_region_add_subregion(sys_mem, memmap[ESP32S3_MEMREGION_RTCSLOW].base, rtcslow);

    memory_region_init_ram(rtcfast, NULL, "esp32s3.rtcfast",
                           memmap[ESP32S3_MEMREGION_RTCFAST].size, &error_fatal);
    memory_region_add_subregion(sys_mem, memmap[ESP32S3_MEMREGION_RTCFAST].base, rtcfast);

    for (int i = 0; i < ms->smp.cpus; ++i) {
        qdev_realize(DEVICE(&s->cpu[i]), NULL, &error_fatal);
    }


    for (int i = 0; i < ms->smp.cpus; ++i) {
        char name[16];
        snprintf(name, sizeof(name), "cpu%d", i);
        object_property_set_link(OBJECT(&s->intmatrix), name, OBJECT(qemu_get_cpu(i)), &error_abort);
    }
    qdev_realize(DEVICE(&s->intmatrix), &s->periph_bus, &error_fatal);


    qdev_realize(DEVICE(&s->rtc_cntl), &s->rtc_bus, &error_fatal);
    esp32s3_soc_add_periph_device(sys_mem, &s->rtc_cntl, DR_REG_RTCCNTL_BASE);

    qdev_connect_gpio_out_named(DEVICE(&s->rtc_cntl), ESP32S3_RTC_DIG_RESET_GPIO, 0,
                                qdev_get_gpio_in_named(dev, ESP32S3_RTC_DIG_RESET_GPIO, 0));
    qdev_connect_gpio_out_named(DEVICE(&s->rtc_cntl), ESP32S3_RTC_CLK_UPDATE_GPIO, 0,
                                qdev_get_gpio_in_named(dev, ESP32S3_RTC_CLK_UPDATE_GPIO, 0));
    qdev_connect_gpio_out_named(DEVICE(&s->rtc_cntl),
                                ESP32S3_RTC_LIGHT_SLEEP_GPIO, 0,
                                qdev_get_gpio_in_named(dev,
                                                       ESP32S3_RTC_LIGHT_SLEEP_GPIO,
                                                       0));
    for (int i = 0; i < ms->smp.cpus; ++i) {
        qdev_connect_gpio_out_named(DEVICE(&s->rtc_cntl), ESP32S3_RTC_CPU_RESET_GPIO, i,
                                    qdev_get_gpio_in_named(dev, ESP32S3_RTC_CPU_RESET_GPIO, i));
        qdev_connect_gpio_out_named(DEVICE(&s->rtc_cntl), ESP32S3_RTC_CPU_STALL_GPIO, i,
                                    qdev_get_gpio_in_named(dev, ESP32S3_RTC_CPU_STALL_GPIO, i));
    }

    for (int i = 0; i < ESP32S3_UART_COUNT; ++i) {
        const hwaddr uart_base[] = {DR_REG_UART_BASE, DR_REG_UART1_BASE, DR_REG_UART2_BASE};
        qdev_realize(DEVICE(&s->uart[i]), &s->periph_bus, &error_fatal);
        esp32s3_soc_add_periph_device(sys_mem, &s->uart[i], uart_base[i]);
        sysbus_connect_irq(SYS_BUS_DEVICE(&s->uart[i]), 0,
                           qdev_get_gpio_in(intmatrix_dev, ETS_UART0_INTR_SOURCE + i));
    }

    qdev_realize(DEVICE(&s->sdmmc), &s->periph_bus, &error_fatal);
    esp32s3_soc_add_periph_device(sys_mem, &s->sdmmc, DR_REG_SDMMC_BASE);
    sysbus_connect_irq(SYS_BUS_DEVICE(&s->sdmmc), 0,
                       qdev_get_gpio_in(intmatrix_dev, ETS_SDIO_HOST_INTR_SOURCE));

    qemu_register_reset(esp32s3_soc_qemu_reset, dev);

    /* TWAI realization */
    {
        /* Initialize and realize the TWAI device */
        sysbus_realize(SYS_BUS_DEVICE(&s->twai), &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->twai), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_TWAI_BASE, mr, 0);
        /* Connect TWAI interrupt to the interrupt matrix */
        sysbus_connect_irq(SYS_BUS_DEVICE(&s->twai), 0,
                          qdev_get_gpio_in(intmatrix_dev, ETS_TWAI_INTR_SOURCE));
    }
}


/*
 * Generic catch-all I/O region for explicitly classified out-of-scope
 * peripherals. Stores writes only for documented compatibility ranges so
 * firmware write-then-poll patterns on deferred peripheral/radio windows do
 * not spin forever. Any other core-SoC fallthrough is RAZ/WI and still traced.
 */
#define ESP32S3_IO_REG_COUNT  (0xd1000 / 4)
static uint32_t esp32s3_io_regs[ESP32S3_IO_REG_COUNT];

typedef struct Esp32s3IoCompatRegion {
    hwaddr base;
    hwaddr size;
} Esp32s3IoCompatRegion;

static const Esp32s3IoCompatRegion esp32s3_io_compat_regions[] = {
    { DR_REG_FE2_BASE,  0x1000 },
    { DR_REG_FE_BASE,   0x1000 },
    { DR_REG_LEDC_BASE, 0x0400 },
    { DR_REG_NRX_BASE,  0x0400 },
    { DR_REG_BB_BASE,   0x1000 },
};

static uint64_t esp32s3_io_guest_pc(void)
{
    CPUState *cs = current_cpu;

    if (cs && cs->cc && cs->cc->get_pc) {
        return cs->cc->get_pc(cs);
    }

    return 0;
}

static bool esp32s3_io_addr_is_compat(hwaddr phys_addr)
{
    for (int i = 0; i < G_N_ELEMENTS(esp32s3_io_compat_regions); i++) {
        hwaddr start = esp32s3_io_compat_regions[i].base;
        hwaddr end = start + esp32s3_io_compat_regions[i].size;

        if (phys_addr >= start && phys_addr < end) {
            return true;
        }
    }

    return false;
}

static uint64_t esp32s3_io_read(void *opaque, hwaddr addr, unsigned int size)
{
    uint32_t r = 0;
    uint64_t phys_addr = ESP32S3_IO_START_ADDR + addr;
#if ESP32S3_IO_WARNING
    warn_report("[ESP32-S3] Unsupported read to $%08" PRIx64 ", size = %i\n",
                phys_addr, size);
#endif
    if (esp32s3_io_addr_is_compat(phys_addr) &&
        addr / 4 < ESP32S3_IO_REG_COUNT) {
        r = esp32s3_io_regs[addr / 4];
    }

    trace_esp32s3_unimplemented_io_read(phys_addr, size, r,
                                        esp32s3_io_guest_pc());

    return r;
}


static void esp32s3_io_write(void *opaque, hwaddr addr, uint64_t value, unsigned int size)
{
    uint64_t phys_addr = ESP32S3_IO_START_ADDR + addr;
#if ESP32S3_IO_WARNING
        warn_report("[ESP32-S3] Unsupported write $%08" PRIx64 " = %08" PRIx64 "\n",
                    phys_addr, value);
#endif
    if (esp32s3_io_addr_is_compat(phys_addr) &&
        addr / 4 < ESP32S3_IO_REG_COUNT) {
        esp32s3_io_regs[addr / 4] = (uint32_t)value;
    }

    trace_esp32s3_unimplemented_io_write(phys_addr, size, value,
                                         esp32s3_io_guest_pc());

}


/* Define operations for I/OS */
static const MemoryRegionOps esp32s3_io_ops = {
    .read =  esp32s3_io_read,
    .write = esp32s3_io_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
};

static uint64_t esp32s3_apb_ctrl_read(void *opaque, hwaddr addr,
                                      unsigned int size)
{
    switch (addr) {
    case ESP32S3_APB_CTRL_LEGACY_ECO3_DATE_REG:
        /*
         * Compatibility with the earlier ESP32-derived QEMU marker. ESP32-S3
         * defines APB_CTRL/SYSCON DATE at +0x3fc; this legacy +0x7c value is
         * not a hardware-fidelity claim.
         */
        return ESP32S3_APB_CTRL_LEGACY_ECO3_DATE;
    case ESP32S3_APB_CTRL_QEMU_ORIGIN_REG:
        return ESP32S3_APB_CTRL_QEMU_ORIGIN;
    case ESP32S3_APB_CTRL_DATE_REG:
        return ESP32S3_APB_CTRL_DATE_VALUE;
    default:
        return 0;
    }
}

static void esp32s3_apb_ctrl_write(void *opaque, hwaddr addr, uint64_t value,
                                   unsigned int size)
{
    /*
     * This narrow APB_CTRL/SYSCON model intentionally exposes only immutable
     * date/origin values. Broader APB_CTRL clock, PMS, retention, and memory
     * policy fields need their own source-backed model before writes gain
     * guest-visible semantics.
     */
}

static const MemoryRegionOps esp32s3_apb_ctrl_ops = {
    .read = esp32s3_apb_ctrl_read,
    .write = esp32s3_apb_ctrl_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
};

static uint32_t esp32s3_apb_saradc_write_mask(hwaddr addr)
{
    switch (addr) {
    case 0x00:
        return 0xdffffffb;
    case 0x04:
        return 0x01ffffff;
    case 0x18:
    case 0x28:
        return 0x00ffffff;
    case 0x38:
        return 0x00001ffc;
    case 0x3c:
        return 0x800fc000;
    case 0x70:
        return 0x007fffff;
    default:
        return 0;
    }
}

static uint64_t esp32s3_apb_saradc_read(void *opaque, hwaddr addr,
                                        unsigned int size)
{
    Esp32s3SocState *s = ESP32S3_SOC(opaque);
    hwaddr index = addr / sizeof(uint32_t);

    if (index < G_N_ELEMENTS(s->apb_saradc_regs)) {
        return s->apb_saradc_regs[index];
    }

    return 0;
}

static void esp32s3_apb_saradc_write(void *opaque, hwaddr addr,
                                     uint64_t value, unsigned int size)
{
    Esp32s3SocState *s = ESP32S3_SOC(opaque);
    hwaddr index = addr / sizeof(uint32_t);
    uint32_t mask = esp32s3_apb_saradc_write_mask(addr);

    if (mask && index < G_N_ELEMENTS(s->apb_saradc_regs)) {
        s->apb_saradc_regs[index] = (uint32_t)value & mask;
    }
}

static const MemoryRegionOps esp32s3_apb_saradc_ops = {
    .read = esp32s3_apb_saradc_read,
    .write = esp32s3_apb_saradc_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
};

static uint32_t esp32s3_sens_write_mask(hwaddr addr)
{
    switch (addr) {
    case 0x10:
        return BIT(31);
    case 0x34:
        return 0xf0000000;
    case 0x3c:
        return 0xe0000000;
    default:
        return 0;
    }
}

static uint64_t esp32s3_sens_read(void *opaque, hwaddr addr, unsigned int size)
{
    Esp32s3SocState *s = ESP32S3_SOC(opaque);
    hwaddr index = addr / sizeof(uint32_t);

    if (index < G_N_ELEMENTS(s->sens_regs)) {
        return s->sens_regs[index];
    }

    return 0;
}

static void esp32s3_sens_write(void *opaque, hwaddr addr, uint64_t value,
                               unsigned int size)
{
    Esp32s3SocState *s = ESP32S3_SOC(opaque);
    hwaddr index = addr / sizeof(uint32_t);
    uint32_t mask = esp32s3_sens_write_mask(addr);

    if (mask && index < G_N_ELEMENTS(s->sens_regs)) {
        s->sens_regs[index] = (uint32_t)value & mask;
    }
}

static const MemoryRegionOps esp32s3_sens_ops = {
    .read = esp32s3_sens_read,
    .write = esp32s3_sens_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
};

static uint32_t esp32s3_ana_pll_ready_compat(uint32_t value)
{
    /*
     * Compatibility shim: firmware polls this ready bit during clock/PLL
     * bring-up. QEMU does not model analog PLL calibration, lock timing,
     * jitter, or failure modes from the available sources.
     */
    return value | BIT(24);
}

#define ESP32S3_ANA_REG_COUNT (0x100 / sizeof(uint32_t))
static uint32_t esp32s3_ana_regs[ESP32S3_ANA_REG_COUNT];

static uint64_t esp32s3_ana_read(void *opaque, hwaddr addr, unsigned int size)
{
    uint32_t r = 0;
    hwaddr index = addr / sizeof(uint32_t);

    if (index < ESP32S3_ANA_REG_COUNT) {
        r = esp32s3_ana_regs[index];
    }

    if (addr == 0x40) {
        r = esp32s3_ana_pll_ready_compat(r);
    }

    return r;
}

static void esp32s3_ana_write(void *opaque, hwaddr addr,
                              uint64_t value, unsigned int size)
{
    hwaddr index = addr / sizeof(uint32_t);

    if (index < ESP32S3_ANA_REG_COUNT) {
        esp32s3_ana_regs[index] = (uint32_t)value;
    }
}

static const MemoryRegionOps esp32s3_ana_ops = {
    .read = esp32s3_ana_read,
    .write = esp32s3_ana_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
};

#define ESP32S3_ASSIST_DEBUG_RCD_PDEBUGENABLE 0x48
#define ESP32S3_ASSIST_DEBUG_RCD_RECORDING    0x4c
#define ESP32S3_ASSIST_DEBUG_RCD_PDEBUGPC     0x5c

static uint64_t esp32s3_assist_debug_read(void *opaque, hwaddr addr,
                                          unsigned int size)
{
    Esp32s3SocState *s = ESP32S3_SOC(opaque);
    hwaddr index = addr / sizeof(uint32_t);

    switch (addr) {
    case ESP32S3_ASSIST_DEBUG_RCD_PDEBUGPC:
        return 0;
    case ESP32S3_ASSIST_DEBUG_RCD_PDEBUGENABLE:
    case ESP32S3_ASSIST_DEBUG_RCD_RECORDING:
        return s->assist_debug_regs[index];
    default:
        return 0;
    }
}

static void esp32s3_assist_debug_write(void *opaque, hwaddr addr,
                                       uint64_t value, unsigned int size)
{
    Esp32s3SocState *s = ESP32S3_SOC(opaque);
    hwaddr index = addr / sizeof(uint32_t);

    switch (addr) {
    case ESP32S3_ASSIST_DEBUG_RCD_PDEBUGENABLE:
    case ESP32S3_ASSIST_DEBUG_RCD_RECORDING:
        s->assist_debug_regs[index] = (uint32_t)value;
        break;
    default:
        break;
    }
}

static const MemoryRegionOps esp32s3_assist_debug_ops = {
    .read = esp32s3_assist_debug_read,
    .write = esp32s3_assist_debug_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
};



static void esp32s3_soc_init(Object *obj)
{
    Esp32s3SocState *s = ESP32S3_SOC(obj);
    MachineState *ms = MACHINE(qdev_get_machine());
    char name[16];
    MemoryRegion *system_memory = get_system_memory();


    qbus_init(&s->periph_bus, sizeof(s->periph_bus),
                        TYPE_SYSTEM_BUS, DEVICE(s), "esp32-periph-bus");
    qbus_init(&s->rtc_bus, sizeof(s->rtc_bus),
                        TYPE_SYSTEM_BUS, DEVICE(s), "esp32-rtc-bus");

    for (int i = 0; i < ms->smp.cpus; ++i) {
        snprintf(name, sizeof(name), "cpu%d", i);

        object_initialize_child(obj, name, &s->cpu[i], TYPE_ESP32S3_CPU);
        // Allocate memory for TIE registers
        s->cpu[i].env.ext = qemu_memalign(16, sizeof(CPUXtensaEsp32s3State));

        if (i == 0)
        {
            s->cpu[i].env.sregs[PRID] = 0xcdcd;
        }
        if (i == 1)
        {
            s->cpu[i].env.sregs[PRID] = 0xabab;
        }

        snprintf(name, sizeof(name), "cpu%d-mem", i);
        memory_region_init(&s->cpu_specific_mem[i], NULL, name, UINT32_MAX);

        CPUState* cs = CPU(&s->cpu[i]);
        cs->num_ases = 1;
        cpu_address_space_init(cs, 0, "cpu-memory", &s->cpu_specific_mem[i]);

        MemoryRegion *cpu_view_sysmem = g_new(MemoryRegion, 1);
        snprintf(name, sizeof(name), "cpu%d-sysmem", i);
        memory_region_init_alias(cpu_view_sysmem, NULL, name, system_memory, 0, UINT32_MAX);
        memory_region_add_subregion_overlap(&s->cpu_specific_mem[i], 0, cpu_view_sysmem, 0);
        cs->memory = &s->cpu_specific_mem[i];
    }

    for (int i = 0; i < ESP32S3_UART_COUNT; ++i) {
        snprintf(name, sizeof(name), "uart%d", i);
        object_initialize_child(obj, name, &s->uart[i], TYPE_ESP32S3_UART);
    }

    object_property_add_alias(obj, "serial0", OBJECT(&s->uart[0]), "chardev");
    object_property_add_alias(obj, "serial1", OBJECT(&s->uart[1]), "chardev");
    // object_property_add_alias(obj, "serial2", OBJECT(&s->uart[2]), "chardev");
    qdev_prop_set_chr(DEVICE(&s->uart[0]), "chardev", serial_hd(0));
    /* Create AT modem chardev for UART1 instead of serial_hd(1) */
    {
        Chardev *modem_chr = qemu_chardev_new("tdeck-modem",
                                               TYPE_CHARDEV_TDECK_MODEM,
                                               NULL, NULL, &error_fatal);
        s->modem = CHARDEV_TDECK_MODEM(modem_chr);
        qdev_prop_set_chr(DEVICE(&s->uart[1]), "chardev", modem_chr);
    }
    {
        Chardev *gps_chr = qemu_chardev_new("tdeck-gps",
                                            TYPE_CHARDEV_TDECK_GPS,
                                            NULL, NULL, &error_fatal);
        s->gps = CHARDEV_TDECK_GPS(gps_chr);
        qdev_prop_set_chr(DEVICE(&s->uart[2]), "chardev", gps_chr);
    }

    for (int i = 0; i < ESP32S3_I2C_COUNT; i++) {
        snprintf(name, sizeof(name), "i2c%d", i);
        object_initialize_child(obj, name, &s->i2c[i], TYPE_ESP32_I2C);
    }

    object_initialize_child(obj, "spi2", &s->gpspi[0], TYPE_ESP32S3_GPSPI);
    object_initialize_child(obj, "spi3", &s->gpspi[1], TYPE_ESP32S3_GPSPI);

    object_initialize_child(obj, "intmatrix", &s->intmatrix, TYPE_ESP32S3_INTMATRIX);

    object_initialize_child(obj, "rtc_cntl", &s->rtc_cntl, TYPE_ESP32S3_RTC_CNTL);

    qdev_init_gpio_in_named(DEVICE(s), esp32s3_dig_reset,  ESP32S3_RTC_DIG_RESET_GPIO, 1);
    qdev_init_gpio_in_named(DEVICE(s), esp32s3_cpu_reset,  ESP32S3_RTC_CPU_RESET_GPIO, ESP32S3_CPU_COUNT);
    qdev_init_gpio_in_named(DEVICE(s), esp32s3_cpu_stall,  ESP32S3_RTC_CPU_STALL_GPIO, ESP32S3_CPU_COUNT);
    qdev_init_gpio_in_named(DEVICE(s), esp32s3_clk_update, ESP32S3_RTC_CLK_UPDATE_GPIO, 1);
    qdev_init_gpio_in_named(DEVICE(s), esp32s3_light_sleep,
                            ESP32S3_RTC_LIGHT_SLEEP_GPIO, 1);
    qdev_init_gpio_in_named(DEVICE(s), esp32s3_core1_runstall,
                            ESP32S3_CLOCK_CORE1_RUNSTALL_GPIO, 1);
    qdev_init_gpio_in_named(DEVICE(s), esp32s3_system_clock_update,
                            ESP32S3_CLOCK_UPDATE_GPIO, 1);

    object_initialize_child(obj, "twai", &s->twai, TYPE_ESP32S3_TWAI);

    object_initialize_child(obj, "sdmmc", &s->sdmmc, TYPE_DWC_SDMMC);
    object_initialize_child(obj, "epd", &s->epd, TYPE_TDECK_UC8253);
    object_initialize_child(obj, "lora", &s->lora, TYPE_TDECK_LORA_SX1262);
}

static Property esp32s3_soc_properties[] = {
    DEFINE_PROP_END_OF_LIST(),
};

static void esp32s3_soc_class_init(ObjectClass *klass, void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);

    dc->realize = esp32s3_soc_realize;
    device_class_set_props(dc, esp32s3_soc_properties);
}

static const TypeInfo esp32s3_soc_info = {
    .name = TYPE_ESP32S3_SOC,
    .parent = TYPE_DEVICE,
    .instance_size = sizeof(Esp32s3SocState),
    .instance_init = esp32s3_soc_init,
    .class_init = esp32s3_soc_class_init
};

static void esp32s3_soc_register_types(void)
{
    type_register_static(&esp32s3_soc_info);
}

type_init(esp32s3_soc_register_types)


static uint64_t translate_phys_addr(void *opaque, uint64_t addr)
{
    XtensaCPU *cpu = opaque;

    return cpu_get_phys_page_debug(CPU(cpu), addr);
}

static void esp32s3_install_reset_jump(Esp32s3SocState *ss, int cpu_index,
                                       uint64_t elf_entry)
{
    uint8_t p[4];
    g_autofree char *name = NULL;
    uint8_t boot[] = {
        0x06, 0x01, 0x00,       /* j    1 */
        0x00,                   /* .literal_position */
        0x00, 0x00, 0x00, 0x00, /* .literal elf_entry */
                                /* 1: */
        0x01, 0xff, 0xff,       /* l32r a0, elf_entry */
        0xa0, 0x00, 0x00,       /* jx   a0 */
    };

    memcpy(p, &elf_entry, sizeof(p));
    memcpy(&boot[4], p, sizeof(p));
    name = g_strdup_printf("esp32s3.boot.cpu%d", cpu_index);
    rom_add_blob_fixed_as(name, boot, sizeof(boot), XCHAL_RESET_VECTOR_PADDR,
                          CPU(&ss->cpu[cpu_index])->as);
    ss->cpu[cpu_index].env.pc = XCHAL_RESET_VECTOR_PADDR;
}

static void esp32s3_load_bios(Esp32s3SocState *ss, MachineState *machine)
{
    const char *bios_name = machine->firmware;
    const struct MemmapEntry *memmap = esp32s3_memmap;
    g_autofree char *bios_path = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name);
    uint64_t elf_entry = XCHAL_RESET_VECTOR_PADDR;
    ssize_t size;

    if (bios_path == NULL) {
        error_report("Error: could not find BIOS '%s'", bios_name);
        exit(1);
    }

    /*
     * The ROM window lives in each CPU's private address space, so a ROM ELF
     * needs to be loaded directly into the CPU AS instead of going through the
     * MMU debug translation callback used by -kernel payloads.
     */
    size = load_elf_as(bios_path, NULL, NULL, NULL, &elf_entry, NULL, NULL,
                       NULL, 0, EM_XTENSA, 0, 0, CPU(&ss->cpu[0])->as);
    if (size == ELF_LOAD_NOT_ELF) {
        for (int i = 0; i < machine->smp.cpus; ++i) {
            size = load_image_targphys_as(bios_path,
                                          memmap[ESP32S3_MEMREGION_IROM].base,
                                          memmap[ESP32S3_MEMREGION_IROM].size,
                                          CPU(&ss->cpu[i])->as);
            if (size < 0) {
                error_report("Error: could not load ROM binary '%s'", bios_path);
                exit(1);
            }
        }
        return;
    }

    if (size < 0) {
        error_report("Error: could not load BIOS ELF '%s': %s",
                     bios_path, load_elf_strerror(size));
        exit(1);
    }

    for (int i = 1; i < machine->smp.cpus; ++i) {
        size = load_elf_as(bios_path, NULL, NULL, NULL, NULL, NULL, NULL,
                           NULL, 0, EM_XTENSA, 0, 0, CPU(&ss->cpu[i])->as);
        if (size < 0) {
            error_report("Error: could not load BIOS ELF '%s' for CPU%d: %s",
                         bios_path, i, load_elf_strerror(size));
            exit(1);
        }
    }

    if (elf_entry != XCHAL_RESET_VECTOR_PADDR) {
        for (int i = 0; i < machine->smp.cpus; ++i) {
            esp32s3_install_reset_jump(ss, i, elf_entry);
        }
    }
}

OBJECT_DECLARE_SIMPLE_TYPE(Esp32s3MachineState, ESP32S3_MACHINE)

// -----------------------------------------------

static void esp32s3_soc_add_unimp_device(MemoryRegion *dest, const char* name, hwaddr dport_base_addr, size_t size)
{
    create_unimplemented_device(name, dport_base_addr, size);
    char * name_apb = g_strdup_printf("%s-apb", name);
    create_unimplemented_device(name_apb, dport_base_addr + APB_REG_BASE, size);
    g_free(name_apb);
}

/* Keyboard chardev callbacks: characters from serial3 -> TCA8418 FIFO */
static int esp32s3_kbd_can_receive(void *opaque)
{
    return 16; /* accept up to 16 bytes at a time */
}

static void esp32s3_kbd_receive(void *opaque, const uint8_t *buf, int size)
{
    Esp32s3SocState *s = (Esp32s3SocState *)opaque;
    if (!s->kbd_dev) return;
    for (int i = 0; i < size; i++) {
        tdeck_tca8418_inject_char(s->kbd_dev, (char)buf[i]);
    }
}

static void esp32s3_modem_gpio_cb(void *opaque, int pin, int level)
{
    TdeckModemChardev *modem = opaque;
    if (pin == 41) {
        tdeck_modem_gpio_en(modem, level);
    } else if (pin == 40) {
        tdeck_modem_gpio_pwrkey(modem, level);
    }
}

static void esp32s3_gps_gpio_cb(void *opaque, int pin, int level)
{
    TdeckGpsChardev *gps = opaque;

    if (pin == 39) {
        tdeck_gps_gpio_en(gps, level);
    }
}

static void esp32s3_machine_init(MachineState *machine)
{
    DriveInfo *dinfo = drive_get(IF_MTD, 0, 0);
    BlockBackend* blk = NULL;
    if (dinfo) {
        /* MTD was given! We need to initialize and emulate SPI flash */
        qemu_log("Adding SPI flash device\n");
        blk = blk_by_legacy_dinfo(dinfo);
    } else {
        qemu_log("Not initializing SPI Flash\n");
    }

    MemoryRegion *sys_mem = get_system_memory();
    Esp32s3MachineState *ms = ESP32S3_MACHINE(machine);
    object_initialize_child(OBJECT(ms), "soc", &ms->esp32s3, TYPE_ESP32S3_SOC);
    Esp32s3SocState *ss = ESP32S3_SOC(&ms->esp32s3);

    MemoryRegion *dram = g_new(MemoryRegion, 1);
    const struct MemmapEntry *memmap = esp32s3_memmap;

    memory_region_init_ram(dram, NULL, "esp32s3.dram",
                           memmap[ESP32S3_MEMREGION_DRAM].size, &error_fatal);
    memory_region_add_subregion(sys_mem, memmap[ESP32S3_MEMREGION_DRAM].base, dram);


    memory_region_init_io(&ss->iomem, OBJECT(&ss->cpu[0]), &esp32s3_io_ops,
                          NULL, "esp32s3.iomem", 0xd1000);
    memory_region_add_subregion_overlap(sys_mem, ESP32S3_IO_START_ADDR, &ss->iomem, -1);
    memory_region_init_io(&ss->apb_ctrl_iomem, OBJECT(ss),
                          &esp32s3_apb_ctrl_ops, ss,
                          "esp32s3.apb-ctrl", 0x400);
    memory_region_add_subregion_overlap(sys_mem, DR_REG_APB_CTRL_BASE,
                                        &ss->apb_ctrl_iomem, 1);
    memory_region_init_io(&ss->apb_saradc_iomem, OBJECT(ss),
                          &esp32s3_apb_saradc_ops, ss,
                          "esp32s3.apb-saradc", 0x400);
    memory_region_add_subregion_overlap(sys_mem, DR_REG_APB_SARADC_BASE,
                                        &ss->apb_saradc_iomem, 1);
    memory_region_init_io(&ss->sens_iomem, OBJECT(ss), &esp32s3_sens_ops,
                          ss, "esp32s3.sens", 0x200);
    memory_region_add_subregion_overlap(sys_mem, DR_REG_SENS_BASE,
                                        &ss->sens_iomem, 1);
    memory_region_init_io(&ss->ana_iomem, OBJECT(ss), &esp32s3_ana_ops,
                          ss, "esp32s3.ana", 0x100);
    memory_region_add_subregion_overlap(sys_mem, 0x6000e000, &ss->ana_iomem, 1);
    memory_region_init_io(&ss->assist_debug_iomem, OBJECT(ss),
                          &esp32s3_assist_debug_ops, ss,
                          "esp32s3.assist-debug", 0x100);
    memory_region_add_subregion_overlap(sys_mem, DR_REG_ASSIST_DEBUG_BASE,
                                        &ss->assist_debug_iomem, 1);

    // qdev_prop_set_chr(DEVICE(ss), "serial0", serial_hd(0));
    // qdev_prop_set_chr(DEVICE(ss), "serial1", serial_hd(1));
    // qdev_prop_set_chr(DEVICE(ss), "serial2", serial_hd(2));

    qdev_realize(DEVICE(ss), NULL, &error_fatal);

    object_initialize_child(OBJECT(ss), "extmem", &ss->cache, TYPE_ESP32S3_CACHE);
    object_initialize_child(OBJECT(ss), "spi0", &ss->spi0, TYPE_ESP32S3_SPI);
    object_initialize_child(OBJECT(ss), "spi1", &ss->spi1, TYPE_ESP32S3_SPI);
    object_initialize_child(OBJECT(ss), "efuse", &ss->efuse, TYPE_ESP32S3_EFUSE);
    object_initialize_child(OBJECT(ss), "jtag", &ss->jtag, TYPE_ESP32C3_JTAG);
    object_initialize_child(OBJECT(ss), "gpio", &ss->gpio, TYPE_ESP32S3_GPIO);
    object_initialize_child(OBJECT(ss), "iomux", &ss->iomux, TYPE_ESP32S3_IOMUX);
    object_initialize_child(OBJECT(ss), "rng", &ss->rng, TYPE_ESP32S3_RNG);

    object_initialize_child(OBJECT(ss), "clock", &ss->clock, TYPE_ESP32S3_CLOCK);

    object_initialize_child(OBJECT(ss), "gdma", &ss->gdma, TYPE_ESP32S3_GDMA);
    object_initialize_child(OBJECT(ss), "sha", &ss->sha, TYPE_ESP32S3_SHA);
    object_initialize_child(OBJECT(ss), "aes", &ss->aes, TYPE_ESP32S3_AES);
    object_initialize_child(OBJECT(ss), "rsa", &ss->rsa, TYPE_ESP32S3_RSA);
    object_initialize_child(OBJECT(ss), "hmac", &ss->hmac, TYPE_ESP32S3_HMAC);
    object_initialize_child(OBJECT(ss), "ds", &ss->ds, TYPE_ESP32S3_DS);
    object_initialize_child(OBJECT(ss), "pms", &ss->pms, TYPE_ESP32S3_PMS);

    object_initialize_child(OBJECT(ss), "xts_aes", &ss->xts_aes, TYPE_ESP32S3_XTS_AES);
    object_initialize_child(OBJECT(ss), "timg0", &ss->timg[0], TYPE_ESP32S3_TIMG);
    object_initialize_child(OBJECT(ss), "timg1", &ss->timg[1], TYPE_ESP32S3_TIMG);
    object_initialize_child(OBJECT(ss), "systimer", &ss->systimer, TYPE_ESP32S3_SYSTIMER);
    object_initialize_child(OBJECT(ss), "rgb", &ss->rgb, TYPE_ESP_RGB);

    DeviceState* intmatrix_dev = DEVICE(&ss->intmatrix);
    {
        /* Store the current Machine CPU in the interrupt matrix */
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->intmatrix), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_INTERRUPT_BASE, mr, 0);
    }

    /* Initialize OpenCores Ethernet controller now sicne it requires the interrupt matrix */
    esp32s3_init_openeth(ss);

    /* USB Serial JTAG realization — connect to serial2 for defmt output */
    {
        Chardev *chr = serial_hd(2);
        if (chr) {
            qdev_prop_set_chr(DEVICE(&ss->jtag), "chardev", chr);
        }
        sysbus_realize(SYS_BUS_DEVICE(&ss->jtag), &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->jtag), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_USB_SERIAL_JTAG_BASE, mr, 0);
        sysbus_connect_irq(SYS_BUS_DEVICE(&ss->jtag), 0,
                           qdev_get_gpio_in(intmatrix_dev, ETS_USB_SERIAL_JTAG_INTR_SOURCE));
    }

    /* SPI0 memory-controller register bank.
     *
     * ESP-IDF configures SPI0 and SPI1 through the shared SPI_MEM register
     * layout. SPI0 is not used here as an SSI flash command path, but its
     * boot-time configuration registers must be explicit rather than falling
     * through the generic MMIO store.
     */
    {
        sysbus_realize(SYS_BUS_DEVICE(&ss->spi0), &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->spi0), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_SPI0_BASE, mr, 0);
    }

    /* SPI1 controller (SPI Flash) */
    {
        ss->spi1.cache = &ss->cache;
        ss->spi1.xts_aes = &ss->xts_aes;
        sysbus_realize(SYS_BUS_DEVICE(&ss->spi1), &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->spi1), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_SPI1_BASE, mr, 0);
        if (blk) {
            esp32s3_init_spi_flash(ss, blk);
        }
        if (machine->ram_size > 0) {
            esp32s3_machine_init_psram(ss, (uint32_t) (machine->ram_size / MiB));
        }
    }

    /* (Extmem) Cache realization */
    {
        if (blk) {
            ss->cache.flash_blk = blk;
        }
        if (ss->psram) {
            ss->cache.psram = ss->psram;
        }
        ss->cache.xts_aes = &ss->xts_aes;
        sysbus_realize(SYS_BUS_DEVICE(&ss->cache), &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->cache), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_EXTMEM_BASE, mr, 0);

        memory_region_add_subregion(sys_mem, memmap[ESP32S3_MEMREGION_DCACHE].base, &ss->cache.dcache);
        memory_region_add_subregion(sys_mem, memmap[ESP32S3_MEMREGION_ICACHE].base, &ss->cache.icache);
        sysbus_connect_irq(SYS_BUS_DEVICE(&ss->cache), 0,
                           qdev_get_gpio_in(intmatrix_dev,
                                            ETS_CACHE_IA_INTR_SOURCE));
        sysbus_connect_irq(SYS_BUS_DEVICE(&ss->cache), 1,
                           qdev_get_gpio_in(intmatrix_dev,
                                            ETS_CACHE_CORE0_ACS_INTR_SOURCE));
        sysbus_connect_irq(SYS_BUS_DEVICE(&ss->cache), 2,
                           qdev_get_gpio_in(intmatrix_dev,
                                            ETS_CACHE_CORE1_ACS_INTR_SOURCE));
    }

    /* eFuses realization */
    {
        sysbus_realize(SYS_BUS_DEVICE(&ss->efuse), &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->efuse), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_EFUSE_BASE, mr, 0);
        sysbus_connect_irq(SYS_BUS_DEVICE(&ss->efuse), 0,
                       qdev_get_gpio_in(intmatrix_dev, ETS_EFUSE_INTR_SOURCE));
    }

    /* System clock realization */
    {
        sysbus_realize(SYS_BUS_DEVICE(&ss->clock), &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->clock), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_SYSTEM_BASE, mr, 0);
        /* Connect the IRQ lines to the interrupt matrix */
        for (int i = 0; i < ESP32S3_SYSTEM_CPU_INTR_COUNT; i++) {
            sysbus_connect_irq(SYS_BUS_DEVICE(&ss->clock), i,
                           qdev_get_gpio_in(intmatrix_dev, ETS_FROM_CPU_INTR0_SOURCE + i));
        }
        qdev_connect_gpio_out_named(DEVICE(&ss->clock),
                                    ESP32S3_CLOCK_CORE1_RUNSTALL_GPIO, 0,
                                    qdev_get_gpio_in_named(DEVICE(ss),
                                                           ESP32S3_CLOCK_CORE1_RUNSTALL_GPIO,
                                                           0));
        qdev_connect_gpio_out_named(DEVICE(&ss->clock),
                                    ESP32S3_CLOCK_UPDATE_GPIO, 0,
                                    qdev_get_gpio_in_named(DEVICE(ss),
                                                           ESP32S3_CLOCK_UPDATE_GPIO,
                                                           0));
        ss->clock.cpu[0] = CPU(&ss->cpu[0]);
        ss->clock.cpu[1] = machine->smp.cpus > 1 ? CPU(&ss->cpu[1]) : NULL;
        ss->rtc_cntl.clock = &ss->clock;
        for (int i = 0; i < ESP32S3_UART_COUNT; i++) {
            ss->uart[i].parent.clock = &ss->clock;
        }
    }
    /* Timer Groups realization */
    {
        sysbus_realize(SYS_BUS_DEVICE(&ss->timg[0]), &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->timg[0]), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_TIMERGROUP0_BASE, mr, 0);
        /* Connect the T0 interrupt line to the interrupt matrix */
        qdev_connect_gpio_out_named(DEVICE(&ss->timg[0]), ESP32S3_T0_IRQ_INTERRUPT, 0,
                                    qdev_get_gpio_in(intmatrix_dev, ETS_TG0_T0_LEVEL_INTR_SOURCE));
        /* Connect the T1 interrupt line to the interrupt matrix */
        qdev_connect_gpio_out_named(DEVICE(&ss->timg[0]), ESP32S3_T1_IRQ_INTERRUPT, 0,
                                    qdev_get_gpio_in(intmatrix_dev, ETS_TG0_T1_LEVEL_INTR_SOURCE));
        /* Connect the Watchdog interrupt line to the interrupt matrix */
        qdev_connect_gpio_out_named(DEVICE(&ss->timg[0]), ESP32S3_WDT_IRQ_INTERRUPT, 0,
                                    qdev_get_gpio_in(intmatrix_dev, ETS_TG0_WDT_LEVEL_INTR_SOURCE));
    }
    {
        sysbus_realize(SYS_BUS_DEVICE(&ss->timg[1]), &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->timg[1]), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_TIMERGROUP1_BASE, mr, 0);
        /* Connect the T0 interrupt line to the interrupt matrix */
        qdev_connect_gpio_out_named(DEVICE(&ss->timg[1]), ESP32S3_T0_IRQ_INTERRUPT, 0,
                                    qdev_get_gpio_in(intmatrix_dev, ETS_TG1_T0_LEVEL_INTR_SOURCE));
        /* Connect the T1 interrupt line to the interrupt matrix */
        qdev_connect_gpio_out_named(DEVICE(&ss->timg[1]), ESP32S3_T1_IRQ_INTERRUPT, 0,
                                    qdev_get_gpio_in(intmatrix_dev, ETS_TG1_T1_LEVEL_INTR_SOURCE));
        /* Connect the Watchdog interrupt line to the interrupt matrix */
        qdev_connect_gpio_out_named(DEVICE(&ss->timg[1]), ESP32S3_WDT_IRQ_INTERRUPT, 0,
                                    qdev_get_gpio_in(intmatrix_dev, ETS_TG1_WDT_LEVEL_INTR_SOURCE));
    }
    esp32s3_update_clock_consumers(ss);

    /* System timer */
    {
        sysbus_realize(SYS_BUS_DEVICE(&ss->systimer), &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->systimer), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_SYSTIMER_BASE, mr, 0);
        for (int i = 0; i < ESP_SYSTIMER_IRQ_COUNT; i++) {
            sysbus_connect_irq(SYS_BUS_DEVICE(&ss->systimer), i,
                           qdev_get_gpio_in(intmatrix_dev, ETS_SYSTIMER_TARGET0_EDGE_INTR_SOURCE + i));
        }
    }


    /* GPIO realization + interrupt matrix connection */
    {
        sysbus_realize(SYS_BUS_DEVICE(&ss->gpio), &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->gpio), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_GPIO_BASE, mr, 0);
        sysbus_connect_irq(SYS_BUS_DEVICE(&ss->gpio), 0,
                           qdev_get_gpio_in(intmatrix_dev, ETS_GPIO_INTR_SOURCE));

        ss->iomux.gpio = &ss->gpio;
        sysbus_realize(SYS_BUS_DEVICE(&ss->iomux), &error_fatal);
        mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->iomux), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_IO_MUX_BASE, mr, 0);
    }

    /* I2C controller realization */
    {
        const hwaddr i2c_base[] = {DR_REG_I2C_EXT_BASE, DR_REG_I2C1_EXT_BASE};
        for (int i = 0; i < ESP32S3_I2C_COUNT; i++) {
            qdev_realize(DEVICE(&ss->i2c[i]), &ss->periph_bus, &error_fatal);
            esp32s3_soc_add_periph_device(sys_mem, &ss->i2c[i], i2c_base[i]);
            sysbus_connect_irq(SYS_BUS_DEVICE(&ss->i2c[i]), 0,
                               qdev_get_gpio_in(intmatrix_dev, ETS_I2C_EXT0_INTR_SOURCE + i));
        }

        /* Add T-Deck I2C slave devices to I2C0 bus */
        I2CBus *i2c_bus = I2C_BUS(qdev_get_child_bus(DEVICE(&ss->i2c[0]), "i2c"));
        if (i2c_bus) {
            I2CSlave *bq25896 = i2c_slave_create_simple(i2c_bus, "tdeck-bq25896", 0x6B);
            I2CSlave *bq27220 = i2c_slave_create_simple(i2c_bus, "tdeck-bq27220", 0x55);
            /* Cross-reference charger to fuel gauge for ADC simulation */
            tdeck_bq25896_set_fuel_gauge(bq25896, bq27220);
            I2CSlave *kbd = i2c_slave_create_simple(i2c_bus, "tdeck-tca8418", 0x34);
            I2CSlave *touch = i2c_slave_create_simple(i2c_bus, "tdeck-cst328",  0x1A);
            i2c_slave_create_simple(i2c_bus, "tdeck-bhi260ap", 0x28);
            i2c_slave_create_simple(i2c_bus, "tdeck-ltr553", 0x23);

            /* Connect TCA8418 INT pin to GPIO15 (keyboard IRQ).
             * The TCA8418 drives INT LOW when events are pending.
             * GPIO15 is configured for falling-edge interrupt by the firmware. */
            qdev_connect_gpio_out_named(DEVICE(kbd), "int", 0,
                qemu_allocate_irq(
                    (void (*)(void *, int, int))esp32s3_gpio_set_input,
                    &ss->gpio, 15));
            /* Set initial level AFTER connection (device reset fires
             * before connection, so its qemu_set_irq goes nowhere) */
            esp32s3_gpio_set_input(&ss->gpio, 15, true);

            /* Connect CST328 INT pin to GPIO12 (touch IRQ). */
            qdev_connect_gpio_out_named(DEVICE(touch), "int", 0,
                qemu_allocate_irq(
                    (void (*)(void *, int, int))esp32s3_gpio_set_input,
                    &ss->gpio, 12));
            esp32s3_gpio_set_input(&ss->gpio, 12, true);

            /* Set input device references on the EPD model so its
             * QEMU window input handler can route keyboard/mouse
             * events to the TCA8418 and CST328 models. */
            ss->epd.kbd = TDECK_TCA8418(kbd);
            ss->epd.touch = TDECK_CST328(touch);
            ss->epd.gpio = &ss->gpio;
            ss->epd.bq25896 = (TdeckBq25896State *)bq25896;
            ss->epd.bq27220 = (TdeckBq27220State *)bq27220;
            ss->epd.modem = ss->modem;
            ss->epd.sd_spi = &ss->sd_spi;

            /* Wire GPIO output callbacks for modem power control */
            esp32s3_gpio_register_output_cb(&ss->gpio, 41, esp32s3_modem_gpio_cb, ss->modem);
            esp32s3_gpio_register_output_cb(&ss->gpio, 40, esp32s3_modem_gpio_cb, ss->modem);
            esp32s3_gpio_register_output_cb(&ss->gpio, 39, esp32s3_gps_gpio_cb, ss->gps);

            /* Give RTC_CNTL a reference to GPIO for wakeup pin checking */
            ss->rtc_cntl.gpio = &ss->gpio;

            /* Give GPIO a reference to RTC_CNTL for wakeup notification */
            ss->gpio.rtc_cntl = &ss->rtc_cntl;

            /* Connect serial port 3 as keyboard input channel.
             * Characters received are injected into TCA8418 FIFO.
             * Usage: add -serial tcp::4444,server,nowait
             * Then: echo -n "hello" | nc localhost 4444 */
            Chardev *kbd_chr = serial_hd(3);
            if (kbd_chr) {
                ss->kbd_dev = TDECK_TCA8418(kbd);
                qemu_chr_fe_init(&ss->kbd_chr, kbd_chr, NULL);
                qemu_chr_fe_set_handlers(&ss->kbd_chr,
                    esp32s3_kbd_can_receive, esp32s3_kbd_receive,
                    NULL, NULL, ss, NULL, true);
            }
        }
    }

    /* GP-SPI (SPI2/SPI3) realization */
    {
        const hwaddr spi_base[] = {DR_REG_SPI2_BASE, DR_REG_SPI3_BASE};
        for (int i = 0; i < 2; i++) {
            sysbus_realize(SYS_BUS_DEVICE(&ss->gpspi[i]), &error_fatal);
            MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->gpspi[i]), 0);
            memory_region_add_subregion_overlap(sys_mem, spi_base[i], mr, 1);
            sysbus_connect_irq(SYS_BUS_DEVICE(&ss->gpspi[i]), 0,
                               qdev_get_gpio_in(intmatrix_dev, ETS_SPI2_INTR_SOURCE + i));
        }
        /* Connect SPI2 to GDMA and GPIO for EPD data routing */
        ss->gpspi[0].gdma = ESP_GDMA(&ss->gdma);
        ss->gpspi[0].gpio = &ss->gpio;
        ss->gpspi[0].gdma_periph_id = 0;  /* GDMA_SPI2 */
    }

    /* UC8253 EPD display model */
    {
        qdev_realize(DEVICE(&ss->epd), NULL, &error_fatal);

        /* Connect EPD BUSY pin to GPIO37 */
        qdev_connect_gpio_out_named(DEVICE(&ss->epd), "busy", 0,
            qemu_allocate_irq(
                (void (*)(void *, int, int))esp32s3_gpio_set_input,
                &ss->gpio, 37));
        esp32s3_gpio_set_input(&ss->gpio, 37, true);

        /* Connect SPI2 to EPD for data routing */
        ss->gpspi[0].epd = &ss->epd;

        /* Wire SD card SPI slave into GP-SPI for CS routing */
        ss->gpspi[0].sd_spi = &ss->sd_spi;
    }

    /* LoRa SX1262 SPI slave model */
    {
        qdev_realize(DEVICE(&ss->lora), NULL, &error_fatal);
        ss->gpspi[0].lora = &ss->lora;
        ss->lora.loopback_enabled = true;

        /* Connect BUSY output to GPIO6 */
        qdev_connect_gpio_out_named(DEVICE(&ss->lora), "busy", 0,
            qemu_allocate_irq(
                (void (*)(void *, int, int))esp32s3_gpio_set_input,
                &ss->gpio, 6));

        /* Connect DIO1 output to GPIO5 */
        qdev_connect_gpio_out_named(DEVICE(&ss->lora), "dio1", 0,
            qemu_allocate_irq(
                (void (*)(void *, int, int))esp32s3_gpio_set_input,
                &ss->gpio, 5));
    }

    {
        qdev_realize(DEVICE(&ss->rng), &ss->periph_bus, &error_fatal);
        esp32s3_soc_add_periph_device(sys_mem, &ss->rng, ESP32S3_RNG_BASE);
    }

    /* GDMA Realization */
    {
        object_property_set_link(OBJECT(&ss->gdma), "soc_mr", OBJECT(sys_mem), &error_abort);
        sysbus_realize(SYS_BUS_DEVICE(&ss->gdma), &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->gdma), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_GDMA_BASE, mr, 0);
        /* Connect the IRQs to the Interrupt Matrix */
        for (int i = 0; i < ESP32S3_GDMA_CHANNEL_COUNT; i++) {
            qdev_connect_gpio_out_named(DEVICE(&ss->gdma), ESP_GDMA_IRQ_IN_NAME, i,
                                        qdev_get_gpio_in(intmatrix_dev, ETS_DMA_IN_CH0_INTR_SOURCE + i));
            qdev_connect_gpio_out_named(DEVICE(&ss->gdma), ESP_GDMA_IRQ_OUT_NAME, i,
                                        qdev_get_gpio_in(intmatrix_dev, ETS_DMA_OUT_CH0_INTR_SOURCE + i));
        }
   }

    /* SHA realization */
    {
        ss->sha.parent.gdma = ESP_GDMA(&ss->gdma);
        sysbus_realize(SYS_BUS_DEVICE(&ss->sha), &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->sha), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_SHA_BASE, mr, 0);
        sysbus_connect_irq(SYS_BUS_DEVICE(&ss->sha), 0,
                           qdev_get_gpio_in(intmatrix_dev, ETS_SHA_INTR_SOURCE));
    }

    /* AES realization */
    {
        ss->aes.parent.gdma = ESP_GDMA(&ss->gdma);
        sysbus_realize(SYS_BUS_DEVICE(&ss->aes), &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->aes), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_AES_BASE, mr, 0);
        sysbus_connect_irq(SYS_BUS_DEVICE(&ss->aes), 0,
                           qdev_get_gpio_in(intmatrix_dev, ETS_AES_INTR_SOURCE));
    }
    /* RSA realization */
    {
        sysbus_realize(SYS_BUS_DEVICE(&ss->rsa), &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->rsa), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_RSA_BASE, mr, 0);
        sysbus_connect_irq(SYS_BUS_DEVICE(&ss->rsa), 0,
                           qdev_get_gpio_in(intmatrix_dev, ETS_RSA_INTR_SOURCE));
    }
    /* PMS realization */
    {
        sysbus_realize(SYS_BUS_DEVICE(&ss->pms), &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->pms), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_SENSITIVE_BASE, mr, 0);
    }

    /* HMAC realization */
    {
        ss->hmac.parent.efuse = ESP_EFUSE(&ss->efuse);
        qdev_realize(DEVICE(&ss->hmac), &ss->periph_bus, &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->hmac), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_HMAC_BASE, mr, 0);
    }


    /* Digital Signature realization */
    {
        ss->ds.parent.hmac = ESP_HMAC(&ss->hmac);
        ss->ds.parent.aes = ESP_AES(&ss->aes);
        ss->ds.parent.rsa = ESP_RSA(&ss->rsa);
        ss->ds.parent.sha = ESP_SHA(&ss->sha);
        qdev_realize(DEVICE(&ss->ds), &ss->periph_bus, &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->ds), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_DIGITAL_SIGNATURE_BASE, mr, 0);
    }
    /* XTS-AES realization */
    {
        ss->xts_aes.efuse = ESP_EFUSE(&ss->efuse);
        ss->xts_aes.clock = &ss->clock;
        qdev_realize(DEVICE(&ss->xts_aes), &ss->periph_bus, &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->xts_aes), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_AES_XTS_BASE, mr, 0);
    }

    /* RGB display realization */
    {
        /* Give the internal RAM memory region to the display */
        ss->rgb.intram = dram;
        sysbus_realize(SYS_BUS_DEVICE(&ss->rgb), &error_fatal);
        MemoryRegion *mr = sysbus_mmio_get_region(SYS_BUS_DEVICE(&ss->rgb), 0);
        memory_region_add_subregion_overlap(sys_mem, DR_REG_FRAMEBUF_BASE, mr, 0);
        memory_region_add_subregion_overlap(sys_mem, esp32s3_memmap[ESP32S3_MEMREGION_FRAMEBUF].base, &ss->rgb.vram, 0);
    }

    esp32s3_soc_add_unimp_device(sys_mem, "esp32s3.rmt", DR_REG_RMT_BASE, 0x1000);
    esp32s3_machine_init_sd(ss);

    /* Need MMU initialized prior to ELF loading,
     * so that ELF gets loaded into virtual addresses
     */
    cpu_reset(CPU(&ss->cpu[0]));

    /*
     * Enable FPU coprocessor (CPENABLE bit 0).
     * The real ESP32-S3 ROM bootloader enables coprocessors during startup.
     * QEMU's Xtensa CPU reset leaves CPENABLE=0 in system mode, which causes
     * a CoprocessorDisabled exception when the firmware's context-switch code
     * tries to save FPU state (rur.fcr / ssi f0..f15).
     */
    ss->cpu[0].env.sregs[CPENABLE] = 0xff;

    if (machine->kernel_filename) {
        const char *load_elf_filename = machine->kernel_filename;
        qemu_log("Warning: both -bios and -kernel arguments specified. Only loading the the -kernel file.\n");
        uint64_t elf_entry;
        uint64_t elf_lowaddr;
        int size = load_elf(load_elf_filename, NULL,
                               translate_phys_addr, &ss->cpu[0],
                               &elf_entry, &elf_lowaddr,
                               NULL, NULL, 0, EM_XTENSA, 0, 0);
        if (size < 0) {
            error_report("Error: could not load ELF file '%s'", load_elf_filename);
            exit(1);
        }

        if (elf_entry != XCHAL_RESET_VECTOR_PADDR) {
            // Since ROM is empty when loading elf file AND
            // PC value is 0x40000400 after reset
            // need to jump to elf entry point to run a programm
            uint8_t p[4];
            memcpy(p, &elf_entry, 4);
            uint8_t boot[] = {
                0x06, 0x01, 0x00,       /* j    1 */
                0x00,                   /* .literal_position */
                p[0], p[1], p[2], p[3], /* .literal elf_entry */
                                        /* 1: */
                0x01, 0xff, 0xff,       /* l32r a0, elf_entry */
                0xa0, 0x00, 0x00,       /* jx   a0 */
            };
            // Write boot function to reset-vector address (0x40000400) of the CPU 0
            rom_add_blob_fixed_as("boot", boot, sizeof(boot), XCHAL_RESET_VECTOR_PADDR, CPU(&ss->cpu[0])->as);
            ss->cpu[0].env.pc = XCHAL_RESET_VECTOR_PADDR;
        }
    } else if (machine->firmware) {
        esp32s3_load_bios(ss, machine);
    } else {
        char *rom_binary = qemu_find_file(QEMU_FILE_TYPE_BIOS, "esp32s3_rev0_rom.bin");
        if (rom_binary == NULL) {
            error_report("Error: -bios argument not set, and ROM code binary not found (1)");
            exit(1);
        }

        int size = load_image_targphys_as(rom_binary, esp32s3_memmap[ESP32S3_MEMREGION_IROM].base, esp32s3_memmap[ESP32S3_MEMREGION_IROM].size, CPU(&ss->cpu[0])->as);
        if (size < 0) {
            error_report("Error: could not load ROM binary '%s'", rom_binary);
            exit(1);
        }
        g_free(rom_binary);

        if (machine->smp.cpus > 1)
        {
            rom_binary = qemu_find_file(QEMU_FILE_TYPE_BIOS, "esp32s3_rev0_rom.bin");
            if (rom_binary == NULL) {
                error_report("Error: -bios argument not set, and ROM code binary not found (2)");
                exit(1);
            }

            size = load_image_targphys_as(rom_binary, esp32s3_memmap[ESP32S3_MEMREGION_IROM].base, esp32s3_memmap[ESP32S3_MEMREGION_IROM].size, CPU(&ss->cpu[1])->as);
            if (size < 0) {
                error_report("Error: could not load ROM binary '%s'", rom_binary);
                exit(1);
            }
            g_free(rom_binary);
        }
    }
}


static ram_addr_t esp32s3_fixup_ram_size(ram_addr_t requested_size)
{
    ram_addr_t size;
    if (requested_size == 0) {
        size = 0;
    } else if (requested_size <= 2 * MiB) {
        size = 2 * MiB;
    } else if (requested_size <= 4 * MiB ) {
        size = 4 * MiB;
    } else if (requested_size <= 8 * MiB ) {
        size = 8 * MiB;
    } else if (requested_size <= 16 * MiB ) {
        size = 16 * MiB;
    } else if (requested_size <= 32 * MiB ) {
        size = 32 * MiB;
    } else {
        qemu_log("RAM size larger than 32 MB not supported\n");
        size = 32 * MiB;
    }
    return size;
}

/* Initialize machine type */
static void esp32s3_machine_class_init(ObjectClass *oc, void *data)
{
    MachineClass *mc = MACHINE_CLASS(oc);
    mc->desc = "Espressif ESP32S3 machine";
    mc->init = esp32s3_machine_init;
    mc->max_cpus = 2;
    mc->default_cpus = 2;
    mc->default_ram_size = 0;
    mc->fixup_ram_size = esp32s3_fixup_ram_size;
}

static const TypeInfo esp32s3_info = {
    .name = TYPE_ESP32S3_MACHINE,
    .parent = TYPE_MACHINE,
    .instance_size = sizeof(Esp32s3MachineState),
    .class_init = esp32s3_machine_class_init,
};

static void esp32s3_machine_type_init(void)
{
    type_register_static(&esp32s3_info);
}

type_init(esp32s3_machine_type_init);
