INFO: [VRFC 10-163] Analyzing VHDL file "D:/škola/digitalni ele/vhdlskola/vhdlskola/digital-electronics-1/labs/08-traffic_lights/traffic.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/škola/digitalni ele/vhdlskola/vhdlskola/digital-electronics-1/labs/08-traffic_lights/traffic.srcs/sources_1/new/tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlc'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/škola/digitalni ele/vhdlskola/vhdlskola/digital-electronics-1/labs/08-traffic_lights/traffic.srcs/sim_1/new/tb_tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_tlc'
