/**
 * \file  AM62x.gel
 *
 * \brief GEL File to control and manage other GEL functions for AM62x
 */

/* Copyright (c) 2022, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */

#define DDR4 	 1
#define LPDDR4 	 2
#define MHZ25    1
int DDR_MODE;	//set in DDR GEL functions based on board
unsigned int AM62_DDRSS_SS_BASE;	
unsigned int AM62_DDRSS_CTL_BASE;
unsigned int WKUP_CTRL_MMR0_CFG0_BASE;

StartUp(){

    //Load the common GEL
    GEL_LoadGel( "$(GEL_file_dir)/AM62_common/AM62_common.gel");
    
    //Load init functions for SMS
    GEL_LoadGel( "$(GEL_file_dir)/AM62x_InitConfig.gel");

    //Load the PSC GELs
    GEL_LoadGel( "$(GEL_file_dir)/AM62_PSC/AM62_PSC.gel");
   
    //Load the PLL GELS
    GEL_LoadGel( "$(GEL_file_dir)/AM62_PLL/AM62_PLL_MMR.gel");

    //Load the DDR GELs
    //GEL_LoadGel("$(GEL_file_dir)/AM62_DDRSS/AM62x_ddr_top.gel");
    GEL_LoadGel( "$(GEL_file_dir)/AM62_PLL/AM62_PLL_PARAMS_OFC1.gel");
    GEL_LoadGel( "$(GEL_file_dir)/AM62_PLL/AM62_PLL.gel");
    GEL_LoadGel( "$(GEL_file_dir)/AM62_PLL/AM62_PLL_OFC1.gel");
}

OnTargetConnect(){
	Configure_RAT();
    Configure_ATCM();
    Configure_R5F_Halt_Upon_PowerUp();
    Configure_R5F_Bootvectors();
	Set_All_PLL_OFC1();
	Set_PSC_All_On();
    GEL_TextOut("\n");
	GEL_TextOut("*****Use R5 or A53 GELs to configure DDR\n");
}

menuitem "DDR init from SMS"
hotmenu Init_DDR4_from_SMS()
{
	GEL_LoadGel("$(GEL_file_dir)/AM62_common/AM62_common.gel");
	GEL_LoadGel("$(GEL_file_dir)/AM62_DDRSS/si_configs/AM62x-DDR4-1600MTs.gel");
    GEL_LoadGel("$(GEL_file_dir)/AM62_DDRSS/ip/DDR/CTLPHY/v1/reg_offsets/CTLPHY_addr_map_sfr_offs_ew_16bit.gel");
   	GEL_LoadGel("$(GEL_file_dir)/AM62_PLL/AM62_PLL_non_UC_configurations.gel");

	GEL_LoadGel("$(GEL_file_dir)/AM62_DDRSS/AM62x_ddr_top.gel");
    GEL_LoadGel("$(GEL_file_dir)/AM62_DDRSS/ip/DDR/TI/v1/ddrss_ti_wrapper.gel");
    GEL_LoadGel("$(GEL_file_dir)/AM62_DDRSS/ip/DDR/CTLPHY/v1/ddrss_ctlphy_cfg.gel");
	
	GEL_LoadGel("$(GEL_file_dir)/AM62_DDRSS/utilities/AM62x_DDRSS_RegDump.gel");
	GEL_LoadGel("$(GEL_file_dir)/AM62_DDRSS/utilities/AddrMapCheck.gel");
	GEL_LoadGel("$(GEL_file_dir)/AM62_DDRSS/utilities/AM62x_DDR_Tests.gel");
	GEL_TextOut("DDR4 GELs have been loaded\n");
	DDR_MODE = DDR4;
    DDR_Init();
    AM62_DDR_Initialization_ECC_Disabled();
}	

hotmenu Init_LPDDR4_from_SMS()
{
	GEL_LoadGel("$(GEL_file_dir)/AM62_common/AM62_common.gel");
	GEL_LoadGel("$(GEL_file_dir)/AM62_DDRSS/si_configs/AM62x-LP4-50-800.gel");
    GEL_LoadGel("$(GEL_file_dir)/AM62_DDRSS/ip/DDR/CTLPHY/v1/reg_offsets/CTLPHY_addr_map_sfr_offs_ew_16bit.gel");
   	GEL_LoadGel("$(GEL_file_dir)/AM62_PLL/AM62_PLL_non_UC_configurations.gel");

	GEL_LoadGel("$(GEL_file_dir)/AM62_DDRSS/AM62x_ddr_top.gel");
    GEL_LoadGel("$(GEL_file_dir)/AM62_DDRSS/ip/DDR/TI/v1/ddrss_ti_wrapper.gel");
    GEL_LoadGel("$(GEL_file_dir)/AM62_DDRSS/ip/DDR/CTLPHY/v1/ddrss_ctlphy_cfg.gel");
	
	GEL_LoadGel("$(GEL_file_dir)/AM62_DDRSS/utilities/AM62x_DDRSS_RegDump.gel");
	GEL_LoadGel("$(GEL_file_dir)/AM62_DDRSS/utilities/AddrMapCheck.gel");
	GEL_LoadGel("$(GEL_file_dir)/AM62_DDRSS/utilities/AM62x_DDR_Tests.gel");
	GEL_TextOut("LPDDR4 GELs have been loaded\n");
	DDR_MODE = LPDDR4;
    DDR_Init();
    AM62_DDR_Initialization_ECC_Disabled();
}	

/* END OF FILE */
