// Seed: 3141918087
module module_0 ();
  logic id_1;
  ;
  assign module_2.id_15 = 0;
  assign id_1 = -1;
  always @(posedge -1 or posedge id_1) begin : LABEL_0
    id_1 <= id_1;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd4
) (
    input  tri1 _id_0,
    output tri0 id_1,
    output tri1 id_2
);
  wire id_4[~&  (  1 'b0 ) : id_0];
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wand id_0,
    input wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wor id_5,
    output wand id_6,
    input wand id_7,
    input tri id_8,
    input tri1 id_9,
    output supply1 id_10,
    output uwire id_11,
    output wor id_12,
    input wire id_13,
    input supply1 id_14,
    output tri1 id_15,
    output uwire id_16,
    output tri1 id_17,
    input supply1 id_18,
    output supply1 id_19,
    input tri1 id_20,
    output uwire id_21,
    input supply0 id_22
);
  module_0 modCall_1 ();
endmodule
