
lab3_button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ac0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002bcc  08002bcc  00012bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002bf0  08002bf0  00020094  2**0
                  CONTENTS
  4 .ARM          00000000  08002bf0  08002bf0  00020094  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002bf0  08002bf0  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002bf0  08002bf0  00012bf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002bf4  08002bf4  00012bf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08002bf8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000dc  20000094  08002c8c  00020094  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000170  08002c8c  00020170  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000994f  00000000  00000000  000200bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ba1  00000000  00000000  00029a0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa8  00000000  00000000  0002b5b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000998  00000000  00000000  0002c058  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d3e  00000000  00000000  0002c9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ba89  00000000  00000000  0004372e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000824f4  00000000  00000000  0004f1b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d16ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029b8  00000000  00000000  000d1700  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000094 	.word	0x20000094
 8000128:	00000000 	.word	0x00000000
 800012c:	08002bb4 	.word	0x08002bb4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000098 	.word	0x20000098
 8000148:	08002bb4 	.word	0x08002bb4

0800014c <init_automatic>:
 *      Author: admim
 */

#include "automatic.h"

void init_automatic(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	 	 HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, SET);    // Đỏ sáng - Line 1
 8000150:	2201      	movs	r2, #1
 8000152:	2101      	movs	r1, #1
 8000154:	480e      	ldr	r0, [pc, #56]	; (8000190 <init_automatic+0x44>)
 8000156:	f001 fd18 	bl	8001b8a <HAL_GPIO_WritePin>
	 	 HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, SET); // Vàng tắt - Line 1
 800015a:	2201      	movs	r2, #1
 800015c:	2102      	movs	r1, #2
 800015e:	480c      	ldr	r0, [pc, #48]	; (8000190 <init_automatic+0x44>)
 8000160:	f001 fd13 	bl	8001b8a <HAL_GPIO_WritePin>
	 	 HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, SET);   // Xanh tắt - Line 1
 8000164:	2201      	movs	r2, #1
 8000166:	2104      	movs	r1, #4
 8000168:	4809      	ldr	r0, [pc, #36]	; (8000190 <init_automatic+0x44>)
 800016a:	f001 fd0e 	bl	8001b8a <HAL_GPIO_WritePin>

	    // Cấu hình Line 2
	    HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, SET); // Xanh sáng - Line 2
 800016e:	2201      	movs	r2, #1
 8000170:	2120      	movs	r1, #32
 8000172:	4807      	ldr	r0, [pc, #28]	; (8000190 <init_automatic+0x44>)
 8000174:	f001 fd09 	bl	8001b8a <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, SET); // Vàng tắt - Line 2
 8000178:	2201      	movs	r2, #1
 800017a:	2110      	movs	r1, #16
 800017c:	4804      	ldr	r0, [pc, #16]	; (8000190 <init_automatic+0x44>)
 800017e:	f001 fd04 	bl	8001b8a <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, SET);
 8000182:	2201      	movs	r2, #1
 8000184:	2108      	movs	r1, #8
 8000186:	4802      	ldr	r0, [pc, #8]	; (8000190 <init_automatic+0x44>)
 8000188:	f001 fcff 	bl	8001b8a <HAL_GPIO_WritePin>
}
 800018c:	bf00      	nop
 800018e:	bd80      	pop	{r7, pc}
 8000190:	40010800 	.word	0x40010800

08000194 <automatic_run>:
void automatic_run(){
 8000194:	b580      	push	{r7, lr}
 8000196:	af00      	add	r7, sp, #0
	switch(status){
 8000198:	4b1b      	ldr	r3, [pc, #108]	; (8000208 <automatic_run+0x74>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	3b01      	subs	r3, #1
 800019e:	2b04      	cmp	r3, #4
 80001a0:	d82f      	bhi.n	8000202 <automatic_run+0x6e>
 80001a2:	a201      	add	r2, pc, #4	; (adr r2, 80001a8 <automatic_run+0x14>)
 80001a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001a8:	080001bd 	.word	0x080001bd
 80001ac:	080001eb 	.word	0x080001eb
 80001b0:	080001f1 	.word	0x080001f1
 80001b4:	080001f7 	.word	0x080001f7
 80001b8:	080001fd 	.word	0x080001fd
	case INIT:
		init_automatic();
 80001bc:	f7ff ffc6 	bl	800014c <init_automatic>
		setTimer(0, green_on);
 80001c0:	4b12      	ldr	r3, [pc, #72]	; (800020c <automatic_run+0x78>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	4619      	mov	r1, r3
 80001c6:	2000      	movs	r0, #0
 80001c8:	f001 f8c0 	bl	800134c <setTimer>
		status = GREEN_RED;
 80001cc:	4b0e      	ldr	r3, [pc, #56]	; (8000208 <automatic_run+0x74>)
 80001ce:	2202      	movs	r2, #2
 80001d0:	601a      	str	r2, [r3, #0]
		current_mode =  MODE_1;
 80001d2:	4b0f      	ldr	r3, [pc, #60]	; (8000210 <automatic_run+0x7c>)
 80001d4:	2213      	movs	r2, #19
 80001d6:	601a      	str	r2, [r3, #0]
		setmode1(red_state	,green_state);
 80001d8:	4b0e      	ldr	r3, [pc, #56]	; (8000214 <automatic_run+0x80>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a0e      	ldr	r2, [pc, #56]	; (8000218 <automatic_run+0x84>)
 80001de:	6812      	ldr	r2, [r2, #0]
 80001e0:	4611      	mov	r1, r2
 80001e2:	4618      	mov	r0, r3
 80001e4:	f000 fd4c 	bl	8000c80 <setmode1>
		break;
 80001e8:	e00c      	b.n	8000204 <automatic_run+0x70>
	case GREEN_RED:
		init_green_red();
 80001ea:	f000 fe1f 	bl	8000e2c <init_green_red>
		break;
 80001ee:	e009      	b.n	8000204 <automatic_run+0x70>
	case AMBER_RED:
		init_amber_red();
 80001f0:	f000 fe92 	bl	8000f18 <init_amber_red>
		break;
 80001f4:	e006      	b.n	8000204 <automatic_run+0x70>
	case RED_GREEN:
		init_red_green();
 80001f6:	f000 fed3 	bl	8000fa0 <init_red_green>
		break;
 80001fa:	e003      	b.n	8000204 <automatic_run+0x70>
	case RED_AMBER:
		init_red_amber();
 80001fc:	f000 ff12 	bl	8001024 <init_red_amber>
		break;
 8000200:	e000      	b.n	8000204 <automatic_run+0x70>
	default:
		break;
 8000202:	bf00      	nop
	}
}
 8000204:	bf00      	nop
 8000206:	bd80      	pop	{r7, pc}
 8000208:	200000bc 	.word	0x200000bc
 800020c:	20000058 	.word	0x20000058
 8000210:	20000080 	.word	0x20000080
 8000214:	2000005c 	.word	0x2000005c
 8000218:	20000064 	.word	0x20000064

0800021c <subKeyProcess>:

// Cấu hình chân GPIO tương ứng với từng nút
GPIO_TypeDef* buttonPorts[NUM_OF_BUTTONS] = {but1_GPIO_Port, GPIOC, GPIOC};
uint16_t buttonPins[NUM_OF_BUTTONS] = {but1_Pin, but2_Pin, but3_Pin};

void subKeyProcess(int index) {
 800021c:	b480      	push	{r7}
 800021e:	b083      	sub	sp, #12
 8000220:	af00      	add	r7, sp, #0
 8000222:	6078      	str	r0, [r7, #4]
    // Đặt cờ cho nút tương ứng khi nút được nhấn
    buttonFlags[index] = 1; // Đánh dấu rằng nút đã được nhấn
 8000224:	4a04      	ldr	r2, [pc, #16]	; (8000238 <subKeyProcess+0x1c>)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	2101      	movs	r1, #1
 800022a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

    // Xử lý khi nút được nhấn
}
 800022e:	bf00      	nop
 8000230:	370c      	adds	r7, #12
 8000232:	46bd      	mov	sp, r7
 8000234:	bc80      	pop	{r7}
 8000236:	4770      	bx	lr
 8000238:	200000b0 	.word	0x200000b0

0800023c <clearbut>:
void clearbut(){
 800023c:	b480      	push	{r7}
 800023e:	af00      	add	r7, sp, #0
	buttonFlags[0] = 0;
 8000240:	4b06      	ldr	r3, [pc, #24]	; (800025c <clearbut+0x20>)
 8000242:	2200      	movs	r2, #0
 8000244:	601a      	str	r2, [r3, #0]
	buttonFlags[1] = 0;
 8000246:	4b05      	ldr	r3, [pc, #20]	; (800025c <clearbut+0x20>)
 8000248:	2200      	movs	r2, #0
 800024a:	605a      	str	r2, [r3, #4]
	buttonFlags[2] = 0;
 800024c:	4b03      	ldr	r3, [pc, #12]	; (800025c <clearbut+0x20>)
 800024e:	2200      	movs	r2, #0
 8000250:	609a      	str	r2, [r3, #8]
}
 8000252:	bf00      	nop
 8000254:	46bd      	mov	sp, r7
 8000256:	bc80      	pop	{r7}
 8000258:	4770      	bx	lr
 800025a:	bf00      	nop
 800025c:	200000b0 	.word	0x200000b0

08000260 <getKeyInput>:

void getKeyInput() {
 8000260:	b580      	push	{r7, lr}
 8000262:	b082      	sub	sp, #8
 8000264:	af00      	add	r7, sp, #0
    for (int i = 0; i < NUM_OF_BUTTONS; i++) {
 8000266:	2300      	movs	r3, #0
 8000268:	607b      	str	r3, [r7, #4]
 800026a:	e012      	b.n	8000292 <getKeyInput+0x32>
        // Cập nhật các thanh ghi trạng thái cho chống rung
        KeyReg0[i] = KeyReg1[i];
 800026c:	4a48      	ldr	r2, [pc, #288]	; (8000390 <getKeyInput+0x130>)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000274:	4947      	ldr	r1, [pc, #284]	; (8000394 <getKeyInput+0x134>)
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg1[i] = KeyReg2[i];}
 800027c:	4a46      	ldr	r2, [pc, #280]	; (8000398 <getKeyInput+0x138>)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000284:	4942      	ldr	r1, [pc, #264]	; (8000390 <getKeyInput+0x130>)
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i = 0; i < NUM_OF_BUTTONS; i++) {
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	3301      	adds	r3, #1
 8000290:	607b      	str	r3, [r7, #4]
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	2b02      	cmp	r3, #2
 8000296:	dde9      	ble.n	800026c <getKeyInput+0xc>

        KeyReg2[0] = HAL_GPIO_ReadPin(buttonPorts[0], buttonPins[0]);
 8000298:	4b40      	ldr	r3, [pc, #256]	; (800039c <getKeyInput+0x13c>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	4a40      	ldr	r2, [pc, #256]	; (80003a0 <getKeyInput+0x140>)
 800029e:	8812      	ldrh	r2, [r2, #0]
 80002a0:	4611      	mov	r1, r2
 80002a2:	4618      	mov	r0, r3
 80002a4:	f001 fc5a 	bl	8001b5c <HAL_GPIO_ReadPin>
 80002a8:	4603      	mov	r3, r0
 80002aa:	461a      	mov	r2, r3
 80002ac:	4b3a      	ldr	r3, [pc, #232]	; (8000398 <getKeyInput+0x138>)
 80002ae:	601a      	str	r2, [r3, #0]
        KeyReg2[1] = HAL_GPIO_ReadPin(buttonPorts[1], buttonPins[1]);
 80002b0:	4b3a      	ldr	r3, [pc, #232]	; (800039c <getKeyInput+0x13c>)
 80002b2:	685b      	ldr	r3, [r3, #4]
 80002b4:	4a3a      	ldr	r2, [pc, #232]	; (80003a0 <getKeyInput+0x140>)
 80002b6:	8852      	ldrh	r2, [r2, #2]
 80002b8:	4611      	mov	r1, r2
 80002ba:	4618      	mov	r0, r3
 80002bc:	f001 fc4e 	bl	8001b5c <HAL_GPIO_ReadPin>
 80002c0:	4603      	mov	r3, r0
 80002c2:	461a      	mov	r2, r3
 80002c4:	4b34      	ldr	r3, [pc, #208]	; (8000398 <getKeyInput+0x138>)
 80002c6:	605a      	str	r2, [r3, #4]
        KeyReg2[2] = HAL_GPIO_ReadPin(buttonPorts[2], buttonPins[2]);
 80002c8:	4b34      	ldr	r3, [pc, #208]	; (800039c <getKeyInput+0x13c>)
 80002ca:	689b      	ldr	r3, [r3, #8]
 80002cc:	4a34      	ldr	r2, [pc, #208]	; (80003a0 <getKeyInput+0x140>)
 80002ce:	8892      	ldrh	r2, [r2, #4]
 80002d0:	4611      	mov	r1, r2
 80002d2:	4618      	mov	r0, r3
 80002d4:	f001 fc42 	bl	8001b5c <HAL_GPIO_ReadPin>
 80002d8:	4603      	mov	r3, r0
 80002da:	461a      	mov	r2, r3
 80002dc:	4b2e      	ldr	r3, [pc, #184]	; (8000398 <getKeyInput+0x138>)
 80002de:	609a      	str	r2, [r3, #8]
        for(int i = 0; i < NUM_OF_BUTTONS; i++){
 80002e0:	2300      	movs	r3, #0
 80002e2:	603b      	str	r3, [r7, #0]
 80002e4:	e04b      	b.n	800037e <getKeyInput+0x11e>
        if ((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])) {
 80002e6:	4a2b      	ldr	r2, [pc, #172]	; (8000394 <getKeyInput+0x134>)
 80002e8:	683b      	ldr	r3, [r7, #0]
 80002ea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002ee:	4928      	ldr	r1, [pc, #160]	; (8000390 <getKeyInput+0x130>)
 80002f0:	683b      	ldr	r3, [r7, #0]
 80002f2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002f6:	429a      	cmp	r2, r3
 80002f8:	d13e      	bne.n	8000378 <getKeyInput+0x118>
 80002fa:	4a25      	ldr	r2, [pc, #148]	; (8000390 <getKeyInput+0x130>)
 80002fc:	683b      	ldr	r3, [r7, #0]
 80002fe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000302:	4925      	ldr	r1, [pc, #148]	; (8000398 <getKeyInput+0x138>)
 8000304:	683b      	ldr	r3, [r7, #0]
 8000306:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800030a:	429a      	cmp	r2, r3
 800030c:	d134      	bne.n	8000378 <getKeyInput+0x118>
            if (KeyReg3[i] != KeyReg2[i]) {  // Phát hiện thay đổi trạng thái
 800030e:	4a25      	ldr	r2, [pc, #148]	; (80003a4 <getKeyInput+0x144>)
 8000310:	683b      	ldr	r3, [r7, #0]
 8000312:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000316:	4920      	ldr	r1, [pc, #128]	; (8000398 <getKeyInput+0x138>)
 8000318:	683b      	ldr	r3, [r7, #0]
 800031a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800031e:	429a      	cmp	r2, r3
 8000320:	d016      	beq.n	8000350 <getKeyInput+0xf0>
                KeyReg3[i] = KeyReg2[i];
 8000322:	4a1d      	ldr	r2, [pc, #116]	; (8000398 <getKeyInput+0x138>)
 8000324:	683b      	ldr	r3, [r7, #0]
 8000326:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800032a:	491e      	ldr	r1, [pc, #120]	; (80003a4 <getKeyInput+0x144>)
 800032c:	683b      	ldr	r3, [r7, #0]
 800032e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                if (KeyReg2[i] == PRESSED_STATE) {  // Nút được nhấn
 8000332:	4a19      	ldr	r2, [pc, #100]	; (8000398 <getKeyInput+0x138>)
 8000334:	683b      	ldr	r3, [r7, #0]
 8000336:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800033a:	2b00      	cmp	r3, #0
 800033c:	d11c      	bne.n	8000378 <getKeyInput+0x118>
                    TimerForKeyPress[i] = 200;  // Reset timer cho nhấn đè
 800033e:	4a1a      	ldr	r2, [pc, #104]	; (80003a8 <getKeyInput+0x148>)
 8000340:	683b      	ldr	r3, [r7, #0]
 8000342:	21c8      	movs	r1, #200	; 0xc8
 8000344:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    subKeyProcess(i);  // Gọi hàm xử lý khi nhấn
 8000348:	6838      	ldr	r0, [r7, #0]
 800034a:	f7ff ff67 	bl	800021c <subKeyProcess>
 800034e:	e013      	b.n	8000378 <getKeyInput+0x118>
                }
            } else {  // Kiểm tra nhấn đè
            		TimerForKeyPress[i]--;
 8000350:	4a15      	ldr	r2, [pc, #84]	; (80003a8 <getKeyInput+0x148>)
 8000352:	683b      	ldr	r3, [r7, #0]
 8000354:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000358:	1e5a      	subs	r2, r3, #1
 800035a:	4913      	ldr	r1, [pc, #76]	; (80003a8 <getKeyInput+0x148>)
 800035c:	683b      	ldr	r3, [r7, #0]
 800035e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            		if(TimerForKeyPress[i]==0){
 8000362:	4a11      	ldr	r2, [pc, #68]	; (80003a8 <getKeyInput+0x148>)
 8000364:	683b      	ldr	r3, [r7, #0]
 8000366:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800036a:	2b00      	cmp	r3, #0
 800036c:	d104      	bne.n	8000378 <getKeyInput+0x118>
            			KeyReg3[i] = NORMAL_STATE;
 800036e:	4a0d      	ldr	r2, [pc, #52]	; (80003a4 <getKeyInput+0x144>)
 8000370:	683b      	ldr	r3, [r7, #0]
 8000372:	2101      	movs	r1, #1
 8000374:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for(int i = 0; i < NUM_OF_BUTTONS; i++){
 8000378:	683b      	ldr	r3, [r7, #0]
 800037a:	3301      	adds	r3, #1
 800037c:	603b      	str	r3, [r7, #0]
 800037e:	683b      	ldr	r3, [r7, #0]
 8000380:	2b02      	cmp	r3, #2
 8000382:	ddb0      	ble.n	80002e6 <getKeyInput+0x86>
            		}
            }
        	}
        }
    }
 8000384:	bf00      	nop
 8000386:	bf00      	nop
 8000388:	3708      	adds	r7, #8
 800038a:	46bd      	mov	sp, r7
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	2000000c 	.word	0x2000000c
 8000394:	20000000 	.word	0x20000000
 8000398:	20000018 	.word	0x20000018
 800039c:	2000003c 	.word	0x2000003c
 80003a0:	20000048 	.word	0x20000048
 80003a4:	20000024 	.word	0x20000024
 80003a8:	20000030 	.word	0x20000030

080003ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003b0:	f001 f8ea 	bl	8001588 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003b4:	f000 f820 	bl	80003f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003b8:	f000 f8a6 	bl	8000508 <MX_GPIO_Init>
  MX_TIM2_Init();
 80003bc:	f000 f858 	bl	8000470 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80003c0:	480b      	ldr	r0, [pc, #44]	; (80003f0 <main+0x44>)
 80003c2:	f002 f83f 	bl	8002444 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status = INIT;
 80003c6:	4b0b      	ldr	r3, [pc, #44]	; (80003f4 <main+0x48>)
 80003c8:	2201      	movs	r2, #1
 80003ca:	601a      	str	r2, [r3, #0]
  setTimer(2, 250);
 80003cc:	21fa      	movs	r1, #250	; 0xfa
 80003ce:	2002      	movs	r0, #2
 80003d0:	f000 ffbc 	bl	800134c <setTimer>
  setTimer(4,1000);
 80003d4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80003d8:	2004      	movs	r0, #4
 80003da:	f000 ffb7 	bl	800134c <setTimer>
  while (1)
  {
    /* USER CODE END WHILE */
	  automatic_run();
 80003de:	f7ff fed9 	bl	8000194 <automatic_run>
	  run_manu();
 80003e2:	f000 f91f 	bl	8000624 <run_manu>
	  switch_mode();
 80003e6:	f000 f939 	bl	800065c <switch_mode>
	  scanled();
 80003ea:	f000 fbfb 	bl	8000be4 <scanled>
	  automatic_run();
 80003ee:	e7f6      	b.n	80003de <main+0x32>
 80003f0:	200000d4 	.word	0x200000d4
 80003f4:	200000bc 	.word	0x200000bc

080003f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b090      	sub	sp, #64	; 0x40
 80003fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003fe:	f107 0318 	add.w	r3, r7, #24
 8000402:	2228      	movs	r2, #40	; 0x28
 8000404:	2100      	movs	r1, #0
 8000406:	4618      	mov	r0, r3
 8000408:	f002 fbcc 	bl	8002ba4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800040c:	1d3b      	adds	r3, r7, #4
 800040e:	2200      	movs	r2, #0
 8000410:	601a      	str	r2, [r3, #0]
 8000412:	605a      	str	r2, [r3, #4]
 8000414:	609a      	str	r2, [r3, #8]
 8000416:	60da      	str	r2, [r3, #12]
 8000418:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800041a:	2302      	movs	r3, #2
 800041c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800041e:	2301      	movs	r3, #1
 8000420:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000422:	2310      	movs	r3, #16
 8000424:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000426:	2300      	movs	r3, #0
 8000428:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800042a:	f107 0318 	add.w	r3, r7, #24
 800042e:	4618      	mov	r0, r3
 8000430:	f001 fbdc 	bl	8001bec <HAL_RCC_OscConfig>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d001      	beq.n	800043e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800043a:	f000 f8ed 	bl	8000618 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800043e:	230f      	movs	r3, #15
 8000440:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000442:	2300      	movs	r3, #0
 8000444:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000446:	2300      	movs	r3, #0
 8000448:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800044a:	2300      	movs	r3, #0
 800044c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800044e:	2300      	movs	r3, #0
 8000450:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000452:	1d3b      	adds	r3, r7, #4
 8000454:	2100      	movs	r1, #0
 8000456:	4618      	mov	r0, r3
 8000458:	f001 fe48 	bl	80020ec <HAL_RCC_ClockConfig>
 800045c:	4603      	mov	r3, r0
 800045e:	2b00      	cmp	r3, #0
 8000460:	d001      	beq.n	8000466 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000462:	f000 f8d9 	bl	8000618 <Error_Handler>
  }
}
 8000466:	bf00      	nop
 8000468:	3740      	adds	r7, #64	; 0x40
 800046a:	46bd      	mov	sp, r7
 800046c:	bd80      	pop	{r7, pc}
	...

08000470 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b086      	sub	sp, #24
 8000474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000476:	f107 0308 	add.w	r3, r7, #8
 800047a:	2200      	movs	r2, #0
 800047c:	601a      	str	r2, [r3, #0]
 800047e:	605a      	str	r2, [r3, #4]
 8000480:	609a      	str	r2, [r3, #8]
 8000482:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000484:	463b      	mov	r3, r7
 8000486:	2200      	movs	r2, #0
 8000488:	601a      	str	r2, [r3, #0]
 800048a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800048c:	4b1d      	ldr	r3, [pc, #116]	; (8000504 <MX_TIM2_Init+0x94>)
 800048e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000492:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000494:	4b1b      	ldr	r3, [pc, #108]	; (8000504 <MX_TIM2_Init+0x94>)
 8000496:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800049a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800049c:	4b19      	ldr	r3, [pc, #100]	; (8000504 <MX_TIM2_Init+0x94>)
 800049e:	2200      	movs	r2, #0
 80004a0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80004a2:	4b18      	ldr	r3, [pc, #96]	; (8000504 <MX_TIM2_Init+0x94>)
 80004a4:	2209      	movs	r2, #9
 80004a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004a8:	4b16      	ldr	r3, [pc, #88]	; (8000504 <MX_TIM2_Init+0x94>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004ae:	4b15      	ldr	r3, [pc, #84]	; (8000504 <MX_TIM2_Init+0x94>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80004b4:	4813      	ldr	r0, [pc, #76]	; (8000504 <MX_TIM2_Init+0x94>)
 80004b6:	f001 ff75 	bl	80023a4 <HAL_TIM_Base_Init>
 80004ba:	4603      	mov	r3, r0
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d001      	beq.n	80004c4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80004c0:	f000 f8aa 	bl	8000618 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80004ca:	f107 0308 	add.w	r3, r7, #8
 80004ce:	4619      	mov	r1, r3
 80004d0:	480c      	ldr	r0, [pc, #48]	; (8000504 <MX_TIM2_Init+0x94>)
 80004d2:	f002 f8f3 	bl	80026bc <HAL_TIM_ConfigClockSource>
 80004d6:	4603      	mov	r3, r0
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d001      	beq.n	80004e0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80004dc:	f000 f89c 	bl	8000618 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004e0:	2300      	movs	r3, #0
 80004e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004e4:	2300      	movs	r3, #0
 80004e6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80004e8:	463b      	mov	r3, r7
 80004ea:	4619      	mov	r1, r3
 80004ec:	4805      	ldr	r0, [pc, #20]	; (8000504 <MX_TIM2_Init+0x94>)
 80004ee:	f002 facb 	bl	8002a88 <HAL_TIMEx_MasterConfigSynchronization>
 80004f2:	4603      	mov	r3, r0
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d001      	beq.n	80004fc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80004f8:	f000 f88e 	bl	8000618 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80004fc:	bf00      	nop
 80004fe:	3718      	adds	r7, #24
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}
 8000504:	200000d4 	.word	0x200000d4

08000508 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b088      	sub	sp, #32
 800050c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800050e:	f107 0310 	add.w	r3, r7, #16
 8000512:	2200      	movs	r2, #0
 8000514:	601a      	str	r2, [r3, #0]
 8000516:	605a      	str	r2, [r3, #4]
 8000518:	609a      	str	r2, [r3, #8]
 800051a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800051c:	4b34      	ldr	r3, [pc, #208]	; (80005f0 <MX_GPIO_Init+0xe8>)
 800051e:	699b      	ldr	r3, [r3, #24]
 8000520:	4a33      	ldr	r2, [pc, #204]	; (80005f0 <MX_GPIO_Init+0xe8>)
 8000522:	f043 0310 	orr.w	r3, r3, #16
 8000526:	6193      	str	r3, [r2, #24]
 8000528:	4b31      	ldr	r3, [pc, #196]	; (80005f0 <MX_GPIO_Init+0xe8>)
 800052a:	699b      	ldr	r3, [r3, #24]
 800052c:	f003 0310 	and.w	r3, r3, #16
 8000530:	60fb      	str	r3, [r7, #12]
 8000532:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000534:	4b2e      	ldr	r3, [pc, #184]	; (80005f0 <MX_GPIO_Init+0xe8>)
 8000536:	699b      	ldr	r3, [r3, #24]
 8000538:	4a2d      	ldr	r2, [pc, #180]	; (80005f0 <MX_GPIO_Init+0xe8>)
 800053a:	f043 0304 	orr.w	r3, r3, #4
 800053e:	6193      	str	r3, [r2, #24]
 8000540:	4b2b      	ldr	r3, [pc, #172]	; (80005f0 <MX_GPIO_Init+0xe8>)
 8000542:	699b      	ldr	r3, [r3, #24]
 8000544:	f003 0304 	and.w	r3, r3, #4
 8000548:	60bb      	str	r3, [r7, #8]
 800054a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800054c:	4b28      	ldr	r3, [pc, #160]	; (80005f0 <MX_GPIO_Init+0xe8>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	4a27      	ldr	r2, [pc, #156]	; (80005f0 <MX_GPIO_Init+0xe8>)
 8000552:	f043 0308 	orr.w	r3, r3, #8
 8000556:	6193      	str	r3, [r2, #24]
 8000558:	4b25      	ldr	r3, [pc, #148]	; (80005f0 <MX_GPIO_Init+0xe8>)
 800055a:	699b      	ldr	r3, [r3, #24]
 800055c:	f003 0308 	and.w	r3, r3, #8
 8000560:	607b      	str	r3, [r7, #4]
 8000562:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_1_Pin|YELLOW_1_Pin|GREEN_1_Pin|RED_2_Pin
 8000564:	2200      	movs	r2, #0
 8000566:	f647 71bf 	movw	r1, #32703	; 0x7fbf
 800056a:	4822      	ldr	r0, [pc, #136]	; (80005f4 <MX_GPIO_Init+0xec>)
 800056c:	f001 fb0d 	bl	8001b8a <HAL_GPIO_WritePin>
                          |YELLOW_2_Pin|GREEN_2_Pin|LED_RED_Pin|D0_Pin
                          |D1_Pin|D2_Pin|D3_Pin|D4_Pin
                          |D5_Pin|D6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, En1_Pin|En2_Pin|En3_Pin|En4_Pin, GPIO_PIN_RESET);
 8000570:	2200      	movs	r2, #0
 8000572:	210f      	movs	r1, #15
 8000574:	4820      	ldr	r0, [pc, #128]	; (80005f8 <MX_GPIO_Init+0xf0>)
 8000576:	f001 fb08 	bl	8001b8a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : but1_Pin but2_Pin */
  GPIO_InitStruct.Pin = but1_Pin|but2_Pin;
 800057a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800057e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000580:	2300      	movs	r3, #0
 8000582:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000584:	2301      	movs	r3, #1
 8000586:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000588:	f107 0310 	add.w	r3, r7, #16
 800058c:	4619      	mov	r1, r3
 800058e:	481b      	ldr	r0, [pc, #108]	; (80005fc <MX_GPIO_Init+0xf4>)
 8000590:	f001 f96a 	bl	8001868 <HAL_GPIO_Init>

  /*Configure GPIO pins : RED_1_Pin YELLOW_1_Pin GREEN_1_Pin RED_2_Pin
                           YELLOW_2_Pin GREEN_2_Pin LED_RED_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin D4_Pin
                           D5_Pin D6_Pin */
  GPIO_InitStruct.Pin = RED_1_Pin|YELLOW_1_Pin|GREEN_1_Pin|RED_2_Pin
 8000594:	f647 73bf 	movw	r3, #32703	; 0x7fbf
 8000598:	613b      	str	r3, [r7, #16]
                          |YELLOW_2_Pin|GREEN_2_Pin|LED_RED_Pin|D0_Pin
                          |D1_Pin|D2_Pin|D3_Pin|D4_Pin
                          |D5_Pin|D6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800059a:	2301      	movs	r3, #1
 800059c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059e:	2300      	movs	r3, #0
 80005a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005a2:	2302      	movs	r3, #2
 80005a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a6:	f107 0310 	add.w	r3, r7, #16
 80005aa:	4619      	mov	r1, r3
 80005ac:	4811      	ldr	r0, [pc, #68]	; (80005f4 <MX_GPIO_Init+0xec>)
 80005ae:	f001 f95b 	bl	8001868 <HAL_GPIO_Init>

  /*Configure GPIO pins : En1_Pin En2_Pin En3_Pin En4_Pin */
  GPIO_InitStruct.Pin = En1_Pin|En2_Pin|En3_Pin|En4_Pin;
 80005b2:	230f      	movs	r3, #15
 80005b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005b6:	2301      	movs	r3, #1
 80005b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ba:	2300      	movs	r3, #0
 80005bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005be:	2302      	movs	r3, #2
 80005c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005c2:	f107 0310 	add.w	r3, r7, #16
 80005c6:	4619      	mov	r1, r3
 80005c8:	480b      	ldr	r0, [pc, #44]	; (80005f8 <MX_GPIO_Init+0xf0>)
 80005ca:	f001 f94d 	bl	8001868 <HAL_GPIO_Init>

  /*Configure GPIO pin : but3_Pin */
  GPIO_InitStruct.Pin = but3_Pin;
 80005ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80005d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005d4:	2300      	movs	r3, #0
 80005d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005d8:	2301      	movs	r3, #1
 80005da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(but3_GPIO_Port, &GPIO_InitStruct);
 80005dc:	f107 0310 	add.w	r3, r7, #16
 80005e0:	4619      	mov	r1, r3
 80005e2:	4805      	ldr	r0, [pc, #20]	; (80005f8 <MX_GPIO_Init+0xf0>)
 80005e4:	f001 f940 	bl	8001868 <HAL_GPIO_Init>

}
 80005e8:	bf00      	nop
 80005ea:	3720      	adds	r7, #32
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	40021000 	.word	0x40021000
 80005f4:	40010800 	.word	0x40010800
 80005f8:	40010c00 	.word	0x40010c00
 80005fc:	40011000 	.word	0x40011000

08000600 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
	timerRun();
 8000608:	f000 fec0 	bl	800138c <timerRun>
	getKeyInput();
 800060c:	f7ff fe28 	bl	8000260 <getKeyInput>
}
 8000610:	bf00      	nop
 8000612:	3708      	adds	r7, #8
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}

08000618 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800061c:	b672      	cpsid	i
}
 800061e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000620:	e7fe      	b.n	8000620 <Error_Handler+0x8>
	...

08000624 <run_manu>:

void init_manu(){

}

void run_manu(){
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
	switch(status){
 8000628:	4b0b      	ldr	r3, [pc, #44]	; (8000658 <run_manu+0x34>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2b0f      	cmp	r3, #15
 800062e:	d009      	beq.n	8000644 <run_manu+0x20>
 8000630:	2b0f      	cmp	r3, #15
 8000632:	dc0d      	bgt.n	8000650 <run_manu+0x2c>
 8000634:	2b0d      	cmp	r3, #13
 8000636:	d002      	beq.n	800063e <run_manu+0x1a>
 8000638:	2b0e      	cmp	r3, #14
 800063a:	d006      	beq.n	800064a <run_manu+0x26>

			break;

	default:

		break;
 800063c:	e008      	b.n	8000650 <run_manu+0x2c>
		init_man_red();
 800063e:	f000 fd95 	bl	800116c <init_man_red>
		break;
 8000642:	e006      	b.n	8000652 <run_manu+0x2e>
		init_man_yellow();
 8000644:	f000 fdf6 	bl	8001234 <init_man_yellow>
			break;
 8000648:	e003      	b.n	8000652 <run_manu+0x2e>
		init_man_green();
 800064a:	f000 fe43 	bl	80012d4 <init_man_green>
			break;
 800064e:	e000      	b.n	8000652 <run_manu+0x2e>
		break;
 8000650:	bf00      	nop
	}
}
 8000652:	bf00      	nop
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	200000bc 	.word	0x200000bc

0800065c <switch_mode>:


void switch_mode(){
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
	switch(current_mode){
 8000660:	4b0c      	ldr	r3, [pc, #48]	; (8000694 <switch_mode+0x38>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	2b13      	cmp	r3, #19
 8000666:	d002      	beq.n	800066e <switch_mode+0x12>
 8000668:	2b14      	cmp	r3, #20
 800066a:	d003      	beq.n	8000674 <switch_mode+0x18>
		model_2();
		setduration(duration);
				break;
		default:

				break;
 800066c:	e00f      	b.n	800068e <switch_mode+0x32>
			decrease_time_mode1();
 800066e:	f000 fb45 	bl	8000cfc <decrease_time_mode1>
			break;
 8000672:	e00c      	b.n	800068e <switch_mode+0x32>
		setmodecus(mode);
 8000674:	4b08      	ldr	r3, [pc, #32]	; (8000698 <switch_mode+0x3c>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	4618      	mov	r0, r3
 800067a:	f000 fb75 	bl	8000d68 <setmodecus>
		model_2();
 800067e:	f000 fd15 	bl	80010ac <model_2>
		setduration(duration);
 8000682:	4b06      	ldr	r3, [pc, #24]	; (800069c <switch_mode+0x40>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	4618      	mov	r0, r3
 8000688:	f000 fba6 	bl	8000dd8 <setduration>
				break;
 800068c:	bf00      	nop
			}
}
 800068e:	bf00      	nop
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	20000080 	.word	0x20000080
 8000698:	2000007c 	.word	0x2000007c
 800069c:	200000d0 	.word	0x200000d0

080006a0 <display7SEG>:
 *
 *  Created on: Oct 26, 2024
 *      Author: admim
 */
#include "normal_state.h"
void display7SEG(int counter) {
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	2b09      	cmp	r3, #9
 80006ac:	f200 81c8 	bhi.w	8000a40 <display7SEG+0x3a0>
 80006b0:	a201      	add	r2, pc, #4	; (adr r2, 80006b8 <display7SEG+0x18>)
 80006b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006b6:	bf00      	nop
 80006b8:	080006e1 	.word	0x080006e1
 80006bc:	08000737 	.word	0x08000737
 80006c0:	0800078d 	.word	0x0800078d
 80006c4:	080007e3 	.word	0x080007e3
 80006c8:	08000839 	.word	0x08000839
 80006cc:	0800088f 	.word	0x0800088f
 80006d0:	080008e5 	.word	0x080008e5
 80006d4:	0800093b 	.word	0x0800093b
 80006d8:	08000991 	.word	0x08000991
 80006dc:	080009e7 	.word	0x080009e7

    switch (counter) {
        case 0:
            HAL_GPIO_WritePin(D0_GPIO_Port, D0_Pin, RESET);
 80006e0:	2200      	movs	r2, #0
 80006e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006e6:	48d5      	ldr	r0, [pc, #852]	; (8000a3c <display7SEG+0x39c>)
 80006e8:	f001 fa4f 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 80006ec:	2200      	movs	r2, #0
 80006ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006f2:	48d2      	ldr	r0, [pc, #840]	; (8000a3c <display7SEG+0x39c>)
 80006f4:	f001 fa49 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 80006f8:	2200      	movs	r2, #0
 80006fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006fe:	48cf      	ldr	r0, [pc, #828]	; (8000a3c <display7SEG+0x39c>)
 8000700:	f001 fa43 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000704:	2200      	movs	r2, #0
 8000706:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800070a:	48cc      	ldr	r0, [pc, #816]	; (8000a3c <display7SEG+0x39c>)
 800070c:	f001 fa3d 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8000710:	2200      	movs	r2, #0
 8000712:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000716:	48c9      	ldr	r0, [pc, #804]	; (8000a3c <display7SEG+0x39c>)
 8000718:	f001 fa37 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 800071c:	2200      	movs	r2, #0
 800071e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000722:	48c6      	ldr	r0, [pc, #792]	; (8000a3c <display7SEG+0x39c>)
 8000724:	f001 fa31 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, SET);
 8000728:	2201      	movs	r2, #1
 800072a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800072e:	48c3      	ldr	r0, [pc, #780]	; (8000a3c <display7SEG+0x39c>)
 8000730:	f001 fa2b 	bl	8001b8a <HAL_GPIO_WritePin>
            break;
 8000734:	e187      	b.n	8000a46 <display7SEG+0x3a6>

        case 1:
            HAL_GPIO_WritePin(D0_GPIO_Port, D0_Pin, SET);
 8000736:	2201      	movs	r2, #1
 8000738:	f44f 7180 	mov.w	r1, #256	; 0x100
 800073c:	48bf      	ldr	r0, [pc, #764]	; (8000a3c <display7SEG+0x39c>)
 800073e:	f001 fa24 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 8000742:	2200      	movs	r2, #0
 8000744:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000748:	48bc      	ldr	r0, [pc, #752]	; (8000a3c <display7SEG+0x39c>)
 800074a:	f001 fa1e 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 800074e:	2200      	movs	r2, #0
 8000750:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000754:	48b9      	ldr	r0, [pc, #740]	; (8000a3c <display7SEG+0x39c>)
 8000756:	f001 fa18 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 800075a:	2201      	movs	r2, #1
 800075c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000760:	48b6      	ldr	r0, [pc, #728]	; (8000a3c <display7SEG+0x39c>)
 8000762:	f001 fa12 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 8000766:	2201      	movs	r2, #1
 8000768:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800076c:	48b3      	ldr	r0, [pc, #716]	; (8000a3c <display7SEG+0x39c>)
 800076e:	f001 fa0c 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8000772:	2201      	movs	r2, #1
 8000774:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000778:	48b0      	ldr	r0, [pc, #704]	; (8000a3c <display7SEG+0x39c>)
 800077a:	f001 fa06 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, SET);
 800077e:	2201      	movs	r2, #1
 8000780:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000784:	48ad      	ldr	r0, [pc, #692]	; (8000a3c <display7SEG+0x39c>)
 8000786:	f001 fa00 	bl	8001b8a <HAL_GPIO_WritePin>
            break;
 800078a:	e15c      	b.n	8000a46 <display7SEG+0x3a6>

        case 2:
            HAL_GPIO_WritePin(D0_GPIO_Port, D0_Pin, RESET);
 800078c:	2200      	movs	r2, #0
 800078e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000792:	48aa      	ldr	r0, [pc, #680]	; (8000a3c <display7SEG+0x39c>)
 8000794:	f001 f9f9 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 8000798:	2200      	movs	r2, #0
 800079a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800079e:	48a7      	ldr	r0, [pc, #668]	; (8000a3c <display7SEG+0x39c>)
 80007a0:	f001 f9f3 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 80007a4:	2201      	movs	r2, #1
 80007a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007aa:	48a4      	ldr	r0, [pc, #656]	; (8000a3c <display7SEG+0x39c>)
 80007ac:	f001 f9ed 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 80007b0:	2200      	movs	r2, #0
 80007b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007b6:	48a1      	ldr	r0, [pc, #644]	; (8000a3c <display7SEG+0x39c>)
 80007b8:	f001 f9e7 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 80007bc:	2200      	movs	r2, #0
 80007be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007c2:	489e      	ldr	r0, [pc, #632]	; (8000a3c <display7SEG+0x39c>)
 80007c4:	f001 f9e1 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 80007c8:	2201      	movs	r2, #1
 80007ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007ce:	489b      	ldr	r0, [pc, #620]	; (8000a3c <display7SEG+0x39c>)
 80007d0:	f001 f9db 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 80007d4:	2200      	movs	r2, #0
 80007d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007da:	4898      	ldr	r0, [pc, #608]	; (8000a3c <display7SEG+0x39c>)
 80007dc:	f001 f9d5 	bl	8001b8a <HAL_GPIO_WritePin>
            break;
 80007e0:	e131      	b.n	8000a46 <display7SEG+0x3a6>

        case 3:
            HAL_GPIO_WritePin(D0_GPIO_Port, D0_Pin, RESET);
 80007e2:	2200      	movs	r2, #0
 80007e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007e8:	4894      	ldr	r0, [pc, #592]	; (8000a3c <display7SEG+0x39c>)
 80007ea:	f001 f9ce 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 80007ee:	2200      	movs	r2, #0
 80007f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007f4:	4891      	ldr	r0, [pc, #580]	; (8000a3c <display7SEG+0x39c>)
 80007f6:	f001 f9c8 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 80007fa:	2200      	movs	r2, #0
 80007fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000800:	488e      	ldr	r0, [pc, #568]	; (8000a3c <display7SEG+0x39c>)
 8000802:	f001 f9c2 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800080c:	488b      	ldr	r0, [pc, #556]	; (8000a3c <display7SEG+0x39c>)
 800080e:	f001 f9bc 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 8000812:	2201      	movs	r2, #1
 8000814:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000818:	4888      	ldr	r0, [pc, #544]	; (8000a3c <display7SEG+0x39c>)
 800081a:	f001 f9b6 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 800081e:	2201      	movs	r2, #1
 8000820:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000824:	4885      	ldr	r0, [pc, #532]	; (8000a3c <display7SEG+0x39c>)
 8000826:	f001 f9b0 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 800082a:	2200      	movs	r2, #0
 800082c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000830:	4882      	ldr	r0, [pc, #520]	; (8000a3c <display7SEG+0x39c>)
 8000832:	f001 f9aa 	bl	8001b8a <HAL_GPIO_WritePin>
            break;
 8000836:	e106      	b.n	8000a46 <display7SEG+0x3a6>

        case 4:
            HAL_GPIO_WritePin(D0_GPIO_Port, D0_Pin, SET);
 8000838:	2201      	movs	r2, #1
 800083a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800083e:	487f      	ldr	r0, [pc, #508]	; (8000a3c <display7SEG+0x39c>)
 8000840:	f001 f9a3 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 8000844:	2200      	movs	r2, #0
 8000846:	f44f 7100 	mov.w	r1, #512	; 0x200
 800084a:	487c      	ldr	r0, [pc, #496]	; (8000a3c <display7SEG+0x39c>)
 800084c:	f001 f99d 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000850:	2200      	movs	r2, #0
 8000852:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000856:	4879      	ldr	r0, [pc, #484]	; (8000a3c <display7SEG+0x39c>)
 8000858:	f001 f997 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 800085c:	2201      	movs	r2, #1
 800085e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000862:	4876      	ldr	r0, [pc, #472]	; (8000a3c <display7SEG+0x39c>)
 8000864:	f001 f991 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 8000868:	2201      	movs	r2, #1
 800086a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800086e:	4873      	ldr	r0, [pc, #460]	; (8000a3c <display7SEG+0x39c>)
 8000870:	f001 f98b 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 8000874:	2200      	movs	r2, #0
 8000876:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800087a:	4870      	ldr	r0, [pc, #448]	; (8000a3c <display7SEG+0x39c>)
 800087c:	f001 f985 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 8000880:	2200      	movs	r2, #0
 8000882:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000886:	486d      	ldr	r0, [pc, #436]	; (8000a3c <display7SEG+0x39c>)
 8000888:	f001 f97f 	bl	8001b8a <HAL_GPIO_WritePin>
            break;
 800088c:	e0db      	b.n	8000a46 <display7SEG+0x3a6>

        case 5:
            HAL_GPIO_WritePin(D0_GPIO_Port, D0_Pin, RESET);
 800088e:	2200      	movs	r2, #0
 8000890:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000894:	4869      	ldr	r0, [pc, #420]	; (8000a3c <display7SEG+0x39c>)
 8000896:	f001 f978 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, SET);
 800089a:	2201      	movs	r2, #1
 800089c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008a0:	4866      	ldr	r0, [pc, #408]	; (8000a3c <display7SEG+0x39c>)
 80008a2:	f001 f972 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 80008a6:	2200      	movs	r2, #0
 80008a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008ac:	4863      	ldr	r0, [pc, #396]	; (8000a3c <display7SEG+0x39c>)
 80008ae:	f001 f96c 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008b8:	4860      	ldr	r0, [pc, #384]	; (8000a3c <display7SEG+0x39c>)
 80008ba:	f001 f966 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 80008be:	2201      	movs	r2, #1
 80008c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008c4:	485d      	ldr	r0, [pc, #372]	; (8000a3c <display7SEG+0x39c>)
 80008c6:	f001 f960 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008d0:	485a      	ldr	r0, [pc, #360]	; (8000a3c <display7SEG+0x39c>)
 80008d2:	f001 f95a 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 80008d6:	2200      	movs	r2, #0
 80008d8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008dc:	4857      	ldr	r0, [pc, #348]	; (8000a3c <display7SEG+0x39c>)
 80008de:	f001 f954 	bl	8001b8a <HAL_GPIO_WritePin>
            break;
 80008e2:	e0b0      	b.n	8000a46 <display7SEG+0x3a6>

        case 6:
            HAL_GPIO_WritePin(D0_GPIO_Port, D0_Pin, RESET);
 80008e4:	2200      	movs	r2, #0
 80008e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008ea:	4854      	ldr	r0, [pc, #336]	; (8000a3c <display7SEG+0x39c>)
 80008ec:	f001 f94d 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, SET);
 80008f0:	2201      	movs	r2, #1
 80008f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008f6:	4851      	ldr	r0, [pc, #324]	; (8000a3c <display7SEG+0x39c>)
 80008f8:	f001 f947 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 80008fc:	2200      	movs	r2, #0
 80008fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000902:	484e      	ldr	r0, [pc, #312]	; (8000a3c <display7SEG+0x39c>)
 8000904:	f001 f941 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000908:	2200      	movs	r2, #0
 800090a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800090e:	484b      	ldr	r0, [pc, #300]	; (8000a3c <display7SEG+0x39c>)
 8000910:	f001 f93b 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8000914:	2200      	movs	r2, #0
 8000916:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800091a:	4848      	ldr	r0, [pc, #288]	; (8000a3c <display7SEG+0x39c>)
 800091c:	f001 f935 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 8000920:	2200      	movs	r2, #0
 8000922:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000926:	4845      	ldr	r0, [pc, #276]	; (8000a3c <display7SEG+0x39c>)
 8000928:	f001 f92f 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 800092c:	2200      	movs	r2, #0
 800092e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000932:	4842      	ldr	r0, [pc, #264]	; (8000a3c <display7SEG+0x39c>)
 8000934:	f001 f929 	bl	8001b8a <HAL_GPIO_WritePin>
            break;
 8000938:	e085      	b.n	8000a46 <display7SEG+0x3a6>

        case 7:
            HAL_GPIO_WritePin(D0_GPIO_Port, D0_Pin, RESET);
 800093a:	2200      	movs	r2, #0
 800093c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000940:	483e      	ldr	r0, [pc, #248]	; (8000a3c <display7SEG+0x39c>)
 8000942:	f001 f922 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 8000946:	2200      	movs	r2, #0
 8000948:	f44f 7100 	mov.w	r1, #512	; 0x200
 800094c:	483b      	ldr	r0, [pc, #236]	; (8000a3c <display7SEG+0x39c>)
 800094e:	f001 f91c 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000952:	2200      	movs	r2, #0
 8000954:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000958:	4838      	ldr	r0, [pc, #224]	; (8000a3c <display7SEG+0x39c>)
 800095a:	f001 f916 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 800095e:	2201      	movs	r2, #1
 8000960:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000964:	4835      	ldr	r0, [pc, #212]	; (8000a3c <display7SEG+0x39c>)
 8000966:	f001 f910 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 800096a:	2201      	movs	r2, #1
 800096c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000970:	4832      	ldr	r0, [pc, #200]	; (8000a3c <display7SEG+0x39c>)
 8000972:	f001 f90a 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8000976:	2201      	movs	r2, #1
 8000978:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800097c:	482f      	ldr	r0, [pc, #188]	; (8000a3c <display7SEG+0x39c>)
 800097e:	f001 f904 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, SET);
 8000982:	2201      	movs	r2, #1
 8000984:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000988:	482c      	ldr	r0, [pc, #176]	; (8000a3c <display7SEG+0x39c>)
 800098a:	f001 f8fe 	bl	8001b8a <HAL_GPIO_WritePin>
            break;
 800098e:	e05a      	b.n	8000a46 <display7SEG+0x3a6>

        case 8:
            HAL_GPIO_WritePin(D0_GPIO_Port, D0_Pin, RESET);
 8000990:	2200      	movs	r2, #0
 8000992:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000996:	4829      	ldr	r0, [pc, #164]	; (8000a3c <display7SEG+0x39c>)
 8000998:	f001 f8f7 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 800099c:	2200      	movs	r2, #0
 800099e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009a2:	4826      	ldr	r0, [pc, #152]	; (8000a3c <display7SEG+0x39c>)
 80009a4:	f001 f8f1 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 80009a8:	2200      	movs	r2, #0
 80009aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009ae:	4823      	ldr	r0, [pc, #140]	; (8000a3c <display7SEG+0x39c>)
 80009b0:	f001 f8eb 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 80009b4:	2200      	movs	r2, #0
 80009b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009ba:	4820      	ldr	r0, [pc, #128]	; (8000a3c <display7SEG+0x39c>)
 80009bc:	f001 f8e5 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 80009c0:	2200      	movs	r2, #0
 80009c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009c6:	481d      	ldr	r0, [pc, #116]	; (8000a3c <display7SEG+0x39c>)
 80009c8:	f001 f8df 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 80009cc:	2200      	movs	r2, #0
 80009ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009d2:	481a      	ldr	r0, [pc, #104]	; (8000a3c <display7SEG+0x39c>)
 80009d4:	f001 f8d9 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 80009d8:	2200      	movs	r2, #0
 80009da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009de:	4817      	ldr	r0, [pc, #92]	; (8000a3c <display7SEG+0x39c>)
 80009e0:	f001 f8d3 	bl	8001b8a <HAL_GPIO_WritePin>
            break;
 80009e4:	e02f      	b.n	8000a46 <display7SEG+0x3a6>

        case 9:
            HAL_GPIO_WritePin(D0_GPIO_Port, D0_Pin, RESET);
 80009e6:	2200      	movs	r2, #0
 80009e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009ec:	4813      	ldr	r0, [pc, #76]	; (8000a3c <display7SEG+0x39c>)
 80009ee:	f001 f8cc 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 80009f2:	2200      	movs	r2, #0
 80009f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009f8:	4810      	ldr	r0, [pc, #64]	; (8000a3c <display7SEG+0x39c>)
 80009fa:	f001 f8c6 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 80009fe:	2200      	movs	r2, #0
 8000a00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a04:	480d      	ldr	r0, [pc, #52]	; (8000a3c <display7SEG+0x39c>)
 8000a06:	f001 f8c0 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a10:	480a      	ldr	r0, [pc, #40]	; (8000a3c <display7SEG+0x39c>)
 8000a12:	f001 f8ba 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 8000a16:	2201      	movs	r2, #1
 8000a18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a1c:	4807      	ldr	r0, [pc, #28]	; (8000a3c <display7SEG+0x39c>)
 8000a1e:	f001 f8b4 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 8000a22:	2200      	movs	r2, #0
 8000a24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a28:	4804      	ldr	r0, [pc, #16]	; (8000a3c <display7SEG+0x39c>)
 8000a2a:	f001 f8ae 	bl	8001b8a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 8000a2e:	2200      	movs	r2, #0
 8000a30:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a34:	4801      	ldr	r0, [pc, #4]	; (8000a3c <display7SEG+0x39c>)
 8000a36:	f001 f8a8 	bl	8001b8a <HAL_GPIO_WritePin>
            break;
 8000a3a:	e004      	b.n	8000a46 <display7SEG+0x3a6>
 8000a3c:	40010800 	.word	0x40010800

        default:
            counter = 0;
 8000a40:	2300      	movs	r3, #0
 8000a42:	607b      	str	r3, [r7, #4]
            break;
 8000a44:	bf00      	nop
    }
}
 8000a46:	bf00      	nop
 8000a48:	3708      	adds	r7, #8
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop

08000a50 <clearled>:
void clearled(){
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D0_GPIO_Port, D0_Pin, SET);
 8000a54:	2201      	movs	r2, #1
 8000a56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a5a:	4814      	ldr	r0, [pc, #80]	; (8000aac <clearled+0x5c>)
 8000a5c:	f001 f895 	bl	8001b8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, SET);
 8000a60:	2201      	movs	r2, #1
 8000a62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a66:	4811      	ldr	r0, [pc, #68]	; (8000aac <clearled+0x5c>)
 8000a68:	f001 f88f 	bl	8001b8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a72:	480e      	ldr	r0, [pc, #56]	; (8000aac <clearled+0x5c>)
 8000a74:	f001 f889 	bl	8001b8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 8000a78:	2201      	movs	r2, #1
 8000a7a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a7e:	480b      	ldr	r0, [pc, #44]	; (8000aac <clearled+0x5c>)
 8000a80:	f001 f883 	bl	8001b8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 8000a84:	2201      	movs	r2, #1
 8000a86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a8a:	4808      	ldr	r0, [pc, #32]	; (8000aac <clearled+0x5c>)
 8000a8c:	f001 f87d 	bl	8001b8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8000a90:	2201      	movs	r2, #1
 8000a92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a96:	4805      	ldr	r0, [pc, #20]	; (8000aac <clearled+0x5c>)
 8000a98:	f001 f877 	bl	8001b8a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, SET);
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000aa2:	4802      	ldr	r0, [pc, #8]	; (8000aac <clearled+0x5c>)
 8000aa4:	f001 f871 	bl	8001b8a <HAL_GPIO_WritePin>

}
 8000aa8:	bf00      	nop
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	40010800 	.word	0x40010800

08000ab0 <clearbuffer>:
void clearbuffer(){
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
	led_buffer[0] = 0;
 8000ab4:	4b07      	ldr	r3, [pc, #28]	; (8000ad4 <clearbuffer+0x24>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
		led_buffer[1] = 0;
 8000aba:	4b06      	ldr	r3, [pc, #24]	; (8000ad4 <clearbuffer+0x24>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	605a      	str	r2, [r3, #4]
		led_buffer[2] = 0;
 8000ac0:	4b04      	ldr	r3, [pc, #16]	; (8000ad4 <clearbuffer+0x24>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	609a      	str	r2, [r3, #8]
		led_buffer[3] = 0;
 8000ac6:	4b03      	ldr	r3, [pc, #12]	; (8000ad4 <clearbuffer+0x24>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	60da      	str	r2, [r3, #12]
}
 8000acc:	bf00      	nop
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bc80      	pop	{r7}
 8000ad2:	4770      	bx	lr
 8000ad4:	200000c0 	.word	0x200000c0

08000ad8 <update7SEG>:
void update7SEG(int index){
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	3b01      	subs	r3, #1
 8000ae4:	2b03      	cmp	r3, #3
 8000ae6:	d873      	bhi.n	8000bd0 <update7SEG+0xf8>
 8000ae8:	a201      	add	r2, pc, #4	; (adr r2, 8000af0 <update7SEG+0x18>)
 8000aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aee:	bf00      	nop
 8000af0:	08000b01 	.word	0x08000b01
 8000af4:	08000b35 	.word	0x08000b35
 8000af8:	08000b69 	.word	0x08000b69
 8000afc:	08000b9d 	.word	0x08000b9d
	switch (index) {
			case 1:
//
				display7SEG(led_buffer[0]);
 8000b00:	4b36      	ldr	r3, [pc, #216]	; (8000bdc <update7SEG+0x104>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4618      	mov	r0, r3
 8000b06:	f7ff fdcb 	bl	80006a0 <display7SEG>
				HAL_GPIO_WritePin(En1_GPIO_Port, En1_Pin, GPIO_PIN_RESET);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2101      	movs	r1, #1
 8000b0e:	4834      	ldr	r0, [pc, #208]	; (8000be0 <update7SEG+0x108>)
 8000b10:	f001 f83b 	bl	8001b8a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(En2_GPIO_Port, En2_Pin, GPIO_PIN_SET);
 8000b14:	2201      	movs	r2, #1
 8000b16:	2102      	movs	r1, #2
 8000b18:	4831      	ldr	r0, [pc, #196]	; (8000be0 <update7SEG+0x108>)
 8000b1a:	f001 f836 	bl	8001b8a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(En3_GPIO_Port, En3_Pin, GPIO_PIN_SET);
 8000b1e:	2201      	movs	r2, #1
 8000b20:	2104      	movs	r1, #4
 8000b22:	482f      	ldr	r0, [pc, #188]	; (8000be0 <update7SEG+0x108>)
 8000b24:	f001 f831 	bl	8001b8a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(En4_GPIO_Port, En4_Pin, GPIO_PIN_SET);
 8000b28:	2201      	movs	r2, #1
 8000b2a:	2108      	movs	r1, #8
 8000b2c:	482c      	ldr	r0, [pc, #176]	; (8000be0 <update7SEG+0x108>)
 8000b2e:	f001 f82c 	bl	8001b8a <HAL_GPIO_WritePin>
//
				break;
 8000b32:	e04e      	b.n	8000bd2 <update7SEG+0xfa>
			case 2:
//				if(isTimerExpired(0)==1){
				display7SEG(led_buffer[1]);
 8000b34:	4b29      	ldr	r3, [pc, #164]	; (8000bdc <update7SEG+0x104>)
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f7ff fdb1 	bl	80006a0 <display7SEG>
				HAL_GPIO_WritePin(En1_GPIO_Port, En1_Pin, GPIO_PIN_SET);
 8000b3e:	2201      	movs	r2, #1
 8000b40:	2101      	movs	r1, #1
 8000b42:	4827      	ldr	r0, [pc, #156]	; (8000be0 <update7SEG+0x108>)
 8000b44:	f001 f821 	bl	8001b8a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(En2_GPIO_Port, En2_Pin, GPIO_PIN_RESET);
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2102      	movs	r1, #2
 8000b4c:	4824      	ldr	r0, [pc, #144]	; (8000be0 <update7SEG+0x108>)
 8000b4e:	f001 f81c 	bl	8001b8a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(En3_GPIO_Port, En3_Pin, GPIO_PIN_SET);
 8000b52:	2201      	movs	r2, #1
 8000b54:	2104      	movs	r1, #4
 8000b56:	4822      	ldr	r0, [pc, #136]	; (8000be0 <update7SEG+0x108>)
 8000b58:	f001 f817 	bl	8001b8a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(En4_GPIO_Port, En4_Pin, GPIO_PIN_SET);
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	2108      	movs	r1, #8
 8000b60:	481f      	ldr	r0, [pc, #124]	; (8000be0 <update7SEG+0x108>)
 8000b62:	f001 f812 	bl	8001b8a <HAL_GPIO_WritePin>
//				}
				break;
 8000b66:	e034      	b.n	8000bd2 <update7SEG+0xfa>
			case 3:
//				if(isTimerExpired(0)==1){
					display7SEG(led_buffer[2]);
 8000b68:	4b1c      	ldr	r3, [pc, #112]	; (8000bdc <update7SEG+0x104>)
 8000b6a:	689b      	ldr	r3, [r3, #8]
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f7ff fd97 	bl	80006a0 <display7SEG>
					HAL_GPIO_WritePin(En1_GPIO_Port, En1_Pin, GPIO_PIN_SET);
 8000b72:	2201      	movs	r2, #1
 8000b74:	2101      	movs	r1, #1
 8000b76:	481a      	ldr	r0, [pc, #104]	; (8000be0 <update7SEG+0x108>)
 8000b78:	f001 f807 	bl	8001b8a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(En2_GPIO_Port, En2_Pin, GPIO_PIN_SET);
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	2102      	movs	r1, #2
 8000b80:	4817      	ldr	r0, [pc, #92]	; (8000be0 <update7SEG+0x108>)
 8000b82:	f001 f802 	bl	8001b8a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(En3_GPIO_Port, En3_Pin, GPIO_PIN_RESET);
 8000b86:	2200      	movs	r2, #0
 8000b88:	2104      	movs	r1, #4
 8000b8a:	4815      	ldr	r0, [pc, #84]	; (8000be0 <update7SEG+0x108>)
 8000b8c:	f000 fffd 	bl	8001b8a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(En4_GPIO_Port, En4_Pin, GPIO_PIN_SET);
 8000b90:	2201      	movs	r2, #1
 8000b92:	2108      	movs	r1, #8
 8000b94:	4812      	ldr	r0, [pc, #72]	; (8000be0 <update7SEG+0x108>)
 8000b96:	f000 fff8 	bl	8001b8a <HAL_GPIO_WritePin>
//	}
				break;
 8000b9a:	e01a      	b.n	8000bd2 <update7SEG+0xfa>
			case 4:
//				if(isTimerExpired(0)==1){
					display7SEG(led_buffer[3]);
 8000b9c:	4b0f      	ldr	r3, [pc, #60]	; (8000bdc <update7SEG+0x104>)
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff fd7d 	bl	80006a0 <display7SEG>
					HAL_GPIO_WritePin(En1_GPIO_Port, En1_Pin, GPIO_PIN_SET);
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	2101      	movs	r1, #1
 8000baa:	480d      	ldr	r0, [pc, #52]	; (8000be0 <update7SEG+0x108>)
 8000bac:	f000 ffed 	bl	8001b8a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(En2_GPIO_Port, En2_Pin, GPIO_PIN_SET);
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	2102      	movs	r1, #2
 8000bb4:	480a      	ldr	r0, [pc, #40]	; (8000be0 <update7SEG+0x108>)
 8000bb6:	f000 ffe8 	bl	8001b8a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(En3_GPIO_Port, En3_Pin, GPIO_PIN_SET);
 8000bba:	2201      	movs	r2, #1
 8000bbc:	2104      	movs	r1, #4
 8000bbe:	4808      	ldr	r0, [pc, #32]	; (8000be0 <update7SEG+0x108>)
 8000bc0:	f000 ffe3 	bl	8001b8a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(En4_GPIO_Port, En4_Pin, GPIO_PIN_RESET);
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	2108      	movs	r1, #8
 8000bc8:	4805      	ldr	r0, [pc, #20]	; (8000be0 <update7SEG+0x108>)
 8000bca:	f000 ffde 	bl	8001b8a <HAL_GPIO_WritePin>
//					}
			break;
 8000bce:	e000      	b.n	8000bd2 <update7SEG+0xfa>
			default:
				break;
 8000bd0:	bf00      	nop
		}

}
 8000bd2:	bf00      	nop
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	200000c0 	.word	0x200000c0
 8000be0:	40010c00 	.word	0x40010c00

08000be4 <scanled>:
int run = 1;
void scanled(){
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
	if(isTimerExpired(2)==1){
 8000be8:	2002      	movs	r0, #2
 8000bea:	f000 fbff 	bl	80013ec <isTimerExpired>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d118      	bne.n	8000c26 <scanled+0x42>
		clearled();
 8000bf4:	f7ff ff2c 	bl	8000a50 <clearled>
		update7SEG(run);
 8000bf8:	4b0c      	ldr	r3, [pc, #48]	; (8000c2c <scanled+0x48>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f7ff ff6b 	bl	8000ad8 <update7SEG>
		run++;
 8000c02:	4b0a      	ldr	r3, [pc, #40]	; (8000c2c <scanled+0x48>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	3301      	adds	r3, #1
 8000c08:	4a08      	ldr	r2, [pc, #32]	; (8000c2c <scanled+0x48>)
 8000c0a:	6013      	str	r3, [r2, #0]
		setTimer(2, scan_led);
 8000c0c:	4b08      	ldr	r3, [pc, #32]	; (8000c30 <scanled+0x4c>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4619      	mov	r1, r3
 8000c12:	2002      	movs	r0, #2
 8000c14:	f000 fb9a 	bl	800134c <setTimer>
		if(run>4){
 8000c18:	4b04      	ldr	r3, [pc, #16]	; (8000c2c <scanled+0x48>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2b04      	cmp	r3, #4
 8000c1e:	dd02      	ble.n	8000c26 <scanled+0x42>
			run = 0;
 8000c20:	4b02      	ldr	r3, [pc, #8]	; (8000c2c <scanled+0x48>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	601a      	str	r2, [r3, #0]
		}
	}

}
 8000c26:	bf00      	nop
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	20000084 	.word	0x20000084
 8000c30:	20000078 	.word	0x20000078

08000c34 <return_mode1>:
void return_mode1(){
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
	if(buttonFlags[2]==1){
 8000c38:	4b0c      	ldr	r3, [pc, #48]	; (8000c6c <return_mode1+0x38>)
 8000c3a:	689b      	ldr	r3, [r3, #8]
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d112      	bne.n	8000c66 <return_mode1+0x32>
		clearbut();
 8000c40:	f7ff fafc 	bl	800023c <clearbut>
		setTimer(0, green_on);
 8000c44:	4b0a      	ldr	r3, [pc, #40]	; (8000c70 <return_mode1+0x3c>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4619      	mov	r1, r3
 8000c4a:	2000      	movs	r0, #0
 8000c4c:	f000 fb7e 	bl	800134c <setTimer>
		status = GREEN_RED;
 8000c50:	4b08      	ldr	r3, [pc, #32]	; (8000c74 <return_mode1+0x40>)
 8000c52:	2202      	movs	r2, #2
 8000c54:	601a      	str	r2, [r3, #0]
		setmode1(red_state,green_state);
 8000c56:	4b08      	ldr	r3, [pc, #32]	; (8000c78 <return_mode1+0x44>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a08      	ldr	r2, [pc, #32]	; (8000c7c <return_mode1+0x48>)
 8000c5c:	6812      	ldr	r2, [r2, #0]
 8000c5e:	4611      	mov	r1, r2
 8000c60:	4618      	mov	r0, r3
 8000c62:	f000 f80d 	bl	8000c80 <setmode1>
	}
}
 8000c66:	bf00      	nop
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	200000b0 	.word	0x200000b0
 8000c70:	20000058 	.word	0x20000058
 8000c74:	200000bc 	.word	0x200000bc
 8000c78:	2000005c 	.word	0x2000005c
 8000c7c:	20000064 	.word	0x20000064

08000c80 <setmode1>:
void setmode1(int line1, int line2){
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
 8000c88:	6039      	str	r1, [r7, #0]
	clearbuffer();
 8000c8a:	f7ff ff11 	bl	8000ab0 <clearbuffer>
	led_buffer[0] = line1/10;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	4a18      	ldr	r2, [pc, #96]	; (8000cf4 <setmode1+0x74>)
 8000c92:	fb82 1203 	smull	r1, r2, r2, r3
 8000c96:	1092      	asrs	r2, r2, #2
 8000c98:	17db      	asrs	r3, r3, #31
 8000c9a:	1ad3      	subs	r3, r2, r3
 8000c9c:	4a16      	ldr	r2, [pc, #88]	; (8000cf8 <setmode1+0x78>)
 8000c9e:	6013      	str	r3, [r2, #0]
	led_buffer[1] = line1%10;
 8000ca0:	6879      	ldr	r1, [r7, #4]
 8000ca2:	4b14      	ldr	r3, [pc, #80]	; (8000cf4 <setmode1+0x74>)
 8000ca4:	fb83 2301 	smull	r2, r3, r3, r1
 8000ca8:	109a      	asrs	r2, r3, #2
 8000caa:	17cb      	asrs	r3, r1, #31
 8000cac:	1ad2      	subs	r2, r2, r3
 8000cae:	4613      	mov	r3, r2
 8000cb0:	009b      	lsls	r3, r3, #2
 8000cb2:	4413      	add	r3, r2
 8000cb4:	005b      	lsls	r3, r3, #1
 8000cb6:	1aca      	subs	r2, r1, r3
 8000cb8:	4b0f      	ldr	r3, [pc, #60]	; (8000cf8 <setmode1+0x78>)
 8000cba:	605a      	str	r2, [r3, #4]

	led_buffer[2] = line2/10;
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	4a0d      	ldr	r2, [pc, #52]	; (8000cf4 <setmode1+0x74>)
 8000cc0:	fb82 1203 	smull	r1, r2, r2, r3
 8000cc4:	1092      	asrs	r2, r2, #2
 8000cc6:	17db      	asrs	r3, r3, #31
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	4a0b      	ldr	r2, [pc, #44]	; (8000cf8 <setmode1+0x78>)
 8000ccc:	6093      	str	r3, [r2, #8]
	led_buffer[3] = line2%10;
 8000cce:	6839      	ldr	r1, [r7, #0]
 8000cd0:	4b08      	ldr	r3, [pc, #32]	; (8000cf4 <setmode1+0x74>)
 8000cd2:	fb83 2301 	smull	r2, r3, r3, r1
 8000cd6:	109a      	asrs	r2, r3, #2
 8000cd8:	17cb      	asrs	r3, r1, #31
 8000cda:	1ad2      	subs	r2, r2, r3
 8000cdc:	4613      	mov	r3, r2
 8000cde:	009b      	lsls	r3, r3, #2
 8000ce0:	4413      	add	r3, r2
 8000ce2:	005b      	lsls	r3, r3, #1
 8000ce4:	1aca      	subs	r2, r1, r3
 8000ce6:	4b04      	ldr	r3, [pc, #16]	; (8000cf8 <setmode1+0x78>)
 8000ce8:	60da      	str	r2, [r3, #12]
}
 8000cea:	bf00      	nop
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	66666667 	.word	0x66666667
 8000cf8:	200000c0 	.word	0x200000c0

08000cfc <decrease_time_mode1>:
void decrease_time_mode1(){
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
	if(isTimerExpired(4)==1){
 8000d00:	2004      	movs	r0, #4
 8000d02:	f000 fb73 	bl	80013ec <isTimerExpired>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b01      	cmp	r3, #1
 8000d0a:	d128      	bne.n	8000d5e <decrease_time_mode1+0x62>
		if(led_buffer[0]!=0){
 8000d0c:	4b15      	ldr	r3, [pc, #84]	; (8000d64 <decrease_time_mode1+0x68>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d004      	beq.n	8000d1e <decrease_time_mode1+0x22>
		led_buffer[0]--;}
 8000d14:	4b13      	ldr	r3, [pc, #76]	; (8000d64 <decrease_time_mode1+0x68>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	3b01      	subs	r3, #1
 8000d1a:	4a12      	ldr	r2, [pc, #72]	; (8000d64 <decrease_time_mode1+0x68>)
 8000d1c:	6013      	str	r3, [r2, #0]
		if(led_buffer[1]!=0){
 8000d1e:	4b11      	ldr	r3, [pc, #68]	; (8000d64 <decrease_time_mode1+0x68>)
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d004      	beq.n	8000d30 <decrease_time_mode1+0x34>
				led_buffer[1]--;}
 8000d26:	4b0f      	ldr	r3, [pc, #60]	; (8000d64 <decrease_time_mode1+0x68>)
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	3b01      	subs	r3, #1
 8000d2c:	4a0d      	ldr	r2, [pc, #52]	; (8000d64 <decrease_time_mode1+0x68>)
 8000d2e:	6053      	str	r3, [r2, #4]
		if(led_buffer[2]!=0){
 8000d30:	4b0c      	ldr	r3, [pc, #48]	; (8000d64 <decrease_time_mode1+0x68>)
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d004      	beq.n	8000d42 <decrease_time_mode1+0x46>
				led_buffer[2]--;}
 8000d38:	4b0a      	ldr	r3, [pc, #40]	; (8000d64 <decrease_time_mode1+0x68>)
 8000d3a:	689b      	ldr	r3, [r3, #8]
 8000d3c:	3b01      	subs	r3, #1
 8000d3e:	4a09      	ldr	r2, [pc, #36]	; (8000d64 <decrease_time_mode1+0x68>)
 8000d40:	6093      	str	r3, [r2, #8]
		if(led_buffer[3]!=0){
 8000d42:	4b08      	ldr	r3, [pc, #32]	; (8000d64 <decrease_time_mode1+0x68>)
 8000d44:	68db      	ldr	r3, [r3, #12]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d004      	beq.n	8000d54 <decrease_time_mode1+0x58>
				led_buffer[3]--;}
 8000d4a:	4b06      	ldr	r3, [pc, #24]	; (8000d64 <decrease_time_mode1+0x68>)
 8000d4c:	68db      	ldr	r3, [r3, #12]
 8000d4e:	3b01      	subs	r3, #1
 8000d50:	4a04      	ldr	r2, [pc, #16]	; (8000d64 <decrease_time_mode1+0x68>)
 8000d52:	60d3      	str	r3, [r2, #12]
		setTimer(4, 1000);
 8000d54:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d58:	2004      	movs	r0, #4
 8000d5a:	f000 faf7 	bl	800134c <setTimer>
	}
}
 8000d5e:	bf00      	nop
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	200000c0 	.word	0x200000c0

08000d68 <setmodecus>:

void setmodecus(int mode_cus){
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
	mode = mode_cus;
 8000d70:	4a16      	ldr	r2, [pc, #88]	; (8000dcc <setmodecus+0x64>)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6013      	str	r3, [r2, #0]
	led_buffer[0] = 0;
 8000d76:	4b16      	ldr	r3, [pc, #88]	; (8000dd0 <setmodecus+0x68>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
	led_buffer[1] = 0;
 8000d7c:	4b14      	ldr	r3, [pc, #80]	; (8000dd0 <setmodecus+0x68>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	605a      	str	r2, [r3, #4]
	led_buffer[2] = 0;
 8000d82:	4b13      	ldr	r3, [pc, #76]	; (8000dd0 <setmodecus+0x68>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	609a      	str	r2, [r3, #8]
	led_buffer[3] = 0;
 8000d88:	4b11      	ldr	r3, [pc, #68]	; (8000dd0 <setmodecus+0x68>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	60da      	str	r2, [r3, #12]
	led_buffer[0] = mode/10;
 8000d8e:	4b0f      	ldr	r3, [pc, #60]	; (8000dcc <setmodecus+0x64>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	4a10      	ldr	r2, [pc, #64]	; (8000dd4 <setmodecus+0x6c>)
 8000d94:	fb82 1203 	smull	r1, r2, r2, r3
 8000d98:	1092      	asrs	r2, r2, #2
 8000d9a:	17db      	asrs	r3, r3, #31
 8000d9c:	1ad3      	subs	r3, r2, r3
 8000d9e:	4a0c      	ldr	r2, [pc, #48]	; (8000dd0 <setmodecus+0x68>)
 8000da0:	6013      	str	r3, [r2, #0]
	led_buffer[1] = mode%10;
 8000da2:	4b0a      	ldr	r3, [pc, #40]	; (8000dcc <setmodecus+0x64>)
 8000da4:	6819      	ldr	r1, [r3, #0]
 8000da6:	4b0b      	ldr	r3, [pc, #44]	; (8000dd4 <setmodecus+0x6c>)
 8000da8:	fb83 2301 	smull	r2, r3, r3, r1
 8000dac:	109a      	asrs	r2, r3, #2
 8000dae:	17cb      	asrs	r3, r1, #31
 8000db0:	1ad2      	subs	r2, r2, r3
 8000db2:	4613      	mov	r3, r2
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	4413      	add	r3, r2
 8000db8:	005b      	lsls	r3, r3, #1
 8000dba:	1aca      	subs	r2, r1, r3
 8000dbc:	4b04      	ldr	r3, [pc, #16]	; (8000dd0 <setmodecus+0x68>)
 8000dbe:	605a      	str	r2, [r3, #4]
}
 8000dc0:	bf00      	nop
 8000dc2:	370c      	adds	r7, #12
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bc80      	pop	{r7}
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	2000007c 	.word	0x2000007c
 8000dd0:	200000c0 	.word	0x200000c0
 8000dd4:	66666667 	.word	0x66666667

08000dd8 <setduration>:


void setduration(int duration){
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
	led_buffer[2] = 0;
 8000de0:	4b10      	ldr	r3, [pc, #64]	; (8000e24 <setduration+0x4c>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	609a      	str	r2, [r3, #8]
	led_buffer[3] = 0;
 8000de6:	4b0f      	ldr	r3, [pc, #60]	; (8000e24 <setduration+0x4c>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	60da      	str	r2, [r3, #12]
	led_buffer[2] = duration/10;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4a0e      	ldr	r2, [pc, #56]	; (8000e28 <setduration+0x50>)
 8000df0:	fb82 1203 	smull	r1, r2, r2, r3
 8000df4:	1092      	asrs	r2, r2, #2
 8000df6:	17db      	asrs	r3, r3, #31
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	4a0a      	ldr	r2, [pc, #40]	; (8000e24 <setduration+0x4c>)
 8000dfc:	6093      	str	r3, [r2, #8]
	led_buffer[3] = duration%10;
 8000dfe:	6879      	ldr	r1, [r7, #4]
 8000e00:	4b09      	ldr	r3, [pc, #36]	; (8000e28 <setduration+0x50>)
 8000e02:	fb83 2301 	smull	r2, r3, r3, r1
 8000e06:	109a      	asrs	r2, r3, #2
 8000e08:	17cb      	asrs	r3, r1, #31
 8000e0a:	1ad2      	subs	r2, r2, r3
 8000e0c:	4613      	mov	r3, r2
 8000e0e:	009b      	lsls	r3, r3, #2
 8000e10:	4413      	add	r3, r2
 8000e12:	005b      	lsls	r3, r3, #1
 8000e14:	1aca      	subs	r2, r1, r3
 8000e16:	4b03      	ldr	r3, [pc, #12]	; (8000e24 <setduration+0x4c>)
 8000e18:	60da      	str	r2, [r3, #12]
}
 8000e1a:	bf00      	nop
 8000e1c:	370c      	adds	r7, #12
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bc80      	pop	{r7}
 8000e22:	4770      	bx	lr
 8000e24:	200000c0 	.word	0x200000c0
 8000e28:	66666667 	.word	0x66666667

08000e2c <init_green_red>:
void init_green_red(void){
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, RESET);    // Đỏ sáng - Line 1
 8000e30:	2200      	movs	r2, #0
 8000e32:	2101      	movs	r1, #1
 8000e34:	482f      	ldr	r0, [pc, #188]	; (8000ef4 <init_green_red+0xc8>)
 8000e36:	f000 fea8 	bl	8001b8a <HAL_GPIO_WritePin>
		 	 HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, SET); // Vàng tắt - Line 1
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	2102      	movs	r1, #2
 8000e3e:	482d      	ldr	r0, [pc, #180]	; (8000ef4 <init_green_red+0xc8>)
 8000e40:	f000 fea3 	bl	8001b8a <HAL_GPIO_WritePin>
		 	 HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, SET);   // Xanh tắt - Line 1
 8000e44:	2201      	movs	r2, #1
 8000e46:	2104      	movs	r1, #4
 8000e48:	482a      	ldr	r0, [pc, #168]	; (8000ef4 <init_green_red+0xc8>)
 8000e4a:	f000 fe9e 	bl	8001b8a <HAL_GPIO_WritePin>
		    // Cấu hình Line 2
		    HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, RESET); // Xanh sáng - Line 2
 8000e4e:	2200      	movs	r2, #0
 8000e50:	2120      	movs	r1, #32
 8000e52:	4828      	ldr	r0, [pc, #160]	; (8000ef4 <init_green_red+0xc8>)
 8000e54:	f000 fe99 	bl	8001b8a <HAL_GPIO_WritePin>
		    HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, SET); // Vàng tắt - Line 2
 8000e58:	2201      	movs	r2, #1
 8000e5a:	2110      	movs	r1, #16
 8000e5c:	4825      	ldr	r0, [pc, #148]	; (8000ef4 <init_green_red+0xc8>)
 8000e5e:	f000 fe94 	bl	8001b8a <HAL_GPIO_WritePin>
		    HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, SET);
 8000e62:	2201      	movs	r2, #1
 8000e64:	2108      	movs	r1, #8
 8000e66:	4823      	ldr	r0, [pc, #140]	; (8000ef4 <init_green_red+0xc8>)
 8000e68:	f000 fe8f 	bl	8001b8a <HAL_GPIO_WritePin>
		   if(isTimerExpired(0)==1){
 8000e6c:	2000      	movs	r0, #0
 8000e6e:	f000 fabd 	bl	80013ec <isTimerExpired>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d110      	bne.n	8000e9a <init_green_red+0x6e>
			   	setTimer(0, yellow_on);
 8000e78:	4b1f      	ldr	r3, [pc, #124]	; (8000ef8 <init_green_red+0xcc>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	2000      	movs	r0, #0
 8000e80:	f000 fa64 	bl	800134c <setTimer>
		        status = AMBER_RED;
 8000e84:	4b1d      	ldr	r3, [pc, #116]	; (8000efc <init_green_red+0xd0>)
 8000e86:	2203      	movs	r2, #3
 8000e88:	601a      	str	r2, [r3, #0]
		        setmode1(yellow_state,yellow_state);
 8000e8a:	4b1d      	ldr	r3, [pc, #116]	; (8000f00 <init_green_red+0xd4>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a1c      	ldr	r2, [pc, #112]	; (8000f00 <init_green_red+0xd4>)
 8000e90:	6812      	ldr	r2, [r2, #0]
 8000e92:	4611      	mov	r1, r2
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff fef3 	bl	8000c80 <setmode1>
			}
		   if(buttonFlags[0]==1){
 8000e9a:	4b1a      	ldr	r3, [pc, #104]	; (8000f04 <init_green_red+0xd8>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d125      	bne.n	8000eee <init_green_red+0xc2>
			   status = MAN_RED;
 8000ea2:	4b16      	ldr	r3, [pc, #88]	; (8000efc <init_green_red+0xd0>)
 8000ea4:	220d      	movs	r2, #13
 8000ea6:	601a      	str	r2, [r3, #0]
			   init_automatic();
 8000ea8:	f7ff f950 	bl	800014c <init_automatic>
			   setTimer(0, time_stage_2);
 8000eac:	4b16      	ldr	r3, [pc, #88]	; (8000f08 <init_green_red+0xdc>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	2000      	movs	r0, #0
 8000eb4:	f000 fa4a 	bl	800134c <setTimer>
			   setTimer(1, update_time_red);
 8000eb8:	4b14      	ldr	r3, [pc, #80]	; (8000f0c <init_green_red+0xe0>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	2001      	movs	r0, #1
 8000ec0:	f000 fa44 	bl	800134c <setTimer>
			   clearbut();
 8000ec4:	f7ff f9ba 	bl	800023c <clearbut>
			   HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, RESET);
 8000ec8:	2200      	movs	r2, #0
 8000eca:	2101      	movs	r1, #1
 8000ecc:	4809      	ldr	r0, [pc, #36]	; (8000ef4 <init_green_red+0xc8>)
 8000ece:	f000 fe5c 	bl	8001b8a <HAL_GPIO_WritePin>
			   	HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, RESET);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2108      	movs	r1, #8
 8000ed6:	4807      	ldr	r0, [pc, #28]	; (8000ef4 <init_green_red+0xc8>)
 8000ed8:	f000 fe57 	bl	8001b8a <HAL_GPIO_WritePin>
			   	current_mode = CUS_MODE;
 8000edc:	4b0c      	ldr	r3, [pc, #48]	; (8000f10 <init_green_red+0xe4>)
 8000ede:	2214      	movs	r2, #20
 8000ee0:	601a      	str	r2, [r3, #0]
			   	setmodecus(2);
 8000ee2:	2002      	movs	r0, #2
 8000ee4:	f7ff ff40 	bl	8000d68 <setmodecus>
			   	duration = 0;
 8000ee8:	4b0a      	ldr	r3, [pc, #40]	; (8000f14 <init_green_red+0xe8>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	601a      	str	r2, [r3, #0]
		   }

}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40010800 	.word	0x40010800
 8000ef8:	20000054 	.word	0x20000054
 8000efc:	200000bc 	.word	0x200000bc
 8000f00:	20000060 	.word	0x20000060
 8000f04:	200000b0 	.word	0x200000b0
 8000f08:	20000068 	.word	0x20000068
 8000f0c:	2000006c 	.word	0x2000006c
 8000f10:	20000080 	.word	0x20000080
 8000f14:	200000d0 	.word	0x200000d0

08000f18 <init_amber_red>:
void init_amber_red(void){ // on vang
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
				HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, RESET);    // Đỏ sáng - Line 1
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	2101      	movs	r1, #1
 8000f20:	481a      	ldr	r0, [pc, #104]	; (8000f8c <init_amber_red+0x74>)
 8000f22:	f000 fe32 	bl	8001b8a <HAL_GPIO_WritePin>
			 	 HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, SET); // Vàng tắt - Line 1
 8000f26:	2201      	movs	r2, #1
 8000f28:	2102      	movs	r1, #2
 8000f2a:	4818      	ldr	r0, [pc, #96]	; (8000f8c <init_amber_red+0x74>)
 8000f2c:	f000 fe2d 	bl	8001b8a <HAL_GPIO_WritePin>
			 	 HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, SET);   // Xanh tắt - Line 1
 8000f30:	2201      	movs	r2, #1
 8000f32:	2104      	movs	r1, #4
 8000f34:	4815      	ldr	r0, [pc, #84]	; (8000f8c <init_amber_red+0x74>)
 8000f36:	f000 fe28 	bl	8001b8a <HAL_GPIO_WritePin>

			    // Cấu hình Line 2
			    HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, SET); // Xanh sáng - Line 2
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	2120      	movs	r1, #32
 8000f3e:	4813      	ldr	r0, [pc, #76]	; (8000f8c <init_amber_red+0x74>)
 8000f40:	f000 fe23 	bl	8001b8a <HAL_GPIO_WritePin>
			    HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, RESET); // Vàng tắt - Line 2
 8000f44:	2200      	movs	r2, #0
 8000f46:	2110      	movs	r1, #16
 8000f48:	4810      	ldr	r0, [pc, #64]	; (8000f8c <init_amber_red+0x74>)
 8000f4a:	f000 fe1e 	bl	8001b8a <HAL_GPIO_WritePin>
			    HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, SET);
 8000f4e:	2201      	movs	r2, #1
 8000f50:	2108      	movs	r1, #8
 8000f52:	480e      	ldr	r0, [pc, #56]	; (8000f8c <init_amber_red+0x74>)
 8000f54:	f000 fe19 	bl	8001b8a <HAL_GPIO_WritePin>
	if(isTimerExpired(0)==1){
 8000f58:	2000      	movs	r0, #0
 8000f5a:	f000 fa47 	bl	80013ec <isTimerExpired>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b01      	cmp	r3, #1
 8000f62:	d110      	bne.n	8000f86 <init_amber_red+0x6e>
		setTimer(0, green_on);
 8000f64:	4b0a      	ldr	r3, [pc, #40]	; (8000f90 <init_amber_red+0x78>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4619      	mov	r1, r3
 8000f6a:	2000      	movs	r0, #0
 8000f6c:	f000 f9ee 	bl	800134c <setTimer>
		status = RED_GREEN;
 8000f70:	4b08      	ldr	r3, [pc, #32]	; (8000f94 <init_amber_red+0x7c>)
 8000f72:	2204      	movs	r2, #4
 8000f74:	601a      	str	r2, [r3, #0]
		setmode1(green_state,red_state);
 8000f76:	4b08      	ldr	r3, [pc, #32]	; (8000f98 <init_amber_red+0x80>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4a08      	ldr	r2, [pc, #32]	; (8000f9c <init_amber_red+0x84>)
 8000f7c:	6812      	ldr	r2, [r2, #0]
 8000f7e:	4611      	mov	r1, r2
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff fe7d 	bl	8000c80 <setmode1>
	}
}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40010800 	.word	0x40010800
 8000f90:	20000058 	.word	0x20000058
 8000f94:	200000bc 	.word	0x200000bc
 8000f98:	20000064 	.word	0x20000064
 8000f9c:	2000005c 	.word	0x2000005c

08000fa0 <init_red_green>:
void init_red_green(void){
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
				HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, SET);    // Đỏ sáng - Line 1
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	481a      	ldr	r0, [pc, #104]	; (8001014 <init_red_green+0x74>)
 8000faa:	f000 fdee 	bl	8001b8a <HAL_GPIO_WritePin>
			 	 HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, SET); // Vàng tắt - Line 1
 8000fae:	2201      	movs	r2, #1
 8000fb0:	2102      	movs	r1, #2
 8000fb2:	4818      	ldr	r0, [pc, #96]	; (8001014 <init_red_green+0x74>)
 8000fb4:	f000 fde9 	bl	8001b8a <HAL_GPIO_WritePin>
			 	 HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, RESET);   // Xanh tắt - Line 1
 8000fb8:	2200      	movs	r2, #0
 8000fba:	2104      	movs	r1, #4
 8000fbc:	4815      	ldr	r0, [pc, #84]	; (8001014 <init_red_green+0x74>)
 8000fbe:	f000 fde4 	bl	8001b8a <HAL_GPIO_WritePin>

			    // Cấu hình Line 2
			    HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, SET); // Xanh sáng - Line 2
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	2120      	movs	r1, #32
 8000fc6:	4813      	ldr	r0, [pc, #76]	; (8001014 <init_red_green+0x74>)
 8000fc8:	f000 fddf 	bl	8001b8a <HAL_GPIO_WritePin>
			    HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, SET); // Vàng tắt - Line 2
 8000fcc:	2201      	movs	r2, #1
 8000fce:	2110      	movs	r1, #16
 8000fd0:	4810      	ldr	r0, [pc, #64]	; (8001014 <init_red_green+0x74>)
 8000fd2:	f000 fdda 	bl	8001b8a <HAL_GPIO_WritePin>
			    HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, RESET);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2108      	movs	r1, #8
 8000fda:	480e      	ldr	r0, [pc, #56]	; (8001014 <init_red_green+0x74>)
 8000fdc:	f000 fdd5 	bl	8001b8a <HAL_GPIO_WritePin>

	if(isTimerExpired(0)==1){
 8000fe0:	2000      	movs	r0, #0
 8000fe2:	f000 fa03 	bl	80013ec <isTimerExpired>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d110      	bne.n	800100e <init_red_green+0x6e>
		 	 	   // on do line 2
				setmode1(yellow_state,yellow_state);
 8000fec:	4b0a      	ldr	r3, [pc, #40]	; (8001018 <init_red_green+0x78>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a09      	ldr	r2, [pc, #36]	; (8001018 <init_red_green+0x78>)
 8000ff2:	6812      	ldr	r2, [r2, #0]
 8000ff4:	4611      	mov	r1, r2
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff fe42 	bl	8000c80 <setmode1>
		        setTimer(0, yellow_on);
 8000ffc:	4b07      	ldr	r3, [pc, #28]	; (800101c <init_red_green+0x7c>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4619      	mov	r1, r3
 8001002:	2000      	movs	r0, #0
 8001004:	f000 f9a2 	bl	800134c <setTimer>
		        status = RED_AMBER;
 8001008:	4b05      	ldr	r3, [pc, #20]	; (8001020 <init_red_green+0x80>)
 800100a:	2205      	movs	r2, #5
 800100c:	601a      	str	r2, [r3, #0]
	}
}
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40010800 	.word	0x40010800
 8001018:	20000060 	.word	0x20000060
 800101c:	20000054 	.word	0x20000054
 8001020:	200000bc 	.word	0x200000bc

08001024 <init_red_amber>:
void init_red_amber(void){
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
				HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, SET);    // Đỏ sáng - Line 1
 8001028:	2201      	movs	r2, #1
 800102a:	2101      	movs	r1, #1
 800102c:	481a      	ldr	r0, [pc, #104]	; (8001098 <init_red_amber+0x74>)
 800102e:	f000 fdac 	bl	8001b8a <HAL_GPIO_WritePin>
			 	 HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, RESET); // Vàng tắt - Line 1
 8001032:	2200      	movs	r2, #0
 8001034:	2102      	movs	r1, #2
 8001036:	4818      	ldr	r0, [pc, #96]	; (8001098 <init_red_amber+0x74>)
 8001038:	f000 fda7 	bl	8001b8a <HAL_GPIO_WritePin>
			 	 HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, SET);   // Xanh tắt - Line 1
 800103c:	2201      	movs	r2, #1
 800103e:	2104      	movs	r1, #4
 8001040:	4815      	ldr	r0, [pc, #84]	; (8001098 <init_red_amber+0x74>)
 8001042:	f000 fda2 	bl	8001b8a <HAL_GPIO_WritePin>

			    // Cấu hình Line 2
			    HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, SET); // Xanh sáng - Line 2
 8001046:	2201      	movs	r2, #1
 8001048:	2120      	movs	r1, #32
 800104a:	4813      	ldr	r0, [pc, #76]	; (8001098 <init_red_amber+0x74>)
 800104c:	f000 fd9d 	bl	8001b8a <HAL_GPIO_WritePin>
			    HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, SET); // Vàng tắt - Line 2
 8001050:	2201      	movs	r2, #1
 8001052:	2110      	movs	r1, #16
 8001054:	4810      	ldr	r0, [pc, #64]	; (8001098 <init_red_amber+0x74>)
 8001056:	f000 fd98 	bl	8001b8a <HAL_GPIO_WritePin>
			    HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, RESET);
 800105a:	2200      	movs	r2, #0
 800105c:	2108      	movs	r1, #8
 800105e:	480e      	ldr	r0, [pc, #56]	; (8001098 <init_red_amber+0x74>)
 8001060:	f000 fd93 	bl	8001b8a <HAL_GPIO_WritePin>

	if(isTimerExpired(0)==1){
 8001064:	2000      	movs	r0, #0
 8001066:	f000 f9c1 	bl	80013ec <isTimerExpired>
 800106a:	4603      	mov	r3, r0
 800106c:	2b01      	cmp	r3, #1
 800106e:	d110      	bne.n	8001092 <init_red_amber+0x6e>
		 setTimer(0, green_on);
 8001070:	4b0a      	ldr	r3, [pc, #40]	; (800109c <init_red_amber+0x78>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4619      	mov	r1, r3
 8001076:	2000      	movs	r0, #0
 8001078:	f000 f968 	bl	800134c <setTimer>
		 status = GREEN_RED;
 800107c:	4b08      	ldr	r3, [pc, #32]	; (80010a0 <init_red_amber+0x7c>)
 800107e:	2202      	movs	r2, #2
 8001080:	601a      	str	r2, [r3, #0]
		 setmode1(red_state,green_state);
 8001082:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <init_red_amber+0x80>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a08      	ldr	r2, [pc, #32]	; (80010a8 <init_red_amber+0x84>)
 8001088:	6812      	ldr	r2, [r2, #0]
 800108a:	4611      	mov	r1, r2
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff fdf7 	bl	8000c80 <setmode1>
	}
}
 8001092:	bf00      	nop
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	40010800 	.word	0x40010800
 800109c:	20000058 	.word	0x20000058
 80010a0:	200000bc 	.word	0x200000bc
 80010a4:	2000005c 	.word	0x2000005c
 80010a8:	20000064 	.word	0x20000064

080010ac <model_2>:
void model_2(){
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
	if(buttonFlags[1]==1){
 80010b0:	4b25      	ldr	r3, [pc, #148]	; (8001148 <model_2+0x9c>)
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d144      	bne.n	8001142 <model_2+0x96>
			duration++;
 80010b8:	4b24      	ldr	r3, [pc, #144]	; (800114c <model_2+0xa0>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	3301      	adds	r3, #1
 80010be:	4a23      	ldr	r2, [pc, #140]	; (800114c <model_2+0xa0>)
 80010c0:	6013      	str	r3, [r2, #0]
			if(duration!=0){
 80010c2:	4b22      	ldr	r3, [pc, #136]	; (800114c <model_2+0xa0>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d031      	beq.n	800112e <model_2+0x82>
				switch(status){
 80010ca:	4b21      	ldr	r3, [pc, #132]	; (8001150 <model_2+0xa4>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	2b0f      	cmp	r3, #15
 80010d0:	d013      	beq.n	80010fa <model_2+0x4e>
 80010d2:	2b0f      	cmp	r3, #15
 80010d4:	dc2c      	bgt.n	8001130 <model_2+0x84>
 80010d6:	2b0d      	cmp	r3, #13
 80010d8:	d002      	beq.n	80010e0 <model_2+0x34>
 80010da:	2b0e      	cmp	r3, #14
 80010dc:	d01a      	beq.n	8001114 <model_2+0x68>
 80010de:	e027      	b.n	8001130 <model_2+0x84>
						case MAN_RED:
							//decrease_time_mode1();
							red_on = duration*1000;
 80010e0:	4b1a      	ldr	r3, [pc, #104]	; (800114c <model_2+0xa0>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010e8:	fb02 f303 	mul.w	r3, r2, r3
 80010ec:	4a19      	ldr	r2, [pc, #100]	; (8001154 <model_2+0xa8>)
 80010ee:	6013      	str	r3, [r2, #0]
							red_state = duration;
 80010f0:	4b16      	ldr	r3, [pc, #88]	; (800114c <model_2+0xa0>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a18      	ldr	r2, [pc, #96]	; (8001158 <model_2+0xac>)
 80010f6:	6013      	str	r3, [r2, #0]
							break;
 80010f8:	e01a      	b.n	8001130 <model_2+0x84>
						case MAN_YELLOW:
							yellow_on = duration*1000;
 80010fa:	4b14      	ldr	r3, [pc, #80]	; (800114c <model_2+0xa0>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001102:	fb02 f303 	mul.w	r3, r2, r3
 8001106:	4a15      	ldr	r2, [pc, #84]	; (800115c <model_2+0xb0>)
 8001108:	6013      	str	r3, [r2, #0]
							yellow_state = duration;
 800110a:	4b10      	ldr	r3, [pc, #64]	; (800114c <model_2+0xa0>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a14      	ldr	r2, [pc, #80]	; (8001160 <model_2+0xb4>)
 8001110:	6013      	str	r3, [r2, #0]
							break;
 8001112:	e00d      	b.n	8001130 <model_2+0x84>
						case MAN_GREEN:
							green_on = duration*1000;
 8001114:	4b0d      	ldr	r3, [pc, #52]	; (800114c <model_2+0xa0>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800111c:	fb02 f303 	mul.w	r3, r2, r3
 8001120:	4a10      	ldr	r2, [pc, #64]	; (8001164 <model_2+0xb8>)
 8001122:	6013      	str	r3, [r2, #0]
							green_state = duration;
 8001124:	4b09      	ldr	r3, [pc, #36]	; (800114c <model_2+0xa0>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a0f      	ldr	r2, [pc, #60]	; (8001168 <model_2+0xbc>)
 800112a:	6013      	str	r3, [r2, #0]
													break;
 800112c:	e000      	b.n	8001130 <model_2+0x84>
			}}
 800112e:	bf00      	nop
			clearbut();
 8001130:	f7ff f884 	bl	800023c <clearbut>
			if(duration>99){
 8001134:	4b05      	ldr	r3, [pc, #20]	; (800114c <model_2+0xa0>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2b63      	cmp	r3, #99	; 0x63
 800113a:	dd02      	ble.n	8001142 <model_2+0x96>
				duration=1;
 800113c:	4b03      	ldr	r3, [pc, #12]	; (800114c <model_2+0xa0>)
 800113e:	2201      	movs	r2, #1
 8001140:	601a      	str	r2, [r3, #0]
			}
		}
}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	200000b0 	.word	0x200000b0
 800114c:	200000d0 	.word	0x200000d0
 8001150:	200000bc 	.word	0x200000bc
 8001154:	20000050 	.word	0x20000050
 8001158:	2000005c 	.word	0x2000005c
 800115c:	20000054 	.word	0x20000054
 8001160:	20000060 	.word	0x20000060
 8001164:	20000058 	.word	0x20000058
 8001168:	20000064 	.word	0x20000064

0800116c <init_man_red>:

void init_man_red(){
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0

	if(isTimerExpired(1)==1){
 8001170:	2001      	movs	r0, #1
 8001172:	f000 f93b 	bl	80013ec <isTimerExpired>
 8001176:	4603      	mov	r3, r0
 8001178:	2b01      	cmp	r3, #1
 800117a:	d10d      	bne.n	8001198 <init_man_red+0x2c>
		HAL_GPIO_TogglePin(RED_1_GPIO_Port, RED_1_Pin);
 800117c:	2101      	movs	r1, #1
 800117e:	4825      	ldr	r0, [pc, #148]	; (8001214 <init_man_red+0xa8>)
 8001180:	f000 fd1b 	bl	8001bba <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(RED_2_GPIO_Port, RED_2_Pin);
 8001184:	2108      	movs	r1, #8
 8001186:	4823      	ldr	r0, [pc, #140]	; (8001214 <init_man_red+0xa8>)
 8001188:	f000 fd17 	bl	8001bba <HAL_GPIO_TogglePin>
		setTimer(1, update_time_red);
 800118c:	4b22      	ldr	r3, [pc, #136]	; (8001218 <init_man_red+0xac>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4619      	mov	r1, r3
 8001192:	2001      	movs	r0, #1
 8001194:	f000 f8da 	bl	800134c <setTimer>
	}
	if(buttonFlags[0]==1){
 8001198:	4b20      	ldr	r3, [pc, #128]	; (800121c <init_man_red+0xb0>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2b01      	cmp	r3, #1
 800119e:	d123      	bne.n	80011e8 <init_man_red+0x7c>
		buttonFlags[0]= 0;
 80011a0:	4b1e      	ldr	r3, [pc, #120]	; (800121c <init_man_red+0xb0>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
		status = MAN_YELLOW;
 80011a6:	4b1e      	ldr	r3, [pc, #120]	; (8001220 <init_man_red+0xb4>)
 80011a8:	220f      	movs	r2, #15
 80011aa:	601a      	str	r2, [r3, #0]
		setTimer(0,time_stage_2);
 80011ac:	4b1d      	ldr	r3, [pc, #116]	; (8001224 <init_man_red+0xb8>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4619      	mov	r1, r3
 80011b2:	2000      	movs	r0, #0
 80011b4:	f000 f8ca 	bl	800134c <setTimer>
		init_automatic();
 80011b8:	f7fe ffc8 	bl	800014c <init_automatic>
		setTimer(1, update_time_yellow);
 80011bc:	4b1a      	ldr	r3, [pc, #104]	; (8001228 <init_man_red+0xbc>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4619      	mov	r1, r3
 80011c2:	2001      	movs	r0, #1
 80011c4:	f000 f8c2 	bl	800134c <setTimer>
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, RESET);
 80011c8:	2200      	movs	r2, #0
 80011ca:	2102      	movs	r1, #2
 80011cc:	4811      	ldr	r0, [pc, #68]	; (8001214 <init_man_red+0xa8>)
 80011ce:	f000 fcdc 	bl	8001b8a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, RESET);
 80011d2:	2200      	movs	r2, #0
 80011d4:	2110      	movs	r1, #16
 80011d6:	480f      	ldr	r0, [pc, #60]	; (8001214 <init_man_red+0xa8>)
 80011d8:	f000 fcd7 	bl	8001b8a <HAL_GPIO_WritePin>
			setmodecus(3);
 80011dc:	2003      	movs	r0, #3
 80011de:	f7ff fdc3 	bl	8000d68 <setmodecus>
			duration = 0;
 80011e2:	4b12      	ldr	r3, [pc, #72]	; (800122c <init_man_red+0xc0>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]

	}
	if(isTimerExpired(0)==1){
 80011e8:	2000      	movs	r0, #0
 80011ea:	f000 f8ff 	bl	80013ec <isTimerExpired>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b01      	cmp	r3, #1
 80011f2:	d10a      	bne.n	800120a <init_man_red+0x9e>
		status = GREEN_RED;
 80011f4:	4b0a      	ldr	r3, [pc, #40]	; (8001220 <init_man_red+0xb4>)
 80011f6:	2202      	movs	r2, #2
 80011f8:	601a      	str	r2, [r3, #0]
		setTimer(0, green_on);
 80011fa:	4b0d      	ldr	r3, [pc, #52]	; (8001230 <init_man_red+0xc4>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4619      	mov	r1, r3
 8001200:	2000      	movs	r0, #0
 8001202:	f000 f8a3 	bl	800134c <setTimer>
		init_automatic();
 8001206:	f7fe ffa1 	bl	800014c <init_automatic>
	}
	return_mode1();
 800120a:	f7ff fd13 	bl	8000c34 <return_mode1>
}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40010800 	.word	0x40010800
 8001218:	2000006c 	.word	0x2000006c
 800121c:	200000b0 	.word	0x200000b0
 8001220:	200000bc 	.word	0x200000bc
 8001224:	20000068 	.word	0x20000068
 8001228:	20000070 	.word	0x20000070
 800122c:	200000d0 	.word	0x200000d0
 8001230:	20000058 	.word	0x20000058

08001234 <init_man_yellow>:
void init_man_yellow(){
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0

	if (isTimerExpired(1) == 1) {
 8001238:	2001      	movs	r0, #1
 800123a:	f000 f8d7 	bl	80013ec <isTimerExpired>
 800123e:	4603      	mov	r3, r0
 8001240:	2b01      	cmp	r3, #1
 8001242:	d10d      	bne.n	8001260 <init_man_yellow+0x2c>
	    HAL_GPIO_TogglePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin);
 8001244:	2102      	movs	r1, #2
 8001246:	481c      	ldr	r0, [pc, #112]	; (80012b8 <init_man_yellow+0x84>)
 8001248:	f000 fcb7 	bl	8001bba <HAL_GPIO_TogglePin>
	    HAL_GPIO_TogglePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin);
 800124c:	2110      	movs	r1, #16
 800124e:	481a      	ldr	r0, [pc, #104]	; (80012b8 <init_man_yellow+0x84>)
 8001250:	f000 fcb3 	bl	8001bba <HAL_GPIO_TogglePin>
	    setTimer(1, update_time_yellow);
 8001254:	4b19      	ldr	r3, [pc, #100]	; (80012bc <init_man_yellow+0x88>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4619      	mov	r1, r3
 800125a:	2001      	movs	r0, #1
 800125c:	f000 f876 	bl	800134c <setTimer>
	}
	if(buttonFlags[0]==1){
 8001260:	4b17      	ldr	r3, [pc, #92]	; (80012c0 <init_man_yellow+0x8c>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	2b01      	cmp	r3, #1
 8001266:	d123      	bne.n	80012b0 <init_man_yellow+0x7c>
			buttonFlags[0]= 0;
 8001268:	4b15      	ldr	r3, [pc, #84]	; (80012c0 <init_man_yellow+0x8c>)
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
			status = MAN_GREEN;
 800126e:	4b15      	ldr	r3, [pc, #84]	; (80012c4 <init_man_yellow+0x90>)
 8001270:	220e      	movs	r2, #14
 8001272:	601a      	str	r2, [r3, #0]
			setTimer(0,time_stage_2);
 8001274:	4b14      	ldr	r3, [pc, #80]	; (80012c8 <init_man_yellow+0x94>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4619      	mov	r1, r3
 800127a:	2000      	movs	r0, #0
 800127c:	f000 f866 	bl	800134c <setTimer>
			init_automatic();
 8001280:	f7fe ff64 	bl	800014c <init_automatic>
			setTimer(1, update_time_green);
 8001284:	4b11      	ldr	r3, [pc, #68]	; (80012cc <init_man_yellow+0x98>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4619      	mov	r1, r3
 800128a:	2001      	movs	r0, #1
 800128c:	f000 f85e 	bl	800134c <setTimer>
			HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, RESET);
 8001290:	2200      	movs	r2, #0
 8001292:	2104      	movs	r1, #4
 8001294:	4808      	ldr	r0, [pc, #32]	; (80012b8 <init_man_yellow+0x84>)
 8001296:	f000 fc78 	bl	8001b8a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, RESET);
 800129a:	2200      	movs	r2, #0
 800129c:	2120      	movs	r1, #32
 800129e:	4806      	ldr	r0, [pc, #24]	; (80012b8 <init_man_yellow+0x84>)
 80012a0:	f000 fc73 	bl	8001b8a <HAL_GPIO_WritePin>
				setmodecus(4);
 80012a4:	2004      	movs	r0, #4
 80012a6:	f7ff fd5f 	bl	8000d68 <setmodecus>
				duration = 0;
 80012aa:	4b09      	ldr	r3, [pc, #36]	; (80012d0 <init_man_yellow+0x9c>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]

		}
	return_mode1();
 80012b0:	f7ff fcc0 	bl	8000c34 <return_mode1>
}
 80012b4:	bf00      	nop
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	40010800 	.word	0x40010800
 80012bc:	20000070 	.word	0x20000070
 80012c0:	200000b0 	.word	0x200000b0
 80012c4:	200000bc 	.word	0x200000bc
 80012c8:	20000068 	.word	0x20000068
 80012cc:	20000074 	.word	0x20000074
 80012d0:	200000d0 	.word	0x200000d0

080012d4 <init_man_green>:
void init_man_green(){
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
	if (isTimerExpired(1) == 1) {
 80012d8:	2001      	movs	r0, #1
 80012da:	f000 f887 	bl	80013ec <isTimerExpired>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d10d      	bne.n	8001300 <init_man_green+0x2c>
	    HAL_GPIO_TogglePin(GREEN_1_GPIO_Port, GREEN_1_Pin);
 80012e4:	2104      	movs	r1, #4
 80012e6:	4813      	ldr	r0, [pc, #76]	; (8001334 <init_man_green+0x60>)
 80012e8:	f000 fc67 	bl	8001bba <HAL_GPIO_TogglePin>
	    HAL_GPIO_TogglePin(GREEN_2_GPIO_Port, GREEN_2_Pin);
 80012ec:	2120      	movs	r1, #32
 80012ee:	4811      	ldr	r0, [pc, #68]	; (8001334 <init_man_green+0x60>)
 80012f0:	f000 fc63 	bl	8001bba <HAL_GPIO_TogglePin>
	    setTimer(1, update_time_green);
 80012f4:	4b10      	ldr	r3, [pc, #64]	; (8001338 <init_man_green+0x64>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4619      	mov	r1, r3
 80012fa:	2001      	movs	r0, #1
 80012fc:	f000 f826 	bl	800134c <setTimer>
	}
	if(buttonFlags[0]==1){
 8001300:	4b0e      	ldr	r3, [pc, #56]	; (800133c <init_man_green+0x68>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2b01      	cmp	r3, #1
 8001306:	d110      	bne.n	800132a <init_man_green+0x56>
			buttonFlags[0]= 0;
 8001308:	4b0c      	ldr	r3, [pc, #48]	; (800133c <init_man_green+0x68>)
 800130a:	2200      	movs	r2, #0
 800130c:	601a      	str	r2, [r3, #0]
			status = GREEN_RED;
 800130e:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <init_man_green+0x6c>)
 8001310:	2202      	movs	r2, #2
 8001312:	601a      	str	r2, [r3, #0]
			setTimer(0,green_on);
 8001314:	4b0b      	ldr	r3, [pc, #44]	; (8001344 <init_man_green+0x70>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4619      	mov	r1, r3
 800131a:	2000      	movs	r0, #0
 800131c:	f000 f816 	bl	800134c <setTimer>
			init_automatic();
 8001320:	f7fe ff14 	bl	800014c <init_automatic>
			current_mode = MODE_1;
 8001324:	4b08      	ldr	r3, [pc, #32]	; (8001348 <init_man_green+0x74>)
 8001326:	2213      	movs	r2, #19
 8001328:	601a      	str	r2, [r3, #0]
		}
	return_mode1();
 800132a:	f7ff fc83 	bl	8000c34 <return_mode1>
}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	40010800 	.word	0x40010800
 8001338:	20000074 	.word	0x20000074
 800133c:	200000b0 	.word	0x200000b0
 8001340:	200000bc 	.word	0x200000bc
 8001344:	20000058 	.word	0x20000058
 8001348:	20000080 	.word	0x20000080

0800134c <setTimer>:
#define MAX_COUNTER 10

int timerCounter[MAX_COUNTER];
int timerFlag[MAX_COUNTER];

void setTimer(int index, int counter){
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	6039      	str	r1, [r7, #0]
    timerCounter[index] = counter / 10;
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	4a09      	ldr	r2, [pc, #36]	; (8001380 <setTimer+0x34>)
 800135a:	fb82 1203 	smull	r1, r2, r2, r3
 800135e:	1092      	asrs	r2, r2, #2
 8001360:	17db      	asrs	r3, r3, #31
 8001362:	1ad2      	subs	r2, r2, r3
 8001364:	4907      	ldr	r1, [pc, #28]	; (8001384 <setTimer+0x38>)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    timerFlag[index] = 0;
 800136c:	4a06      	ldr	r2, [pc, #24]	; (8001388 <setTimer+0x3c>)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2100      	movs	r1, #0
 8001372:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001376:	bf00      	nop
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr
 8001380:	66666667 	.word	0x66666667
 8001384:	20000144 	.word	0x20000144
 8001388:	2000011c 	.word	0x2000011c

0800138c <timerRun>:

void timerRun(){
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
    for(int i = 0; i < MAX_COUNTER; i++){
 8001392:	2300      	movs	r3, #0
 8001394:	607b      	str	r3, [r7, #4]
 8001396:	e01c      	b.n	80013d2 <timerRun+0x46>
        if(timerCounter[i] > 0){
 8001398:	4a12      	ldr	r2, [pc, #72]	; (80013e4 <timerRun+0x58>)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	dd08      	ble.n	80013b6 <timerRun+0x2a>
            timerCounter[i]--;
 80013a4:	4a0f      	ldr	r2, [pc, #60]	; (80013e4 <timerRun+0x58>)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ac:	1e5a      	subs	r2, r3, #1
 80013ae:	490d      	ldr	r1, [pc, #52]	; (80013e4 <timerRun+0x58>)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
        if(timerCounter[i] <= 0){
 80013b6:	4a0b      	ldr	r2, [pc, #44]	; (80013e4 <timerRun+0x58>)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	dc04      	bgt.n	80013cc <timerRun+0x40>
            timerFlag[i] = 1;
 80013c2:	4a09      	ldr	r2, [pc, #36]	; (80013e8 <timerRun+0x5c>)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2101      	movs	r1, #1
 80013c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(int i = 0; i < MAX_COUNTER; i++){
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	3301      	adds	r3, #1
 80013d0:	607b      	str	r3, [r7, #4]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2b09      	cmp	r3, #9
 80013d6:	dddf      	ble.n	8001398 <timerRun+0xc>
        }
    }
}
 80013d8:	bf00      	nop
 80013da:	bf00      	nop
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr
 80013e4:	20000144 	.word	0x20000144
 80013e8:	2000011c 	.word	0x2000011c

080013ec <isTimerExpired>:

int isTimerExpired(int index){
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
    if(timerFlag[index] == 1){
 80013f4:	4a09      	ldr	r2, [pc, #36]	; (800141c <isTimerExpired+0x30>)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d106      	bne.n	800140e <isTimerExpired+0x22>
        timerFlag[index] = 0;
 8001400:	4a06      	ldr	r2, [pc, #24]	; (800141c <isTimerExpired+0x30>)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2100      	movs	r1, #0
 8001406:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return 1;
 800140a:	2301      	movs	r3, #1
 800140c:	e000      	b.n	8001410 <isTimerExpired+0x24>
    }
    return 0;
 800140e:	2300      	movs	r3, #0
}
 8001410:	4618      	mov	r0, r3
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	2000011c 	.word	0x2000011c

08001420 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001420:	b480      	push	{r7}
 8001422:	b085      	sub	sp, #20
 8001424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001426:	4b15      	ldr	r3, [pc, #84]	; (800147c <HAL_MspInit+0x5c>)
 8001428:	699b      	ldr	r3, [r3, #24]
 800142a:	4a14      	ldr	r2, [pc, #80]	; (800147c <HAL_MspInit+0x5c>)
 800142c:	f043 0301 	orr.w	r3, r3, #1
 8001430:	6193      	str	r3, [r2, #24]
 8001432:	4b12      	ldr	r3, [pc, #72]	; (800147c <HAL_MspInit+0x5c>)
 8001434:	699b      	ldr	r3, [r3, #24]
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	60bb      	str	r3, [r7, #8]
 800143c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800143e:	4b0f      	ldr	r3, [pc, #60]	; (800147c <HAL_MspInit+0x5c>)
 8001440:	69db      	ldr	r3, [r3, #28]
 8001442:	4a0e      	ldr	r2, [pc, #56]	; (800147c <HAL_MspInit+0x5c>)
 8001444:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001448:	61d3      	str	r3, [r2, #28]
 800144a:	4b0c      	ldr	r3, [pc, #48]	; (800147c <HAL_MspInit+0x5c>)
 800144c:	69db      	ldr	r3, [r3, #28]
 800144e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001452:	607b      	str	r3, [r7, #4]
 8001454:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001456:	4b0a      	ldr	r3, [pc, #40]	; (8001480 <HAL_MspInit+0x60>)
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001462:	60fb      	str	r3, [r7, #12]
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800146a:	60fb      	str	r3, [r7, #12]
 800146c:	4a04      	ldr	r2, [pc, #16]	; (8001480 <HAL_MspInit+0x60>)
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001472:	bf00      	nop
 8001474:	3714      	adds	r7, #20
 8001476:	46bd      	mov	sp, r7
 8001478:	bc80      	pop	{r7}
 800147a:	4770      	bx	lr
 800147c:	40021000 	.word	0x40021000
 8001480:	40010000 	.word	0x40010000

08001484 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001494:	d113      	bne.n	80014be <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001496:	4b0c      	ldr	r3, [pc, #48]	; (80014c8 <HAL_TIM_Base_MspInit+0x44>)
 8001498:	69db      	ldr	r3, [r3, #28]
 800149a:	4a0b      	ldr	r2, [pc, #44]	; (80014c8 <HAL_TIM_Base_MspInit+0x44>)
 800149c:	f043 0301 	orr.w	r3, r3, #1
 80014a0:	61d3      	str	r3, [r2, #28]
 80014a2:	4b09      	ldr	r3, [pc, #36]	; (80014c8 <HAL_TIM_Base_MspInit+0x44>)
 80014a4:	69db      	ldr	r3, [r3, #28]
 80014a6:	f003 0301 	and.w	r3, r3, #1
 80014aa:	60fb      	str	r3, [r7, #12]
 80014ac:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80014ae:	2200      	movs	r2, #0
 80014b0:	2100      	movs	r1, #0
 80014b2:	201c      	movs	r0, #28
 80014b4:	f000 f9a1 	bl	80017fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80014b8:	201c      	movs	r0, #28
 80014ba:	f000 f9ba 	bl	8001832 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80014be:	bf00      	nop
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	40021000 	.word	0x40021000

080014cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014d0:	e7fe      	b.n	80014d0 <NMI_Handler+0x4>

080014d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014d2:	b480      	push	{r7}
 80014d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014d6:	e7fe      	b.n	80014d6 <HardFault_Handler+0x4>

080014d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014dc:	e7fe      	b.n	80014dc <MemManage_Handler+0x4>

080014de <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014de:	b480      	push	{r7}
 80014e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014e2:	e7fe      	b.n	80014e2 <BusFault_Handler+0x4>

080014e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014e8:	e7fe      	b.n	80014e8 <UsageFault_Handler+0x4>

080014ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014ea:	b480      	push	{r7}
 80014ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014ee:	bf00      	nop
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr

080014f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014f6:	b480      	push	{r7}
 80014f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014fa:	bf00      	nop
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bc80      	pop	{r7}
 8001500:	4770      	bx	lr

08001502 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001502:	b480      	push	{r7}
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001506:	bf00      	nop
 8001508:	46bd      	mov	sp, r7
 800150a:	bc80      	pop	{r7}
 800150c:	4770      	bx	lr

0800150e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001512:	f000 f87f 	bl	8001614 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}
	...

0800151c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001520:	4802      	ldr	r0, [pc, #8]	; (800152c <TIM2_IRQHandler+0x10>)
 8001522:	f000 ffdb 	bl	80024dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	200000d4 	.word	0x200000d4

08001530 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001534:	bf00      	nop
 8001536:	46bd      	mov	sp, r7
 8001538:	bc80      	pop	{r7}
 800153a:	4770      	bx	lr

0800153c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800153c:	f7ff fff8 	bl	8001530 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001540:	480b      	ldr	r0, [pc, #44]	; (8001570 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001542:	490c      	ldr	r1, [pc, #48]	; (8001574 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001544:	4a0c      	ldr	r2, [pc, #48]	; (8001578 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001546:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001548:	e002      	b.n	8001550 <LoopCopyDataInit>

0800154a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800154a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800154c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800154e:	3304      	adds	r3, #4

08001550 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001550:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001552:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001554:	d3f9      	bcc.n	800154a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001556:	4a09      	ldr	r2, [pc, #36]	; (800157c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001558:	4c09      	ldr	r4, [pc, #36]	; (8001580 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800155a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800155c:	e001      	b.n	8001562 <LoopFillZerobss>

0800155e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800155e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001560:	3204      	adds	r2, #4

08001562 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001562:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001564:	d3fb      	bcc.n	800155e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001566:	f001 faf9 	bl	8002b5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800156a:	f7fe ff1f 	bl	80003ac <main>
  bx lr
 800156e:	4770      	bx	lr
  ldr r0, =_sdata
 8001570:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001574:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8001578:	08002bf8 	.word	0x08002bf8
  ldr r2, =_sbss
 800157c:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8001580:	20000170 	.word	0x20000170

08001584 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001584:	e7fe      	b.n	8001584 <ADC1_2_IRQHandler>
	...

08001588 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800158c:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <HAL_Init+0x28>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a07      	ldr	r2, [pc, #28]	; (80015b0 <HAL_Init+0x28>)
 8001592:	f043 0310 	orr.w	r3, r3, #16
 8001596:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001598:	2003      	movs	r0, #3
 800159a:	f000 f923 	bl	80017e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800159e:	200f      	movs	r0, #15
 80015a0:	f000 f808 	bl	80015b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015a4:	f7ff ff3c 	bl	8001420 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	40022000 	.word	0x40022000

080015b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015bc:	4b12      	ldr	r3, [pc, #72]	; (8001608 <HAL_InitTick+0x54>)
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	4b12      	ldr	r3, [pc, #72]	; (800160c <HAL_InitTick+0x58>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	4619      	mov	r1, r3
 80015c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80015d2:	4618      	mov	r0, r3
 80015d4:	f000 f93b 	bl	800184e <HAL_SYSTICK_Config>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e00e      	b.n	8001600 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2b0f      	cmp	r3, #15
 80015e6:	d80a      	bhi.n	80015fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015e8:	2200      	movs	r2, #0
 80015ea:	6879      	ldr	r1, [r7, #4]
 80015ec:	f04f 30ff 	mov.w	r0, #4294967295
 80015f0:	f000 f903 	bl	80017fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015f4:	4a06      	ldr	r2, [pc, #24]	; (8001610 <HAL_InitTick+0x5c>)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015fa:	2300      	movs	r3, #0
 80015fc:	e000      	b.n	8001600 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
}
 8001600:	4618      	mov	r0, r3
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	20000088 	.word	0x20000088
 800160c:	20000090 	.word	0x20000090
 8001610:	2000008c 	.word	0x2000008c

08001614 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001618:	4b05      	ldr	r3, [pc, #20]	; (8001630 <HAL_IncTick+0x1c>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	461a      	mov	r2, r3
 800161e:	4b05      	ldr	r3, [pc, #20]	; (8001634 <HAL_IncTick+0x20>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4413      	add	r3, r2
 8001624:	4a03      	ldr	r2, [pc, #12]	; (8001634 <HAL_IncTick+0x20>)
 8001626:	6013      	str	r3, [r2, #0]
}
 8001628:	bf00      	nop
 800162a:	46bd      	mov	sp, r7
 800162c:	bc80      	pop	{r7}
 800162e:	4770      	bx	lr
 8001630:	20000090 	.word	0x20000090
 8001634:	2000016c 	.word	0x2000016c

08001638 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  return uwTick;
 800163c:	4b02      	ldr	r3, [pc, #8]	; (8001648 <HAL_GetTick+0x10>)
 800163e:	681b      	ldr	r3, [r3, #0]
}
 8001640:	4618      	mov	r0, r3
 8001642:	46bd      	mov	sp, r7
 8001644:	bc80      	pop	{r7}
 8001646:	4770      	bx	lr
 8001648:	2000016c 	.word	0x2000016c

0800164c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800164c:	b480      	push	{r7}
 800164e:	b085      	sub	sp, #20
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f003 0307 	and.w	r3, r3, #7
 800165a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800165c:	4b0c      	ldr	r3, [pc, #48]	; (8001690 <__NVIC_SetPriorityGrouping+0x44>)
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001662:	68ba      	ldr	r2, [r7, #8]
 8001664:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001668:	4013      	ands	r3, r2
 800166a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001674:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001678:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800167c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800167e:	4a04      	ldr	r2, [pc, #16]	; (8001690 <__NVIC_SetPriorityGrouping+0x44>)
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	60d3      	str	r3, [r2, #12]
}
 8001684:	bf00      	nop
 8001686:	3714      	adds	r7, #20
 8001688:	46bd      	mov	sp, r7
 800168a:	bc80      	pop	{r7}
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	e000ed00 	.word	0xe000ed00

08001694 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001698:	4b04      	ldr	r3, [pc, #16]	; (80016ac <__NVIC_GetPriorityGrouping+0x18>)
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	0a1b      	lsrs	r3, r3, #8
 800169e:	f003 0307 	and.w	r3, r3, #7
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bc80      	pop	{r7}
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	e000ed00 	.word	0xe000ed00

080016b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	db0b      	blt.n	80016da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016c2:	79fb      	ldrb	r3, [r7, #7]
 80016c4:	f003 021f 	and.w	r2, r3, #31
 80016c8:	4906      	ldr	r1, [pc, #24]	; (80016e4 <__NVIC_EnableIRQ+0x34>)
 80016ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ce:	095b      	lsrs	r3, r3, #5
 80016d0:	2001      	movs	r0, #1
 80016d2:	fa00 f202 	lsl.w	r2, r0, r2
 80016d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016da:	bf00      	nop
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	bc80      	pop	{r7}
 80016e2:	4770      	bx	lr
 80016e4:	e000e100 	.word	0xe000e100

080016e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	6039      	str	r1, [r7, #0]
 80016f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	db0a      	blt.n	8001712 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	b2da      	uxtb	r2, r3
 8001700:	490c      	ldr	r1, [pc, #48]	; (8001734 <__NVIC_SetPriority+0x4c>)
 8001702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001706:	0112      	lsls	r2, r2, #4
 8001708:	b2d2      	uxtb	r2, r2
 800170a:	440b      	add	r3, r1
 800170c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001710:	e00a      	b.n	8001728 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	b2da      	uxtb	r2, r3
 8001716:	4908      	ldr	r1, [pc, #32]	; (8001738 <__NVIC_SetPriority+0x50>)
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	f003 030f 	and.w	r3, r3, #15
 800171e:	3b04      	subs	r3, #4
 8001720:	0112      	lsls	r2, r2, #4
 8001722:	b2d2      	uxtb	r2, r2
 8001724:	440b      	add	r3, r1
 8001726:	761a      	strb	r2, [r3, #24]
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	bc80      	pop	{r7}
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	e000e100 	.word	0xe000e100
 8001738:	e000ed00 	.word	0xe000ed00

0800173c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800173c:	b480      	push	{r7}
 800173e:	b089      	sub	sp, #36	; 0x24
 8001740:	af00      	add	r7, sp, #0
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	60b9      	str	r1, [r7, #8]
 8001746:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f003 0307 	and.w	r3, r3, #7
 800174e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	f1c3 0307 	rsb	r3, r3, #7
 8001756:	2b04      	cmp	r3, #4
 8001758:	bf28      	it	cs
 800175a:	2304      	movcs	r3, #4
 800175c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	3304      	adds	r3, #4
 8001762:	2b06      	cmp	r3, #6
 8001764:	d902      	bls.n	800176c <NVIC_EncodePriority+0x30>
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	3b03      	subs	r3, #3
 800176a:	e000      	b.n	800176e <NVIC_EncodePriority+0x32>
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001770:	f04f 32ff 	mov.w	r2, #4294967295
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	fa02 f303 	lsl.w	r3, r2, r3
 800177a:	43da      	mvns	r2, r3
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	401a      	ands	r2, r3
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001784:	f04f 31ff 	mov.w	r1, #4294967295
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	fa01 f303 	lsl.w	r3, r1, r3
 800178e:	43d9      	mvns	r1, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001794:	4313      	orrs	r3, r2
         );
}
 8001796:	4618      	mov	r0, r3
 8001798:	3724      	adds	r7, #36	; 0x24
 800179a:	46bd      	mov	sp, r7
 800179c:	bc80      	pop	{r7}
 800179e:	4770      	bx	lr

080017a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	3b01      	subs	r3, #1
 80017ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017b0:	d301      	bcc.n	80017b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017b2:	2301      	movs	r3, #1
 80017b4:	e00f      	b.n	80017d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017b6:	4a0a      	ldr	r2, [pc, #40]	; (80017e0 <SysTick_Config+0x40>)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3b01      	subs	r3, #1
 80017bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017be:	210f      	movs	r1, #15
 80017c0:	f04f 30ff 	mov.w	r0, #4294967295
 80017c4:	f7ff ff90 	bl	80016e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017c8:	4b05      	ldr	r3, [pc, #20]	; (80017e0 <SysTick_Config+0x40>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017ce:	4b04      	ldr	r3, [pc, #16]	; (80017e0 <SysTick_Config+0x40>)
 80017d0:	2207      	movs	r2, #7
 80017d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017d4:	2300      	movs	r3, #0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	e000e010 	.word	0xe000e010

080017e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	f7ff ff2d 	bl	800164c <__NVIC_SetPriorityGrouping>
}
 80017f2:	bf00      	nop
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b086      	sub	sp, #24
 80017fe:	af00      	add	r7, sp, #0
 8001800:	4603      	mov	r3, r0
 8001802:	60b9      	str	r1, [r7, #8]
 8001804:	607a      	str	r2, [r7, #4]
 8001806:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001808:	2300      	movs	r3, #0
 800180a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800180c:	f7ff ff42 	bl	8001694 <__NVIC_GetPriorityGrouping>
 8001810:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	68b9      	ldr	r1, [r7, #8]
 8001816:	6978      	ldr	r0, [r7, #20]
 8001818:	f7ff ff90 	bl	800173c <NVIC_EncodePriority>
 800181c:	4602      	mov	r2, r0
 800181e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001822:	4611      	mov	r1, r2
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff ff5f 	bl	80016e8 <__NVIC_SetPriority>
}
 800182a:	bf00      	nop
 800182c:	3718      	adds	r7, #24
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b082      	sub	sp, #8
 8001836:	af00      	add	r7, sp, #0
 8001838:	4603      	mov	r3, r0
 800183a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800183c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff ff35 	bl	80016b0 <__NVIC_EnableIRQ>
}
 8001846:	bf00      	nop
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	b082      	sub	sp, #8
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7ff ffa2 	bl	80017a0 <SysTick_Config>
 800185c:	4603      	mov	r3, r0
}
 800185e:	4618      	mov	r0, r3
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
	...

08001868 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001868:	b480      	push	{r7}
 800186a:	b08b      	sub	sp, #44	; 0x2c
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001872:	2300      	movs	r3, #0
 8001874:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001876:	2300      	movs	r3, #0
 8001878:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800187a:	e148      	b.n	8001b0e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800187c:	2201      	movs	r2, #1
 800187e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001880:	fa02 f303 	lsl.w	r3, r2, r3
 8001884:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	69fa      	ldr	r2, [r7, #28]
 800188c:	4013      	ands	r3, r2
 800188e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001890:	69ba      	ldr	r2, [r7, #24]
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	429a      	cmp	r2, r3
 8001896:	f040 8137 	bne.w	8001b08 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	4aa3      	ldr	r2, [pc, #652]	; (8001b2c <HAL_GPIO_Init+0x2c4>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d05e      	beq.n	8001962 <HAL_GPIO_Init+0xfa>
 80018a4:	4aa1      	ldr	r2, [pc, #644]	; (8001b2c <HAL_GPIO_Init+0x2c4>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d875      	bhi.n	8001996 <HAL_GPIO_Init+0x12e>
 80018aa:	4aa1      	ldr	r2, [pc, #644]	; (8001b30 <HAL_GPIO_Init+0x2c8>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d058      	beq.n	8001962 <HAL_GPIO_Init+0xfa>
 80018b0:	4a9f      	ldr	r2, [pc, #636]	; (8001b30 <HAL_GPIO_Init+0x2c8>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d86f      	bhi.n	8001996 <HAL_GPIO_Init+0x12e>
 80018b6:	4a9f      	ldr	r2, [pc, #636]	; (8001b34 <HAL_GPIO_Init+0x2cc>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d052      	beq.n	8001962 <HAL_GPIO_Init+0xfa>
 80018bc:	4a9d      	ldr	r2, [pc, #628]	; (8001b34 <HAL_GPIO_Init+0x2cc>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d869      	bhi.n	8001996 <HAL_GPIO_Init+0x12e>
 80018c2:	4a9d      	ldr	r2, [pc, #628]	; (8001b38 <HAL_GPIO_Init+0x2d0>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d04c      	beq.n	8001962 <HAL_GPIO_Init+0xfa>
 80018c8:	4a9b      	ldr	r2, [pc, #620]	; (8001b38 <HAL_GPIO_Init+0x2d0>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d863      	bhi.n	8001996 <HAL_GPIO_Init+0x12e>
 80018ce:	4a9b      	ldr	r2, [pc, #620]	; (8001b3c <HAL_GPIO_Init+0x2d4>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d046      	beq.n	8001962 <HAL_GPIO_Init+0xfa>
 80018d4:	4a99      	ldr	r2, [pc, #612]	; (8001b3c <HAL_GPIO_Init+0x2d4>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d85d      	bhi.n	8001996 <HAL_GPIO_Init+0x12e>
 80018da:	2b12      	cmp	r3, #18
 80018dc:	d82a      	bhi.n	8001934 <HAL_GPIO_Init+0xcc>
 80018de:	2b12      	cmp	r3, #18
 80018e0:	d859      	bhi.n	8001996 <HAL_GPIO_Init+0x12e>
 80018e2:	a201      	add	r2, pc, #4	; (adr r2, 80018e8 <HAL_GPIO_Init+0x80>)
 80018e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018e8:	08001963 	.word	0x08001963
 80018ec:	0800193d 	.word	0x0800193d
 80018f0:	0800194f 	.word	0x0800194f
 80018f4:	08001991 	.word	0x08001991
 80018f8:	08001997 	.word	0x08001997
 80018fc:	08001997 	.word	0x08001997
 8001900:	08001997 	.word	0x08001997
 8001904:	08001997 	.word	0x08001997
 8001908:	08001997 	.word	0x08001997
 800190c:	08001997 	.word	0x08001997
 8001910:	08001997 	.word	0x08001997
 8001914:	08001997 	.word	0x08001997
 8001918:	08001997 	.word	0x08001997
 800191c:	08001997 	.word	0x08001997
 8001920:	08001997 	.word	0x08001997
 8001924:	08001997 	.word	0x08001997
 8001928:	08001997 	.word	0x08001997
 800192c:	08001945 	.word	0x08001945
 8001930:	08001959 	.word	0x08001959
 8001934:	4a82      	ldr	r2, [pc, #520]	; (8001b40 <HAL_GPIO_Init+0x2d8>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d013      	beq.n	8001962 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800193a:	e02c      	b.n	8001996 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	623b      	str	r3, [r7, #32]
          break;
 8001942:	e029      	b.n	8001998 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	3304      	adds	r3, #4
 800194a:	623b      	str	r3, [r7, #32]
          break;
 800194c:	e024      	b.n	8001998 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	3308      	adds	r3, #8
 8001954:	623b      	str	r3, [r7, #32]
          break;
 8001956:	e01f      	b.n	8001998 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	330c      	adds	r3, #12
 800195e:	623b      	str	r3, [r7, #32]
          break;
 8001960:	e01a      	b.n	8001998 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d102      	bne.n	8001970 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800196a:	2304      	movs	r3, #4
 800196c:	623b      	str	r3, [r7, #32]
          break;
 800196e:	e013      	b.n	8001998 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	2b01      	cmp	r3, #1
 8001976:	d105      	bne.n	8001984 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001978:	2308      	movs	r3, #8
 800197a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	69fa      	ldr	r2, [r7, #28]
 8001980:	611a      	str	r2, [r3, #16]
          break;
 8001982:	e009      	b.n	8001998 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001984:	2308      	movs	r3, #8
 8001986:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	69fa      	ldr	r2, [r7, #28]
 800198c:	615a      	str	r2, [r3, #20]
          break;
 800198e:	e003      	b.n	8001998 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001990:	2300      	movs	r3, #0
 8001992:	623b      	str	r3, [r7, #32]
          break;
 8001994:	e000      	b.n	8001998 <HAL_GPIO_Init+0x130>
          break;
 8001996:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001998:	69bb      	ldr	r3, [r7, #24]
 800199a:	2bff      	cmp	r3, #255	; 0xff
 800199c:	d801      	bhi.n	80019a2 <HAL_GPIO_Init+0x13a>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	e001      	b.n	80019a6 <HAL_GPIO_Init+0x13e>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	3304      	adds	r3, #4
 80019a6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	2bff      	cmp	r3, #255	; 0xff
 80019ac:	d802      	bhi.n	80019b4 <HAL_GPIO_Init+0x14c>
 80019ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	e002      	b.n	80019ba <HAL_GPIO_Init+0x152>
 80019b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b6:	3b08      	subs	r3, #8
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	210f      	movs	r1, #15
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	fa01 f303 	lsl.w	r3, r1, r3
 80019c8:	43db      	mvns	r3, r3
 80019ca:	401a      	ands	r2, r3
 80019cc:	6a39      	ldr	r1, [r7, #32]
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	fa01 f303 	lsl.w	r3, r1, r3
 80019d4:	431a      	orrs	r2, r3
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	f000 8090 	beq.w	8001b08 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80019e8:	4b56      	ldr	r3, [pc, #344]	; (8001b44 <HAL_GPIO_Init+0x2dc>)
 80019ea:	699b      	ldr	r3, [r3, #24]
 80019ec:	4a55      	ldr	r2, [pc, #340]	; (8001b44 <HAL_GPIO_Init+0x2dc>)
 80019ee:	f043 0301 	orr.w	r3, r3, #1
 80019f2:	6193      	str	r3, [r2, #24]
 80019f4:	4b53      	ldr	r3, [pc, #332]	; (8001b44 <HAL_GPIO_Init+0x2dc>)
 80019f6:	699b      	ldr	r3, [r3, #24]
 80019f8:	f003 0301 	and.w	r3, r3, #1
 80019fc:	60bb      	str	r3, [r7, #8]
 80019fe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001a00:	4a51      	ldr	r2, [pc, #324]	; (8001b48 <HAL_GPIO_Init+0x2e0>)
 8001a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a04:	089b      	lsrs	r3, r3, #2
 8001a06:	3302      	adds	r3, #2
 8001a08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a0c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a10:	f003 0303 	and.w	r3, r3, #3
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	220f      	movs	r2, #15
 8001a18:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1c:	43db      	mvns	r3, r3
 8001a1e:	68fa      	ldr	r2, [r7, #12]
 8001a20:	4013      	ands	r3, r2
 8001a22:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	4a49      	ldr	r2, [pc, #292]	; (8001b4c <HAL_GPIO_Init+0x2e4>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d00d      	beq.n	8001a48 <HAL_GPIO_Init+0x1e0>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	4a48      	ldr	r2, [pc, #288]	; (8001b50 <HAL_GPIO_Init+0x2e8>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d007      	beq.n	8001a44 <HAL_GPIO_Init+0x1dc>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	4a47      	ldr	r2, [pc, #284]	; (8001b54 <HAL_GPIO_Init+0x2ec>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d101      	bne.n	8001a40 <HAL_GPIO_Init+0x1d8>
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	e004      	b.n	8001a4a <HAL_GPIO_Init+0x1e2>
 8001a40:	2303      	movs	r3, #3
 8001a42:	e002      	b.n	8001a4a <HAL_GPIO_Init+0x1e2>
 8001a44:	2301      	movs	r3, #1
 8001a46:	e000      	b.n	8001a4a <HAL_GPIO_Init+0x1e2>
 8001a48:	2300      	movs	r3, #0
 8001a4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a4c:	f002 0203 	and.w	r2, r2, #3
 8001a50:	0092      	lsls	r2, r2, #2
 8001a52:	4093      	lsls	r3, r2
 8001a54:	68fa      	ldr	r2, [r7, #12]
 8001a56:	4313      	orrs	r3, r2
 8001a58:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a5a:	493b      	ldr	r1, [pc, #236]	; (8001b48 <HAL_GPIO_Init+0x2e0>)
 8001a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a5e:	089b      	lsrs	r3, r3, #2
 8001a60:	3302      	adds	r3, #2
 8001a62:	68fa      	ldr	r2, [r7, #12]
 8001a64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d006      	beq.n	8001a82 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a74:	4b38      	ldr	r3, [pc, #224]	; (8001b58 <HAL_GPIO_Init+0x2f0>)
 8001a76:	689a      	ldr	r2, [r3, #8]
 8001a78:	4937      	ldr	r1, [pc, #220]	; (8001b58 <HAL_GPIO_Init+0x2f0>)
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	608b      	str	r3, [r1, #8]
 8001a80:	e006      	b.n	8001a90 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a82:	4b35      	ldr	r3, [pc, #212]	; (8001b58 <HAL_GPIO_Init+0x2f0>)
 8001a84:	689a      	ldr	r2, [r3, #8]
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	4933      	ldr	r1, [pc, #204]	; (8001b58 <HAL_GPIO_Init+0x2f0>)
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d006      	beq.n	8001aaa <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a9c:	4b2e      	ldr	r3, [pc, #184]	; (8001b58 <HAL_GPIO_Init+0x2f0>)
 8001a9e:	68da      	ldr	r2, [r3, #12]
 8001aa0:	492d      	ldr	r1, [pc, #180]	; (8001b58 <HAL_GPIO_Init+0x2f0>)
 8001aa2:	69bb      	ldr	r3, [r7, #24]
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	60cb      	str	r3, [r1, #12]
 8001aa8:	e006      	b.n	8001ab8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001aaa:	4b2b      	ldr	r3, [pc, #172]	; (8001b58 <HAL_GPIO_Init+0x2f0>)
 8001aac:	68da      	ldr	r2, [r3, #12]
 8001aae:	69bb      	ldr	r3, [r7, #24]
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	4929      	ldr	r1, [pc, #164]	; (8001b58 <HAL_GPIO_Init+0x2f0>)
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d006      	beq.n	8001ad2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ac4:	4b24      	ldr	r3, [pc, #144]	; (8001b58 <HAL_GPIO_Init+0x2f0>)
 8001ac6:	685a      	ldr	r2, [r3, #4]
 8001ac8:	4923      	ldr	r1, [pc, #140]	; (8001b58 <HAL_GPIO_Init+0x2f0>)
 8001aca:	69bb      	ldr	r3, [r7, #24]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	604b      	str	r3, [r1, #4]
 8001ad0:	e006      	b.n	8001ae0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001ad2:	4b21      	ldr	r3, [pc, #132]	; (8001b58 <HAL_GPIO_Init+0x2f0>)
 8001ad4:	685a      	ldr	r2, [r3, #4]
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	43db      	mvns	r3, r3
 8001ada:	491f      	ldr	r1, [pc, #124]	; (8001b58 <HAL_GPIO_Init+0x2f0>)
 8001adc:	4013      	ands	r3, r2
 8001ade:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d006      	beq.n	8001afa <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001aec:	4b1a      	ldr	r3, [pc, #104]	; (8001b58 <HAL_GPIO_Init+0x2f0>)
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	4919      	ldr	r1, [pc, #100]	; (8001b58 <HAL_GPIO_Init+0x2f0>)
 8001af2:	69bb      	ldr	r3, [r7, #24]
 8001af4:	4313      	orrs	r3, r2
 8001af6:	600b      	str	r3, [r1, #0]
 8001af8:	e006      	b.n	8001b08 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001afa:	4b17      	ldr	r3, [pc, #92]	; (8001b58 <HAL_GPIO_Init+0x2f0>)
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	43db      	mvns	r3, r3
 8001b02:	4915      	ldr	r1, [pc, #84]	; (8001b58 <HAL_GPIO_Init+0x2f0>)
 8001b04:	4013      	ands	r3, r2
 8001b06:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b14:	fa22 f303 	lsr.w	r3, r2, r3
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	f47f aeaf 	bne.w	800187c <HAL_GPIO_Init+0x14>
  }
}
 8001b1e:	bf00      	nop
 8001b20:	bf00      	nop
 8001b22:	372c      	adds	r7, #44	; 0x2c
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bc80      	pop	{r7}
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	10320000 	.word	0x10320000
 8001b30:	10310000 	.word	0x10310000
 8001b34:	10220000 	.word	0x10220000
 8001b38:	10210000 	.word	0x10210000
 8001b3c:	10120000 	.word	0x10120000
 8001b40:	10110000 	.word	0x10110000
 8001b44:	40021000 	.word	0x40021000
 8001b48:	40010000 	.word	0x40010000
 8001b4c:	40010800 	.word	0x40010800
 8001b50:	40010c00 	.word	0x40010c00
 8001b54:	40011000 	.word	0x40011000
 8001b58:	40010400 	.word	0x40010400

08001b5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	460b      	mov	r3, r1
 8001b66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	689a      	ldr	r2, [r3, #8]
 8001b6c:	887b      	ldrh	r3, [r7, #2]
 8001b6e:	4013      	ands	r3, r2
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d002      	beq.n	8001b7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b74:	2301      	movs	r3, #1
 8001b76:	73fb      	strb	r3, [r7, #15]
 8001b78:	e001      	b.n	8001b7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3714      	adds	r7, #20
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bc80      	pop	{r7}
 8001b88:	4770      	bx	lr

08001b8a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b8a:	b480      	push	{r7}
 8001b8c:	b083      	sub	sp, #12
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
 8001b92:	460b      	mov	r3, r1
 8001b94:	807b      	strh	r3, [r7, #2]
 8001b96:	4613      	mov	r3, r2
 8001b98:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b9a:	787b      	ldrb	r3, [r7, #1]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d003      	beq.n	8001ba8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ba0:	887a      	ldrh	r2, [r7, #2]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ba6:	e003      	b.n	8001bb0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ba8:	887b      	ldrh	r3, [r7, #2]
 8001baa:	041a      	lsls	r2, r3, #16
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	611a      	str	r2, [r3, #16]
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bc80      	pop	{r7}
 8001bb8:	4770      	bx	lr

08001bba <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001bba:	b480      	push	{r7}
 8001bbc:	b085      	sub	sp, #20
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	6078      	str	r0, [r7, #4]
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001bcc:	887a      	ldrh	r2, [r7, #2]
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	041a      	lsls	r2, r3, #16
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	43d9      	mvns	r1, r3
 8001bd8:	887b      	ldrh	r3, [r7, #2]
 8001bda:	400b      	ands	r3, r1
 8001bdc:	431a      	orrs	r2, r3
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	611a      	str	r2, [r3, #16]
}
 8001be2:	bf00      	nop
 8001be4:	3714      	adds	r7, #20
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bc80      	pop	{r7}
 8001bea:	4770      	bx	lr

08001bec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e26c      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0301 	and.w	r3, r3, #1
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f000 8087 	beq.w	8001d1a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c0c:	4b92      	ldr	r3, [pc, #584]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f003 030c 	and.w	r3, r3, #12
 8001c14:	2b04      	cmp	r3, #4
 8001c16:	d00c      	beq.n	8001c32 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c18:	4b8f      	ldr	r3, [pc, #572]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f003 030c 	and.w	r3, r3, #12
 8001c20:	2b08      	cmp	r3, #8
 8001c22:	d112      	bne.n	8001c4a <HAL_RCC_OscConfig+0x5e>
 8001c24:	4b8c      	ldr	r3, [pc, #560]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c30:	d10b      	bne.n	8001c4a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c32:	4b89      	ldr	r3, [pc, #548]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d06c      	beq.n	8001d18 <HAL_RCC_OscConfig+0x12c>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d168      	bne.n	8001d18 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e246      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c52:	d106      	bne.n	8001c62 <HAL_RCC_OscConfig+0x76>
 8001c54:	4b80      	ldr	r3, [pc, #512]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a7f      	ldr	r2, [pc, #508]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c5e:	6013      	str	r3, [r2, #0]
 8001c60:	e02e      	b.n	8001cc0 <HAL_RCC_OscConfig+0xd4>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d10c      	bne.n	8001c84 <HAL_RCC_OscConfig+0x98>
 8001c6a:	4b7b      	ldr	r3, [pc, #492]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a7a      	ldr	r2, [pc, #488]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c74:	6013      	str	r3, [r2, #0]
 8001c76:	4b78      	ldr	r3, [pc, #480]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a77      	ldr	r2, [pc, #476]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c80:	6013      	str	r3, [r2, #0]
 8001c82:	e01d      	b.n	8001cc0 <HAL_RCC_OscConfig+0xd4>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c8c:	d10c      	bne.n	8001ca8 <HAL_RCC_OscConfig+0xbc>
 8001c8e:	4b72      	ldr	r3, [pc, #456]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a71      	ldr	r2, [pc, #452]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c98:	6013      	str	r3, [r2, #0]
 8001c9a:	4b6f      	ldr	r3, [pc, #444]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a6e      	ldr	r2, [pc, #440]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001ca0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ca4:	6013      	str	r3, [r2, #0]
 8001ca6:	e00b      	b.n	8001cc0 <HAL_RCC_OscConfig+0xd4>
 8001ca8:	4b6b      	ldr	r3, [pc, #428]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a6a      	ldr	r2, [pc, #424]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001cae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cb2:	6013      	str	r3, [r2, #0]
 8001cb4:	4b68      	ldr	r3, [pc, #416]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a67      	ldr	r2, [pc, #412]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001cba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cbe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d013      	beq.n	8001cf0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc8:	f7ff fcb6 	bl	8001638 <HAL_GetTick>
 8001ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cce:	e008      	b.n	8001ce2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cd0:	f7ff fcb2 	bl	8001638 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	2b64      	cmp	r3, #100	; 0x64
 8001cdc:	d901      	bls.n	8001ce2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e1fa      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ce2:	4b5d      	ldr	r3, [pc, #372]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d0f0      	beq.n	8001cd0 <HAL_RCC_OscConfig+0xe4>
 8001cee:	e014      	b.n	8001d1a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cf0:	f7ff fca2 	bl	8001638 <HAL_GetTick>
 8001cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cf6:	e008      	b.n	8001d0a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cf8:	f7ff fc9e 	bl	8001638 <HAL_GetTick>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b64      	cmp	r3, #100	; 0x64
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e1e6      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d0a:	4b53      	ldr	r3, [pc, #332]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d1f0      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x10c>
 8001d16:	e000      	b.n	8001d1a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d063      	beq.n	8001dee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d26:	4b4c      	ldr	r3, [pc, #304]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f003 030c 	and.w	r3, r3, #12
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d00b      	beq.n	8001d4a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001d32:	4b49      	ldr	r3, [pc, #292]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f003 030c 	and.w	r3, r3, #12
 8001d3a:	2b08      	cmp	r3, #8
 8001d3c:	d11c      	bne.n	8001d78 <HAL_RCC_OscConfig+0x18c>
 8001d3e:	4b46      	ldr	r3, [pc, #280]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d116      	bne.n	8001d78 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d4a:	4b43      	ldr	r3, [pc, #268]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0302 	and.w	r3, r3, #2
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d005      	beq.n	8001d62 <HAL_RCC_OscConfig+0x176>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	691b      	ldr	r3, [r3, #16]
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d001      	beq.n	8001d62 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e1ba      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d62:	4b3d      	ldr	r3, [pc, #244]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	695b      	ldr	r3, [r3, #20]
 8001d6e:	00db      	lsls	r3, r3, #3
 8001d70:	4939      	ldr	r1, [pc, #228]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001d72:	4313      	orrs	r3, r2
 8001d74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d76:	e03a      	b.n	8001dee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	691b      	ldr	r3, [r3, #16]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d020      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d80:	4b36      	ldr	r3, [pc, #216]	; (8001e5c <HAL_RCC_OscConfig+0x270>)
 8001d82:	2201      	movs	r2, #1
 8001d84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d86:	f7ff fc57 	bl	8001638 <HAL_GetTick>
 8001d8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d8c:	e008      	b.n	8001da0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d8e:	f7ff fc53 	bl	8001638 <HAL_GetTick>
 8001d92:	4602      	mov	r2, r0
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d901      	bls.n	8001da0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	e19b      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001da0:	4b2d      	ldr	r3, [pc, #180]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0302 	and.w	r3, r3, #2
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d0f0      	beq.n	8001d8e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dac:	4b2a      	ldr	r3, [pc, #168]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	695b      	ldr	r3, [r3, #20]
 8001db8:	00db      	lsls	r3, r3, #3
 8001dba:	4927      	ldr	r1, [pc, #156]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	600b      	str	r3, [r1, #0]
 8001dc0:	e015      	b.n	8001dee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dc2:	4b26      	ldr	r3, [pc, #152]	; (8001e5c <HAL_RCC_OscConfig+0x270>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc8:	f7ff fc36 	bl	8001638 <HAL_GetTick>
 8001dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dce:	e008      	b.n	8001de2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dd0:	f7ff fc32 	bl	8001638 <HAL_GetTick>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d901      	bls.n	8001de2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e17a      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001de2:	4b1d      	ldr	r3, [pc, #116]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d1f0      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0308 	and.w	r3, r3, #8
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d03a      	beq.n	8001e70 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	699b      	ldr	r3, [r3, #24]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d019      	beq.n	8001e36 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e02:	4b17      	ldr	r3, [pc, #92]	; (8001e60 <HAL_RCC_OscConfig+0x274>)
 8001e04:	2201      	movs	r2, #1
 8001e06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e08:	f7ff fc16 	bl	8001638 <HAL_GetTick>
 8001e0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e0e:	e008      	b.n	8001e22 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e10:	f7ff fc12 	bl	8001638 <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d901      	bls.n	8001e22 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e15a      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e22:	4b0d      	ldr	r3, [pc, #52]	; (8001e58 <HAL_RCC_OscConfig+0x26c>)
 8001e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e26:	f003 0302 	and.w	r3, r3, #2
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d0f0      	beq.n	8001e10 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001e2e:	2001      	movs	r0, #1
 8001e30:	f000 fa9a 	bl	8002368 <RCC_Delay>
 8001e34:	e01c      	b.n	8001e70 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e36:	4b0a      	ldr	r3, [pc, #40]	; (8001e60 <HAL_RCC_OscConfig+0x274>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e3c:	f7ff fbfc 	bl	8001638 <HAL_GetTick>
 8001e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e42:	e00f      	b.n	8001e64 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e44:	f7ff fbf8 	bl	8001638 <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	2b02      	cmp	r3, #2
 8001e50:	d908      	bls.n	8001e64 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001e52:	2303      	movs	r3, #3
 8001e54:	e140      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
 8001e56:	bf00      	nop
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	42420000 	.word	0x42420000
 8001e60:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e64:	4b9e      	ldr	r3, [pc, #632]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e68:	f003 0302 	and.w	r3, r3, #2
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d1e9      	bne.n	8001e44 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 0304 	and.w	r3, r3, #4
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	f000 80a6 	beq.w	8001fca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e82:	4b97      	ldr	r3, [pc, #604]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001e84:	69db      	ldr	r3, [r3, #28]
 8001e86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d10d      	bne.n	8001eaa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e8e:	4b94      	ldr	r3, [pc, #592]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001e90:	69db      	ldr	r3, [r3, #28]
 8001e92:	4a93      	ldr	r2, [pc, #588]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001e94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e98:	61d3      	str	r3, [r2, #28]
 8001e9a:	4b91      	ldr	r3, [pc, #580]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea2:	60bb      	str	r3, [r7, #8]
 8001ea4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eaa:	4b8e      	ldr	r3, [pc, #568]	; (80020e4 <HAL_RCC_OscConfig+0x4f8>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d118      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001eb6:	4b8b      	ldr	r3, [pc, #556]	; (80020e4 <HAL_RCC_OscConfig+0x4f8>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a8a      	ldr	r2, [pc, #552]	; (80020e4 <HAL_RCC_OscConfig+0x4f8>)
 8001ebc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ec0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ec2:	f7ff fbb9 	bl	8001638 <HAL_GetTick>
 8001ec6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ec8:	e008      	b.n	8001edc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001eca:	f7ff fbb5 	bl	8001638 <HAL_GetTick>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	2b64      	cmp	r3, #100	; 0x64
 8001ed6:	d901      	bls.n	8001edc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	e0fd      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001edc:	4b81      	ldr	r3, [pc, #516]	; (80020e4 <HAL_RCC_OscConfig+0x4f8>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d0f0      	beq.n	8001eca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d106      	bne.n	8001efe <HAL_RCC_OscConfig+0x312>
 8001ef0:	4b7b      	ldr	r3, [pc, #492]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001ef2:	6a1b      	ldr	r3, [r3, #32]
 8001ef4:	4a7a      	ldr	r2, [pc, #488]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001ef6:	f043 0301 	orr.w	r3, r3, #1
 8001efa:	6213      	str	r3, [r2, #32]
 8001efc:	e02d      	b.n	8001f5a <HAL_RCC_OscConfig+0x36e>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d10c      	bne.n	8001f20 <HAL_RCC_OscConfig+0x334>
 8001f06:	4b76      	ldr	r3, [pc, #472]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f08:	6a1b      	ldr	r3, [r3, #32]
 8001f0a:	4a75      	ldr	r2, [pc, #468]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f0c:	f023 0301 	bic.w	r3, r3, #1
 8001f10:	6213      	str	r3, [r2, #32]
 8001f12:	4b73      	ldr	r3, [pc, #460]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f14:	6a1b      	ldr	r3, [r3, #32]
 8001f16:	4a72      	ldr	r2, [pc, #456]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f18:	f023 0304 	bic.w	r3, r3, #4
 8001f1c:	6213      	str	r3, [r2, #32]
 8001f1e:	e01c      	b.n	8001f5a <HAL_RCC_OscConfig+0x36e>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	2b05      	cmp	r3, #5
 8001f26:	d10c      	bne.n	8001f42 <HAL_RCC_OscConfig+0x356>
 8001f28:	4b6d      	ldr	r3, [pc, #436]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f2a:	6a1b      	ldr	r3, [r3, #32]
 8001f2c:	4a6c      	ldr	r2, [pc, #432]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f2e:	f043 0304 	orr.w	r3, r3, #4
 8001f32:	6213      	str	r3, [r2, #32]
 8001f34:	4b6a      	ldr	r3, [pc, #424]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f36:	6a1b      	ldr	r3, [r3, #32]
 8001f38:	4a69      	ldr	r2, [pc, #420]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f3a:	f043 0301 	orr.w	r3, r3, #1
 8001f3e:	6213      	str	r3, [r2, #32]
 8001f40:	e00b      	b.n	8001f5a <HAL_RCC_OscConfig+0x36e>
 8001f42:	4b67      	ldr	r3, [pc, #412]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f44:	6a1b      	ldr	r3, [r3, #32]
 8001f46:	4a66      	ldr	r2, [pc, #408]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f48:	f023 0301 	bic.w	r3, r3, #1
 8001f4c:	6213      	str	r3, [r2, #32]
 8001f4e:	4b64      	ldr	r3, [pc, #400]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f50:	6a1b      	ldr	r3, [r3, #32]
 8001f52:	4a63      	ldr	r2, [pc, #396]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f54:	f023 0304 	bic.w	r3, r3, #4
 8001f58:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d015      	beq.n	8001f8e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f62:	f7ff fb69 	bl	8001638 <HAL_GetTick>
 8001f66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f68:	e00a      	b.n	8001f80 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f6a:	f7ff fb65 	bl	8001638 <HAL_GetTick>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e0ab      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f80:	4b57      	ldr	r3, [pc, #348]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001f82:	6a1b      	ldr	r3, [r3, #32]
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d0ee      	beq.n	8001f6a <HAL_RCC_OscConfig+0x37e>
 8001f8c:	e014      	b.n	8001fb8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f8e:	f7ff fb53 	bl	8001638 <HAL_GetTick>
 8001f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f94:	e00a      	b.n	8001fac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f96:	f7ff fb4f 	bl	8001638 <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d901      	bls.n	8001fac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e095      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fac:	4b4c      	ldr	r3, [pc, #304]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001fae:	6a1b      	ldr	r3, [r3, #32]
 8001fb0:	f003 0302 	and.w	r3, r3, #2
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d1ee      	bne.n	8001f96 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001fb8:	7dfb      	ldrb	r3, [r7, #23]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d105      	bne.n	8001fca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fbe:	4b48      	ldr	r3, [pc, #288]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001fc0:	69db      	ldr	r3, [r3, #28]
 8001fc2:	4a47      	ldr	r2, [pc, #284]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001fc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fc8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	69db      	ldr	r3, [r3, #28]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	f000 8081 	beq.w	80020d6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fd4:	4b42      	ldr	r3, [pc, #264]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f003 030c 	and.w	r3, r3, #12
 8001fdc:	2b08      	cmp	r3, #8
 8001fde:	d061      	beq.n	80020a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	69db      	ldr	r3, [r3, #28]
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d146      	bne.n	8002076 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fe8:	4b3f      	ldr	r3, [pc, #252]	; (80020e8 <HAL_RCC_OscConfig+0x4fc>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fee:	f7ff fb23 	bl	8001638 <HAL_GetTick>
 8001ff2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ff4:	e008      	b.n	8002008 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ff6:	f7ff fb1f 	bl	8001638 <HAL_GetTick>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	2b02      	cmp	r3, #2
 8002002:	d901      	bls.n	8002008 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002004:	2303      	movs	r3, #3
 8002006:	e067      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002008:	4b35      	ldr	r3, [pc, #212]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002010:	2b00      	cmp	r3, #0
 8002012:	d1f0      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6a1b      	ldr	r3, [r3, #32]
 8002018:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800201c:	d108      	bne.n	8002030 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800201e:	4b30      	ldr	r3, [pc, #192]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	492d      	ldr	r1, [pc, #180]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 800202c:	4313      	orrs	r3, r2
 800202e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002030:	4b2b      	ldr	r3, [pc, #172]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6a19      	ldr	r1, [r3, #32]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002040:	430b      	orrs	r3, r1
 8002042:	4927      	ldr	r1, [pc, #156]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8002044:	4313      	orrs	r3, r2
 8002046:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002048:	4b27      	ldr	r3, [pc, #156]	; (80020e8 <HAL_RCC_OscConfig+0x4fc>)
 800204a:	2201      	movs	r2, #1
 800204c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800204e:	f7ff faf3 	bl	8001638 <HAL_GetTick>
 8002052:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002054:	e008      	b.n	8002068 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002056:	f7ff faef 	bl	8001638 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d901      	bls.n	8002068 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e037      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002068:	4b1d      	ldr	r3, [pc, #116]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002070:	2b00      	cmp	r3, #0
 8002072:	d0f0      	beq.n	8002056 <HAL_RCC_OscConfig+0x46a>
 8002074:	e02f      	b.n	80020d6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002076:	4b1c      	ldr	r3, [pc, #112]	; (80020e8 <HAL_RCC_OscConfig+0x4fc>)
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800207c:	f7ff fadc 	bl	8001638 <HAL_GetTick>
 8002080:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002082:	e008      	b.n	8002096 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002084:	f7ff fad8 	bl	8001638 <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	2b02      	cmp	r3, #2
 8002090:	d901      	bls.n	8002096 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e020      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002096:	4b12      	ldr	r3, [pc, #72]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d1f0      	bne.n	8002084 <HAL_RCC_OscConfig+0x498>
 80020a2:	e018      	b.n	80020d6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	69db      	ldr	r3, [r3, #28]
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d101      	bne.n	80020b0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e013      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80020b0:	4b0b      	ldr	r3, [pc, #44]	; (80020e0 <HAL_RCC_OscConfig+0x4f4>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a1b      	ldr	r3, [r3, #32]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d106      	bne.n	80020d2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d001      	beq.n	80020d6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e000      	b.n	80020d8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80020d6:	2300      	movs	r3, #0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3718      	adds	r7, #24
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	40021000 	.word	0x40021000
 80020e4:	40007000 	.word	0x40007000
 80020e8:	42420060 	.word	0x42420060

080020ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d101      	bne.n	8002100 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e0d0      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002100:	4b6a      	ldr	r3, [pc, #424]	; (80022ac <HAL_RCC_ClockConfig+0x1c0>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 0307 	and.w	r3, r3, #7
 8002108:	683a      	ldr	r2, [r7, #0]
 800210a:	429a      	cmp	r2, r3
 800210c:	d910      	bls.n	8002130 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800210e:	4b67      	ldr	r3, [pc, #412]	; (80022ac <HAL_RCC_ClockConfig+0x1c0>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f023 0207 	bic.w	r2, r3, #7
 8002116:	4965      	ldr	r1, [pc, #404]	; (80022ac <HAL_RCC_ClockConfig+0x1c0>)
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	4313      	orrs	r3, r2
 800211c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800211e:	4b63      	ldr	r3, [pc, #396]	; (80022ac <HAL_RCC_ClockConfig+0x1c0>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0307 	and.w	r3, r3, #7
 8002126:	683a      	ldr	r2, [r7, #0]
 8002128:	429a      	cmp	r2, r3
 800212a:	d001      	beq.n	8002130 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800212c:	2301      	movs	r3, #1
 800212e:	e0b8      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0302 	and.w	r3, r3, #2
 8002138:	2b00      	cmp	r3, #0
 800213a:	d020      	beq.n	800217e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 0304 	and.w	r3, r3, #4
 8002144:	2b00      	cmp	r3, #0
 8002146:	d005      	beq.n	8002154 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002148:	4b59      	ldr	r3, [pc, #356]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	4a58      	ldr	r2, [pc, #352]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 800214e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002152:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0308 	and.w	r3, r3, #8
 800215c:	2b00      	cmp	r3, #0
 800215e:	d005      	beq.n	800216c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002160:	4b53      	ldr	r3, [pc, #332]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	4a52      	ldr	r2, [pc, #328]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002166:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800216a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800216c:	4b50      	ldr	r3, [pc, #320]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	494d      	ldr	r1, [pc, #308]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 800217a:	4313      	orrs	r3, r2
 800217c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	2b00      	cmp	r3, #0
 8002188:	d040      	beq.n	800220c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	2b01      	cmp	r3, #1
 8002190:	d107      	bne.n	80021a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002192:	4b47      	ldr	r3, [pc, #284]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d115      	bne.n	80021ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e07f      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d107      	bne.n	80021ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021aa:	4b41      	ldr	r3, [pc, #260]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d109      	bne.n	80021ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e073      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021ba:	4b3d      	ldr	r3, [pc, #244]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0302 	and.w	r3, r3, #2
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d101      	bne.n	80021ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e06b      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021ca:	4b39      	ldr	r3, [pc, #228]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	f023 0203 	bic.w	r2, r3, #3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	4936      	ldr	r1, [pc, #216]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 80021d8:	4313      	orrs	r3, r2
 80021da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021dc:	f7ff fa2c 	bl	8001638 <HAL_GetTick>
 80021e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021e2:	e00a      	b.n	80021fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021e4:	f7ff fa28 	bl	8001638 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d901      	bls.n	80021fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021f6:	2303      	movs	r3, #3
 80021f8:	e053      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021fa:	4b2d      	ldr	r3, [pc, #180]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f003 020c 	and.w	r2, r3, #12
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	429a      	cmp	r2, r3
 800220a:	d1eb      	bne.n	80021e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800220c:	4b27      	ldr	r3, [pc, #156]	; (80022ac <HAL_RCC_ClockConfig+0x1c0>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0307 	and.w	r3, r3, #7
 8002214:	683a      	ldr	r2, [r7, #0]
 8002216:	429a      	cmp	r2, r3
 8002218:	d210      	bcs.n	800223c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800221a:	4b24      	ldr	r3, [pc, #144]	; (80022ac <HAL_RCC_ClockConfig+0x1c0>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f023 0207 	bic.w	r2, r3, #7
 8002222:	4922      	ldr	r1, [pc, #136]	; (80022ac <HAL_RCC_ClockConfig+0x1c0>)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	4313      	orrs	r3, r2
 8002228:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800222a:	4b20      	ldr	r3, [pc, #128]	; (80022ac <HAL_RCC_ClockConfig+0x1c0>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0307 	and.w	r3, r3, #7
 8002232:	683a      	ldr	r2, [r7, #0]
 8002234:	429a      	cmp	r2, r3
 8002236:	d001      	beq.n	800223c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e032      	b.n	80022a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0304 	and.w	r3, r3, #4
 8002244:	2b00      	cmp	r3, #0
 8002246:	d008      	beq.n	800225a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002248:	4b19      	ldr	r3, [pc, #100]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	4916      	ldr	r1, [pc, #88]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002256:	4313      	orrs	r3, r2
 8002258:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0308 	and.w	r3, r3, #8
 8002262:	2b00      	cmp	r3, #0
 8002264:	d009      	beq.n	800227a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002266:	4b12      	ldr	r3, [pc, #72]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	691b      	ldr	r3, [r3, #16]
 8002272:	00db      	lsls	r3, r3, #3
 8002274:	490e      	ldr	r1, [pc, #56]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002276:	4313      	orrs	r3, r2
 8002278:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800227a:	f000 f821 	bl	80022c0 <HAL_RCC_GetSysClockFreq>
 800227e:	4602      	mov	r2, r0
 8002280:	4b0b      	ldr	r3, [pc, #44]	; (80022b0 <HAL_RCC_ClockConfig+0x1c4>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	091b      	lsrs	r3, r3, #4
 8002286:	f003 030f 	and.w	r3, r3, #15
 800228a:	490a      	ldr	r1, [pc, #40]	; (80022b4 <HAL_RCC_ClockConfig+0x1c8>)
 800228c:	5ccb      	ldrb	r3, [r1, r3]
 800228e:	fa22 f303 	lsr.w	r3, r2, r3
 8002292:	4a09      	ldr	r2, [pc, #36]	; (80022b8 <HAL_RCC_ClockConfig+0x1cc>)
 8002294:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002296:	4b09      	ldr	r3, [pc, #36]	; (80022bc <HAL_RCC_ClockConfig+0x1d0>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4618      	mov	r0, r3
 800229c:	f7ff f98a 	bl	80015b4 <HAL_InitTick>

  return HAL_OK;
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3710      	adds	r7, #16
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	40022000 	.word	0x40022000
 80022b0:	40021000 	.word	0x40021000
 80022b4:	08002bcc 	.word	0x08002bcc
 80022b8:	20000088 	.word	0x20000088
 80022bc:	2000008c 	.word	0x2000008c

080022c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b087      	sub	sp, #28
 80022c4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80022c6:	2300      	movs	r3, #0
 80022c8:	60fb      	str	r3, [r7, #12]
 80022ca:	2300      	movs	r3, #0
 80022cc:	60bb      	str	r3, [r7, #8]
 80022ce:	2300      	movs	r3, #0
 80022d0:	617b      	str	r3, [r7, #20]
 80022d2:	2300      	movs	r3, #0
 80022d4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80022d6:	2300      	movs	r3, #0
 80022d8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80022da:	4b1e      	ldr	r3, [pc, #120]	; (8002354 <HAL_RCC_GetSysClockFreq+0x94>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f003 030c 	and.w	r3, r3, #12
 80022e6:	2b04      	cmp	r3, #4
 80022e8:	d002      	beq.n	80022f0 <HAL_RCC_GetSysClockFreq+0x30>
 80022ea:	2b08      	cmp	r3, #8
 80022ec:	d003      	beq.n	80022f6 <HAL_RCC_GetSysClockFreq+0x36>
 80022ee:	e027      	b.n	8002340 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80022f0:	4b19      	ldr	r3, [pc, #100]	; (8002358 <HAL_RCC_GetSysClockFreq+0x98>)
 80022f2:	613b      	str	r3, [r7, #16]
      break;
 80022f4:	e027      	b.n	8002346 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	0c9b      	lsrs	r3, r3, #18
 80022fa:	f003 030f 	and.w	r3, r3, #15
 80022fe:	4a17      	ldr	r2, [pc, #92]	; (800235c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002300:	5cd3      	ldrb	r3, [r2, r3]
 8002302:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d010      	beq.n	8002330 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800230e:	4b11      	ldr	r3, [pc, #68]	; (8002354 <HAL_RCC_GetSysClockFreq+0x94>)
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	0c5b      	lsrs	r3, r3, #17
 8002314:	f003 0301 	and.w	r3, r3, #1
 8002318:	4a11      	ldr	r2, [pc, #68]	; (8002360 <HAL_RCC_GetSysClockFreq+0xa0>)
 800231a:	5cd3      	ldrb	r3, [r2, r3]
 800231c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a0d      	ldr	r2, [pc, #52]	; (8002358 <HAL_RCC_GetSysClockFreq+0x98>)
 8002322:	fb02 f203 	mul.w	r2, r2, r3
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	fbb2 f3f3 	udiv	r3, r2, r3
 800232c:	617b      	str	r3, [r7, #20]
 800232e:	e004      	b.n	800233a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	4a0c      	ldr	r2, [pc, #48]	; (8002364 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002334:	fb02 f303 	mul.w	r3, r2, r3
 8002338:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	613b      	str	r3, [r7, #16]
      break;
 800233e:	e002      	b.n	8002346 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002340:	4b05      	ldr	r3, [pc, #20]	; (8002358 <HAL_RCC_GetSysClockFreq+0x98>)
 8002342:	613b      	str	r3, [r7, #16]
      break;
 8002344:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002346:	693b      	ldr	r3, [r7, #16]
}
 8002348:	4618      	mov	r0, r3
 800234a:	371c      	adds	r7, #28
 800234c:	46bd      	mov	sp, r7
 800234e:	bc80      	pop	{r7}
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	40021000 	.word	0x40021000
 8002358:	007a1200 	.word	0x007a1200
 800235c:	08002bdc 	.word	0x08002bdc
 8002360:	08002bec 	.word	0x08002bec
 8002364:	003d0900 	.word	0x003d0900

08002368 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002368:	b480      	push	{r7}
 800236a:	b085      	sub	sp, #20
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002370:	4b0a      	ldr	r3, [pc, #40]	; (800239c <RCC_Delay+0x34>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a0a      	ldr	r2, [pc, #40]	; (80023a0 <RCC_Delay+0x38>)
 8002376:	fba2 2303 	umull	r2, r3, r2, r3
 800237a:	0a5b      	lsrs	r3, r3, #9
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	fb02 f303 	mul.w	r3, r2, r3
 8002382:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002384:	bf00      	nop
  }
  while (Delay --);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	1e5a      	subs	r2, r3, #1
 800238a:	60fa      	str	r2, [r7, #12]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d1f9      	bne.n	8002384 <RCC_Delay+0x1c>
}
 8002390:	bf00      	nop
 8002392:	bf00      	nop
 8002394:	3714      	adds	r7, #20
 8002396:	46bd      	mov	sp, r7
 8002398:	bc80      	pop	{r7}
 800239a:	4770      	bx	lr
 800239c:	20000088 	.word	0x20000088
 80023a0:	10624dd3 	.word	0x10624dd3

080023a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e041      	b.n	800243a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d106      	bne.n	80023d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f7ff f85a 	bl	8001484 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2202      	movs	r2, #2
 80023d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3304      	adds	r3, #4
 80023e0:	4619      	mov	r1, r3
 80023e2:	4610      	mov	r0, r2
 80023e4:	f000 fa56 	bl	8002894 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2201      	movs	r2, #1
 80023ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2201      	movs	r2, #1
 80023f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2201      	movs	r2, #1
 80023fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2201      	movs	r2, #1
 8002404:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2201      	movs	r2, #1
 800240c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2201      	movs	r2, #1
 800241c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2201      	movs	r2, #1
 8002424:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2201      	movs	r2, #1
 800242c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
	...

08002444 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002452:	b2db      	uxtb	r3, r3
 8002454:	2b01      	cmp	r3, #1
 8002456:	d001      	beq.n	800245c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e035      	b.n	80024c8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2202      	movs	r2, #2
 8002460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	68da      	ldr	r2, [r3, #12]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f042 0201 	orr.w	r2, r2, #1
 8002472:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a16      	ldr	r2, [pc, #88]	; (80024d4 <HAL_TIM_Base_Start_IT+0x90>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d009      	beq.n	8002492 <HAL_TIM_Base_Start_IT+0x4e>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002486:	d004      	beq.n	8002492 <HAL_TIM_Base_Start_IT+0x4e>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a12      	ldr	r2, [pc, #72]	; (80024d8 <HAL_TIM_Base_Start_IT+0x94>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d111      	bne.n	80024b6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	f003 0307 	and.w	r3, r3, #7
 800249c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2b06      	cmp	r3, #6
 80024a2:	d010      	beq.n	80024c6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f042 0201 	orr.w	r2, r2, #1
 80024b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024b4:	e007      	b.n	80024c6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f042 0201 	orr.w	r2, r2, #1
 80024c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3714      	adds	r7, #20
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bc80      	pop	{r7}
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	40012c00 	.word	0x40012c00
 80024d8:	40000400 	.word	0x40000400

080024dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b084      	sub	sp, #16
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	f003 0302 	and.w	r3, r3, #2
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d020      	beq.n	8002540 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d01b      	beq.n	8002540 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f06f 0202 	mvn.w	r2, #2
 8002510:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2201      	movs	r2, #1
 8002516:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	699b      	ldr	r3, [r3, #24]
 800251e:	f003 0303 	and.w	r3, r3, #3
 8002522:	2b00      	cmp	r3, #0
 8002524:	d003      	beq.n	800252e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f000 f998 	bl	800285c <HAL_TIM_IC_CaptureCallback>
 800252c:	e005      	b.n	800253a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f000 f98b 	bl	800284a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002534:	6878      	ldr	r0, [r7, #4]
 8002536:	f000 f99a 	bl	800286e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2200      	movs	r2, #0
 800253e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	f003 0304 	and.w	r3, r3, #4
 8002546:	2b00      	cmp	r3, #0
 8002548:	d020      	beq.n	800258c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	f003 0304 	and.w	r3, r3, #4
 8002550:	2b00      	cmp	r3, #0
 8002552:	d01b      	beq.n	800258c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f06f 0204 	mvn.w	r2, #4
 800255c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2202      	movs	r2, #2
 8002562:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	699b      	ldr	r3, [r3, #24]
 800256a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800256e:	2b00      	cmp	r3, #0
 8002570:	d003      	beq.n	800257a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f000 f972 	bl	800285c <HAL_TIM_IC_CaptureCallback>
 8002578:	e005      	b.n	8002586 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f000 f965 	bl	800284a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f000 f974 	bl	800286e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2200      	movs	r2, #0
 800258a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	f003 0308 	and.w	r3, r3, #8
 8002592:	2b00      	cmp	r3, #0
 8002594:	d020      	beq.n	80025d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f003 0308 	and.w	r3, r3, #8
 800259c:	2b00      	cmp	r3, #0
 800259e:	d01b      	beq.n	80025d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f06f 0208 	mvn.w	r2, #8
 80025a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2204      	movs	r2, #4
 80025ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	69db      	ldr	r3, [r3, #28]
 80025b6:	f003 0303 	and.w	r3, r3, #3
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d003      	beq.n	80025c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f000 f94c 	bl	800285c <HAL_TIM_IC_CaptureCallback>
 80025c4:	e005      	b.n	80025d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f000 f93f 	bl	800284a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f000 f94e 	bl	800286e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	f003 0310 	and.w	r3, r3, #16
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d020      	beq.n	8002624 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	f003 0310 	and.w	r3, r3, #16
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d01b      	beq.n	8002624 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f06f 0210 	mvn.w	r2, #16
 80025f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2208      	movs	r2, #8
 80025fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	69db      	ldr	r3, [r3, #28]
 8002602:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002606:	2b00      	cmp	r3, #0
 8002608:	d003      	beq.n	8002612 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f000 f926 	bl	800285c <HAL_TIM_IC_CaptureCallback>
 8002610:	e005      	b.n	800261e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f000 f919 	bl	800284a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	f000 f928 	bl	800286e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2200      	movs	r2, #0
 8002622:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	f003 0301 	and.w	r3, r3, #1
 800262a:	2b00      	cmp	r3, #0
 800262c:	d00c      	beq.n	8002648 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	f003 0301 	and.w	r3, r3, #1
 8002634:	2b00      	cmp	r3, #0
 8002636:	d007      	beq.n	8002648 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f06f 0201 	mvn.w	r2, #1
 8002640:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f7fd ffdc 	bl	8000600 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800264e:	2b00      	cmp	r3, #0
 8002650:	d00c      	beq.n	800266c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002658:	2b00      	cmp	r3, #0
 800265a:	d007      	beq.n	800266c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002664:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 fa6f 	bl	8002b4a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002672:	2b00      	cmp	r3, #0
 8002674:	d00c      	beq.n	8002690 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800267c:	2b00      	cmp	r3, #0
 800267e:	d007      	beq.n	8002690 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002688:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f000 f8f8 	bl	8002880 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	f003 0320 	and.w	r3, r3, #32
 8002696:	2b00      	cmp	r3, #0
 8002698:	d00c      	beq.n	80026b4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f003 0320 	and.w	r3, r3, #32
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d007      	beq.n	80026b4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f06f 0220 	mvn.w	r2, #32
 80026ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f000 fa42 	bl	8002b38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80026b4:	bf00      	nop
 80026b6:	3710      	adds	r7, #16
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}

080026bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026c6:	2300      	movs	r3, #0
 80026c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d101      	bne.n	80026d8 <HAL_TIM_ConfigClockSource+0x1c>
 80026d4:	2302      	movs	r3, #2
 80026d6:	e0b4      	b.n	8002842 <HAL_TIM_ConfigClockSource+0x186>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2201      	movs	r2, #1
 80026dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2202      	movs	r2, #2
 80026e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80026f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80026fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	68ba      	ldr	r2, [r7, #8]
 8002706:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002710:	d03e      	beq.n	8002790 <HAL_TIM_ConfigClockSource+0xd4>
 8002712:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002716:	f200 8087 	bhi.w	8002828 <HAL_TIM_ConfigClockSource+0x16c>
 800271a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800271e:	f000 8086 	beq.w	800282e <HAL_TIM_ConfigClockSource+0x172>
 8002722:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002726:	d87f      	bhi.n	8002828 <HAL_TIM_ConfigClockSource+0x16c>
 8002728:	2b70      	cmp	r3, #112	; 0x70
 800272a:	d01a      	beq.n	8002762 <HAL_TIM_ConfigClockSource+0xa6>
 800272c:	2b70      	cmp	r3, #112	; 0x70
 800272e:	d87b      	bhi.n	8002828 <HAL_TIM_ConfigClockSource+0x16c>
 8002730:	2b60      	cmp	r3, #96	; 0x60
 8002732:	d050      	beq.n	80027d6 <HAL_TIM_ConfigClockSource+0x11a>
 8002734:	2b60      	cmp	r3, #96	; 0x60
 8002736:	d877      	bhi.n	8002828 <HAL_TIM_ConfigClockSource+0x16c>
 8002738:	2b50      	cmp	r3, #80	; 0x50
 800273a:	d03c      	beq.n	80027b6 <HAL_TIM_ConfigClockSource+0xfa>
 800273c:	2b50      	cmp	r3, #80	; 0x50
 800273e:	d873      	bhi.n	8002828 <HAL_TIM_ConfigClockSource+0x16c>
 8002740:	2b40      	cmp	r3, #64	; 0x40
 8002742:	d058      	beq.n	80027f6 <HAL_TIM_ConfigClockSource+0x13a>
 8002744:	2b40      	cmp	r3, #64	; 0x40
 8002746:	d86f      	bhi.n	8002828 <HAL_TIM_ConfigClockSource+0x16c>
 8002748:	2b30      	cmp	r3, #48	; 0x30
 800274a:	d064      	beq.n	8002816 <HAL_TIM_ConfigClockSource+0x15a>
 800274c:	2b30      	cmp	r3, #48	; 0x30
 800274e:	d86b      	bhi.n	8002828 <HAL_TIM_ConfigClockSource+0x16c>
 8002750:	2b20      	cmp	r3, #32
 8002752:	d060      	beq.n	8002816 <HAL_TIM_ConfigClockSource+0x15a>
 8002754:	2b20      	cmp	r3, #32
 8002756:	d867      	bhi.n	8002828 <HAL_TIM_ConfigClockSource+0x16c>
 8002758:	2b00      	cmp	r3, #0
 800275a:	d05c      	beq.n	8002816 <HAL_TIM_ConfigClockSource+0x15a>
 800275c:	2b10      	cmp	r3, #16
 800275e:	d05a      	beq.n	8002816 <HAL_TIM_ConfigClockSource+0x15a>
 8002760:	e062      	b.n	8002828 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6818      	ldr	r0, [r3, #0]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	6899      	ldr	r1, [r3, #8]
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	685a      	ldr	r2, [r3, #4]
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	f000 f96a 	bl	8002a4a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002784:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	68ba      	ldr	r2, [r7, #8]
 800278c:	609a      	str	r2, [r3, #8]
      break;
 800278e:	e04f      	b.n	8002830 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6818      	ldr	r0, [r3, #0]
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	6899      	ldr	r1, [r3, #8]
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685a      	ldr	r2, [r3, #4]
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	f000 f953 	bl	8002a4a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	689a      	ldr	r2, [r3, #8]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80027b2:	609a      	str	r2, [r3, #8]
      break;
 80027b4:	e03c      	b.n	8002830 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6818      	ldr	r0, [r3, #0]
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	6859      	ldr	r1, [r3, #4]
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	68db      	ldr	r3, [r3, #12]
 80027c2:	461a      	mov	r2, r3
 80027c4:	f000 f8ca 	bl	800295c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2150      	movs	r1, #80	; 0x50
 80027ce:	4618      	mov	r0, r3
 80027d0:	f000 f921 	bl	8002a16 <TIM_ITRx_SetConfig>
      break;
 80027d4:	e02c      	b.n	8002830 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6818      	ldr	r0, [r3, #0]
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	6859      	ldr	r1, [r3, #4]
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	461a      	mov	r2, r3
 80027e4:	f000 f8e8 	bl	80029b8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2160      	movs	r1, #96	; 0x60
 80027ee:	4618      	mov	r0, r3
 80027f0:	f000 f911 	bl	8002a16 <TIM_ITRx_SetConfig>
      break;
 80027f4:	e01c      	b.n	8002830 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6818      	ldr	r0, [r3, #0]
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	6859      	ldr	r1, [r3, #4]
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	461a      	mov	r2, r3
 8002804:	f000 f8aa 	bl	800295c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2140      	movs	r1, #64	; 0x40
 800280e:	4618      	mov	r0, r3
 8002810:	f000 f901 	bl	8002a16 <TIM_ITRx_SetConfig>
      break;
 8002814:	e00c      	b.n	8002830 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4619      	mov	r1, r3
 8002820:	4610      	mov	r0, r2
 8002822:	f000 f8f8 	bl	8002a16 <TIM_ITRx_SetConfig>
      break;
 8002826:	e003      	b.n	8002830 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	73fb      	strb	r3, [r7, #15]
      break;
 800282c:	e000      	b.n	8002830 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800282e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2201      	movs	r2, #1
 8002834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002840:	7bfb      	ldrb	r3, [r7, #15]
}
 8002842:	4618      	mov	r0, r3
 8002844:	3710      	adds	r7, #16
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800284a:	b480      	push	{r7}
 800284c:	b083      	sub	sp, #12
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002852:	bf00      	nop
 8002854:	370c      	adds	r7, #12
 8002856:	46bd      	mov	sp, r7
 8002858:	bc80      	pop	{r7}
 800285a:	4770      	bx	lr

0800285c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800285c:	b480      	push	{r7}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002864:	bf00      	nop
 8002866:	370c      	adds	r7, #12
 8002868:	46bd      	mov	sp, r7
 800286a:	bc80      	pop	{r7}
 800286c:	4770      	bx	lr

0800286e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800286e:	b480      	push	{r7}
 8002870:	b083      	sub	sp, #12
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002876:	bf00      	nop
 8002878:	370c      	adds	r7, #12
 800287a:	46bd      	mov	sp, r7
 800287c:	bc80      	pop	{r7}
 800287e:	4770      	bx	lr

08002880 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002880:	b480      	push	{r7}
 8002882:	b083      	sub	sp, #12
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002888:	bf00      	nop
 800288a:	370c      	adds	r7, #12
 800288c:	46bd      	mov	sp, r7
 800288e:	bc80      	pop	{r7}
 8002890:	4770      	bx	lr
	...

08002894 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002894:	b480      	push	{r7}
 8002896:	b085      	sub	sp, #20
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	4a2b      	ldr	r2, [pc, #172]	; (8002954 <TIM_Base_SetConfig+0xc0>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d007      	beq.n	80028bc <TIM_Base_SetConfig+0x28>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028b2:	d003      	beq.n	80028bc <TIM_Base_SetConfig+0x28>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4a28      	ldr	r2, [pc, #160]	; (8002958 <TIM_Base_SetConfig+0xc4>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d108      	bne.n	80028ce <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	68fa      	ldr	r2, [r7, #12]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a20      	ldr	r2, [pc, #128]	; (8002954 <TIM_Base_SetConfig+0xc0>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d007      	beq.n	80028e6 <TIM_Base_SetConfig+0x52>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028dc:	d003      	beq.n	80028e6 <TIM_Base_SetConfig+0x52>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a1d      	ldr	r2, [pc, #116]	; (8002958 <TIM_Base_SetConfig+0xc4>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d108      	bne.n	80028f8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	68fa      	ldr	r2, [r7, #12]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	695b      	ldr	r3, [r3, #20]
 8002902:	4313      	orrs	r3, r2
 8002904:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	68fa      	ldr	r2, [r7, #12]
 800290a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	689a      	ldr	r2, [r3, #8]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	4a0d      	ldr	r2, [pc, #52]	; (8002954 <TIM_Base_SetConfig+0xc0>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d103      	bne.n	800292c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	691a      	ldr	r2, [r3, #16]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2201      	movs	r2, #1
 8002930:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	691b      	ldr	r3, [r3, #16]
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	2b00      	cmp	r3, #0
 800293c:	d005      	beq.n	800294a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	f023 0201 	bic.w	r2, r3, #1
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	611a      	str	r2, [r3, #16]
  }
}
 800294a:	bf00      	nop
 800294c:	3714      	adds	r7, #20
 800294e:	46bd      	mov	sp, r7
 8002950:	bc80      	pop	{r7}
 8002952:	4770      	bx	lr
 8002954:	40012c00 	.word	0x40012c00
 8002958:	40000400 	.word	0x40000400

0800295c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800295c:	b480      	push	{r7}
 800295e:	b087      	sub	sp, #28
 8002960:	af00      	add	r7, sp, #0
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	6a1b      	ldr	r3, [r3, #32]
 800296c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6a1b      	ldr	r3, [r3, #32]
 8002972:	f023 0201 	bic.w	r2, r3, #1
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	699b      	ldr	r3, [r3, #24]
 800297e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002986:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	011b      	lsls	r3, r3, #4
 800298c:	693a      	ldr	r2, [r7, #16]
 800298e:	4313      	orrs	r3, r2
 8002990:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	f023 030a 	bic.w	r3, r3, #10
 8002998:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800299a:	697a      	ldr	r2, [r7, #20]
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	4313      	orrs	r3, r2
 80029a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	693a      	ldr	r2, [r7, #16]
 80029a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	697a      	ldr	r2, [r7, #20]
 80029ac:	621a      	str	r2, [r3, #32]
}
 80029ae:	bf00      	nop
 80029b0:	371c      	adds	r7, #28
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bc80      	pop	{r7}
 80029b6:	4770      	bx	lr

080029b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b087      	sub	sp, #28
 80029bc:	af00      	add	r7, sp, #0
 80029be:	60f8      	str	r0, [r7, #12]
 80029c0:	60b9      	str	r1, [r7, #8]
 80029c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6a1b      	ldr	r3, [r3, #32]
 80029c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	6a1b      	ldr	r3, [r3, #32]
 80029ce:	f023 0210 	bic.w	r2, r3, #16
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80029e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	031b      	lsls	r3, r3, #12
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80029f4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	011b      	lsls	r3, r3, #4
 80029fa:	697a      	ldr	r2, [r7, #20]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	697a      	ldr	r2, [r7, #20]
 8002a0a:	621a      	str	r2, [r3, #32]
}
 8002a0c:	bf00      	nop
 8002a0e:	371c      	adds	r7, #28
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bc80      	pop	{r7}
 8002a14:	4770      	bx	lr

08002a16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002a16:	b480      	push	{r7}
 8002a18:	b085      	sub	sp, #20
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	6078      	str	r0, [r7, #4]
 8002a1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a2e:	683a      	ldr	r2, [r7, #0]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	f043 0307 	orr.w	r3, r3, #7
 8002a38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	68fa      	ldr	r2, [r7, #12]
 8002a3e:	609a      	str	r2, [r3, #8]
}
 8002a40:	bf00      	nop
 8002a42:	3714      	adds	r7, #20
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bc80      	pop	{r7}
 8002a48:	4770      	bx	lr

08002a4a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	b087      	sub	sp, #28
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	60f8      	str	r0, [r7, #12]
 8002a52:	60b9      	str	r1, [r7, #8]
 8002a54:	607a      	str	r2, [r7, #4]
 8002a56:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a64:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	021a      	lsls	r2, r3, #8
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	431a      	orrs	r2, r3
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	697a      	ldr	r2, [r7, #20]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	697a      	ldr	r2, [r7, #20]
 8002a7c:	609a      	str	r2, [r3, #8]
}
 8002a7e:	bf00      	nop
 8002a80:	371c      	adds	r7, #28
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bc80      	pop	{r7}
 8002a86:	4770      	bx	lr

08002a88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b085      	sub	sp, #20
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d101      	bne.n	8002aa0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	e041      	b.n	8002b24 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2202      	movs	r2, #2
 8002aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ac6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	68fa      	ldr	r2, [r7, #12]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a14      	ldr	r2, [pc, #80]	; (8002b30 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d009      	beq.n	8002af8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002aec:	d004      	beq.n	8002af8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a10      	ldr	r2, [pc, #64]	; (8002b34 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d10c      	bne.n	8002b12 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002afe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	68ba      	ldr	r2, [r7, #8]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	68ba      	ldr	r2, [r7, #8]
 8002b10:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2201      	movs	r2, #1
 8002b16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3714      	adds	r7, #20
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bc80      	pop	{r7}
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	40012c00 	.word	0x40012c00
 8002b34:	40000400 	.word	0x40000400

08002b38 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002b40:	bf00      	nop
 8002b42:	370c      	adds	r7, #12
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bc80      	pop	{r7}
 8002b48:	4770      	bx	lr

08002b4a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b4a:	b480      	push	{r7}
 8002b4c:	b083      	sub	sp, #12
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b52:	bf00      	nop
 8002b54:	370c      	adds	r7, #12
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bc80      	pop	{r7}
 8002b5a:	4770      	bx	lr

08002b5c <__libc_init_array>:
 8002b5c:	b570      	push	{r4, r5, r6, lr}
 8002b5e:	2600      	movs	r6, #0
 8002b60:	4d0c      	ldr	r5, [pc, #48]	; (8002b94 <__libc_init_array+0x38>)
 8002b62:	4c0d      	ldr	r4, [pc, #52]	; (8002b98 <__libc_init_array+0x3c>)
 8002b64:	1b64      	subs	r4, r4, r5
 8002b66:	10a4      	asrs	r4, r4, #2
 8002b68:	42a6      	cmp	r6, r4
 8002b6a:	d109      	bne.n	8002b80 <__libc_init_array+0x24>
 8002b6c:	f000 f822 	bl	8002bb4 <_init>
 8002b70:	2600      	movs	r6, #0
 8002b72:	4d0a      	ldr	r5, [pc, #40]	; (8002b9c <__libc_init_array+0x40>)
 8002b74:	4c0a      	ldr	r4, [pc, #40]	; (8002ba0 <__libc_init_array+0x44>)
 8002b76:	1b64      	subs	r4, r4, r5
 8002b78:	10a4      	asrs	r4, r4, #2
 8002b7a:	42a6      	cmp	r6, r4
 8002b7c:	d105      	bne.n	8002b8a <__libc_init_array+0x2e>
 8002b7e:	bd70      	pop	{r4, r5, r6, pc}
 8002b80:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b84:	4798      	blx	r3
 8002b86:	3601      	adds	r6, #1
 8002b88:	e7ee      	b.n	8002b68 <__libc_init_array+0xc>
 8002b8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b8e:	4798      	blx	r3
 8002b90:	3601      	adds	r6, #1
 8002b92:	e7f2      	b.n	8002b7a <__libc_init_array+0x1e>
 8002b94:	08002bf0 	.word	0x08002bf0
 8002b98:	08002bf0 	.word	0x08002bf0
 8002b9c:	08002bf0 	.word	0x08002bf0
 8002ba0:	08002bf4 	.word	0x08002bf4

08002ba4 <memset>:
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	4402      	add	r2, r0
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d100      	bne.n	8002bae <memset+0xa>
 8002bac:	4770      	bx	lr
 8002bae:	f803 1b01 	strb.w	r1, [r3], #1
 8002bb2:	e7f9      	b.n	8002ba8 <memset+0x4>

08002bb4 <_init>:
 8002bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bb6:	bf00      	nop
 8002bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bba:	bc08      	pop	{r3}
 8002bbc:	469e      	mov	lr, r3
 8002bbe:	4770      	bx	lr

08002bc0 <_fini>:
 8002bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bc2:	bf00      	nop
 8002bc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bc6:	bc08      	pop	{r3}
 8002bc8:	469e      	mov	lr, r3
 8002bca:	4770      	bx	lr
