# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Memory Unit.srcs/sources_1/new/mem_unit.vhd" \
"../../../../Memory Unit.srcs/sim_1/new/memUnit_tb.vhd" \

# Do not sort compile order
nosort
