# do Top.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:23 on Jan 11,2020
# vlog -work work Top.vo 
# -- Compiling module Sines
# -- Compiling module hard_block
# 
# Top level modules:
# 	Sines
# End time: 16:55:23 on Jan 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:23 on Jan 11,2020
# vlog -work work Sines_TestBench.vwf.vt 
# -- Compiling module Sines_vlg_vec_tst
# 
# Top level modules:
# 	Sines_vlg_vec_tst
# End time: 16:55:23 on Jan 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Sines_vlg_vec_tst 
# Start time: 16:55:23 on Jan 11,2020
# Loading work.Sines_vlg_vec_tst
# Loading work.Sines
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : Sines_TestBench.vwf.vt(47)
#    Time: 8 us  Iteration: 0  Instance: /Sines_vlg_vec_tst
# End time: 16:55:23 on Jan 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
