#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Dec  8 16:09:18 2023
# Process ID: 73477
# Current directory: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware
# Command line: vivado
# Log file: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/vivado.log
# Journal file: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/vivado.jou
# Running On: idris-HP-EliteBook-840-G3, OS: Linux, CPU Frequency: 2500.000 MHz, CPU Physical cores: 2, Host memory: 16640 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/boards/board_files/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.1 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/boards/board_files/zub1cg/1.1/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /home/idris/opt/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/idris/opt/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 7776.508 ; gain = 67.043 ; free physical = 677 ; free virtual = 9152
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "-". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:270]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "-". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:270]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "-". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:270]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:274]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:274]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:274]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:274]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:274]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:274]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:288]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:274]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:274]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:288]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:274]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:274]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:288]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:274]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:274]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:288]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:293]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:293]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:296]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:296]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:297]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:293]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:293]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:296]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:296]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:297]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:293]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:293]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:296]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:296]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:297]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:293]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:293]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:296]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:296]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:297]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "/". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:131]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:288]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:291]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:297]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:297]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:298]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:300]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:300]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:301]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:303]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:288]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:288]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:291]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:291]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:292]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:298]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:298]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:299]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:301]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:301]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:304]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:288]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:288]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:291]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:291]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:292]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:298]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:298]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:299]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:301]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:301]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:304]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:292]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:292]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:293]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:299]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:299]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:300]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:303]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:305]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:292]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:292]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:293]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:299]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:299]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:300]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:303]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:305]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:292]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:292]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:293]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:299]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:299]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:300]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:303]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:305]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:292]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:292]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:293]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:299]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:299]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:300]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:303]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:305]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:292]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:292]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:293]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:299]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:299]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:300]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:303]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:305]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:292]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:292]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:293]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:299]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:299]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:300]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:303]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:305]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:292]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:292]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:293]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:299]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:299]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:300]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:303]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:305]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:274]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:274]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:274]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:274]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:274]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:274]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:284]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:288]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:288]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:282]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:288]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:310]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:310]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:310]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:310]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:310]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:310]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:310]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:310]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:351]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:351]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:351]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:310]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:351]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:351]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:351]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
add_files -norecurse -scan_for_includes {/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv /home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv}
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 8818.008 ; gain = 0.000 ; free physical = 974 ; free virtual = 8875
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:82]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signed". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:268]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:269]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:272]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:277]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:281]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:283]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:307]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:308]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:349]
CRITICAL WARNING: [HDL 9-806] Syntax error near "(". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:351]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:351]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:351]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:351]
update_module_reference design_1_Top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ResetN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ResetN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ResetN'.
WARNING: [IP_Flow 19-3157] Bus Interface 'ResetN': Bus parameter POLARITY is ACTIVE_LOW but port 'ResetN' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'Clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file </home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_rd_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Ctrl
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Data
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - IO_BRAM
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - DC_BRAM
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:module_ref:Top:1.0 - Top_0
Successfully read diagram <design_1> from block design file </home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Top_0_0 to use current project options
Wrote  : </home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 10332.574 ; gain = 1353.477 ; free physical = 576 ; free virtual = 8683
update_module_reference: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 10332.574 ; gain = 1353.477 ; free physical = 576 ; free virtual = 8683
update_module_reference design_1_Top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ResetN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ResetN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ResetN'.
WARNING: [IP_Flow 19-3157] Bus Interface 'ResetN': Bus parameter POLARITY is ACTIVE_LOW but port 'ResetN' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'Clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Top_0_0 to use current project options
Wrote  : </home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/design_1.bd> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Kmeans_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/idris/opt/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/idris/opt/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Kmeans_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj Kmeans_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kmeans_algor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qmult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/tb/tb_kmeans.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kmeans_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Kmeans_tb_behav xil_defaultlib.Kmeans_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/idris/opt/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Kmeans_tb_behav xil_defaultlib.Kmeans_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_multiplicand' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:389]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_multiplier' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:390]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'o_result' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:391]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_multiplicand' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:401]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_multiplier' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'o_result' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:403]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_dividend' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:412]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_divisor' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:413]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'o_quotient_out' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:416]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_dividend' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:426]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_divisor' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:427]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'o_quotient_out' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:430]
WARNING: [VRFC 10-3823] variable 'mult_res_a' might have multiple concurrent drivers [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/tb/tb_kmeans.sv" Line 2. Module Kmeans_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" Line 21. Module qmult(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" Line 21. Module qmult(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" Line 26. Module qdiv(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" Line 26. Module qdiv(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/tb/tb_kmeans.sv" Line 2. Module Kmeans_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" Line 21. Module qmult(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" Line 21. Module qmult(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" Line 26. Module qdiv(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" Line 26. Module qdiv(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kmeans_pkg
Compiling module xil_defaultlib.qmult(Q=4)
Compiling module xil_defaultlib.qdiv(Q=4)
Compiling module xil_defaultlib.kmeans_algor
Compiling module xil_defaultlib.Kmeans_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Kmeans_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Kmeans_tb_behav -key {Behavioral:sim_1:Functional:Kmeans_tb} -tclbatch {Kmeans_tb.tcl} -view {/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/Kmeans_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/Kmeans_tb_behav.wcfg
source Kmeans_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Kmeans_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 10439.793 ; gain = 0.000 ; free physical = 305 ; free virtual = 8531
run all
run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 10439.793 ; gain = 0.000 ; free physical = 158 ; free virtual = 8609
current_wave_config {Kmeans_tb_behav.wcfg}
Kmeans_tb_behav.wcfg
add_wave {{/Kmeans_tb/Kmeans_inst/clk_i}} {{/Kmeans_tb/Kmeans_inst/reset_i}} {{/Kmeans_tb/Kmeans_inst/start_i}} {{/Kmeans_tb/Kmeans_inst/ready_o}} {{/Kmeans_tb/Kmeans_inst/Kmeans_Err_o}} {{/Kmeans_tb/Kmeans_inst/IO_BRAM_addr_o}} {{/Kmeans_tb/Kmeans_inst/IO_BRAM_dout_o}} {{/Kmeans_tb/Kmeans_inst/IO_BRAM_din_i}} {{/Kmeans_tb/Kmeans_inst/IO_BRAM_we_o}} {{/Kmeans_tb/Kmeans_inst/DC_BRAM_addr_o}} {{/Kmeans_tb/Kmeans_inst/DC_BRAM_dout_o}} {{/Kmeans_tb/Kmeans_inst/DC_BRAM_din_i}} {{/Kmeans_tb/Kmeans_inst/DC_BRAM_we_o}} {{/Kmeans_tb/Kmeans_inst/Num_Vals_i}} {{/Kmeans_tb/Kmeans_inst/Num_Clusters_i}} {{/Kmeans_tb/Kmeans_inst/Num_Dims_i}} {{/Kmeans_tb/Kmeans_inst/curr_state}} {{/Kmeans_tb/Kmeans_inst/next_state}} {{/Kmeans_tb/Kmeans_inst/ready_c}} {{/Kmeans_tb/Kmeans_inst/ready_r}} {{/Kmeans_tb/Kmeans_inst/start_c}} {{/Kmeans_tb/Kmeans_inst/start_r}} {{/Kmeans_tb/Kmeans_inst/cluster_cnt_c}} {{/Kmeans_tb/Kmeans_inst/cluster_cnt_r}} {{/Kmeans_tb/Kmeans_inst/point_count_c}} {{/Kmeans_tb/Kmeans_inst/point_count_r}} {{/Kmeans_tb/Kmeans_inst/byte_count_c}} {{/Kmeans_tb/Kmeans_inst/byte_count_r}} {{/Kmeans_tb/Kmeans_inst/iter_c}} {{/Kmeans_tb/Kmeans_inst/iter_r}} {{/Kmeans_tb/Kmeans_inst/points_c}} {{/Kmeans_tb/Kmeans_inst/points_r}} {{/Kmeans_tb/Kmeans_inst/cluster_centers_c}} {{/Kmeans_tb/Kmeans_inst/cluster_centers_r}} {{/Kmeans_tb/Kmeans_inst/new_centers_c}} {{/Kmeans_tb/Kmeans_inst/new_centers_r}} {{/Kmeans_tb/Kmeans_inst/sums_c}} {{/Kmeans_tb/Kmeans_inst/sums_r}} {{/Kmeans_tb/Kmeans_inst/active_cluster_c}} {{/Kmeans_tb/Kmeans_inst/active_cluster_r}} {{/Kmeans_tb/Kmeans_inst/cluster_mem_cnt_c}} {{/Kmeans_tb/Kmeans_inst/cluster_mem_cnt_r}} {{/Kmeans_tb/Kmeans_inst/closest_dist_c}} {{/Kmeans_tb/Kmeans_inst/closest_dist_r}} {{/Kmeans_tb/Kmeans_inst/best_index_c}} {{/Kmeans_tb/Kmeans_inst/best_index_r}} {{/Kmeans_tb/Kmeans_inst/dist_count_r}} {{/Kmeans_tb/Kmeans_inst/dist_count_c}} {{/Kmeans_tb/Kmeans_inst/fraction_a}} {{/Kmeans_tb/Kmeans_inst/fraction_b}} {{/Kmeans_tb/Kmeans_inst/converged_c}} {{/Kmeans_tb/Kmeans_inst/converged_r}} {{/Kmeans_tb/Kmeans_inst/data_a}} {{/Kmeans_tb/Kmeans_inst/data_b}} {{/Kmeans_tb/Kmeans_inst/result_a}} {{/Kmeans_tb/Kmeans_inst/result_b}} {{/Kmeans_tb/Kmeans_inst/ovfl_a}} {{/Kmeans_tb/Kmeans_inst/ovfl_b}} {{/Kmeans_tb/Kmeans_inst/div_a}} {{/Kmeans_tb/Kmeans_inst/div_b}} {{/Kmeans_tb/Kmeans_inst/start_div}} {{/Kmeans_tb/Kmeans_inst/done_div_a}} {{/Kmeans_tb/Kmeans_inst/done_div_b}} {{/Kmeans_tb/Kmeans_inst/mult_res_a}} {{/Kmeans_tb/Kmeans_inst/mult_res_b}} {{/Kmeans_tb/Kmeans_inst/diff}} {{/Kmeans_tb/Kmeans_inst/K}} {{/Kmeans_tb/Kmeans_inst/MAX_ITER}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {Kmeans_tb_behav.wcfg}
Kmeans_tb_behav.wcfg
add_wave {{/Kmeans_tb/Kmeans_inst/qmult_inst_a/i_multiplicand}} {{/Kmeans_tb/Kmeans_inst/qmult_inst_a/i_multiplier}} {{/Kmeans_tb/Kmeans_inst/qmult_inst_a/o_result}} {{/Kmeans_tb/Kmeans_inst/qmult_inst_a/ovr}} {{/Kmeans_tb/Kmeans_inst/qmult_inst_a/r_result}} {{/Kmeans_tb/Kmeans_inst/qmult_inst_a/r_RetVal}} {{/Kmeans_tb/Kmeans_inst/qmult_inst_a/Q}} {{/Kmeans_tb/Kmeans_inst/qmult_inst_a/N}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
update_compile_order -fileset sources_1
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Kmeans_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/idris/opt/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/idris/opt/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Kmeans_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj Kmeans_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kmeans_algor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qmult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/tb/tb_kmeans.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kmeans_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Kmeans_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Kmeans_tb_behav xil_defaultlib.Kmeans_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/idris/opt/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Kmeans_tb_behav xil_defaultlib.Kmeans_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'i_multiplicand' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:389]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'i_multiplier' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:390]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'o_result' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:391]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'i_multiplicand' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:401]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'i_multiplier' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'o_result' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:403]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_dividend' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:412]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_divisor' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:413]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'o_quotient_out' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:416]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_dividend' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:426]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_divisor' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:427]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'o_quotient_out' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:430]
WARNING: [VRFC 10-3823] variable 'mult_res_a' might have multiple concurrent drivers [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/tb/tb_kmeans.sv" Line 2. Module Kmeans_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" Line 21. Module qmult(Q=4,N=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" Line 21. Module qmult(Q=4,N=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" Line 26. Module qdiv(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" Line 26. Module qdiv(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/tb/tb_kmeans.sv" Line 2. Module Kmeans_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" Line 21. Module qmult(Q=4,N=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" Line 21. Module qmult(Q=4,N=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" Line 26. Module qdiv(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" Line 26. Module qdiv(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kmeans_pkg
Compiling module xil_defaultlib.qmult(Q=4,N=12)
Compiling module xil_defaultlib.qdiv(Q=4)
Compiling module xil_defaultlib.kmeans_algor
Compiling module xil_defaultlib.Kmeans_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Kmeans_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 10570.645 ; gain = 0.000 ; free physical = 895 ; free virtual = 8505
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Kmeans_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj Kmeans_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kmeans_algor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qmult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/tb/tb_kmeans.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kmeans_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Kmeans_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Kmeans_tb_behav xil_defaultlib.Kmeans_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/idris/opt/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Kmeans_tb_behav xil_defaultlib.Kmeans_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'i_multiplicand' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:389]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'i_multiplier' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:390]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'o_result' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:391]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'i_multiplicand' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:401]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'i_multiplier' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'o_result' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:403]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_dividend' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:412]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_divisor' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:413]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'o_quotient_out' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:416]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_dividend' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:426]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_divisor' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:427]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'o_quotient_out' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:430]
WARNING: [VRFC 10-3823] variable 'mult_res_a' might have multiple concurrent drivers [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/tb/tb_kmeans.sv" Line 2. Module Kmeans_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" Line 21. Module qmult(Q=4,N=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" Line 21. Module qmult(Q=4,N=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" Line 26. Module qdiv(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" Line 26. Module qdiv(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/tb/tb_kmeans.sv" Line 2. Module Kmeans_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" Line 21. Module qmult(Q=4,N=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" Line 21. Module qmult(Q=4,N=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" Line 26. Module qdiv(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" Line 26. Module qdiv(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kmeans_pkg
Compiling module xil_defaultlib.qmult(Q=4,N=12)
Compiling module xil_defaultlib.qdiv(Q=4)
Compiling module xil_defaultlib.kmeans_algor
Compiling module xil_defaultlib.Kmeans_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Kmeans_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 10570.645 ; gain = 0.000 ; free physical = 797 ; free virtual = 8411
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {Kmeans_tb_behav.wcfg}
Kmeans_tb_behav.wcfg
add_wave {{/Kmeans_tb/Kmeans_inst/data_b}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Kmeans_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_11 -L processing_system7_vip_v1_0_13 -L xilinx_vip -prj Kmeans_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kmeans_algor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qmult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/idris/projects/codesign_project_test/tb/tb_kmeans.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kmeans_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Kmeans_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Kmeans_tb_behav xil_defaultlib.Kmeans_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/idris/opt/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Kmeans_tb_behav xil_defaultlib.Kmeans_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'i_multiplicand' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:389]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'i_multiplier' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:390]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'o_result' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:391]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'i_multiplicand' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:401]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'i_multiplier' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:402]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'o_result' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:403]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_dividend' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:412]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_divisor' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:413]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'o_quotient_out' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:416]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_dividend' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:426]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'i_divisor' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:427]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'o_quotient_out' [/home/idris/projects/codesign_project_test/Verilog/kmeans/kmeans_algor.sv:430]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/tb/tb_kmeans.sv" Line 2. Module Kmeans_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" Line 21. Module qmult(Q=4,N=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" Line 21. Module qmult(Q=4,N=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" Line 26. Module qdiv(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" Line 26. Module qdiv(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/tb/tb_kmeans.sv" Line 2. Module Kmeans_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" Line 21. Module qmult(Q=4,N=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qmult.sv" Line 21. Module qmult(Q=4,N=12) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" Line 26. Module qdiv(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Verilog/kmeans/qdiv.sv" Line 26. Module qdiv(Q=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.kmeans_pkg
Compiling module xil_defaultlib.qmult(Q=4,N=12)
Compiling module xil_defaultlib.qdiv(Q=4)
Compiling module xil_defaultlib.kmeans_algor
Compiling module xil_defaultlib.Kmeans_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Kmeans_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 10581.836 ; gain = 11.191 ; free physical = 884 ; free virtual = 8496
current_wave_config {Kmeans_tb_behav.wcfg}
Kmeans_tb_behav.wcfg
add_wave {{/Kmeans_tb/Kmeans_inst/curr_state}} {{/Kmeans_tb/Kmeans_inst/next_state}} 
run all
reset_run synth_1
update_module_reference design_1_Top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ResetN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ResetN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ResetN'.
WARNING: [IP_Flow 19-3157] Bus Interface 'ResetN': Bus parameter POLARITY is ACTIVE_LOW but port 'ResetN' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'Clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Top_0_0 to use current project options
Wrote  : </home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs synth_1 -jobs 4
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '125.000' to '50.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '125.000' to '50.000' has been ignored for IP 'clk_wiz_0'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : </home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = b4125562d57f617a; cache size = 24.340 MB.
[Sat Dec  9 19:55:43 2023] Launched design_1_Top_0_0_synth_1...
Run output will be captured here: /home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.runs/design_1_Top_0_0_synth_1/runme.log
[Sat Dec  9 19:55:43 2023] Launched synth_1...
Run output will be captured here: /home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 10604.750 ; gain = 22.914 ; free physical = 578 ; free virtual = 8258
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/Ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0.dcp' for cell 'design_1_i/DC_BRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/Data'
INFO: [Project 1-454] Reading design checkpoint '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/IO_BRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_Top_0_0/design_1_Top_0_0.dcp' for cell 'design_1_i/Top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 10731.160 ; gain = 0.000 ; free physical = 2555 ; free virtual = 8198
INFO: [Netlist 29-17] Analyzing 1801 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/Ctrl/U0'
Finished Parsing XDC File [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/Ctrl/U0'
Parsing XDC File [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/Ctrl/U0'
Finished Parsing XDC File [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/Ctrl/U0'
Parsing XDC File [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/Data/U0'
Finished Parsing XDC File [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/Data/U0'
Parsing XDC File [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/Data/U0'
Finished Parsing XDC File [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/Data/U0'
Parsing XDC File [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/idris/projects/codesign_project_test/VHDL/zybo_master.xdc]
Finished Parsing XDC File [/home/idris/projects/codesign_project_test/VHDL/zybo_master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11244.090 ; gain = 0.000 ; free physical = 2082 ; free virtual = 7729
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 11347.309 ; gain = 616.148 ; free physical = 1874 ; free virtual = 7536
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 11374.984 ; gain = 27.676 ; free physical = 1957 ; free virtual = 7608
report_utilization -name utilization_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec  9 21:43:55 2023] Launched synth_1...
Run output will be captured here: /home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.runs/synth_1/runme.log
[Sat Dec  9 21:43:55 2023] Launched impl_1...
Run output will be captured here: /home/idris/projects/codesign_project_test/Vivado/KMeans_Zybo_Verilog/KMeans.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.19 . Memory (MB): peak = 11417.352 ; gain = 0.000 ; free physical = 2487 ; free virtual = 7769
INFO: [Netlist 29-17] Analyzing 1801 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11417.352 ; gain = 0.000 ; free physical = 2361 ; free virtual = 7624
Restored from archive | CPU: 1.720000 secs | Memory: -1.486153 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11417.352 ; gain = 0.000 ; free physical = 2361 ; free virtual = 7624
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11417.352 ; gain = 0.000 ; free physical = 2380 ; free virtual = 7628
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 11540.629 ; gain = 123.277 ; free physical = 2379 ; free virtual = 7640
