{
  "creator": "Yosys 0.8+319 (git sha1 db1a5ec6, gcc 7.3.0-27ubuntu1~18.04 -fPIC -Os)",
  "modules": {
    "AND2X1": {
      "attributes": {
        "cells_not_processed": 1,
        "src": "verilog/AND2X1.v:33"
      },
      "ports": {
        "in1": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "in2": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 6, 7 ]
        },
        "temp": {
          "direction": "output",
          "bits": [ 8, 9 ]
        }
      },
      "cells": {
        "$abc$51$auto$blifparse.cc:371:parse_blif$52": {
          "hide_name": 1,
          "type": "OR2X1",
          "parameters": {
          },
          "attributes": {
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 4 ],
            "Y": [ 8 ]
          }
        },
        "$abc$51$auto$blifparse.cc:371:parse_blif$53": {
          "hide_name": 1,
          "type": "OR2X1",
          "parameters": {
          },
          "attributes": {
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$abc$51$auto$blifparse.cc:371:parse_blif$54": {
          "hide_name": 1,
          "type": "AND2X1",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "output",
            "B": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 4 ],
            "Y": [ 6 ]
          }
        },
        "$abc$51$auto$blifparse.cc:371:parse_blif$55": {
          "hide_name": 1,
          "type": "AND2X1",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "output",
            "B": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 5 ],
            "Y": [ 7 ]
          }
        }
      },
      "netnames": {
        "in1": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "verilog/AND2X1.v:41"
          }
        },
        "in2": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "verilog/AND2X1.v:41"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 6, 7 ],
          "attributes": {
            "src": "verilog/AND2X1.v:40"
          }
        },
        "temp": {
          "hide_name": 0,
          "bits": [ 8, 9 ],
          "attributes": {
            "src": "verilog/AND2X1.v:39"
          }
        }
      }
    }
  }
}
