
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000cc  00800200  0000148c  00001520  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000148c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000015  008002cc  008002cc  000015ec  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000015ec  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000270  00000000  00000000  00001648  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001e71  00000000  00000000  000018b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000ff3  00000000  00000000  00003729  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000013c2  00000000  00000000  0000471c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000570  00000000  00000000  00005ae0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000630  00000000  00000000  00006050  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000101c  00000000  00000000  00006680  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001e0  00000000  00000000  0000769c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	be c3       	rjmp	.+1916   	; 0x81a <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	28 04       	cpc	r2, r8
      e6:	7a 04       	cpc	r7, r10
      e8:	7a 04       	cpc	r7, r10
      ea:	7a 04       	cpc	r7, r10
      ec:	7a 04       	cpc	r7, r10
      ee:	7a 04       	cpc	r7, r10
      f0:	7a 04       	cpc	r7, r10
      f2:	7a 04       	cpc	r7, r10
      f4:	28 04       	cpc	r2, r8
      f6:	7a 04       	cpc	r7, r10
      f8:	7a 04       	cpc	r7, r10
      fa:	7a 04       	cpc	r7, r10
      fc:	7a 04       	cpc	r7, r10
      fe:	7a 04       	cpc	r7, r10
     100:	7a 04       	cpc	r7, r10
     102:	7a 04       	cpc	r7, r10
     104:	2a 04       	cpc	r2, r10
     106:	7a 04       	cpc	r7, r10
     108:	7a 04       	cpc	r7, r10
     10a:	7a 04       	cpc	r7, r10
     10c:	7a 04       	cpc	r7, r10
     10e:	7a 04       	cpc	r7, r10
     110:	7a 04       	cpc	r7, r10
     112:	7a 04       	cpc	r7, r10
     114:	7a 04       	cpc	r7, r10
     116:	7a 04       	cpc	r7, r10
     118:	7a 04       	cpc	r7, r10
     11a:	7a 04       	cpc	r7, r10
     11c:	7a 04       	cpc	r7, r10
     11e:	7a 04       	cpc	r7, r10
     120:	7a 04       	cpc	r7, r10
     122:	7a 04       	cpc	r7, r10
     124:	2a 04       	cpc	r2, r10
     126:	7a 04       	cpc	r7, r10
     128:	7a 04       	cpc	r7, r10
     12a:	7a 04       	cpc	r7, r10
     12c:	7a 04       	cpc	r7, r10
     12e:	7a 04       	cpc	r7, r10
     130:	7a 04       	cpc	r7, r10
     132:	7a 04       	cpc	r7, r10
     134:	7a 04       	cpc	r7, r10
     136:	7a 04       	cpc	r7, r10
     138:	7a 04       	cpc	r7, r10
     13a:	7a 04       	cpc	r7, r10
     13c:	7a 04       	cpc	r7, r10
     13e:	7a 04       	cpc	r7, r10
     140:	7a 04       	cpc	r7, r10
     142:	7a 04       	cpc	r7, r10
     144:	76 04       	cpc	r7, r6
     146:	7a 04       	cpc	r7, r10
     148:	7a 04       	cpc	r7, r10
     14a:	7a 04       	cpc	r7, r10
     14c:	7a 04       	cpc	r7, r10
     14e:	7a 04       	cpc	r7, r10
     150:	7a 04       	cpc	r7, r10
     152:	7a 04       	cpc	r7, r10
     154:	53 04       	cpc	r5, r3
     156:	7a 04       	cpc	r7, r10
     158:	7a 04       	cpc	r7, r10
     15a:	7a 04       	cpc	r7, r10
     15c:	7a 04       	cpc	r7, r10
     15e:	7a 04       	cpc	r7, r10
     160:	7a 04       	cpc	r7, r10
     162:	7a 04       	cpc	r7, r10
     164:	7a 04       	cpc	r7, r10
     166:	7a 04       	cpc	r7, r10
     168:	7a 04       	cpc	r7, r10
     16a:	7a 04       	cpc	r7, r10
     16c:	7a 04       	cpc	r7, r10
     16e:	7a 04       	cpc	r7, r10
     170:	7a 04       	cpc	r7, r10
     172:	7a 04       	cpc	r7, r10
     174:	47 04       	cpc	r4, r7
     176:	7a 04       	cpc	r7, r10
     178:	7a 04       	cpc	r7, r10
     17a:	7a 04       	cpc	r7, r10
     17c:	7a 04       	cpc	r7, r10
     17e:	7a 04       	cpc	r7, r10
     180:	7a 04       	cpc	r7, r10
     182:	7a 04       	cpc	r7, r10
     184:	65 04       	cpc	r6, r5

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ec e8       	ldi	r30, 0x8C	; 140
     19e:	f4 e1       	ldi	r31, 0x14	; 20
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ac 3c       	cpi	r26, 0xCC	; 204
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	ac ec       	ldi	r26, 0xCC	; 204
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a1 3e       	cpi	r26, 0xE1	; 225
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	73 d2       	rcall	.+1254   	; 0x6a8 <main>
     1c2:	0c 94 44 0a 	jmp	0x1488	; 0x1488 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_init>:

#define SAMPLES 51 // Number of measurements
uint16_t storageArray[SAMPLES] = {0};

void ADC_init(void){
	ADCSRA	|= (1 << ADEN) | (1 << ADPS0) | (1 << ADPS1) | (1 << ADPS2);
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	87 68       	ori	r24, 0x87	; 135
     1d0:	80 83       	st	Z, r24
	ADMUX	|= (1<<REFS0);
     1d2:	ec e7       	ldi	r30, 0x7C	; 124
     1d4:	f0 e0       	ldi	r31, 0x00	; 0
     1d6:	80 81       	ld	r24, Z
     1d8:	80 64       	ori	r24, 0x40	; 64
     1da:	80 83       	st	Z, r24
	ADMUX	&= ~(1<<REFS1);
     1dc:	80 81       	ld	r24, Z
     1de:	8f 77       	andi	r24, 0x7F	; 127
     1e0:	80 83       	st	Z, r24
     1e2:	08 95       	ret

000001e4 <CAN_setMode>:
	}	
	printf("CAN initiated!\n");
}

void CAN_setMode(char mode){
	MCP_bitMod(MCP_CANCTRL,MODE_MASK,mode);
     1e4:	48 2f       	mov	r20, r24
     1e6:	60 ee       	ldi	r22, 0xE0	; 224
     1e8:	8f e0       	ldi	r24, 0x0F	; 15
     1ea:	6c c1       	rjmp	.+728    	; 0x4c4 <MCP_bitMod>
     1ec:	08 95       	ret

000001ee <CAN_init>:
#include "MCP2515.h"
#include <string.h>
#include <util/delay.h>

void CAN_init(){
	SPI_init();
     1ee:	d1 d2       	rcall	.+1442   	; 0x792 <SPI_init>
	MCP_reset();
     1f0:	7f d1       	rcall	.+766    	; 0x4f0 <MCP_reset>
	
	printf("CAN initiating...\n");
     1f2:	88 e0       	ldi	r24, 0x08	; 8
     1f4:	92 e0       	ldi	r25, 0x02	; 2
     1f6:	3f d5       	rcall	.+2686   	; 0xc76 <puts>

	MCP_bitMod(MCP_RXB0CTRL, 0x60, MCP_FILTER_OFF);
     1f8:	40 e6       	ldi	r20, 0x60	; 96
     1fa:	60 e6       	ldi	r22, 0x60	; 96
     1fc:	80 e6       	ldi	r24, 0x60	; 96
     1fe:	62 d1       	rcall	.+708    	; 0x4c4 <MCP_bitMod>
	MCP_bitMod(MCP_RXB0CTRL, 0x04, MCP_ROLLOVER_OFF); // Disable rollover mode on MCP
     200:	40 e0       	ldi	r20, 0x00	; 0
     202:	64 e0       	ldi	r22, 0x04	; 4
     204:	80 e6       	ldi	r24, 0x60	; 96
     206:	5e d1       	rcall	.+700    	; 0x4c4 <MCP_bitMod>
	MCP_bitMod(MCP_CANINTE, 0xFF, MCP_RX_INT);	
     208:	43 e0       	ldi	r20, 0x03	; 3
     20a:	6f ef       	ldi	r22, 0xFF	; 255
     20c:	8b e2       	ldi	r24, 0x2B	; 43
     20e:	5a d1       	rcall	.+692    	; 0x4c4 <MCP_bitMod>
	//MCP_bitMod(MCP_CANCTRL, 0xE0,MODE_LOOPBACK);
	CAN_setMode(MODE_NORMAL);
     210:	80 e0       	ldi	r24, 0x00	; 0
     212:	e8 df       	rcall	.-48     	; 0x1e4 <CAN_setMode>
	
	uint8_t canStat = MCP_read(MCP_CANSTAT);
     214:	8e e0       	ldi	r24, 0x0E	; 14
     216:	2b d1       	rcall	.+598    	; 0x46e <MCP_read>
	switch (canStat & MODE_MASK){
     218:	98 2f       	mov	r25, r24
     21a:	90 7e       	andi	r25, 0xE0	; 224
     21c:	90 34       	cpi	r25, 0x40	; 64
     21e:	81 f0       	breq	.+32     	; 0x240 <CAN_init+0x52>
     220:	90 38       	cpi	r25, 0x80	; 128
     222:	d1 f0       	breq	.+52     	; 0x258 <CAN_init+0x6a>
     224:	91 11       	cpse	r25, r1
     226:	23 c0       	rjmp	.+70     	; 0x26e <CAN_init+0x80>
		case MODE_NORMAL:
		printf("CAN is in Normal Mode: %d.\n", canStat);
     228:	1f 92       	push	r1
     22a:	8f 93       	push	r24
     22c:	8a e1       	ldi	r24, 0x1A	; 26
     22e:	92 e0       	ldi	r25, 0x02	; 2
     230:	9f 93       	push	r25
     232:	8f 93       	push	r24
     234:	0a d5       	rcall	.+2580   	; 0xc4a <printf>
		break;
     236:	0f 90       	pop	r0
     238:	0f 90       	pop	r0
     23a:	0f 90       	pop	r0
     23c:	0f 90       	pop	r0
     23e:	17 c0       	rjmp	.+46     	; 0x26e <CAN_init+0x80>
		case MODE_LOOPBACK:
		printf("CAN is in Loopback Mode: %d.\n", canStat);
     240:	1f 92       	push	r1
     242:	8f 93       	push	r24
     244:	86 e3       	ldi	r24, 0x36	; 54
     246:	92 e0       	ldi	r25, 0x02	; 2
     248:	9f 93       	push	r25
     24a:	8f 93       	push	r24
     24c:	fe d4       	rcall	.+2556   	; 0xc4a <printf>
		break;
     24e:	0f 90       	pop	r0
     250:	0f 90       	pop	r0
     252:	0f 90       	pop	r0
     254:	0f 90       	pop	r0
     256:	0b c0       	rjmp	.+22     	; 0x26e <CAN_init+0x80>
		case MODE_CONFIG:
		printf("CAN is in Config Mode: %d.\n", canStat);
     258:	1f 92       	push	r1
     25a:	8f 93       	push	r24
     25c:	84 e5       	ldi	r24, 0x54	; 84
     25e:	92 e0       	ldi	r25, 0x02	; 2
     260:	9f 93       	push	r25
     262:	8f 93       	push	r24
     264:	f2 d4       	rcall	.+2532   	; 0xc4a <printf>
		break;
     266:	0f 90       	pop	r0
     268:	0f 90       	pop	r0
     26a:	0f 90       	pop	r0
     26c:	0f 90       	pop	r0
	}	
	printf("CAN initiated!\n");
     26e:	80 e7       	ldi	r24, 0x70	; 112
     270:	92 e0       	ldi	r25, 0x02	; 2
     272:	01 c5       	rjmp	.+2562   	; 0xc76 <puts>
     274:	08 95       	ret

00000276 <CAN_sendMessage>:

void CAN_setMode(char mode){
	MCP_bitMod(MCP_CANCTRL,MODE_MASK,mode);
}

void CAN_sendMessage(CAN_message * message){
     276:	ef 92       	push	r14
     278:	ff 92       	push	r15
     27a:	0f 93       	push	r16
     27c:	1f 93       	push	r17
     27e:	cf 93       	push	r28
     280:	df 93       	push	r29
     282:	7c 01       	movw	r14, r24
		printf("status: %d\n",MCP_readStatus());
		_delay_ms(100);
	}*/
	//printf("Klart\n");
	
	MCP_write(MCP_TXB0SIDL, (message->id << 5));
     284:	fc 01       	movw	r30, r24
     286:	60 81       	ld	r22, Z
     288:	62 95       	swap	r22
     28a:	66 0f       	add	r22, r22
     28c:	60 7e       	andi	r22, 0xE0	; 224
     28e:	82 e3       	ldi	r24, 0x32	; 50
     290:	fd d0       	rcall	.+506    	; 0x48c <MCP_write>
	MCP_write(MCP_TXB0SIDH, (message->id >> 3));
     292:	f7 01       	movw	r30, r14
     294:	60 81       	ld	r22, Z
     296:	66 95       	lsr	r22
     298:	66 95       	lsr	r22
     29a:	66 95       	lsr	r22
     29c:	81 e3       	ldi	r24, 0x31	; 49
     29e:	f6 d0       	rcall	.+492    	; 0x48c <MCP_write>
	MCP_write(MCP_TXB0DLC, message->length);
     2a0:	f7 01       	movw	r30, r14
     2a2:	61 81       	ldd	r22, Z+1	; 0x01
     2a4:	85 e3       	ldi	r24, 0x35	; 53
     2a6:	f2 d0       	rcall	.+484    	; 0x48c <MCP_write>
	
	for(int i=0; i<message->length; i++){
     2a8:	f7 01       	movw	r30, r14
     2aa:	81 81       	ldd	r24, Z+1	; 0x01
     2ac:	88 23       	and	r24, r24
     2ae:	91 f0       	breq	.+36     	; 0x2d4 <CAN_sendMessage+0x5e>
     2b0:	87 01       	movw	r16, r14
     2b2:	0e 5f       	subi	r16, 0xFE	; 254
     2b4:	1f 4f       	sbci	r17, 0xFF	; 255
     2b6:	c0 e0       	ldi	r28, 0x00	; 0
     2b8:	d0 e0       	ldi	r29, 0x00	; 0
		MCP_write(MCP_TXB0D0 + i, message->data[i]);
     2ba:	f8 01       	movw	r30, r16
     2bc:	61 91       	ld	r22, Z+
     2be:	8f 01       	movw	r16, r30
     2c0:	8c 2f       	mov	r24, r28
     2c2:	8a 5c       	subi	r24, 0xCA	; 202
     2c4:	e3 d0       	rcall	.+454    	; 0x48c <MCP_write>
	
	MCP_write(MCP_TXB0SIDL, (message->id << 5));
	MCP_write(MCP_TXB0SIDH, (message->id >> 3));
	MCP_write(MCP_TXB0DLC, message->length);
	
	for(int i=0; i<message->length; i++){
     2c6:	21 96       	adiw	r28, 0x01	; 1
     2c8:	f7 01       	movw	r30, r14
     2ca:	21 81       	ldd	r18, Z+1	; 0x01
     2cc:	30 e0       	ldi	r19, 0x00	; 0
     2ce:	c2 17       	cp	r28, r18
     2d0:	d3 07       	cpc	r29, r19
     2d2:	9c f3       	brlt	.-26     	; 0x2ba <CAN_sendMessage+0x44>
		MCP_write(MCP_TXB0D0 + i, message->data[i]);
	}
	
	MCP_requestToSend(MCP_RTS_TX0);
     2d4:	81 e8       	ldi	r24, 0x81	; 129
     2d6:	eb d0       	rcall	.+470    	; 0x4ae <MCP_requestToSend>
	
	//printf("CAN message sent\n");
}
     2d8:	df 91       	pop	r29
     2da:	cf 91       	pop	r28
     2dc:	1f 91       	pop	r17
     2de:	0f 91       	pop	r16
     2e0:	ff 90       	pop	r15
     2e2:	ef 90       	pop	r14
     2e4:	08 95       	ret

000002e6 <CAN_recieve>:

void CAN_recieve(CAN_message * receivedMessage){
     2e6:	1f 93       	push	r17
     2e8:	cf 93       	push	r28
     2ea:	df 93       	push	r29
     2ec:	ec 01       	movw	r28, r24
	}*/
	
		
	//Check if CAN has message
	//if(MCP_read(MCP_CANINTF)&(MCP_RX0IF|MCP_RX1IF)){
	if(MCP_read(MCP_CANSTAT) & 0x0C){
     2ee:	8e e0       	ldi	r24, 0x0E	; 14
     2f0:	be d0       	rcall	.+380    	; 0x46e <MCP_read>
     2f2:	8c 70       	andi	r24, 0x0C	; 12
     2f4:	19 f1       	breq	.+70     	; 0x33c <CAN_recieve+0x56>
		receivedMessage->id = (MCP_read(MCP_RXB0SIDH) << 3) | (MCP_read(MCP_RXB0SIDL) >> 5);
     2f6:	81 e6       	ldi	r24, 0x61	; 97
     2f8:	ba d0       	rcall	.+372    	; 0x46e <MCP_read>
     2fa:	18 2f       	mov	r17, r24
     2fc:	82 e6       	ldi	r24, 0x62	; 98
     2fe:	b7 d0       	rcall	.+366    	; 0x46e <MCP_read>
     300:	11 0f       	add	r17, r17
     302:	11 0f       	add	r17, r17
     304:	11 0f       	add	r17, r17
     306:	82 95       	swap	r24
     308:	86 95       	lsr	r24
     30a:	87 70       	andi	r24, 0x07	; 7
     30c:	18 2b       	or	r17, r24
     30e:	18 83       	st	Y, r17
		receivedMessage->length = MCP_read(MCP_RXB0DLC) & 0x0F;
     310:	85 e6       	ldi	r24, 0x65	; 101
     312:	ad d0       	rcall	.+346    	; 0x46e <MCP_read>
     314:	8f 70       	andi	r24, 0x0F	; 15
     316:	89 83       	std	Y+1, r24	; 0x01
		for(uint8_t i=0; i<receivedMessage->length; i++){
     318:	88 23       	and	r24, r24
     31a:	61 f0       	breq	.+24     	; 0x334 <CAN_recieve+0x4e>
     31c:	10 e0       	ldi	r17, 0x00	; 0
			receivedMessage->data[i] = MCP_read(MCP_RXB0D0 + i);
     31e:	86 e6       	ldi	r24, 0x66	; 102
     320:	81 0f       	add	r24, r17
     322:	a5 d0       	rcall	.+330    	; 0x46e <MCP_read>
     324:	fe 01       	movw	r30, r28
     326:	e1 0f       	add	r30, r17
     328:	f1 1d       	adc	r31, r1
     32a:	82 83       	std	Z+2, r24	; 0x02
	//Check if CAN has message
	//if(MCP_read(MCP_CANINTF)&(MCP_RX0IF|MCP_RX1IF)){
	if(MCP_read(MCP_CANSTAT) & 0x0C){
		receivedMessage->id = (MCP_read(MCP_RXB0SIDH) << 3) | (MCP_read(MCP_RXB0SIDL) >> 5);
		receivedMessage->length = MCP_read(MCP_RXB0DLC) & 0x0F;
		for(uint8_t i=0; i<receivedMessage->length; i++){
     32c:	1f 5f       	subi	r17, 0xFF	; 255
     32e:	89 81       	ldd	r24, Y+1	; 0x01
     330:	18 17       	cp	r17, r24
     332:	a8 f3       	brcs	.-22     	; 0x31e <CAN_recieve+0x38>
			receivedMessage->data[i] = MCP_read(MCP_RXB0D0 + i);
		}
		MCP_bitMod(MCP_CANINTF, MCP_RX0IF, 0);
     334:	40 e0       	ldi	r20, 0x00	; 0
     336:	61 e0       	ldi	r22, 0x01	; 1
     338:	8c e2       	ldi	r24, 0x2C	; 44
     33a:	c4 d0       	rcall	.+392    	; 0x4c4 <MCP_bitMod>
	}
}
     33c:	df 91       	pop	r29
     33e:	cf 91       	pop	r28
     340:	1f 91       	pop	r17
     342:	08 95       	ret

00000344 <CAN_printMessage>:

void CAN_printMessage(CAN_message * msg){	
     344:	cf 92       	push	r12
     346:	df 92       	push	r13
     348:	ef 92       	push	r14
     34a:	ff 92       	push	r15
     34c:	0f 93       	push	r16
     34e:	1f 93       	push	r17
     350:	cf 93       	push	r28
     352:	df 93       	push	r29
     354:	6c 01       	movw	r12, r24
	printf("Node 2:\nId: %d\n", msg->id);
     356:	fc 01       	movw	r30, r24
     358:	80 81       	ld	r24, Z
     35a:	1f 92       	push	r1
     35c:	8f 93       	push	r24
     35e:	8f e7       	ldi	r24, 0x7F	; 127
     360:	92 e0       	ldi	r25, 0x02	; 2
     362:	9f 93       	push	r25
     364:	8f 93       	push	r24
     366:	71 d4       	rcall	.+2274   	; 0xc4a <printf>
	printf("Length: %d\n",msg->length);	
     368:	f6 01       	movw	r30, r12
     36a:	81 81       	ldd	r24, Z+1	; 0x01
     36c:	1f 92       	push	r1
     36e:	8f 93       	push	r24
     370:	8f e8       	ldi	r24, 0x8F	; 143
     372:	92 e0       	ldi	r25, 0x02	; 2
     374:	9f 93       	push	r25
     376:	8f 93       	push	r24
     378:	68 d4       	rcall	.+2256   	; 0xc4a <printf>
	printf("Data: ");
     37a:	8b e9       	ldi	r24, 0x9B	; 155
     37c:	92 e0       	ldi	r25, 0x02	; 2
     37e:	9f 93       	push	r25
     380:	8f 93       	push	r24
     382:	63 d4       	rcall	.+2246   	; 0xc4a <printf>
	for(int i=0; i<msg->length; i++){
     384:	f6 01       	movw	r30, r12
     386:	81 81       	ldd	r24, Z+1	; 0x01
     388:	2d b7       	in	r18, 0x3d	; 61
     38a:	3e b7       	in	r19, 0x3e	; 62
     38c:	26 5f       	subi	r18, 0xF6	; 246
     38e:	3f 4f       	sbci	r19, 0xFF	; 255
     390:	0f b6       	in	r0, 0x3f	; 63
     392:	f8 94       	cli
     394:	3e bf       	out	0x3e, r19	; 62
     396:	0f be       	out	0x3f, r0	; 63
     398:	2d bf       	out	0x3d, r18	; 61
     39a:	88 23       	and	r24, r24
     39c:	d9 f0       	breq	.+54     	; 0x3d4 <CAN_printMessage+0x90>
     39e:	76 01       	movw	r14, r12
     3a0:	32 e0       	ldi	r19, 0x02	; 2
     3a2:	e3 0e       	add	r14, r19
     3a4:	f1 1c       	adc	r15, r1
     3a6:	c0 e0       	ldi	r28, 0x00	; 0
     3a8:	d0 e0       	ldi	r29, 0x00	; 0
		 printf("%d, ", msg->data[i]);
     3aa:	02 ea       	ldi	r16, 0xA2	; 162
     3ac:	12 e0       	ldi	r17, 0x02	; 2
     3ae:	f7 01       	movw	r30, r14
     3b0:	81 91       	ld	r24, Z+
     3b2:	7f 01       	movw	r14, r30
     3b4:	1f 92       	push	r1
     3b6:	8f 93       	push	r24
     3b8:	1f 93       	push	r17
     3ba:	0f 93       	push	r16
     3bc:	46 d4       	rcall	.+2188   	; 0xc4a <printf>

void CAN_printMessage(CAN_message * msg){	
	printf("Node 2:\nId: %d\n", msg->id);
	printf("Length: %d\n",msg->length);	
	printf("Data: ");
	for(int i=0; i<msg->length; i++){
     3be:	21 96       	adiw	r28, 0x01	; 1
     3c0:	f6 01       	movw	r30, r12
     3c2:	21 81       	ldd	r18, Z+1	; 0x01
     3c4:	30 e0       	ldi	r19, 0x00	; 0
     3c6:	0f 90       	pop	r0
     3c8:	0f 90       	pop	r0
     3ca:	0f 90       	pop	r0
     3cc:	0f 90       	pop	r0
     3ce:	c2 17       	cp	r28, r18
     3d0:	d3 07       	cpc	r29, r19
     3d2:	6c f3       	brlt	.-38     	; 0x3ae <CAN_printMessage+0x6a>
		 printf("%d, ", msg->data[i]);
	}
	printf("\n");
     3d4:	8a e0       	ldi	r24, 0x0A	; 10
     3d6:	90 e0       	ldi	r25, 0x00	; 0
     3d8:	49 d4       	rcall	.+2194   	; 0xc6c <putchar>
}
     3da:	df 91       	pop	r29
     3dc:	cf 91       	pop	r28
     3de:	1f 91       	pop	r17
     3e0:	0f 91       	pop	r16
     3e2:	ff 90       	pop	r15
     3e4:	ef 90       	pop	r14
     3e6:	df 90       	pop	r13
     3e8:	cf 90       	pop	r12
     3ea:	08 95       	ret

000003ec <CAN_PWMPosition>:

void CAN_PWMPosition(CAN_message * msgPos){ 
	uint8_t xValue = msgPos->data[0];
	PWM_setDutyCycle(xValue);
     3ec:	fc 01       	movw	r30, r24
     3ee:	82 81       	ldd	r24, Z+2	; 0x02
     3f0:	90 e0       	ldi	r25, 0x00	; 0
     3f2:	b5 c1       	rjmp	.+874    	; 0x75e <PWM_setDutyCycle>
     3f4:	08 95       	ret

000003f6 <dacWrite>:
void dacInit(uint8_t address){
	TWI_Master_Initialise();
	TWIaddress = address;
}

void dacWrite(uint8_t channel, uint8_t val){	
     3f6:	cf 93       	push	r28
     3f8:	df 93       	push	r29
     3fa:	00 d0       	rcall	.+0      	; 0x3fc <dacWrite+0x6>
     3fc:	cd b7       	in	r28, 0x3d	; 61
     3fe:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3] = { MAX520_TWI_ADDR_BASE | ((TWIaddress & 0x07) << 1), channel & 0x07, val };	
     400:	90 91 cc 02 	lds	r25, 0x02CC
     404:	97 70       	andi	r25, 0x07	; 7
     406:	99 0f       	add	r25, r25
     408:	90 65       	ori	r25, 0x50	; 80
     40a:	99 83       	std	Y+1, r25	; 0x01
     40c:	87 70       	andi	r24, 0x07	; 7
     40e:	8a 83       	std	Y+2, r24	; 0x02
     410:	6b 83       	std	Y+3, r22	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3);
     412:	63 e0       	ldi	r22, 0x03	; 3
     414:	ce 01       	movw	r24, r28
     416:	01 96       	adiw	r24, 0x01	; 1
     418:	de d1       	rcall	.+956    	; 0x7d6 <TWI_Start_Transceiver_With_Data>
     41a:	0f 90       	pop	r0
     41c:	0f 90       	pop	r0
     41e:	0f 90       	pop	r0
     420:	df 91       	pop	r29
     422:	cf 91       	pop	r28
     424:	08 95       	ret

00000426 <solenoid_init>:
	else
		ball_detected = 0;
}

void solenoid_init(){
	DDRL	|= (1 << DDL0);
     426:	ea e0       	ldi	r30, 0x0A	; 10
     428:	f1 e0       	ldi	r31, 0x01	; 1
     42a:	80 81       	ld	r24, Z
     42c:	81 60       	ori	r24, 0x01	; 1
     42e:	80 83       	st	Z, r24
	PORTL	|= (1 << PL0);
     430:	eb e0       	ldi	r30, 0x0B	; 11
     432:	f1 e0       	ldi	r31, 0x01	; 1
     434:	80 81       	ld	r24, Z
     436:	81 60       	ori	r24, 0x01	; 1
     438:	80 83       	st	Z, r24
     43a:	08 95       	ret

0000043c <solenoid_trigger>:
}

void solenoid_trigger(CAN_message * message){
	
	if(message->data[2]){
     43c:	fc 01       	movw	r30, r24
     43e:	84 81       	ldd	r24, Z+4	; 0x04
     440:	88 23       	and	r24, r24
     442:	79 f0       	breq	.+30     	; 0x462 <solenoid_trigger+0x26>
		PORTL |= (1 << PL0);
     444:	eb e0       	ldi	r30, 0x0B	; 11
     446:	f1 e0       	ldi	r31, 0x01	; 1
     448:	80 81       	ld	r24, Z
     44a:	81 60       	ori	r24, 0x01	; 1
     44c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     44e:	ff ef       	ldi	r31, 0xFF	; 255
     450:	20 e7       	ldi	r18, 0x70	; 112
     452:	82 e0       	ldi	r24, 0x02	; 2
     454:	f1 50       	subi	r31, 0x01	; 1
     456:	20 40       	sbci	r18, 0x00	; 0
     458:	80 40       	sbci	r24, 0x00	; 0
     45a:	e1 f7       	brne	.-8      	; 0x454 <solenoid_trigger+0x18>
     45c:	00 c0       	rjmp	.+0      	; 0x45e <solenoid_trigger+0x22>
     45e:	00 00       	nop
     460:	08 95       	ret
		_delay_ms(50);
	}
	else
		PORTL &= ~(1 << PL0);
     462:	eb e0       	ldi	r30, 0x0B	; 11
     464:	f1 e0       	ldi	r31, 0x01	; 1
     466:	80 81       	ld	r24, Z
     468:	8e 7f       	andi	r24, 0xFE	; 254
     46a:	80 83       	st	Z, r24
     46c:	08 95       	ret

0000046e <MCP_read>:
	SPI_slaveEnable(1); //enable CS pin	
	SPI_write(MCP_READ_STATUS); //read status instruction	
	char temp = SPI_read();
	SPI_slaveEnable(0); //disable CS pin
	return temp;
}
     46e:	cf 93       	push	r28
     470:	c8 2f       	mov	r28, r24
     472:	81 e0       	ldi	r24, 0x01	; 1
     474:	9f d1       	rcall	.+830    	; 0x7b4 <SPI_slaveEnable>
     476:	83 e0       	ldi	r24, 0x03	; 3
     478:	94 d1       	rcall	.+808    	; 0x7a2 <SPI_write>
     47a:	8c 2f       	mov	r24, r28
     47c:	92 d1       	rcall	.+804    	; 0x7a2 <SPI_write>
     47e:	96 d1       	rcall	.+812    	; 0x7ac <SPI_read>
     480:	c8 2f       	mov	r28, r24
     482:	80 e0       	ldi	r24, 0x00	; 0
     484:	97 d1       	rcall	.+814    	; 0x7b4 <SPI_slaveEnable>
     486:	8c 2f       	mov	r24, r28
     488:	cf 91       	pop	r28
     48a:	08 95       	ret

0000048c <MCP_write>:
     48c:	cf 93       	push	r28
     48e:	df 93       	push	r29
     490:	d8 2f       	mov	r29, r24
     492:	c6 2f       	mov	r28, r22
     494:	81 e0       	ldi	r24, 0x01	; 1
     496:	8e d1       	rcall	.+796    	; 0x7b4 <SPI_slaveEnable>
     498:	82 e0       	ldi	r24, 0x02	; 2
     49a:	83 d1       	rcall	.+774    	; 0x7a2 <SPI_write>
     49c:	8d 2f       	mov	r24, r29
     49e:	81 d1       	rcall	.+770    	; 0x7a2 <SPI_write>
     4a0:	8c 2f       	mov	r24, r28
     4a2:	7f d1       	rcall	.+766    	; 0x7a2 <SPI_write>
     4a4:	80 e0       	ldi	r24, 0x00	; 0
     4a6:	86 d1       	rcall	.+780    	; 0x7b4 <SPI_slaveEnable>
     4a8:	df 91       	pop	r29
     4aa:	cf 91       	pop	r28
     4ac:	08 95       	ret

000004ae <MCP_requestToSend>:
     4ae:	cf 93       	push	r28
     4b0:	c8 2f       	mov	r28, r24
     4b2:	81 e0       	ldi	r24, 0x01	; 1
     4b4:	7f d1       	rcall	.+766    	; 0x7b4 <SPI_slaveEnable>
     4b6:	8c 2f       	mov	r24, r28
     4b8:	81 68       	ori	r24, 0x81	; 129
     4ba:	73 d1       	rcall	.+742    	; 0x7a2 <SPI_write>
     4bc:	80 e0       	ldi	r24, 0x00	; 0
     4be:	7a d1       	rcall	.+756    	; 0x7b4 <SPI_slaveEnable>
     4c0:	cf 91       	pop	r28
     4c2:	08 95       	ret

000004c4 <MCP_bitMod>:

void MCP_bitMod(char adr, char mask, char data){
     4c4:	1f 93       	push	r17
     4c6:	cf 93       	push	r28
     4c8:	df 93       	push	r29
     4ca:	18 2f       	mov	r17, r24
     4cc:	d6 2f       	mov	r29, r22
     4ce:	c4 2f       	mov	r28, r20
	SPI_slaveEnable(1); //enable CS pin
     4d0:	81 e0       	ldi	r24, 0x01	; 1
     4d2:	70 d1       	rcall	.+736    	; 0x7b4 <SPI_slaveEnable>
	SPI_write(MCP_BITMOD); //bit modify instruction
     4d4:	85 e0       	ldi	r24, 0x05	; 5
     4d6:	65 d1       	rcall	.+714    	; 0x7a2 <SPI_write>
	SPI_write(adr); //set address
     4d8:	81 2f       	mov	r24, r17
     4da:	63 d1       	rcall	.+710    	; 0x7a2 <SPI_write>
	SPI_write(mask); //set bitmask
     4dc:	8d 2f       	mov	r24, r29
     4de:	61 d1       	rcall	.+706    	; 0x7a2 <SPI_write>
	SPI_write(data); //write data	
     4e0:	8c 2f       	mov	r24, r28
     4e2:	5f d1       	rcall	.+702    	; 0x7a2 <SPI_write>
	SPI_slaveEnable(0); //disable CS pin
     4e4:	80 e0       	ldi	r24, 0x00	; 0
     4e6:	66 d1       	rcall	.+716    	; 0x7b4 <SPI_slaveEnable>
}
     4e8:	df 91       	pop	r29
     4ea:	cf 91       	pop	r28
     4ec:	1f 91       	pop	r17
     4ee:	08 95       	ret

000004f0 <MCP_reset>:

void MCP_reset(){
	SPI_slaveEnable(1); //enable CS pin	
     4f0:	81 e0       	ldi	r24, 0x01	; 1
     4f2:	60 d1       	rcall	.+704    	; 0x7b4 <SPI_slaveEnable>
	SPI_write(MCP_RESET); //reset instruction	
     4f4:	80 ec       	ldi	r24, 0xC0	; 192
     4f6:	55 d1       	rcall	.+682    	; 0x7a2 <SPI_write>
     4f8:	8f e3       	ldi	r24, 0x3F	; 63
     4fa:	9c e9       	ldi	r25, 0x9C	; 156
     4fc:	01 97       	sbiw	r24, 0x01	; 1
     4fe:	f1 f7       	brne	.-4      	; 0x4fc <MCP_reset+0xc>
     500:	00 c0       	rjmp	.+0      	; 0x502 <MCP_reset+0x12>
     502:	00 00       	nop
	_delay_ms(10);
	SPI_slaveEnable(0); //disable CS pin
     504:	80 e0       	ldi	r24, 0x00	; 0
     506:	56 c1       	rjmp	.+684    	; 0x7b4 <SPI_slaveEnable>
     508:	08 95       	ret

0000050a <MOTOR_reset>:

void motor_test(){
	
	PORTH |= (1 << DDH6);
	//_delay_ms(2000);
	PORTH &= ~(1 << DDH5);
     50a:	e2 e0       	ldi	r30, 0x02	; 2
     50c:	f1 e0       	ldi	r31, 0x01	; 1
     50e:	80 81       	ld	r24, Z
     510:	8f 7b       	andi	r24, 0xBF	; 191
     512:	80 83       	st	Z, r24
     514:	2f e7       	ldi	r18, 0x7F	; 127
     516:	88 e3       	ldi	r24, 0x38	; 56
     518:	91 e0       	ldi	r25, 0x01	; 1
     51a:	21 50       	subi	r18, 0x01	; 1
     51c:	80 40       	sbci	r24, 0x00	; 0
     51e:	90 40       	sbci	r25, 0x00	; 0
     520:	e1 f7       	brne	.-8      	; 0x51a <MOTOR_reset+0x10>
     522:	00 c0       	rjmp	.+0      	; 0x524 <MOTOR_reset+0x1a>
     524:	00 00       	nop
     526:	80 81       	ld	r24, Z
     528:	80 64       	ori	r24, 0x40	; 64
     52a:	80 83       	st	Z, r24
     52c:	08 95       	ret

0000052e <motor_init>:
     52e:	78 94       	sei
     530:	e1 e0       	ldi	r30, 0x01	; 1
     532:	f1 e0       	ldi	r31, 0x01	; 1
     534:	80 81       	ld	r24, Z
     536:	82 61       	ori	r24, 0x12	; 18
     538:	80 83       	st	Z, r24
     53a:	80 81       	ld	r24, Z
     53c:	88 66       	ori	r24, 0x68	; 104
     53e:	80 83       	st	Z, r24
     540:	e2 e0       	ldi	r30, 0x02	; 2
     542:	f1 e0       	ldi	r31, 0x01	; 1
     544:	80 81       	ld	r24, Z
     546:	80 61       	ori	r24, 0x10	; 16
     548:	80 83       	st	Z, r24
     54a:	80 81       	ld	r24, Z
     54c:	80 62       	ori	r24, 0x20	; 32
     54e:	80 83       	st	Z, r24
     550:	80 81       	ld	r24, Z
     552:	80 64       	ori	r24, 0x40	; 64
     554:	80 83       	st	Z, r24
     556:	d9 cf       	rjmp	.-78     	; 0x50a <MOTOR_reset>
     558:	08 95       	ret

0000055a <motorDirection>:
     55a:	88 23       	and	r24, r24
     55c:	31 f0       	breq	.+12     	; 0x56a <motorDirection+0x10>
     55e:	e2 e0       	ldi	r30, 0x02	; 2
     560:	f1 e0       	ldi	r31, 0x01	; 1
     562:	80 81       	ld	r24, Z
     564:	8d 7f       	andi	r24, 0xFD	; 253
     566:	80 83       	st	Z, r24
     568:	08 95       	ret
     56a:	e2 e0       	ldi	r30, 0x02	; 2
     56c:	f1 e0       	ldi	r31, 0x01	; 1
     56e:	80 81       	ld	r24, Z
     570:	82 60       	ori	r24, 0x02	; 2
     572:	80 83       	st	Z, r24
     574:	08 95       	ret

00000576 <motorEncoderRead>:
     576:	cf 93       	push	r28
     578:	df 93       	push	r29
     57a:	e2 e0       	ldi	r30, 0x02	; 2
     57c:	f1 e0       	ldi	r31, 0x01	; 1
     57e:	80 81       	ld	r24, Z
     580:	80 64       	ori	r24, 0x40	; 64
     582:	80 83       	st	Z, r24
     584:	80 81       	ld	r24, Z
     586:	8f 7d       	andi	r24, 0xDF	; 223
     588:	80 83       	st	Z, r24
     58a:	80 81       	ld	r24, Z
     58c:	87 7f       	andi	r24, 0xF7	; 247
     58e:	80 83       	st	Z, r24
     590:	8a e6       	ldi	r24, 0x6A	; 106
     592:	8a 95       	dec	r24
     594:	f1 f7       	brne	.-4      	; 0x592 <motorEncoderRead+0x1c>
     596:	00 c0       	rjmp	.+0      	; 0x598 <motorEncoderRead+0x22>
     598:	80 91 06 01 	lds	r24, 0x0106
     59c:	90 81       	ld	r25, Z
     59e:	98 60       	ori	r25, 0x08	; 8
     5a0:	90 83       	st	Z, r25
     5a2:	9a e6       	ldi	r25, 0x6A	; 106
     5a4:	9a 95       	dec	r25
     5a6:	f1 f7       	brne	.-4      	; 0x5a4 <motorEncoderRead+0x2e>
     5a8:	00 c0       	rjmp	.+0      	; 0x5aa <motorEncoderRead+0x34>
     5aa:	c0 91 06 01 	lds	r28, 0x0106
     5ae:	90 81       	ld	r25, Z
     5b0:	9f 7b       	andi	r25, 0xBF	; 191
     5b2:	90 83       	st	Z, r25
     5b4:	ef e2       	ldi	r30, 0x2F	; 47
     5b6:	f2 e0       	ldi	r31, 0x02	; 2
     5b8:	31 97       	sbiw	r30, 0x01	; 1
     5ba:	f1 f7       	brne	.-4      	; 0x5b8 <motorEncoderRead+0x42>
     5bc:	00 c0       	rjmp	.+0      	; 0x5be <motorEncoderRead+0x48>
     5be:	00 00       	nop
     5c0:	d0 e0       	ldi	r29, 0x00	; 0
     5c2:	d8 2b       	or	r29, r24
     5c4:	df 93       	push	r29
     5c6:	cf 93       	push	r28
     5c8:	87 ea       	ldi	r24, 0xA7	; 167
     5ca:	92 e0       	ldi	r25, 0x02	; 2
     5cc:	9f 93       	push	r25
     5ce:	8f 93       	push	r24
     5d0:	3c d3       	rcall	.+1656   	; 0xc4a <printf>
     5d2:	0f 90       	pop	r0
     5d4:	0f 90       	pop	r0
     5d6:	0f 90       	pop	r0
     5d8:	0f 90       	pop	r0
     5da:	8c 2f       	mov	r24, r28
     5dc:	df 91       	pop	r29
     5de:	cf 91       	pop	r28
     5e0:	08 95       	ret

000005e2 <MOTOR_PDcontroller>:
	//_delay_ms(2000);
}

int8_t MOTOR_PDcontroller(uint8_t speed){
     5e2:	cf 92       	push	r12
     5e4:	df 92       	push	r13
     5e6:	ef 92       	push	r14
     5e8:	ff 92       	push	r15
     5ea:	cf 93       	push	r28
     5ec:	df 93       	push	r29
     5ee:	d8 2f       	mov	r29, r24

	uint8_t r = speed;// MOTOR_calculateSpeed(xValue);
	uint8_t y = abs(motorEncoderRead());
     5f0:	c2 df       	rcall	.-124    	; 0x576 <motorEncoderRead>
     5f2:	c8 2f       	mov	r28, r24
	
	float kp = -1.0;
	float kd = 1;
	
	int8_t pError = (r-y);
	int8_t dError = (y-prevError);
     5f4:	80 91 cd 02 	lds	r24, 0x02CD
     5f8:	6c 2f       	mov	r22, r28
     5fa:	68 1b       	sub	r22, r24
	
	int8_t u = kp*pError + kd*dError;
     5fc:	77 27       	eor	r23, r23
     5fe:	67 fd       	sbrc	r22, 7
     600:	70 95       	com	r23
     602:	87 2f       	mov	r24, r23
     604:	97 2f       	mov	r25, r23
     606:	45 d2       	rcall	.+1162   	; 0xa92 <__floatsisf>
     608:	6b 01       	movw	r12, r22
     60a:	7c 01       	movw	r14, r24
	uint8_t y = abs(motorEncoderRead());
	
	float kp = -1.0;
	float kd = 1;
	
	int8_t pError = (r-y);
     60c:	6d 2f       	mov	r22, r29
     60e:	6c 1b       	sub	r22, r28
	int8_t dError = (y-prevError);
	
	int8_t u = kp*pError + kd*dError;
     610:	77 27       	eor	r23, r23
     612:	67 fd       	sbrc	r22, 7
     614:	70 95       	com	r23
     616:	87 2f       	mov	r24, r23
     618:	97 2f       	mov	r25, r23
     61a:	3b d2       	rcall	.+1142   	; 0xa92 <__floatsisf>
     61c:	9b 01       	movw	r18, r22
     61e:	ac 01       	movw	r20, r24
     620:	c7 01       	movw	r24, r14
     622:	b6 01       	movw	r22, r12
     624:	9e d1       	rcall	.+828    	; 0x962 <__subsf3>
     626:	02 d2       	rcall	.+1028   	; 0xa2c <__fixsfsi>
     628:	86 2f       	mov	r24, r22
	prevError = y;
     62a:	2c 2f       	mov	r18, r28
     62c:	30 e0       	ldi	r19, 0x00	; 0
     62e:	30 93 ce 02 	sts	0x02CE, r19
     632:	20 93 cd 02 	sts	0x02CD, r18
	//printf("r: %d\n", r);
	//printf("y: %d\n", y);
	//printf("u: %d\n\n\n", u);
	return u;
	
     636:	df 91       	pop	r29
     638:	cf 91       	pop	r28
     63a:	ff 90       	pop	r15
     63c:	ef 90       	pop	r14
     63e:	df 90       	pop	r13
     640:	cf 90       	pop	r12
     642:	08 95       	ret

00000644 <motorSpeed>:
	//Set PINH5 bit in PORTH reg to clear RST signal.
	PORTH |= (1 << PINH6);
	//printf("Encoder Reset\n");
}

void motorSpeed(int16_t speed){
     644:	cf 93       	push	r28
     646:	df 93       	push	r29
	
	speed = (speed - 50)*2;
     648:	c2 97       	sbiw	r24, 0x32	; 50
	//set motor direction
	if(speed < 0)
     64a:	ec 01       	movw	r28, r24
     64c:	cc 0f       	add	r28, r28
     64e:	dd 1f       	adc	r29, r29
     650:	96 ff       	sbrs	r25, 6
     652:	03 c0       	rjmp	.+6      	; 0x65a <motorSpeed+0x16>
		motorDirection(1);
     654:	81 e0       	ldi	r24, 0x01	; 1
     656:	81 df       	rcall	.-254    	; 0x55a <motorDirection>
     658:	02 c0       	rjmp	.+4      	; 0x65e <motorSpeed+0x1a>
	else
		motorDirection(0);
     65a:	80 e0       	ldi	r24, 0x00	; 0
     65c:	7e df       	rcall	.-260    	; 0x55a <motorDirection>
	
	//Cap motor speed
	if(abs(speed) > maxSpeed)
     65e:	20 91 06 02 	lds	r18, 0x0206
     662:	30 e0       	ldi	r19, 0x00	; 0
     664:	ce 01       	movw	r24, r28
     666:	dd 23       	and	r29, r29
     668:	24 f4       	brge	.+8      	; 0x672 <motorSpeed+0x2e>
     66a:	88 27       	eor	r24, r24
     66c:	99 27       	eor	r25, r25
     66e:	8c 1b       	sub	r24, r28
     670:	9d 0b       	sbc	r25, r29
     672:	28 17       	cp	r18, r24
     674:	39 07       	cpc	r19, r25
     676:	0c f0       	brlt	.+2      	; 0x67a <motorSpeed+0x36>
	//printf("Encoder Reset\n");
}

void motorSpeed(int16_t speed){
	
	speed = (speed - 50)*2;
     678:	9e 01       	movw	r18, r28
	
	//Cap motor speed
	if(abs(speed) > maxSpeed)
		speed = maxSpeed;
		
	speed = MOTOR_PDcontroller(abs(speed));
     67a:	c9 01       	movw	r24, r18
     67c:	99 23       	and	r25, r25
     67e:	24 f4       	brge	.+8      	; 0x688 <motorSpeed+0x44>
     680:	88 27       	eor	r24, r24
     682:	99 27       	eor	r25, r25
     684:	82 1b       	sub	r24, r18
     686:	93 0b       	sbc	r25, r19
     688:	ac df       	rcall	.-168    	; 0x5e2 <MOTOR_PDcontroller>
     68a:	68 2f       	mov	r22, r24
     68c:	77 27       	eor	r23, r23
     68e:	67 fd       	sbrc	r22, 7
     690:	70 95       	com	r23
	//printf("Speed: %d\n", abs(speed));
	dacWrite(0, abs(speed));
     692:	77 23       	and	r23, r23
     694:	1c f4       	brge	.+6      	; 0x69c <motorSpeed+0x58>
     696:	71 95       	neg	r23
     698:	61 95       	neg	r22
     69a:	71 09       	sbc	r23, r1
     69c:	80 e0       	ldi	r24, 0x00	; 0
     69e:	90 e0       	ldi	r25, 0x00	; 0
     6a0:	aa de       	rcall	.-684    	; 0x3f6 <dacWrite>
}
     6a2:	df 91       	pop	r29
     6a4:	cf 91       	pop	r28
     6a6:	08 95       	ret

000006a8 <main>:
#include <stdio.h>
#include <string.h>
#include <util/delay.h>

int main(void)
{
     6a8:	cf 93       	push	r28
     6aa:	df 93       	push	r29
     6ac:	cd b7       	in	r28, 0x3d	; 61
     6ae:	de b7       	in	r29, 0x3e	; 62
     6b0:	64 97       	sbiw	r28, 0x14	; 20
     6b2:	0f b6       	in	r0, 0x3f	; 63
     6b4:	f8 94       	cli
     6b6:	de bf       	out	0x3e, r29	; 62
     6b8:	0f be       	out	0x3f, r0	; 63
     6ba:	cd bf       	out	0x3d, r28	; 61
	//Initialize commands
	uartInit();
     6bc:	41 d1       	rcall	.+642    	; 0x940 <uartInit>
	CAN_init();
     6be:	97 dd       	rcall	.-1234   	; 0x1ee <CAN_init>
	TC_init();
     6c0:	2e d0       	rcall	.+92     	; 0x71e <TC_init>
	ADC_init();
     6c2:	82 dd       	rcall	.-1276   	; 0x1c8 <ADC_init>
	solenoid_init();
     6c4:	b0 de       	rcall	.-672    	; 0x426 <solenoid_init>
	//dacInit(0b111);
	motor_init();
     6c6:	33 df       	rcall	.-410    	; 0x52e <motor_init>
	TWI_Master_Initialise();
     6c8:	7c d0       	rcall	.+248    	; 0x7c2 <TWI_Master_Initialise>
	
	CAN_message message;
	message.id = 2;
     6ca:	82 e0       	ldi	r24, 0x02	; 2
     6cc:	89 83       	std	Y+1, r24	; 0x01
	message.length = 1;
     6ce:	81 e0       	ldi	r24, 0x01	; 1
     6d0:	8a 83       	std	Y+2, r24	; 0x02
	
	CAN_message receivedMessage;
	
	printf("Initializing node 2...\n");
     6d2:	84 eb       	ldi	r24, 0xB4	; 180
     6d4:	92 e0       	ldi	r25, 0x02	; 2
     6d6:	cf d2       	rcall	.+1438   	; 0xc76 <puts>
	
	while(1)
    {
        CAN_recieve(&receivedMessage);
     6d8:	ce 01       	movw	r24, r28
     6da:	0b 96       	adiw	r24, 0x0b	; 11
     6dc:	04 de       	rcall	.-1016   	; 0x2e6 <CAN_recieve>
        //_delay_ms(20);
		CAN_printMessage(&receivedMessage);
     6de:	ce 01       	movw	r24, r28
     6e0:	0b 96       	adiw	r24, 0x0b	; 11
     6e2:	30 de       	rcall	.-928    	; 0x344 <CAN_printMessage>
     6e4:	8f e3       	ldi	r24, 0x3F	; 63
     6e6:	9c e9       	ldi	r25, 0x9C	; 156
     6e8:	01 97       	sbiw	r24, 0x01	; 1
     6ea:	f1 f7       	brne	.-4      	; 0x6e8 <main+0x40>
     6ec:	00 c0       	rjmp	.+0      	; 0x6ee <main+0x46>
     6ee:	00 00       	nop
		
		_delay_ms(10);
		CAN_PWMPosition(&receivedMessage);
     6f0:	ce 01       	movw	r24, r28
     6f2:	0b 96       	adiw	r24, 0x0b	; 11
     6f4:	7b de       	rcall	.-778    	; 0x3ec <CAN_PWMPosition>
		//get_score();
		solenoid_trigger(&receivedMessage);
     6f6:	ce 01       	movw	r24, r28
     6f8:	0b 96       	adiw	r24, 0x0b	; 11
     6fa:	a0 de       	rcall	.-704    	; 0x43c <solenoid_trigger>
		
		message.data[0] = newgame.score;
     6fc:	80 91 d6 02 	lds	r24, 0x02D6
     700:	8b 83       	std	Y+3, r24	; 0x03
		CAN_sendMessage(&message);
     702:	ce 01       	movw	r24, r28
     704:	01 96       	adiw	r24, 0x01	; 1
     706:	b7 dd       	rcall	.-1170   	; 0x276 <CAN_sendMessage>
     708:	8f e3       	ldi	r24, 0x3F	; 63
     70a:	9c e9       	ldi	r25, 0x9C	; 156
     70c:	01 97       	sbiw	r24, 0x01	; 1
     70e:	f1 f7       	brne	.-4      	; 0x70c <main+0x64>
     710:	00 c0       	rjmp	.+0      	; 0x712 <main+0x6a>
     712:	00 00       	nop
		_delay_ms(10);
		
		
		motorSpeed(receivedMessage.data[3]);
     714:	88 89       	ldd	r24, Y+16	; 0x10
     716:	90 e0       	ldi	r25, 0x00	; 0
     718:	95 df       	rcall	.-214    	; 0x644 <motorSpeed>
		//motor_test();
		motorEncoderRead();
     71a:	2d df       	rcall	.-422    	; 0x576 <motorEncoderRead>
     71c:	dd cf       	rjmp	.-70     	; 0x6d8 <main+0x30>

0000071e <TC_init>:
#include <avr/interrupt.h>
#include "CAN.h"

void TC_init(){

	TCCR3A |= (1 << WGM30) | (1 << WGM31);
     71e:	a0 e9       	ldi	r26, 0x90	; 144
     720:	b0 e0       	ldi	r27, 0x00	; 0
     722:	8c 91       	ld	r24, X
     724:	83 60       	ori	r24, 0x03	; 3
     726:	8c 93       	st	X, r24
	TCCR3B |= (1 << WGM32) | (1 << WGM33);
     728:	e1 e9       	ldi	r30, 0x91	; 145
     72a:	f0 e0       	ldi	r31, 0x00	; 0
     72c:	80 81       	ld	r24, Z
     72e:	88 61       	ori	r24, 0x18	; 24
     730:	80 83       	st	Z, r24

	DDRE |= (1 << DDE3) | (1 << DDE4) | (1 << DDE5);
     732:	8d b1       	in	r24, 0x0d	; 13
     734:	88 63       	ori	r24, 0x38	; 56
     736:	8d b9       	out	0x0d, r24	; 13

	OCR3AH = 0xA4;
     738:	84 ea       	ldi	r24, 0xA4	; 164
     73a:	80 93 99 00 	sts	0x0099, r24
	OCR3AL = 0x0F;
     73e:	8f e0       	ldi	r24, 0x0F	; 15
     740:	80 93 98 00 	sts	0x0098, r24

	TCCR3A |= (1 << COM3A1) | (1 << COM3B1) | (1 << COM3C1) ;
     744:	8c 91       	ld	r24, X
     746:	88 6a       	ori	r24, 0xA8	; 168
     748:	8c 93       	st	X, r24
	TCCR3A &= ~((1 << COM3A0) | (1 << COM3B0) | (1 << COM3C0));	
     74a:	8c 91       	ld	r24, X
     74c:	8b 7a       	andi	r24, 0xAB	; 171
     74e:	8c 93       	st	X, r24

	TCCR3B |= (1 << CS31);
     750:	80 81       	ld	r24, Z
     752:	82 60       	ori	r24, 0x02	; 2
     754:	80 83       	st	Z, r24
	TCCR3B &= ~((1 << CS30) | (1 << CS32));
     756:	80 81       	ld	r24, Z
     758:	8a 7f       	andi	r24, 0xFA	; 250
     75a:	80 83       	st	Z, r24
     75c:	08 95       	ret

0000075e <PWM_setDutyCycle>:

}

void PWM_setDutyCycle(uint8_t xValue)
{
  	uint16_t dutyC = (1800+(xValue*20));
     75e:	24 e1       	ldi	r18, 0x14	; 20
     760:	82 9f       	mul	r24, r18
     762:	c0 01       	movw	r24, r0
     764:	11 24       	eor	r1, r1
     766:	88 5f       	subi	r24, 0xF8	; 248
     768:	98 4f       	sbci	r25, 0xF8	; 248

	if(dutyC < 1800){
     76a:	88 30       	cpi	r24, 0x08	; 8
     76c:	27 e0       	ldi	r18, 0x07	; 7
     76e:	92 07       	cpc	r25, r18
     770:	38 f0       	brcs	.+14     	; 0x780 <PWM_setDutyCycle+0x22>
     772:	86 36       	cpi	r24, 0x66	; 102
     774:	20 e1       	ldi	r18, 0x10	; 16
     776:	92 07       	cpc	r25, r18
     778:	28 f0       	brcs	.+10     	; 0x784 <PWM_setDutyCycle+0x26>
     77a:	85 e6       	ldi	r24, 0x65	; 101
     77c:	90 e1       	ldi	r25, 0x10	; 16
     77e:	02 c0       	rjmp	.+4      	; 0x784 <PWM_setDutyCycle+0x26>
		dutyC = 1800;
     780:	88 e0       	ldi	r24, 0x08	; 8
     782:	97 e0       	ldi	r25, 0x07	; 7
	}
	else if(dutyC > 4197){
		dutyC = 4197;
	}
	int high = (dutyC >> 8);
	int low = (dutyC & 0xff);
     784:	9c 01       	movw	r18, r24
     786:	33 27       	eor	r19, r19
	OCR3BL = low;
     788:	20 93 9a 00 	sts	0x009A, r18
	OCR3BH = high;
     78c:	90 93 9b 00 	sts	0x009B, r25
     790:	08 95       	ret

00000792 <SPI_init>:
#include <avr/io.h>
#include <util/delay.h>

void SPI_init(void){	
	//Set outputs
	DDRB	|=	(1<<DDB0)
     792:	84 b1       	in	r24, 0x04	; 4
     794:	87 68       	ori	r24, 0x87	; 135
     796:	84 b9       	out	0x04, r24	; 4
			|	(1<<DDB1)
			|	(1<<DDB2)
			|	(1<<DDB7);
			
	//Set CS pin high
	PORTB	|=	(1<<PINB7);
     798:	2f 9a       	sbi	0x05, 7	; 5
	
	SPCR	|=	(1<<SPE) 
     79a:	8c b5       	in	r24, 0x2c	; 44
     79c:	81 65       	ori	r24, 0x51	; 81
     79e:	8c bd       	out	0x2c, r24	; 44
     7a0:	08 95       	ret

000007a2 <SPI_write>:
			|	(1<<MSTR) 
			|	(1<<SPR0); // Enable SPI, Master, set clock rate fck/16
}

void SPI_write(char c){
	SPDR = c; // Start transmission
     7a2:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));	// Wait for transmission complete
     7a4:	0d b4       	in	r0, 0x2d	; 45
     7a6:	07 fe       	sbrs	r0, 7
     7a8:	fd cf       	rjmp	.-6      	; 0x7a4 <SPI_write+0x2>
}
     7aa:	08 95       	ret

000007ac <SPI_read>:

char SPI_read(){
	SPI_write(0x00);
     7ac:	80 e0       	ldi	r24, 0x00	; 0
     7ae:	f9 df       	rcall	.-14     	; 0x7a2 <SPI_write>
	uint8_t temp = SPDR;
     7b0:	8e b5       	in	r24, 0x2e	; 46
	return temp;
}
     7b2:	08 95       	ret

000007b4 <SPI_slaveEnable>:

void SPI_slaveEnable(uint8_t enable){	
	if(enable == 1)
     7b4:	81 30       	cpi	r24, 0x01	; 1
     7b6:	19 f4       	brne	.+6      	; 0x7be <SPI_slaveEnable+0xa>
		PORTB &= !(1<<PB7);
     7b8:	85 b1       	in	r24, 0x05	; 5
     7ba:	15 b8       	out	0x05, r1	; 5
     7bc:	08 95       	ret
	else
		PORTB |= (1<<PB7);
     7be:	2f 9a       	sbi	0x05, 7	; 5
     7c0:	08 95       	ret

000007c2 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     7c2:	8c e0       	ldi	r24, 0x0C	; 12
     7c4:	80 93 b8 00 	sts	0x00B8, r24
     7c8:	8f ef       	ldi	r24, 0xFF	; 255
     7ca:	80 93 bb 00 	sts	0x00BB, r24
     7ce:	84 e0       	ldi	r24, 0x04	; 4
     7d0:	80 93 bc 00 	sts	0x00BC, r24
     7d4:	08 95       	ret

000007d6 <TWI_Start_Transceiver_With_Data>:
     7d6:	ec eb       	ldi	r30, 0xBC	; 188
     7d8:	f0 e0       	ldi	r31, 0x00	; 0
     7da:	20 81       	ld	r18, Z
     7dc:	20 fd       	sbrc	r18, 0
     7de:	fd cf       	rjmp	.-6      	; 0x7da <TWI_Start_Transceiver_With_Data+0x4>
     7e0:	60 93 d1 02 	sts	0x02D1, r22
     7e4:	fc 01       	movw	r30, r24
     7e6:	20 81       	ld	r18, Z
     7e8:	20 93 d2 02 	sts	0x02D2, r18
     7ec:	20 fd       	sbrc	r18, 0
     7ee:	0c c0       	rjmp	.+24     	; 0x808 <TWI_Start_Transceiver_With_Data+0x32>
     7f0:	62 30       	cpi	r22, 0x02	; 2
     7f2:	50 f0       	brcs	.+20     	; 0x808 <TWI_Start_Transceiver_With_Data+0x32>
     7f4:	dc 01       	movw	r26, r24
     7f6:	11 96       	adiw	r26, 0x01	; 1
     7f8:	e3 ed       	ldi	r30, 0xD3	; 211
     7fa:	f2 e0       	ldi	r31, 0x02	; 2
     7fc:	81 e0       	ldi	r24, 0x01	; 1
     7fe:	9d 91       	ld	r25, X+
     800:	91 93       	st	Z+, r25
     802:	8f 5f       	subi	r24, 0xFF	; 255
     804:	86 13       	cpse	r24, r22
     806:	fb cf       	rjmp	.-10     	; 0x7fe <TWI_Start_Transceiver_With_Data+0x28>
     808:	10 92 d0 02 	sts	0x02D0, r1
     80c:	88 ef       	ldi	r24, 0xF8	; 248
     80e:	80 93 07 02 	sts	0x0207, r24
     812:	85 ea       	ldi	r24, 0xA5	; 165
     814:	80 93 bc 00 	sts	0x00BC, r24
     818:	08 95       	ret

0000081a <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     81a:	1f 92       	push	r1
     81c:	0f 92       	push	r0
     81e:	0f b6       	in	r0, 0x3f	; 63
     820:	0f 92       	push	r0
     822:	11 24       	eor	r1, r1
     824:	0b b6       	in	r0, 0x3b	; 59
     826:	0f 92       	push	r0
     828:	2f 93       	push	r18
     82a:	3f 93       	push	r19
     82c:	8f 93       	push	r24
     82e:	9f 93       	push	r25
     830:	af 93       	push	r26
     832:	bf 93       	push	r27
     834:	ef 93       	push	r30
     836:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     838:	80 91 b9 00 	lds	r24, 0x00B9
     83c:	90 e0       	ldi	r25, 0x00	; 0
     83e:	fc 01       	movw	r30, r24
     840:	38 97       	sbiw	r30, 0x08	; 8
     842:	e1 35       	cpi	r30, 0x51	; 81
     844:	f1 05       	cpc	r31, r1
     846:	08 f0       	brcs	.+2      	; 0x84a <__vector_39+0x30>
     848:	55 c0       	rjmp	.+170    	; 0x8f4 <__vector_39+0xda>
     84a:	ee 58       	subi	r30, 0x8E	; 142
     84c:	ff 4f       	sbci	r31, 0xFF	; 255
     84e:	ad c1       	rjmp	.+858    	; 0xbaa <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     850:	10 92 cf 02 	sts	0x02CF, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     854:	e0 91 cf 02 	lds	r30, 0x02CF
     858:	80 91 d1 02 	lds	r24, 0x02D1
     85c:	e8 17       	cp	r30, r24
     85e:	70 f4       	brcc	.+28     	; 0x87c <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     860:	81 e0       	ldi	r24, 0x01	; 1
     862:	8e 0f       	add	r24, r30
     864:	80 93 cf 02 	sts	0x02CF, r24
     868:	f0 e0       	ldi	r31, 0x00	; 0
     86a:	ee 52       	subi	r30, 0x2E	; 46
     86c:	fd 4f       	sbci	r31, 0xFD	; 253
     86e:	80 81       	ld	r24, Z
     870:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     874:	85 e8       	ldi	r24, 0x85	; 133
     876:	80 93 bc 00 	sts	0x00BC, r24
     87a:	43 c0       	rjmp	.+134    	; 0x902 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     87c:	80 91 d0 02 	lds	r24, 0x02D0
     880:	81 60       	ori	r24, 0x01	; 1
     882:	80 93 d0 02 	sts	0x02D0, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     886:	84 e9       	ldi	r24, 0x94	; 148
     888:	80 93 bc 00 	sts	0x00BC, r24
     88c:	3a c0       	rjmp	.+116    	; 0x902 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     88e:	e0 91 cf 02 	lds	r30, 0x02CF
     892:	81 e0       	ldi	r24, 0x01	; 1
     894:	8e 0f       	add	r24, r30
     896:	80 93 cf 02 	sts	0x02CF, r24
     89a:	80 91 bb 00 	lds	r24, 0x00BB
     89e:	f0 e0       	ldi	r31, 0x00	; 0
     8a0:	ee 52       	subi	r30, 0x2E	; 46
     8a2:	fd 4f       	sbci	r31, 0xFD	; 253
     8a4:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     8a6:	20 91 cf 02 	lds	r18, 0x02CF
     8aa:	30 e0       	ldi	r19, 0x00	; 0
     8ac:	80 91 d1 02 	lds	r24, 0x02D1
     8b0:	90 e0       	ldi	r25, 0x00	; 0
     8b2:	01 97       	sbiw	r24, 0x01	; 1
     8b4:	28 17       	cp	r18, r24
     8b6:	39 07       	cpc	r19, r25
     8b8:	24 f4       	brge	.+8      	; 0x8c2 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8ba:	85 ec       	ldi	r24, 0xC5	; 197
     8bc:	80 93 bc 00 	sts	0x00BC, r24
     8c0:	20 c0       	rjmp	.+64     	; 0x902 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8c2:	85 e8       	ldi	r24, 0x85	; 133
     8c4:	80 93 bc 00 	sts	0x00BC, r24
     8c8:	1c c0       	rjmp	.+56     	; 0x902 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     8ca:	80 91 bb 00 	lds	r24, 0x00BB
     8ce:	e0 91 cf 02 	lds	r30, 0x02CF
     8d2:	f0 e0       	ldi	r31, 0x00	; 0
     8d4:	ee 52       	subi	r30, 0x2E	; 46
     8d6:	fd 4f       	sbci	r31, 0xFD	; 253
     8d8:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     8da:	80 91 d0 02 	lds	r24, 0x02D0
     8de:	81 60       	ori	r24, 0x01	; 1
     8e0:	80 93 d0 02 	sts	0x02D0, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8e4:	84 e9       	ldi	r24, 0x94	; 148
     8e6:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     8ea:	0b c0       	rjmp	.+22     	; 0x902 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8ec:	85 ea       	ldi	r24, 0xA5	; 165
     8ee:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     8f2:	07 c0       	rjmp	.+14     	; 0x902 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     8f4:	80 91 b9 00 	lds	r24, 0x00B9
     8f8:	80 93 07 02 	sts	0x0207, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     8fc:	84 e0       	ldi	r24, 0x04	; 4
     8fe:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     902:	ff 91       	pop	r31
     904:	ef 91       	pop	r30
     906:	bf 91       	pop	r27
     908:	af 91       	pop	r26
     90a:	9f 91       	pop	r25
     90c:	8f 91       	pop	r24
     90e:	3f 91       	pop	r19
     910:	2f 91       	pop	r18
     912:	0f 90       	pop	r0
     914:	0b be       	out	0x3b, r0	; 59
     916:	0f 90       	pop	r0
     918:	0f be       	out	0x3f, r0	; 63
     91a:	0f 90       	pop	r0
     91c:	1f 90       	pop	r1
     91e:	18 95       	reti

00000920 <uartTransmit>:

//Transmit data to serial port
void uartTransmit(unsigned char data)
{
	//Wait for empty transmit buffer
	while( !(UCSR0A & (1<<UDRE0)) );
     920:	e0 ec       	ldi	r30, 0xC0	; 192
     922:	f0 e0       	ldi	r31, 0x00	; 0
     924:	90 81       	ld	r25, Z
     926:	95 ff       	sbrs	r25, 5
     928:	fd cf       	rjmp	.-6      	; 0x924 <uartTransmit+0x4>
	//Put data into buffer, sends the data
	UDR0 = data;
     92a:	80 93 c6 00 	sts	0x00C6, r24
     92e:	08 95       	ret

00000930 <uartReceive>:

//Read data from serial port
unsigned char uartReceive()
{
	//Wait for data to be received
	while( !(UCSR0A & (1<<RXC0)) );
     930:	e0 ec       	ldi	r30, 0xC0	; 192
     932:	f0 e0       	ldi	r31, 0x00	; 0
     934:	80 81       	ld	r24, Z
     936:	88 23       	and	r24, r24
     938:	ec f7       	brge	.-6      	; 0x934 <uartReceive+0x4>
	//Get and return received data from buffer
	return
     93a:	80 91 c6 00 	lds	r24, 0x00C6
	UDR0;
     93e:	08 95       	ret

00000940 <uartInit>:
//Initialize values to enable uart communication
void uartInit()
{
	//Set baud rate
	unsigned int baud = UBBR;
	UBRR0H = (unsigned char)(baud>>8);
     940:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)baud;
     944:	87 e6       	ldi	r24, 0x67	; 103
     946:	80 93 c4 00 	sts	0x00C4, r24
	//Enable receiver and transmitter
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     94a:	88 e1       	ldi	r24, 0x18	; 24
     94c:	80 93 c1 00 	sts	0x00C1, r24
	//Set frame format: 8data, 2stop bit
	UCSR0C = (3<<UCSZ00);	
     950:	86 e0       	ldi	r24, 0x06	; 6
     952:	80 93 c2 00 	sts	0x00C2, r24
	//Connect the printf function to self defined uart functions
	fdevopen(uartTransmit, uartReceive);
     956:	68 e9       	ldi	r22, 0x98	; 152
     958:	74 e0       	ldi	r23, 0x04	; 4
     95a:	80 e9       	ldi	r24, 0x90	; 144
     95c:	94 e0       	ldi	r25, 0x04	; 4
     95e:	2b c1       	rjmp	.+598    	; 0xbb6 <fdevopen>
     960:	08 95       	ret

00000962 <__subsf3>:
     962:	50 58       	subi	r21, 0x80	; 128

00000964 <__addsf3>:
     964:	bb 27       	eor	r27, r27
     966:	aa 27       	eor	r26, r26
     968:	0e d0       	rcall	.+28     	; 0x986 <__addsf3x>
     96a:	e5 c0       	rjmp	.+458    	; 0xb36 <__fp_round>
     96c:	d6 d0       	rcall	.+428    	; 0xb1a <__fp_pscA>
     96e:	30 f0       	brcs	.+12     	; 0x97c <__addsf3+0x18>
     970:	db d0       	rcall	.+438    	; 0xb28 <__fp_pscB>
     972:	20 f0       	brcs	.+8      	; 0x97c <__addsf3+0x18>
     974:	31 f4       	brne	.+12     	; 0x982 <__addsf3+0x1e>
     976:	9f 3f       	cpi	r25, 0xFF	; 255
     978:	11 f4       	brne	.+4      	; 0x97e <__addsf3+0x1a>
     97a:	1e f4       	brtc	.+6      	; 0x982 <__addsf3+0x1e>
     97c:	cb c0       	rjmp	.+406    	; 0xb14 <__fp_nan>
     97e:	0e f4       	brtc	.+2      	; 0x982 <__addsf3+0x1e>
     980:	e0 95       	com	r30
     982:	e7 fb       	bst	r30, 7
     984:	c1 c0       	rjmp	.+386    	; 0xb08 <__fp_inf>

00000986 <__addsf3x>:
     986:	e9 2f       	mov	r30, r25
     988:	e7 d0       	rcall	.+462    	; 0xb58 <__fp_split3>
     98a:	80 f3       	brcs	.-32     	; 0x96c <__addsf3+0x8>
     98c:	ba 17       	cp	r27, r26
     98e:	62 07       	cpc	r22, r18
     990:	73 07       	cpc	r23, r19
     992:	84 07       	cpc	r24, r20
     994:	95 07       	cpc	r25, r21
     996:	18 f0       	brcs	.+6      	; 0x99e <__addsf3x+0x18>
     998:	71 f4       	brne	.+28     	; 0x9b6 <__addsf3x+0x30>
     99a:	9e f5       	brtc	.+102    	; 0xa02 <__addsf3x+0x7c>
     99c:	ff c0       	rjmp	.+510    	; 0xb9c <__fp_zero>
     99e:	0e f4       	brtc	.+2      	; 0x9a2 <__addsf3x+0x1c>
     9a0:	e0 95       	com	r30
     9a2:	0b 2e       	mov	r0, r27
     9a4:	ba 2f       	mov	r27, r26
     9a6:	a0 2d       	mov	r26, r0
     9a8:	0b 01       	movw	r0, r22
     9aa:	b9 01       	movw	r22, r18
     9ac:	90 01       	movw	r18, r0
     9ae:	0c 01       	movw	r0, r24
     9b0:	ca 01       	movw	r24, r20
     9b2:	a0 01       	movw	r20, r0
     9b4:	11 24       	eor	r1, r1
     9b6:	ff 27       	eor	r31, r31
     9b8:	59 1b       	sub	r21, r25
     9ba:	99 f0       	breq	.+38     	; 0x9e2 <__addsf3x+0x5c>
     9bc:	59 3f       	cpi	r21, 0xF9	; 249
     9be:	50 f4       	brcc	.+20     	; 0x9d4 <__addsf3x+0x4e>
     9c0:	50 3e       	cpi	r21, 0xE0	; 224
     9c2:	68 f1       	brcs	.+90     	; 0xa1e <__addsf3x+0x98>
     9c4:	1a 16       	cp	r1, r26
     9c6:	f0 40       	sbci	r31, 0x00	; 0
     9c8:	a2 2f       	mov	r26, r18
     9ca:	23 2f       	mov	r18, r19
     9cc:	34 2f       	mov	r19, r20
     9ce:	44 27       	eor	r20, r20
     9d0:	58 5f       	subi	r21, 0xF8	; 248
     9d2:	f3 cf       	rjmp	.-26     	; 0x9ba <__addsf3x+0x34>
     9d4:	46 95       	lsr	r20
     9d6:	37 95       	ror	r19
     9d8:	27 95       	ror	r18
     9da:	a7 95       	ror	r26
     9dc:	f0 40       	sbci	r31, 0x00	; 0
     9de:	53 95       	inc	r21
     9e0:	c9 f7       	brne	.-14     	; 0x9d4 <__addsf3x+0x4e>
     9e2:	7e f4       	brtc	.+30     	; 0xa02 <__addsf3x+0x7c>
     9e4:	1f 16       	cp	r1, r31
     9e6:	ba 0b       	sbc	r27, r26
     9e8:	62 0b       	sbc	r22, r18
     9ea:	73 0b       	sbc	r23, r19
     9ec:	84 0b       	sbc	r24, r20
     9ee:	ba f0       	brmi	.+46     	; 0xa1e <__addsf3x+0x98>
     9f0:	91 50       	subi	r25, 0x01	; 1
     9f2:	a1 f0       	breq	.+40     	; 0xa1c <__addsf3x+0x96>
     9f4:	ff 0f       	add	r31, r31
     9f6:	bb 1f       	adc	r27, r27
     9f8:	66 1f       	adc	r22, r22
     9fa:	77 1f       	adc	r23, r23
     9fc:	88 1f       	adc	r24, r24
     9fe:	c2 f7       	brpl	.-16     	; 0x9f0 <__addsf3x+0x6a>
     a00:	0e c0       	rjmp	.+28     	; 0xa1e <__addsf3x+0x98>
     a02:	ba 0f       	add	r27, r26
     a04:	62 1f       	adc	r22, r18
     a06:	73 1f       	adc	r23, r19
     a08:	84 1f       	adc	r24, r20
     a0a:	48 f4       	brcc	.+18     	; 0xa1e <__addsf3x+0x98>
     a0c:	87 95       	ror	r24
     a0e:	77 95       	ror	r23
     a10:	67 95       	ror	r22
     a12:	b7 95       	ror	r27
     a14:	f7 95       	ror	r31
     a16:	9e 3f       	cpi	r25, 0xFE	; 254
     a18:	08 f0       	brcs	.+2      	; 0xa1c <__addsf3x+0x96>
     a1a:	b3 cf       	rjmp	.-154    	; 0x982 <__addsf3+0x1e>
     a1c:	93 95       	inc	r25
     a1e:	88 0f       	add	r24, r24
     a20:	08 f0       	brcs	.+2      	; 0xa24 <__addsf3x+0x9e>
     a22:	99 27       	eor	r25, r25
     a24:	ee 0f       	add	r30, r30
     a26:	97 95       	ror	r25
     a28:	87 95       	ror	r24
     a2a:	08 95       	ret

00000a2c <__fixsfsi>:
     a2c:	04 d0       	rcall	.+8      	; 0xa36 <__fixunssfsi>
     a2e:	68 94       	set
     a30:	b1 11       	cpse	r27, r1
     a32:	b5 c0       	rjmp	.+362    	; 0xb9e <__fp_szero>
     a34:	08 95       	ret

00000a36 <__fixunssfsi>:
     a36:	98 d0       	rcall	.+304    	; 0xb68 <__fp_splitA>
     a38:	88 f0       	brcs	.+34     	; 0xa5c <__fixunssfsi+0x26>
     a3a:	9f 57       	subi	r25, 0x7F	; 127
     a3c:	90 f0       	brcs	.+36     	; 0xa62 <__fixunssfsi+0x2c>
     a3e:	b9 2f       	mov	r27, r25
     a40:	99 27       	eor	r25, r25
     a42:	b7 51       	subi	r27, 0x17	; 23
     a44:	a0 f0       	brcs	.+40     	; 0xa6e <__fixunssfsi+0x38>
     a46:	d1 f0       	breq	.+52     	; 0xa7c <__fixunssfsi+0x46>
     a48:	66 0f       	add	r22, r22
     a4a:	77 1f       	adc	r23, r23
     a4c:	88 1f       	adc	r24, r24
     a4e:	99 1f       	adc	r25, r25
     a50:	1a f0       	brmi	.+6      	; 0xa58 <__fixunssfsi+0x22>
     a52:	ba 95       	dec	r27
     a54:	c9 f7       	brne	.-14     	; 0xa48 <__fixunssfsi+0x12>
     a56:	12 c0       	rjmp	.+36     	; 0xa7c <__fixunssfsi+0x46>
     a58:	b1 30       	cpi	r27, 0x01	; 1
     a5a:	81 f0       	breq	.+32     	; 0xa7c <__fixunssfsi+0x46>
     a5c:	9f d0       	rcall	.+318    	; 0xb9c <__fp_zero>
     a5e:	b1 e0       	ldi	r27, 0x01	; 1
     a60:	08 95       	ret
     a62:	9c c0       	rjmp	.+312    	; 0xb9c <__fp_zero>
     a64:	67 2f       	mov	r22, r23
     a66:	78 2f       	mov	r23, r24
     a68:	88 27       	eor	r24, r24
     a6a:	b8 5f       	subi	r27, 0xF8	; 248
     a6c:	39 f0       	breq	.+14     	; 0xa7c <__fixunssfsi+0x46>
     a6e:	b9 3f       	cpi	r27, 0xF9	; 249
     a70:	cc f3       	brlt	.-14     	; 0xa64 <__fixunssfsi+0x2e>
     a72:	86 95       	lsr	r24
     a74:	77 95       	ror	r23
     a76:	67 95       	ror	r22
     a78:	b3 95       	inc	r27
     a7a:	d9 f7       	brne	.-10     	; 0xa72 <__fixunssfsi+0x3c>
     a7c:	3e f4       	brtc	.+14     	; 0xa8c <__fixunssfsi+0x56>
     a7e:	90 95       	com	r25
     a80:	80 95       	com	r24
     a82:	70 95       	com	r23
     a84:	61 95       	neg	r22
     a86:	7f 4f       	sbci	r23, 0xFF	; 255
     a88:	8f 4f       	sbci	r24, 0xFF	; 255
     a8a:	9f 4f       	sbci	r25, 0xFF	; 255
     a8c:	08 95       	ret

00000a8e <__floatunsisf>:
     a8e:	e8 94       	clt
     a90:	09 c0       	rjmp	.+18     	; 0xaa4 <__floatsisf+0x12>

00000a92 <__floatsisf>:
     a92:	97 fb       	bst	r25, 7
     a94:	3e f4       	brtc	.+14     	; 0xaa4 <__floatsisf+0x12>
     a96:	90 95       	com	r25
     a98:	80 95       	com	r24
     a9a:	70 95       	com	r23
     a9c:	61 95       	neg	r22
     a9e:	7f 4f       	sbci	r23, 0xFF	; 255
     aa0:	8f 4f       	sbci	r24, 0xFF	; 255
     aa2:	9f 4f       	sbci	r25, 0xFF	; 255
     aa4:	99 23       	and	r25, r25
     aa6:	a9 f0       	breq	.+42     	; 0xad2 <__floatsisf+0x40>
     aa8:	f9 2f       	mov	r31, r25
     aaa:	96 e9       	ldi	r25, 0x96	; 150
     aac:	bb 27       	eor	r27, r27
     aae:	93 95       	inc	r25
     ab0:	f6 95       	lsr	r31
     ab2:	87 95       	ror	r24
     ab4:	77 95       	ror	r23
     ab6:	67 95       	ror	r22
     ab8:	b7 95       	ror	r27
     aba:	f1 11       	cpse	r31, r1
     abc:	f8 cf       	rjmp	.-16     	; 0xaae <__floatsisf+0x1c>
     abe:	fa f4       	brpl	.+62     	; 0xafe <__floatsisf+0x6c>
     ac0:	bb 0f       	add	r27, r27
     ac2:	11 f4       	brne	.+4      	; 0xac8 <__floatsisf+0x36>
     ac4:	60 ff       	sbrs	r22, 0
     ac6:	1b c0       	rjmp	.+54     	; 0xafe <__floatsisf+0x6c>
     ac8:	6f 5f       	subi	r22, 0xFF	; 255
     aca:	7f 4f       	sbci	r23, 0xFF	; 255
     acc:	8f 4f       	sbci	r24, 0xFF	; 255
     ace:	9f 4f       	sbci	r25, 0xFF	; 255
     ad0:	16 c0       	rjmp	.+44     	; 0xafe <__floatsisf+0x6c>
     ad2:	88 23       	and	r24, r24
     ad4:	11 f0       	breq	.+4      	; 0xada <__floatsisf+0x48>
     ad6:	96 e9       	ldi	r25, 0x96	; 150
     ad8:	11 c0       	rjmp	.+34     	; 0xafc <__floatsisf+0x6a>
     ada:	77 23       	and	r23, r23
     adc:	21 f0       	breq	.+8      	; 0xae6 <__floatsisf+0x54>
     ade:	9e e8       	ldi	r25, 0x8E	; 142
     ae0:	87 2f       	mov	r24, r23
     ae2:	76 2f       	mov	r23, r22
     ae4:	05 c0       	rjmp	.+10     	; 0xaf0 <__floatsisf+0x5e>
     ae6:	66 23       	and	r22, r22
     ae8:	71 f0       	breq	.+28     	; 0xb06 <__floatsisf+0x74>
     aea:	96 e8       	ldi	r25, 0x86	; 134
     aec:	86 2f       	mov	r24, r22
     aee:	70 e0       	ldi	r23, 0x00	; 0
     af0:	60 e0       	ldi	r22, 0x00	; 0
     af2:	2a f0       	brmi	.+10     	; 0xafe <__floatsisf+0x6c>
     af4:	9a 95       	dec	r25
     af6:	66 0f       	add	r22, r22
     af8:	77 1f       	adc	r23, r23
     afa:	88 1f       	adc	r24, r24
     afc:	da f7       	brpl	.-10     	; 0xaf4 <__floatsisf+0x62>
     afe:	88 0f       	add	r24, r24
     b00:	96 95       	lsr	r25
     b02:	87 95       	ror	r24
     b04:	97 f9       	bld	r25, 7
     b06:	08 95       	ret

00000b08 <__fp_inf>:
     b08:	97 f9       	bld	r25, 7
     b0a:	9f 67       	ori	r25, 0x7F	; 127
     b0c:	80 e8       	ldi	r24, 0x80	; 128
     b0e:	70 e0       	ldi	r23, 0x00	; 0
     b10:	60 e0       	ldi	r22, 0x00	; 0
     b12:	08 95       	ret

00000b14 <__fp_nan>:
     b14:	9f ef       	ldi	r25, 0xFF	; 255
     b16:	80 ec       	ldi	r24, 0xC0	; 192
     b18:	08 95       	ret

00000b1a <__fp_pscA>:
     b1a:	00 24       	eor	r0, r0
     b1c:	0a 94       	dec	r0
     b1e:	16 16       	cp	r1, r22
     b20:	17 06       	cpc	r1, r23
     b22:	18 06       	cpc	r1, r24
     b24:	09 06       	cpc	r0, r25
     b26:	08 95       	ret

00000b28 <__fp_pscB>:
     b28:	00 24       	eor	r0, r0
     b2a:	0a 94       	dec	r0
     b2c:	12 16       	cp	r1, r18
     b2e:	13 06       	cpc	r1, r19
     b30:	14 06       	cpc	r1, r20
     b32:	05 06       	cpc	r0, r21
     b34:	08 95       	ret

00000b36 <__fp_round>:
     b36:	09 2e       	mov	r0, r25
     b38:	03 94       	inc	r0
     b3a:	00 0c       	add	r0, r0
     b3c:	11 f4       	brne	.+4      	; 0xb42 <__fp_round+0xc>
     b3e:	88 23       	and	r24, r24
     b40:	52 f0       	brmi	.+20     	; 0xb56 <__fp_round+0x20>
     b42:	bb 0f       	add	r27, r27
     b44:	40 f4       	brcc	.+16     	; 0xb56 <__fp_round+0x20>
     b46:	bf 2b       	or	r27, r31
     b48:	11 f4       	brne	.+4      	; 0xb4e <__fp_round+0x18>
     b4a:	60 ff       	sbrs	r22, 0
     b4c:	04 c0       	rjmp	.+8      	; 0xb56 <__fp_round+0x20>
     b4e:	6f 5f       	subi	r22, 0xFF	; 255
     b50:	7f 4f       	sbci	r23, 0xFF	; 255
     b52:	8f 4f       	sbci	r24, 0xFF	; 255
     b54:	9f 4f       	sbci	r25, 0xFF	; 255
     b56:	08 95       	ret

00000b58 <__fp_split3>:
     b58:	57 fd       	sbrc	r21, 7
     b5a:	90 58       	subi	r25, 0x80	; 128
     b5c:	44 0f       	add	r20, r20
     b5e:	55 1f       	adc	r21, r21
     b60:	59 f0       	breq	.+22     	; 0xb78 <__fp_splitA+0x10>
     b62:	5f 3f       	cpi	r21, 0xFF	; 255
     b64:	71 f0       	breq	.+28     	; 0xb82 <__fp_splitA+0x1a>
     b66:	47 95       	ror	r20

00000b68 <__fp_splitA>:
     b68:	88 0f       	add	r24, r24
     b6a:	97 fb       	bst	r25, 7
     b6c:	99 1f       	adc	r25, r25
     b6e:	61 f0       	breq	.+24     	; 0xb88 <__fp_splitA+0x20>
     b70:	9f 3f       	cpi	r25, 0xFF	; 255
     b72:	79 f0       	breq	.+30     	; 0xb92 <__fp_splitA+0x2a>
     b74:	87 95       	ror	r24
     b76:	08 95       	ret
     b78:	12 16       	cp	r1, r18
     b7a:	13 06       	cpc	r1, r19
     b7c:	14 06       	cpc	r1, r20
     b7e:	55 1f       	adc	r21, r21
     b80:	f2 cf       	rjmp	.-28     	; 0xb66 <__fp_split3+0xe>
     b82:	46 95       	lsr	r20
     b84:	f1 df       	rcall	.-30     	; 0xb68 <__fp_splitA>
     b86:	08 c0       	rjmp	.+16     	; 0xb98 <__fp_splitA+0x30>
     b88:	16 16       	cp	r1, r22
     b8a:	17 06       	cpc	r1, r23
     b8c:	18 06       	cpc	r1, r24
     b8e:	99 1f       	adc	r25, r25
     b90:	f1 cf       	rjmp	.-30     	; 0xb74 <__fp_splitA+0xc>
     b92:	86 95       	lsr	r24
     b94:	71 05       	cpc	r23, r1
     b96:	61 05       	cpc	r22, r1
     b98:	08 94       	sec
     b9a:	08 95       	ret

00000b9c <__fp_zero>:
     b9c:	e8 94       	clt

00000b9e <__fp_szero>:
     b9e:	bb 27       	eor	r27, r27
     ba0:	66 27       	eor	r22, r22
     ba2:	77 27       	eor	r23, r23
     ba4:	cb 01       	movw	r24, r22
     ba6:	97 f9       	bld	r25, 7
     ba8:	08 95       	ret

00000baa <__tablejump2__>:
     baa:	ee 0f       	add	r30, r30
     bac:	ff 1f       	adc	r31, r31

00000bae <__tablejump__>:
     bae:	05 90       	lpm	r0, Z+
     bb0:	f4 91       	lpm	r31, Z
     bb2:	e0 2d       	mov	r30, r0
     bb4:	19 94       	eijmp

00000bb6 <fdevopen>:
     bb6:	0f 93       	push	r16
     bb8:	1f 93       	push	r17
     bba:	cf 93       	push	r28
     bbc:	df 93       	push	r29
     bbe:	ec 01       	movw	r28, r24
     bc0:	8b 01       	movw	r16, r22
     bc2:	00 97       	sbiw	r24, 0x00	; 0
     bc4:	31 f4       	brne	.+12     	; 0xbd2 <fdevopen+0x1c>
     bc6:	61 15       	cp	r22, r1
     bc8:	71 05       	cpc	r23, r1
     bca:	19 f4       	brne	.+6      	; 0xbd2 <fdevopen+0x1c>
     bcc:	80 e0       	ldi	r24, 0x00	; 0
     bce:	90 e0       	ldi	r25, 0x00	; 0
     bd0:	37 c0       	rjmp	.+110    	; 0xc40 <fdevopen+0x8a>
     bd2:	6e e0       	ldi	r22, 0x0E	; 14
     bd4:	70 e0       	ldi	r23, 0x00	; 0
     bd6:	81 e0       	ldi	r24, 0x01	; 1
     bd8:	90 e0       	ldi	r25, 0x00	; 0
     bda:	68 d2       	rcall	.+1232   	; 0x10ac <calloc>
     bdc:	fc 01       	movw	r30, r24
     bde:	00 97       	sbiw	r24, 0x00	; 0
     be0:	a9 f3       	breq	.-22     	; 0xbcc <fdevopen+0x16>
     be2:	80 e8       	ldi	r24, 0x80	; 128
     be4:	83 83       	std	Z+3, r24	; 0x03
     be6:	01 15       	cp	r16, r1
     be8:	11 05       	cpc	r17, r1
     bea:	71 f0       	breq	.+28     	; 0xc08 <fdevopen+0x52>
     bec:	13 87       	std	Z+11, r17	; 0x0b
     bee:	02 87       	std	Z+10, r16	; 0x0a
     bf0:	81 e8       	ldi	r24, 0x81	; 129
     bf2:	83 83       	std	Z+3, r24	; 0x03
     bf4:	80 91 d7 02 	lds	r24, 0x02D7
     bf8:	90 91 d8 02 	lds	r25, 0x02D8
     bfc:	89 2b       	or	r24, r25
     bfe:	21 f4       	brne	.+8      	; 0xc08 <fdevopen+0x52>
     c00:	f0 93 d8 02 	sts	0x02D8, r31
     c04:	e0 93 d7 02 	sts	0x02D7, r30
     c08:	20 97       	sbiw	r28, 0x00	; 0
     c0a:	c9 f0       	breq	.+50     	; 0xc3e <fdevopen+0x88>
     c0c:	d1 87       	std	Z+9, r29	; 0x09
     c0e:	c0 87       	std	Z+8, r28	; 0x08
     c10:	83 81       	ldd	r24, Z+3	; 0x03
     c12:	82 60       	ori	r24, 0x02	; 2
     c14:	83 83       	std	Z+3, r24	; 0x03
     c16:	80 91 d9 02 	lds	r24, 0x02D9
     c1a:	90 91 da 02 	lds	r25, 0x02DA
     c1e:	89 2b       	or	r24, r25
     c20:	71 f4       	brne	.+28     	; 0xc3e <fdevopen+0x88>
     c22:	f0 93 da 02 	sts	0x02DA, r31
     c26:	e0 93 d9 02 	sts	0x02D9, r30
     c2a:	80 91 db 02 	lds	r24, 0x02DB
     c2e:	90 91 dc 02 	lds	r25, 0x02DC
     c32:	89 2b       	or	r24, r25
     c34:	21 f4       	brne	.+8      	; 0xc3e <fdevopen+0x88>
     c36:	f0 93 dc 02 	sts	0x02DC, r31
     c3a:	e0 93 db 02 	sts	0x02DB, r30
     c3e:	cf 01       	movw	r24, r30
     c40:	df 91       	pop	r29
     c42:	cf 91       	pop	r28
     c44:	1f 91       	pop	r17
     c46:	0f 91       	pop	r16
     c48:	08 95       	ret

00000c4a <printf>:
     c4a:	cf 93       	push	r28
     c4c:	df 93       	push	r29
     c4e:	cd b7       	in	r28, 0x3d	; 61
     c50:	de b7       	in	r29, 0x3e	; 62
     c52:	fe 01       	movw	r30, r28
     c54:	36 96       	adiw	r30, 0x06	; 6
     c56:	61 91       	ld	r22, Z+
     c58:	71 91       	ld	r23, Z+
     c5a:	af 01       	movw	r20, r30
     c5c:	80 91 d9 02 	lds	r24, 0x02D9
     c60:	90 91 da 02 	lds	r25, 0x02DA
     c64:	35 d0       	rcall	.+106    	; 0xcd0 <vfprintf>
     c66:	df 91       	pop	r29
     c68:	cf 91       	pop	r28
     c6a:	08 95       	ret

00000c6c <putchar>:
     c6c:	60 91 d9 02 	lds	r22, 0x02D9
     c70:	70 91 da 02 	lds	r23, 0x02DA
     c74:	79 c3       	rjmp	.+1778   	; 0x1368 <fputc>

00000c76 <puts>:
     c76:	0f 93       	push	r16
     c78:	1f 93       	push	r17
     c7a:	cf 93       	push	r28
     c7c:	df 93       	push	r29
     c7e:	e0 91 d9 02 	lds	r30, 0x02D9
     c82:	f0 91 da 02 	lds	r31, 0x02DA
     c86:	23 81       	ldd	r18, Z+3	; 0x03
     c88:	21 ff       	sbrs	r18, 1
     c8a:	1b c0       	rjmp	.+54     	; 0xcc2 <puts+0x4c>
     c8c:	ec 01       	movw	r28, r24
     c8e:	00 e0       	ldi	r16, 0x00	; 0
     c90:	10 e0       	ldi	r17, 0x00	; 0
     c92:	89 91       	ld	r24, Y+
     c94:	60 91 d9 02 	lds	r22, 0x02D9
     c98:	70 91 da 02 	lds	r23, 0x02DA
     c9c:	db 01       	movw	r26, r22
     c9e:	18 96       	adiw	r26, 0x08	; 8
     ca0:	ed 91       	ld	r30, X+
     ca2:	fc 91       	ld	r31, X
     ca4:	19 97       	sbiw	r26, 0x09	; 9
     ca6:	88 23       	and	r24, r24
     ca8:	31 f0       	breq	.+12     	; 0xcb6 <puts+0x40>
     caa:	19 95       	eicall
     cac:	89 2b       	or	r24, r25
     cae:	89 f3       	breq	.-30     	; 0xc92 <puts+0x1c>
     cb0:	0f ef       	ldi	r16, 0xFF	; 255
     cb2:	1f ef       	ldi	r17, 0xFF	; 255
     cb4:	ee cf       	rjmp	.-36     	; 0xc92 <puts+0x1c>
     cb6:	8a e0       	ldi	r24, 0x0A	; 10
     cb8:	19 95       	eicall
     cba:	89 2b       	or	r24, r25
     cbc:	11 f4       	brne	.+4      	; 0xcc2 <puts+0x4c>
     cbe:	c8 01       	movw	r24, r16
     cc0:	02 c0       	rjmp	.+4      	; 0xcc6 <puts+0x50>
     cc2:	8f ef       	ldi	r24, 0xFF	; 255
     cc4:	9f ef       	ldi	r25, 0xFF	; 255
     cc6:	df 91       	pop	r29
     cc8:	cf 91       	pop	r28
     cca:	1f 91       	pop	r17
     ccc:	0f 91       	pop	r16
     cce:	08 95       	ret

00000cd0 <vfprintf>:
     cd0:	2f 92       	push	r2
     cd2:	3f 92       	push	r3
     cd4:	4f 92       	push	r4
     cd6:	5f 92       	push	r5
     cd8:	6f 92       	push	r6
     cda:	7f 92       	push	r7
     cdc:	8f 92       	push	r8
     cde:	9f 92       	push	r9
     ce0:	af 92       	push	r10
     ce2:	bf 92       	push	r11
     ce4:	cf 92       	push	r12
     ce6:	df 92       	push	r13
     ce8:	ef 92       	push	r14
     cea:	ff 92       	push	r15
     cec:	0f 93       	push	r16
     cee:	1f 93       	push	r17
     cf0:	cf 93       	push	r28
     cf2:	df 93       	push	r29
     cf4:	cd b7       	in	r28, 0x3d	; 61
     cf6:	de b7       	in	r29, 0x3e	; 62
     cf8:	2c 97       	sbiw	r28, 0x0c	; 12
     cfa:	0f b6       	in	r0, 0x3f	; 63
     cfc:	f8 94       	cli
     cfe:	de bf       	out	0x3e, r29	; 62
     d00:	0f be       	out	0x3f, r0	; 63
     d02:	cd bf       	out	0x3d, r28	; 61
     d04:	7c 01       	movw	r14, r24
     d06:	6b 01       	movw	r12, r22
     d08:	8a 01       	movw	r16, r20
     d0a:	fc 01       	movw	r30, r24
     d0c:	17 82       	std	Z+7, r1	; 0x07
     d0e:	16 82       	std	Z+6, r1	; 0x06
     d10:	83 81       	ldd	r24, Z+3	; 0x03
     d12:	81 ff       	sbrs	r24, 1
     d14:	b0 c1       	rjmp	.+864    	; 0x1076 <vfprintf+0x3a6>
     d16:	ce 01       	movw	r24, r28
     d18:	01 96       	adiw	r24, 0x01	; 1
     d1a:	4c 01       	movw	r8, r24
     d1c:	f7 01       	movw	r30, r14
     d1e:	93 81       	ldd	r25, Z+3	; 0x03
     d20:	f6 01       	movw	r30, r12
     d22:	93 fd       	sbrc	r25, 3
     d24:	85 91       	lpm	r24, Z+
     d26:	93 ff       	sbrs	r25, 3
     d28:	81 91       	ld	r24, Z+
     d2a:	6f 01       	movw	r12, r30
     d2c:	88 23       	and	r24, r24
     d2e:	09 f4       	brne	.+2      	; 0xd32 <vfprintf+0x62>
     d30:	9e c1       	rjmp	.+828    	; 0x106e <vfprintf+0x39e>
     d32:	85 32       	cpi	r24, 0x25	; 37
     d34:	39 f4       	brne	.+14     	; 0xd44 <vfprintf+0x74>
     d36:	93 fd       	sbrc	r25, 3
     d38:	85 91       	lpm	r24, Z+
     d3a:	93 ff       	sbrs	r25, 3
     d3c:	81 91       	ld	r24, Z+
     d3e:	6f 01       	movw	r12, r30
     d40:	85 32       	cpi	r24, 0x25	; 37
     d42:	21 f4       	brne	.+8      	; 0xd4c <vfprintf+0x7c>
     d44:	b7 01       	movw	r22, r14
     d46:	90 e0       	ldi	r25, 0x00	; 0
     d48:	0f d3       	rcall	.+1566   	; 0x1368 <fputc>
     d4a:	e8 cf       	rjmp	.-48     	; 0xd1c <vfprintf+0x4c>
     d4c:	51 2c       	mov	r5, r1
     d4e:	31 2c       	mov	r3, r1
     d50:	20 e0       	ldi	r18, 0x00	; 0
     d52:	20 32       	cpi	r18, 0x20	; 32
     d54:	a0 f4       	brcc	.+40     	; 0xd7e <vfprintf+0xae>
     d56:	8b 32       	cpi	r24, 0x2B	; 43
     d58:	69 f0       	breq	.+26     	; 0xd74 <vfprintf+0xa4>
     d5a:	30 f4       	brcc	.+12     	; 0xd68 <vfprintf+0x98>
     d5c:	80 32       	cpi	r24, 0x20	; 32
     d5e:	59 f0       	breq	.+22     	; 0xd76 <vfprintf+0xa6>
     d60:	83 32       	cpi	r24, 0x23	; 35
     d62:	69 f4       	brne	.+26     	; 0xd7e <vfprintf+0xae>
     d64:	20 61       	ori	r18, 0x10	; 16
     d66:	2c c0       	rjmp	.+88     	; 0xdc0 <vfprintf+0xf0>
     d68:	8d 32       	cpi	r24, 0x2D	; 45
     d6a:	39 f0       	breq	.+14     	; 0xd7a <vfprintf+0xaa>
     d6c:	80 33       	cpi	r24, 0x30	; 48
     d6e:	39 f4       	brne	.+14     	; 0xd7e <vfprintf+0xae>
     d70:	21 60       	ori	r18, 0x01	; 1
     d72:	26 c0       	rjmp	.+76     	; 0xdc0 <vfprintf+0xf0>
     d74:	22 60       	ori	r18, 0x02	; 2
     d76:	24 60       	ori	r18, 0x04	; 4
     d78:	23 c0       	rjmp	.+70     	; 0xdc0 <vfprintf+0xf0>
     d7a:	28 60       	ori	r18, 0x08	; 8
     d7c:	21 c0       	rjmp	.+66     	; 0xdc0 <vfprintf+0xf0>
     d7e:	27 fd       	sbrc	r18, 7
     d80:	27 c0       	rjmp	.+78     	; 0xdd0 <vfprintf+0x100>
     d82:	30 ed       	ldi	r19, 0xD0	; 208
     d84:	38 0f       	add	r19, r24
     d86:	3a 30       	cpi	r19, 0x0A	; 10
     d88:	78 f4       	brcc	.+30     	; 0xda8 <vfprintf+0xd8>
     d8a:	26 ff       	sbrs	r18, 6
     d8c:	06 c0       	rjmp	.+12     	; 0xd9a <vfprintf+0xca>
     d8e:	fa e0       	ldi	r31, 0x0A	; 10
     d90:	5f 9e       	mul	r5, r31
     d92:	30 0d       	add	r19, r0
     d94:	11 24       	eor	r1, r1
     d96:	53 2e       	mov	r5, r19
     d98:	13 c0       	rjmp	.+38     	; 0xdc0 <vfprintf+0xf0>
     d9a:	8a e0       	ldi	r24, 0x0A	; 10
     d9c:	38 9e       	mul	r3, r24
     d9e:	30 0d       	add	r19, r0
     da0:	11 24       	eor	r1, r1
     da2:	33 2e       	mov	r3, r19
     da4:	20 62       	ori	r18, 0x20	; 32
     da6:	0c c0       	rjmp	.+24     	; 0xdc0 <vfprintf+0xf0>
     da8:	8e 32       	cpi	r24, 0x2E	; 46
     daa:	21 f4       	brne	.+8      	; 0xdb4 <vfprintf+0xe4>
     dac:	26 fd       	sbrc	r18, 6
     dae:	5f c1       	rjmp	.+702    	; 0x106e <vfprintf+0x39e>
     db0:	20 64       	ori	r18, 0x40	; 64
     db2:	06 c0       	rjmp	.+12     	; 0xdc0 <vfprintf+0xf0>
     db4:	8c 36       	cpi	r24, 0x6C	; 108
     db6:	11 f4       	brne	.+4      	; 0xdbc <vfprintf+0xec>
     db8:	20 68       	ori	r18, 0x80	; 128
     dba:	02 c0       	rjmp	.+4      	; 0xdc0 <vfprintf+0xf0>
     dbc:	88 36       	cpi	r24, 0x68	; 104
     dbe:	41 f4       	brne	.+16     	; 0xdd0 <vfprintf+0x100>
     dc0:	f6 01       	movw	r30, r12
     dc2:	93 fd       	sbrc	r25, 3
     dc4:	85 91       	lpm	r24, Z+
     dc6:	93 ff       	sbrs	r25, 3
     dc8:	81 91       	ld	r24, Z+
     dca:	6f 01       	movw	r12, r30
     dcc:	81 11       	cpse	r24, r1
     dce:	c1 cf       	rjmp	.-126    	; 0xd52 <vfprintf+0x82>
     dd0:	98 2f       	mov	r25, r24
     dd2:	9f 7d       	andi	r25, 0xDF	; 223
     dd4:	95 54       	subi	r25, 0x45	; 69
     dd6:	93 30       	cpi	r25, 0x03	; 3
     dd8:	28 f4       	brcc	.+10     	; 0xde4 <vfprintf+0x114>
     dda:	0c 5f       	subi	r16, 0xFC	; 252
     ddc:	1f 4f       	sbci	r17, 0xFF	; 255
     dde:	ff e3       	ldi	r31, 0x3F	; 63
     de0:	f9 83       	std	Y+1, r31	; 0x01
     de2:	0d c0       	rjmp	.+26     	; 0xdfe <vfprintf+0x12e>
     de4:	83 36       	cpi	r24, 0x63	; 99
     de6:	31 f0       	breq	.+12     	; 0xdf4 <vfprintf+0x124>
     de8:	83 37       	cpi	r24, 0x73	; 115
     dea:	71 f0       	breq	.+28     	; 0xe08 <vfprintf+0x138>
     dec:	83 35       	cpi	r24, 0x53	; 83
     dee:	09 f0       	breq	.+2      	; 0xdf2 <vfprintf+0x122>
     df0:	57 c0       	rjmp	.+174    	; 0xea0 <vfprintf+0x1d0>
     df2:	21 c0       	rjmp	.+66     	; 0xe36 <vfprintf+0x166>
     df4:	f8 01       	movw	r30, r16
     df6:	80 81       	ld	r24, Z
     df8:	89 83       	std	Y+1, r24	; 0x01
     dfa:	0e 5f       	subi	r16, 0xFE	; 254
     dfc:	1f 4f       	sbci	r17, 0xFF	; 255
     dfe:	44 24       	eor	r4, r4
     e00:	43 94       	inc	r4
     e02:	51 2c       	mov	r5, r1
     e04:	54 01       	movw	r10, r8
     e06:	14 c0       	rjmp	.+40     	; 0xe30 <vfprintf+0x160>
     e08:	38 01       	movw	r6, r16
     e0a:	f2 e0       	ldi	r31, 0x02	; 2
     e0c:	6f 0e       	add	r6, r31
     e0e:	71 1c       	adc	r7, r1
     e10:	f8 01       	movw	r30, r16
     e12:	a0 80       	ld	r10, Z
     e14:	b1 80       	ldd	r11, Z+1	; 0x01
     e16:	26 ff       	sbrs	r18, 6
     e18:	03 c0       	rjmp	.+6      	; 0xe20 <vfprintf+0x150>
     e1a:	65 2d       	mov	r22, r5
     e1c:	70 e0       	ldi	r23, 0x00	; 0
     e1e:	02 c0       	rjmp	.+4      	; 0xe24 <vfprintf+0x154>
     e20:	6f ef       	ldi	r22, 0xFF	; 255
     e22:	7f ef       	ldi	r23, 0xFF	; 255
     e24:	c5 01       	movw	r24, r10
     e26:	2c 87       	std	Y+12, r18	; 0x0c
     e28:	94 d2       	rcall	.+1320   	; 0x1352 <strnlen>
     e2a:	2c 01       	movw	r4, r24
     e2c:	83 01       	movw	r16, r6
     e2e:	2c 85       	ldd	r18, Y+12	; 0x0c
     e30:	2f 77       	andi	r18, 0x7F	; 127
     e32:	22 2e       	mov	r2, r18
     e34:	16 c0       	rjmp	.+44     	; 0xe62 <vfprintf+0x192>
     e36:	38 01       	movw	r6, r16
     e38:	f2 e0       	ldi	r31, 0x02	; 2
     e3a:	6f 0e       	add	r6, r31
     e3c:	71 1c       	adc	r7, r1
     e3e:	f8 01       	movw	r30, r16
     e40:	a0 80       	ld	r10, Z
     e42:	b1 80       	ldd	r11, Z+1	; 0x01
     e44:	26 ff       	sbrs	r18, 6
     e46:	03 c0       	rjmp	.+6      	; 0xe4e <vfprintf+0x17e>
     e48:	65 2d       	mov	r22, r5
     e4a:	70 e0       	ldi	r23, 0x00	; 0
     e4c:	02 c0       	rjmp	.+4      	; 0xe52 <vfprintf+0x182>
     e4e:	6f ef       	ldi	r22, 0xFF	; 255
     e50:	7f ef       	ldi	r23, 0xFF	; 255
     e52:	c5 01       	movw	r24, r10
     e54:	2c 87       	std	Y+12, r18	; 0x0c
     e56:	6b d2       	rcall	.+1238   	; 0x132e <strnlen_P>
     e58:	2c 01       	movw	r4, r24
     e5a:	2c 85       	ldd	r18, Y+12	; 0x0c
     e5c:	20 68       	ori	r18, 0x80	; 128
     e5e:	22 2e       	mov	r2, r18
     e60:	83 01       	movw	r16, r6
     e62:	23 fc       	sbrc	r2, 3
     e64:	19 c0       	rjmp	.+50     	; 0xe98 <vfprintf+0x1c8>
     e66:	83 2d       	mov	r24, r3
     e68:	90 e0       	ldi	r25, 0x00	; 0
     e6a:	48 16       	cp	r4, r24
     e6c:	59 06       	cpc	r5, r25
     e6e:	a0 f4       	brcc	.+40     	; 0xe98 <vfprintf+0x1c8>
     e70:	b7 01       	movw	r22, r14
     e72:	80 e2       	ldi	r24, 0x20	; 32
     e74:	90 e0       	ldi	r25, 0x00	; 0
     e76:	78 d2       	rcall	.+1264   	; 0x1368 <fputc>
     e78:	3a 94       	dec	r3
     e7a:	f5 cf       	rjmp	.-22     	; 0xe66 <vfprintf+0x196>
     e7c:	f5 01       	movw	r30, r10
     e7e:	27 fc       	sbrc	r2, 7
     e80:	85 91       	lpm	r24, Z+
     e82:	27 fe       	sbrs	r2, 7
     e84:	81 91       	ld	r24, Z+
     e86:	5f 01       	movw	r10, r30
     e88:	b7 01       	movw	r22, r14
     e8a:	90 e0       	ldi	r25, 0x00	; 0
     e8c:	6d d2       	rcall	.+1242   	; 0x1368 <fputc>
     e8e:	31 10       	cpse	r3, r1
     e90:	3a 94       	dec	r3
     e92:	f1 e0       	ldi	r31, 0x01	; 1
     e94:	4f 1a       	sub	r4, r31
     e96:	51 08       	sbc	r5, r1
     e98:	41 14       	cp	r4, r1
     e9a:	51 04       	cpc	r5, r1
     e9c:	79 f7       	brne	.-34     	; 0xe7c <vfprintf+0x1ac>
     e9e:	de c0       	rjmp	.+444    	; 0x105c <vfprintf+0x38c>
     ea0:	84 36       	cpi	r24, 0x64	; 100
     ea2:	11 f0       	breq	.+4      	; 0xea8 <vfprintf+0x1d8>
     ea4:	89 36       	cpi	r24, 0x69	; 105
     ea6:	31 f5       	brne	.+76     	; 0xef4 <vfprintf+0x224>
     ea8:	f8 01       	movw	r30, r16
     eaa:	27 ff       	sbrs	r18, 7
     eac:	07 c0       	rjmp	.+14     	; 0xebc <vfprintf+0x1ec>
     eae:	60 81       	ld	r22, Z
     eb0:	71 81       	ldd	r23, Z+1	; 0x01
     eb2:	82 81       	ldd	r24, Z+2	; 0x02
     eb4:	93 81       	ldd	r25, Z+3	; 0x03
     eb6:	0c 5f       	subi	r16, 0xFC	; 252
     eb8:	1f 4f       	sbci	r17, 0xFF	; 255
     eba:	08 c0       	rjmp	.+16     	; 0xecc <vfprintf+0x1fc>
     ebc:	60 81       	ld	r22, Z
     ebe:	71 81       	ldd	r23, Z+1	; 0x01
     ec0:	88 27       	eor	r24, r24
     ec2:	77 fd       	sbrc	r23, 7
     ec4:	80 95       	com	r24
     ec6:	98 2f       	mov	r25, r24
     ec8:	0e 5f       	subi	r16, 0xFE	; 254
     eca:	1f 4f       	sbci	r17, 0xFF	; 255
     ecc:	2f 76       	andi	r18, 0x6F	; 111
     ece:	b2 2e       	mov	r11, r18
     ed0:	97 ff       	sbrs	r25, 7
     ed2:	09 c0       	rjmp	.+18     	; 0xee6 <vfprintf+0x216>
     ed4:	90 95       	com	r25
     ed6:	80 95       	com	r24
     ed8:	70 95       	com	r23
     eda:	61 95       	neg	r22
     edc:	7f 4f       	sbci	r23, 0xFF	; 255
     ede:	8f 4f       	sbci	r24, 0xFF	; 255
     ee0:	9f 4f       	sbci	r25, 0xFF	; 255
     ee2:	20 68       	ori	r18, 0x80	; 128
     ee4:	b2 2e       	mov	r11, r18
     ee6:	2a e0       	ldi	r18, 0x0A	; 10
     ee8:	30 e0       	ldi	r19, 0x00	; 0
     eea:	a4 01       	movw	r20, r8
     eec:	6f d2       	rcall	.+1246   	; 0x13cc <__ultoa_invert>
     eee:	a8 2e       	mov	r10, r24
     ef0:	a8 18       	sub	r10, r8
     ef2:	43 c0       	rjmp	.+134    	; 0xf7a <vfprintf+0x2aa>
     ef4:	85 37       	cpi	r24, 0x75	; 117
     ef6:	29 f4       	brne	.+10     	; 0xf02 <vfprintf+0x232>
     ef8:	2f 7e       	andi	r18, 0xEF	; 239
     efa:	b2 2e       	mov	r11, r18
     efc:	2a e0       	ldi	r18, 0x0A	; 10
     efe:	30 e0       	ldi	r19, 0x00	; 0
     f00:	25 c0       	rjmp	.+74     	; 0xf4c <vfprintf+0x27c>
     f02:	f2 2f       	mov	r31, r18
     f04:	f9 7f       	andi	r31, 0xF9	; 249
     f06:	bf 2e       	mov	r11, r31
     f08:	8f 36       	cpi	r24, 0x6F	; 111
     f0a:	c1 f0       	breq	.+48     	; 0xf3c <vfprintf+0x26c>
     f0c:	18 f4       	brcc	.+6      	; 0xf14 <vfprintf+0x244>
     f0e:	88 35       	cpi	r24, 0x58	; 88
     f10:	79 f0       	breq	.+30     	; 0xf30 <vfprintf+0x260>
     f12:	ad c0       	rjmp	.+346    	; 0x106e <vfprintf+0x39e>
     f14:	80 37       	cpi	r24, 0x70	; 112
     f16:	19 f0       	breq	.+6      	; 0xf1e <vfprintf+0x24e>
     f18:	88 37       	cpi	r24, 0x78	; 120
     f1a:	21 f0       	breq	.+8      	; 0xf24 <vfprintf+0x254>
     f1c:	a8 c0       	rjmp	.+336    	; 0x106e <vfprintf+0x39e>
     f1e:	2f 2f       	mov	r18, r31
     f20:	20 61       	ori	r18, 0x10	; 16
     f22:	b2 2e       	mov	r11, r18
     f24:	b4 fe       	sbrs	r11, 4
     f26:	0d c0       	rjmp	.+26     	; 0xf42 <vfprintf+0x272>
     f28:	8b 2d       	mov	r24, r11
     f2a:	84 60       	ori	r24, 0x04	; 4
     f2c:	b8 2e       	mov	r11, r24
     f2e:	09 c0       	rjmp	.+18     	; 0xf42 <vfprintf+0x272>
     f30:	24 ff       	sbrs	r18, 4
     f32:	0a c0       	rjmp	.+20     	; 0xf48 <vfprintf+0x278>
     f34:	9f 2f       	mov	r25, r31
     f36:	96 60       	ori	r25, 0x06	; 6
     f38:	b9 2e       	mov	r11, r25
     f3a:	06 c0       	rjmp	.+12     	; 0xf48 <vfprintf+0x278>
     f3c:	28 e0       	ldi	r18, 0x08	; 8
     f3e:	30 e0       	ldi	r19, 0x00	; 0
     f40:	05 c0       	rjmp	.+10     	; 0xf4c <vfprintf+0x27c>
     f42:	20 e1       	ldi	r18, 0x10	; 16
     f44:	30 e0       	ldi	r19, 0x00	; 0
     f46:	02 c0       	rjmp	.+4      	; 0xf4c <vfprintf+0x27c>
     f48:	20 e1       	ldi	r18, 0x10	; 16
     f4a:	32 e0       	ldi	r19, 0x02	; 2
     f4c:	f8 01       	movw	r30, r16
     f4e:	b7 fe       	sbrs	r11, 7
     f50:	07 c0       	rjmp	.+14     	; 0xf60 <vfprintf+0x290>
     f52:	60 81       	ld	r22, Z
     f54:	71 81       	ldd	r23, Z+1	; 0x01
     f56:	82 81       	ldd	r24, Z+2	; 0x02
     f58:	93 81       	ldd	r25, Z+3	; 0x03
     f5a:	0c 5f       	subi	r16, 0xFC	; 252
     f5c:	1f 4f       	sbci	r17, 0xFF	; 255
     f5e:	06 c0       	rjmp	.+12     	; 0xf6c <vfprintf+0x29c>
     f60:	60 81       	ld	r22, Z
     f62:	71 81       	ldd	r23, Z+1	; 0x01
     f64:	80 e0       	ldi	r24, 0x00	; 0
     f66:	90 e0       	ldi	r25, 0x00	; 0
     f68:	0e 5f       	subi	r16, 0xFE	; 254
     f6a:	1f 4f       	sbci	r17, 0xFF	; 255
     f6c:	a4 01       	movw	r20, r8
     f6e:	2e d2       	rcall	.+1116   	; 0x13cc <__ultoa_invert>
     f70:	a8 2e       	mov	r10, r24
     f72:	a8 18       	sub	r10, r8
     f74:	fb 2d       	mov	r31, r11
     f76:	ff 77       	andi	r31, 0x7F	; 127
     f78:	bf 2e       	mov	r11, r31
     f7a:	b6 fe       	sbrs	r11, 6
     f7c:	0b c0       	rjmp	.+22     	; 0xf94 <vfprintf+0x2c4>
     f7e:	2b 2d       	mov	r18, r11
     f80:	2e 7f       	andi	r18, 0xFE	; 254
     f82:	a5 14       	cp	r10, r5
     f84:	50 f4       	brcc	.+20     	; 0xf9a <vfprintf+0x2ca>
     f86:	b4 fe       	sbrs	r11, 4
     f88:	0a c0       	rjmp	.+20     	; 0xf9e <vfprintf+0x2ce>
     f8a:	b2 fc       	sbrc	r11, 2
     f8c:	08 c0       	rjmp	.+16     	; 0xf9e <vfprintf+0x2ce>
     f8e:	2b 2d       	mov	r18, r11
     f90:	2e 7e       	andi	r18, 0xEE	; 238
     f92:	05 c0       	rjmp	.+10     	; 0xf9e <vfprintf+0x2ce>
     f94:	7a 2c       	mov	r7, r10
     f96:	2b 2d       	mov	r18, r11
     f98:	03 c0       	rjmp	.+6      	; 0xfa0 <vfprintf+0x2d0>
     f9a:	7a 2c       	mov	r7, r10
     f9c:	01 c0       	rjmp	.+2      	; 0xfa0 <vfprintf+0x2d0>
     f9e:	75 2c       	mov	r7, r5
     fa0:	24 ff       	sbrs	r18, 4
     fa2:	0d c0       	rjmp	.+26     	; 0xfbe <vfprintf+0x2ee>
     fa4:	fe 01       	movw	r30, r28
     fa6:	ea 0d       	add	r30, r10
     fa8:	f1 1d       	adc	r31, r1
     faa:	80 81       	ld	r24, Z
     fac:	80 33       	cpi	r24, 0x30	; 48
     fae:	11 f4       	brne	.+4      	; 0xfb4 <vfprintf+0x2e4>
     fb0:	29 7e       	andi	r18, 0xE9	; 233
     fb2:	09 c0       	rjmp	.+18     	; 0xfc6 <vfprintf+0x2f6>
     fb4:	22 ff       	sbrs	r18, 2
     fb6:	06 c0       	rjmp	.+12     	; 0xfc4 <vfprintf+0x2f4>
     fb8:	73 94       	inc	r7
     fba:	73 94       	inc	r7
     fbc:	04 c0       	rjmp	.+8      	; 0xfc6 <vfprintf+0x2f6>
     fbe:	82 2f       	mov	r24, r18
     fc0:	86 78       	andi	r24, 0x86	; 134
     fc2:	09 f0       	breq	.+2      	; 0xfc6 <vfprintf+0x2f6>
     fc4:	73 94       	inc	r7
     fc6:	23 fd       	sbrc	r18, 3
     fc8:	12 c0       	rjmp	.+36     	; 0xfee <vfprintf+0x31e>
     fca:	20 ff       	sbrs	r18, 0
     fcc:	06 c0       	rjmp	.+12     	; 0xfda <vfprintf+0x30a>
     fce:	5a 2c       	mov	r5, r10
     fd0:	73 14       	cp	r7, r3
     fd2:	18 f4       	brcc	.+6      	; 0xfda <vfprintf+0x30a>
     fd4:	53 0c       	add	r5, r3
     fd6:	57 18       	sub	r5, r7
     fd8:	73 2c       	mov	r7, r3
     fda:	73 14       	cp	r7, r3
     fdc:	60 f4       	brcc	.+24     	; 0xff6 <vfprintf+0x326>
     fde:	b7 01       	movw	r22, r14
     fe0:	80 e2       	ldi	r24, 0x20	; 32
     fe2:	90 e0       	ldi	r25, 0x00	; 0
     fe4:	2c 87       	std	Y+12, r18	; 0x0c
     fe6:	c0 d1       	rcall	.+896    	; 0x1368 <fputc>
     fe8:	73 94       	inc	r7
     fea:	2c 85       	ldd	r18, Y+12	; 0x0c
     fec:	f6 cf       	rjmp	.-20     	; 0xfda <vfprintf+0x30a>
     fee:	73 14       	cp	r7, r3
     ff0:	10 f4       	brcc	.+4      	; 0xff6 <vfprintf+0x326>
     ff2:	37 18       	sub	r3, r7
     ff4:	01 c0       	rjmp	.+2      	; 0xff8 <vfprintf+0x328>
     ff6:	31 2c       	mov	r3, r1
     ff8:	24 ff       	sbrs	r18, 4
     ffa:	11 c0       	rjmp	.+34     	; 0x101e <vfprintf+0x34e>
     ffc:	b7 01       	movw	r22, r14
     ffe:	80 e3       	ldi	r24, 0x30	; 48
    1000:	90 e0       	ldi	r25, 0x00	; 0
    1002:	2c 87       	std	Y+12, r18	; 0x0c
    1004:	b1 d1       	rcall	.+866    	; 0x1368 <fputc>
    1006:	2c 85       	ldd	r18, Y+12	; 0x0c
    1008:	22 ff       	sbrs	r18, 2
    100a:	16 c0       	rjmp	.+44     	; 0x1038 <vfprintf+0x368>
    100c:	21 ff       	sbrs	r18, 1
    100e:	03 c0       	rjmp	.+6      	; 0x1016 <vfprintf+0x346>
    1010:	88 e5       	ldi	r24, 0x58	; 88
    1012:	90 e0       	ldi	r25, 0x00	; 0
    1014:	02 c0       	rjmp	.+4      	; 0x101a <vfprintf+0x34a>
    1016:	88 e7       	ldi	r24, 0x78	; 120
    1018:	90 e0       	ldi	r25, 0x00	; 0
    101a:	b7 01       	movw	r22, r14
    101c:	0c c0       	rjmp	.+24     	; 0x1036 <vfprintf+0x366>
    101e:	82 2f       	mov	r24, r18
    1020:	86 78       	andi	r24, 0x86	; 134
    1022:	51 f0       	breq	.+20     	; 0x1038 <vfprintf+0x368>
    1024:	21 fd       	sbrc	r18, 1
    1026:	02 c0       	rjmp	.+4      	; 0x102c <vfprintf+0x35c>
    1028:	80 e2       	ldi	r24, 0x20	; 32
    102a:	01 c0       	rjmp	.+2      	; 0x102e <vfprintf+0x35e>
    102c:	8b e2       	ldi	r24, 0x2B	; 43
    102e:	27 fd       	sbrc	r18, 7
    1030:	8d e2       	ldi	r24, 0x2D	; 45
    1032:	b7 01       	movw	r22, r14
    1034:	90 e0       	ldi	r25, 0x00	; 0
    1036:	98 d1       	rcall	.+816    	; 0x1368 <fputc>
    1038:	a5 14       	cp	r10, r5
    103a:	30 f4       	brcc	.+12     	; 0x1048 <vfprintf+0x378>
    103c:	b7 01       	movw	r22, r14
    103e:	80 e3       	ldi	r24, 0x30	; 48
    1040:	90 e0       	ldi	r25, 0x00	; 0
    1042:	92 d1       	rcall	.+804    	; 0x1368 <fputc>
    1044:	5a 94       	dec	r5
    1046:	f8 cf       	rjmp	.-16     	; 0x1038 <vfprintf+0x368>
    1048:	aa 94       	dec	r10
    104a:	f4 01       	movw	r30, r8
    104c:	ea 0d       	add	r30, r10
    104e:	f1 1d       	adc	r31, r1
    1050:	80 81       	ld	r24, Z
    1052:	b7 01       	movw	r22, r14
    1054:	90 e0       	ldi	r25, 0x00	; 0
    1056:	88 d1       	rcall	.+784    	; 0x1368 <fputc>
    1058:	a1 10       	cpse	r10, r1
    105a:	f6 cf       	rjmp	.-20     	; 0x1048 <vfprintf+0x378>
    105c:	33 20       	and	r3, r3
    105e:	09 f4       	brne	.+2      	; 0x1062 <vfprintf+0x392>
    1060:	5d ce       	rjmp	.-838    	; 0xd1c <vfprintf+0x4c>
    1062:	b7 01       	movw	r22, r14
    1064:	80 e2       	ldi	r24, 0x20	; 32
    1066:	90 e0       	ldi	r25, 0x00	; 0
    1068:	7f d1       	rcall	.+766    	; 0x1368 <fputc>
    106a:	3a 94       	dec	r3
    106c:	f7 cf       	rjmp	.-18     	; 0x105c <vfprintf+0x38c>
    106e:	f7 01       	movw	r30, r14
    1070:	86 81       	ldd	r24, Z+6	; 0x06
    1072:	97 81       	ldd	r25, Z+7	; 0x07
    1074:	02 c0       	rjmp	.+4      	; 0x107a <vfprintf+0x3aa>
    1076:	8f ef       	ldi	r24, 0xFF	; 255
    1078:	9f ef       	ldi	r25, 0xFF	; 255
    107a:	2c 96       	adiw	r28, 0x0c	; 12
    107c:	0f b6       	in	r0, 0x3f	; 63
    107e:	f8 94       	cli
    1080:	de bf       	out	0x3e, r29	; 62
    1082:	0f be       	out	0x3f, r0	; 63
    1084:	cd bf       	out	0x3d, r28	; 61
    1086:	df 91       	pop	r29
    1088:	cf 91       	pop	r28
    108a:	1f 91       	pop	r17
    108c:	0f 91       	pop	r16
    108e:	ff 90       	pop	r15
    1090:	ef 90       	pop	r14
    1092:	df 90       	pop	r13
    1094:	cf 90       	pop	r12
    1096:	bf 90       	pop	r11
    1098:	af 90       	pop	r10
    109a:	9f 90       	pop	r9
    109c:	8f 90       	pop	r8
    109e:	7f 90       	pop	r7
    10a0:	6f 90       	pop	r6
    10a2:	5f 90       	pop	r5
    10a4:	4f 90       	pop	r4
    10a6:	3f 90       	pop	r3
    10a8:	2f 90       	pop	r2
    10aa:	08 95       	ret

000010ac <calloc>:
    10ac:	0f 93       	push	r16
    10ae:	1f 93       	push	r17
    10b0:	cf 93       	push	r28
    10b2:	df 93       	push	r29
    10b4:	86 9f       	mul	r24, r22
    10b6:	80 01       	movw	r16, r0
    10b8:	87 9f       	mul	r24, r23
    10ba:	10 0d       	add	r17, r0
    10bc:	96 9f       	mul	r25, r22
    10be:	10 0d       	add	r17, r0
    10c0:	11 24       	eor	r1, r1
    10c2:	c8 01       	movw	r24, r16
    10c4:	0d d0       	rcall	.+26     	; 0x10e0 <malloc>
    10c6:	ec 01       	movw	r28, r24
    10c8:	00 97       	sbiw	r24, 0x00	; 0
    10ca:	21 f0       	breq	.+8      	; 0x10d4 <calloc+0x28>
    10cc:	a8 01       	movw	r20, r16
    10ce:	60 e0       	ldi	r22, 0x00	; 0
    10d0:	70 e0       	ldi	r23, 0x00	; 0
    10d2:	38 d1       	rcall	.+624    	; 0x1344 <memset>
    10d4:	ce 01       	movw	r24, r28
    10d6:	df 91       	pop	r29
    10d8:	cf 91       	pop	r28
    10da:	1f 91       	pop	r17
    10dc:	0f 91       	pop	r16
    10de:	08 95       	ret

000010e0 <malloc>:
    10e0:	cf 93       	push	r28
    10e2:	df 93       	push	r29
    10e4:	82 30       	cpi	r24, 0x02	; 2
    10e6:	91 05       	cpc	r25, r1
    10e8:	10 f4       	brcc	.+4      	; 0x10ee <malloc+0xe>
    10ea:	82 e0       	ldi	r24, 0x02	; 2
    10ec:	90 e0       	ldi	r25, 0x00	; 0
    10ee:	e0 91 df 02 	lds	r30, 0x02DF
    10f2:	f0 91 e0 02 	lds	r31, 0x02E0
    10f6:	20 e0       	ldi	r18, 0x00	; 0
    10f8:	30 e0       	ldi	r19, 0x00	; 0
    10fa:	a0 e0       	ldi	r26, 0x00	; 0
    10fc:	b0 e0       	ldi	r27, 0x00	; 0
    10fe:	30 97       	sbiw	r30, 0x00	; 0
    1100:	39 f1       	breq	.+78     	; 0x1150 <malloc+0x70>
    1102:	40 81       	ld	r20, Z
    1104:	51 81       	ldd	r21, Z+1	; 0x01
    1106:	48 17       	cp	r20, r24
    1108:	59 07       	cpc	r21, r25
    110a:	b8 f0       	brcs	.+46     	; 0x113a <malloc+0x5a>
    110c:	48 17       	cp	r20, r24
    110e:	59 07       	cpc	r21, r25
    1110:	71 f4       	brne	.+28     	; 0x112e <malloc+0x4e>
    1112:	82 81       	ldd	r24, Z+2	; 0x02
    1114:	93 81       	ldd	r25, Z+3	; 0x03
    1116:	10 97       	sbiw	r26, 0x00	; 0
    1118:	29 f0       	breq	.+10     	; 0x1124 <malloc+0x44>
    111a:	13 96       	adiw	r26, 0x03	; 3
    111c:	9c 93       	st	X, r25
    111e:	8e 93       	st	-X, r24
    1120:	12 97       	sbiw	r26, 0x02	; 2
    1122:	2c c0       	rjmp	.+88     	; 0x117c <malloc+0x9c>
    1124:	90 93 e0 02 	sts	0x02E0, r25
    1128:	80 93 df 02 	sts	0x02DF, r24
    112c:	27 c0       	rjmp	.+78     	; 0x117c <malloc+0x9c>
    112e:	21 15       	cp	r18, r1
    1130:	31 05       	cpc	r19, r1
    1132:	31 f0       	breq	.+12     	; 0x1140 <malloc+0x60>
    1134:	42 17       	cp	r20, r18
    1136:	53 07       	cpc	r21, r19
    1138:	18 f0       	brcs	.+6      	; 0x1140 <malloc+0x60>
    113a:	a9 01       	movw	r20, r18
    113c:	db 01       	movw	r26, r22
    113e:	01 c0       	rjmp	.+2      	; 0x1142 <malloc+0x62>
    1140:	ef 01       	movw	r28, r30
    1142:	9a 01       	movw	r18, r20
    1144:	bd 01       	movw	r22, r26
    1146:	df 01       	movw	r26, r30
    1148:	02 80       	ldd	r0, Z+2	; 0x02
    114a:	f3 81       	ldd	r31, Z+3	; 0x03
    114c:	e0 2d       	mov	r30, r0
    114e:	d7 cf       	rjmp	.-82     	; 0x10fe <malloc+0x1e>
    1150:	21 15       	cp	r18, r1
    1152:	31 05       	cpc	r19, r1
    1154:	f9 f0       	breq	.+62     	; 0x1194 <malloc+0xb4>
    1156:	28 1b       	sub	r18, r24
    1158:	39 0b       	sbc	r19, r25
    115a:	24 30       	cpi	r18, 0x04	; 4
    115c:	31 05       	cpc	r19, r1
    115e:	80 f4       	brcc	.+32     	; 0x1180 <malloc+0xa0>
    1160:	8a 81       	ldd	r24, Y+2	; 0x02
    1162:	9b 81       	ldd	r25, Y+3	; 0x03
    1164:	61 15       	cp	r22, r1
    1166:	71 05       	cpc	r23, r1
    1168:	21 f0       	breq	.+8      	; 0x1172 <malloc+0x92>
    116a:	fb 01       	movw	r30, r22
    116c:	93 83       	std	Z+3, r25	; 0x03
    116e:	82 83       	std	Z+2, r24	; 0x02
    1170:	04 c0       	rjmp	.+8      	; 0x117a <malloc+0x9a>
    1172:	90 93 e0 02 	sts	0x02E0, r25
    1176:	80 93 df 02 	sts	0x02DF, r24
    117a:	fe 01       	movw	r30, r28
    117c:	32 96       	adiw	r30, 0x02	; 2
    117e:	44 c0       	rjmp	.+136    	; 0x1208 <malloc+0x128>
    1180:	fe 01       	movw	r30, r28
    1182:	e2 0f       	add	r30, r18
    1184:	f3 1f       	adc	r31, r19
    1186:	81 93       	st	Z+, r24
    1188:	91 93       	st	Z+, r25
    118a:	22 50       	subi	r18, 0x02	; 2
    118c:	31 09       	sbc	r19, r1
    118e:	39 83       	std	Y+1, r19	; 0x01
    1190:	28 83       	st	Y, r18
    1192:	3a c0       	rjmp	.+116    	; 0x1208 <malloc+0x128>
    1194:	20 91 dd 02 	lds	r18, 0x02DD
    1198:	30 91 de 02 	lds	r19, 0x02DE
    119c:	23 2b       	or	r18, r19
    119e:	41 f4       	brne	.+16     	; 0x11b0 <malloc+0xd0>
    11a0:	20 91 02 02 	lds	r18, 0x0202
    11a4:	30 91 03 02 	lds	r19, 0x0203
    11a8:	30 93 de 02 	sts	0x02DE, r19
    11ac:	20 93 dd 02 	sts	0x02DD, r18
    11b0:	20 91 00 02 	lds	r18, 0x0200
    11b4:	30 91 01 02 	lds	r19, 0x0201
    11b8:	21 15       	cp	r18, r1
    11ba:	31 05       	cpc	r19, r1
    11bc:	41 f4       	brne	.+16     	; 0x11ce <malloc+0xee>
    11be:	2d b7       	in	r18, 0x3d	; 61
    11c0:	3e b7       	in	r19, 0x3e	; 62
    11c2:	40 91 04 02 	lds	r20, 0x0204
    11c6:	50 91 05 02 	lds	r21, 0x0205
    11ca:	24 1b       	sub	r18, r20
    11cc:	35 0b       	sbc	r19, r21
    11ce:	e0 91 dd 02 	lds	r30, 0x02DD
    11d2:	f0 91 de 02 	lds	r31, 0x02DE
    11d6:	e2 17       	cp	r30, r18
    11d8:	f3 07       	cpc	r31, r19
    11da:	a0 f4       	brcc	.+40     	; 0x1204 <malloc+0x124>
    11dc:	2e 1b       	sub	r18, r30
    11de:	3f 0b       	sbc	r19, r31
    11e0:	28 17       	cp	r18, r24
    11e2:	39 07       	cpc	r19, r25
    11e4:	78 f0       	brcs	.+30     	; 0x1204 <malloc+0x124>
    11e6:	ac 01       	movw	r20, r24
    11e8:	4e 5f       	subi	r20, 0xFE	; 254
    11ea:	5f 4f       	sbci	r21, 0xFF	; 255
    11ec:	24 17       	cp	r18, r20
    11ee:	35 07       	cpc	r19, r21
    11f0:	48 f0       	brcs	.+18     	; 0x1204 <malloc+0x124>
    11f2:	4e 0f       	add	r20, r30
    11f4:	5f 1f       	adc	r21, r31
    11f6:	50 93 de 02 	sts	0x02DE, r21
    11fa:	40 93 dd 02 	sts	0x02DD, r20
    11fe:	81 93       	st	Z+, r24
    1200:	91 93       	st	Z+, r25
    1202:	02 c0       	rjmp	.+4      	; 0x1208 <malloc+0x128>
    1204:	e0 e0       	ldi	r30, 0x00	; 0
    1206:	f0 e0       	ldi	r31, 0x00	; 0
    1208:	cf 01       	movw	r24, r30
    120a:	df 91       	pop	r29
    120c:	cf 91       	pop	r28
    120e:	08 95       	ret

00001210 <free>:
    1210:	cf 93       	push	r28
    1212:	df 93       	push	r29
    1214:	00 97       	sbiw	r24, 0x00	; 0
    1216:	09 f4       	brne	.+2      	; 0x121a <free+0xa>
    1218:	87 c0       	rjmp	.+270    	; 0x1328 <free+0x118>
    121a:	fc 01       	movw	r30, r24
    121c:	32 97       	sbiw	r30, 0x02	; 2
    121e:	13 82       	std	Z+3, r1	; 0x03
    1220:	12 82       	std	Z+2, r1	; 0x02
    1222:	c0 91 df 02 	lds	r28, 0x02DF
    1226:	d0 91 e0 02 	lds	r29, 0x02E0
    122a:	20 97       	sbiw	r28, 0x00	; 0
    122c:	81 f4       	brne	.+32     	; 0x124e <free+0x3e>
    122e:	20 81       	ld	r18, Z
    1230:	31 81       	ldd	r19, Z+1	; 0x01
    1232:	28 0f       	add	r18, r24
    1234:	39 1f       	adc	r19, r25
    1236:	80 91 dd 02 	lds	r24, 0x02DD
    123a:	90 91 de 02 	lds	r25, 0x02DE
    123e:	82 17       	cp	r24, r18
    1240:	93 07       	cpc	r25, r19
    1242:	79 f5       	brne	.+94     	; 0x12a2 <free+0x92>
    1244:	f0 93 de 02 	sts	0x02DE, r31
    1248:	e0 93 dd 02 	sts	0x02DD, r30
    124c:	6d c0       	rjmp	.+218    	; 0x1328 <free+0x118>
    124e:	de 01       	movw	r26, r28
    1250:	20 e0       	ldi	r18, 0x00	; 0
    1252:	30 e0       	ldi	r19, 0x00	; 0
    1254:	ae 17       	cp	r26, r30
    1256:	bf 07       	cpc	r27, r31
    1258:	50 f4       	brcc	.+20     	; 0x126e <free+0x5e>
    125a:	12 96       	adiw	r26, 0x02	; 2
    125c:	4d 91       	ld	r20, X+
    125e:	5c 91       	ld	r21, X
    1260:	13 97       	sbiw	r26, 0x03	; 3
    1262:	9d 01       	movw	r18, r26
    1264:	41 15       	cp	r20, r1
    1266:	51 05       	cpc	r21, r1
    1268:	09 f1       	breq	.+66     	; 0x12ac <free+0x9c>
    126a:	da 01       	movw	r26, r20
    126c:	f3 cf       	rjmp	.-26     	; 0x1254 <free+0x44>
    126e:	b3 83       	std	Z+3, r27	; 0x03
    1270:	a2 83       	std	Z+2, r26	; 0x02
    1272:	40 81       	ld	r20, Z
    1274:	51 81       	ldd	r21, Z+1	; 0x01
    1276:	84 0f       	add	r24, r20
    1278:	95 1f       	adc	r25, r21
    127a:	8a 17       	cp	r24, r26
    127c:	9b 07       	cpc	r25, r27
    127e:	71 f4       	brne	.+28     	; 0x129c <free+0x8c>
    1280:	8d 91       	ld	r24, X+
    1282:	9c 91       	ld	r25, X
    1284:	11 97       	sbiw	r26, 0x01	; 1
    1286:	84 0f       	add	r24, r20
    1288:	95 1f       	adc	r25, r21
    128a:	02 96       	adiw	r24, 0x02	; 2
    128c:	91 83       	std	Z+1, r25	; 0x01
    128e:	80 83       	st	Z, r24
    1290:	12 96       	adiw	r26, 0x02	; 2
    1292:	8d 91       	ld	r24, X+
    1294:	9c 91       	ld	r25, X
    1296:	13 97       	sbiw	r26, 0x03	; 3
    1298:	93 83       	std	Z+3, r25	; 0x03
    129a:	82 83       	std	Z+2, r24	; 0x02
    129c:	21 15       	cp	r18, r1
    129e:	31 05       	cpc	r19, r1
    12a0:	29 f4       	brne	.+10     	; 0x12ac <free+0x9c>
    12a2:	f0 93 e0 02 	sts	0x02E0, r31
    12a6:	e0 93 df 02 	sts	0x02DF, r30
    12aa:	3e c0       	rjmp	.+124    	; 0x1328 <free+0x118>
    12ac:	d9 01       	movw	r26, r18
    12ae:	13 96       	adiw	r26, 0x03	; 3
    12b0:	fc 93       	st	X, r31
    12b2:	ee 93       	st	-X, r30
    12b4:	12 97       	sbiw	r26, 0x02	; 2
    12b6:	4d 91       	ld	r20, X+
    12b8:	5d 91       	ld	r21, X+
    12ba:	a4 0f       	add	r26, r20
    12bc:	b5 1f       	adc	r27, r21
    12be:	ea 17       	cp	r30, r26
    12c0:	fb 07       	cpc	r31, r27
    12c2:	79 f4       	brne	.+30     	; 0x12e2 <free+0xd2>
    12c4:	80 81       	ld	r24, Z
    12c6:	91 81       	ldd	r25, Z+1	; 0x01
    12c8:	84 0f       	add	r24, r20
    12ca:	95 1f       	adc	r25, r21
    12cc:	02 96       	adiw	r24, 0x02	; 2
    12ce:	d9 01       	movw	r26, r18
    12d0:	11 96       	adiw	r26, 0x01	; 1
    12d2:	9c 93       	st	X, r25
    12d4:	8e 93       	st	-X, r24
    12d6:	82 81       	ldd	r24, Z+2	; 0x02
    12d8:	93 81       	ldd	r25, Z+3	; 0x03
    12da:	13 96       	adiw	r26, 0x03	; 3
    12dc:	9c 93       	st	X, r25
    12de:	8e 93       	st	-X, r24
    12e0:	12 97       	sbiw	r26, 0x02	; 2
    12e2:	e0 e0       	ldi	r30, 0x00	; 0
    12e4:	f0 e0       	ldi	r31, 0x00	; 0
    12e6:	8a 81       	ldd	r24, Y+2	; 0x02
    12e8:	9b 81       	ldd	r25, Y+3	; 0x03
    12ea:	00 97       	sbiw	r24, 0x00	; 0
    12ec:	19 f0       	breq	.+6      	; 0x12f4 <free+0xe4>
    12ee:	fe 01       	movw	r30, r28
    12f0:	ec 01       	movw	r28, r24
    12f2:	f9 cf       	rjmp	.-14     	; 0x12e6 <free+0xd6>
    12f4:	ce 01       	movw	r24, r28
    12f6:	02 96       	adiw	r24, 0x02	; 2
    12f8:	28 81       	ld	r18, Y
    12fa:	39 81       	ldd	r19, Y+1	; 0x01
    12fc:	82 0f       	add	r24, r18
    12fe:	93 1f       	adc	r25, r19
    1300:	20 91 dd 02 	lds	r18, 0x02DD
    1304:	30 91 de 02 	lds	r19, 0x02DE
    1308:	28 17       	cp	r18, r24
    130a:	39 07       	cpc	r19, r25
    130c:	69 f4       	brne	.+26     	; 0x1328 <free+0x118>
    130e:	30 97       	sbiw	r30, 0x00	; 0
    1310:	29 f4       	brne	.+10     	; 0x131c <free+0x10c>
    1312:	10 92 e0 02 	sts	0x02E0, r1
    1316:	10 92 df 02 	sts	0x02DF, r1
    131a:	02 c0       	rjmp	.+4      	; 0x1320 <free+0x110>
    131c:	13 82       	std	Z+3, r1	; 0x03
    131e:	12 82       	std	Z+2, r1	; 0x02
    1320:	d0 93 de 02 	sts	0x02DE, r29
    1324:	c0 93 dd 02 	sts	0x02DD, r28
    1328:	df 91       	pop	r29
    132a:	cf 91       	pop	r28
    132c:	08 95       	ret

0000132e <strnlen_P>:
    132e:	fc 01       	movw	r30, r24
    1330:	05 90       	lpm	r0, Z+
    1332:	61 50       	subi	r22, 0x01	; 1
    1334:	70 40       	sbci	r23, 0x00	; 0
    1336:	01 10       	cpse	r0, r1
    1338:	d8 f7       	brcc	.-10     	; 0x1330 <strnlen_P+0x2>
    133a:	80 95       	com	r24
    133c:	90 95       	com	r25
    133e:	8e 0f       	add	r24, r30
    1340:	9f 1f       	adc	r25, r31
    1342:	08 95       	ret

00001344 <memset>:
    1344:	dc 01       	movw	r26, r24
    1346:	01 c0       	rjmp	.+2      	; 0x134a <memset+0x6>
    1348:	6d 93       	st	X+, r22
    134a:	41 50       	subi	r20, 0x01	; 1
    134c:	50 40       	sbci	r21, 0x00	; 0
    134e:	e0 f7       	brcc	.-8      	; 0x1348 <memset+0x4>
    1350:	08 95       	ret

00001352 <strnlen>:
    1352:	fc 01       	movw	r30, r24
    1354:	61 50       	subi	r22, 0x01	; 1
    1356:	70 40       	sbci	r23, 0x00	; 0
    1358:	01 90       	ld	r0, Z+
    135a:	01 10       	cpse	r0, r1
    135c:	d8 f7       	brcc	.-10     	; 0x1354 <strnlen+0x2>
    135e:	80 95       	com	r24
    1360:	90 95       	com	r25
    1362:	8e 0f       	add	r24, r30
    1364:	9f 1f       	adc	r25, r31
    1366:	08 95       	ret

00001368 <fputc>:
    1368:	0f 93       	push	r16
    136a:	1f 93       	push	r17
    136c:	cf 93       	push	r28
    136e:	df 93       	push	r29
    1370:	18 2f       	mov	r17, r24
    1372:	09 2f       	mov	r16, r25
    1374:	eb 01       	movw	r28, r22
    1376:	8b 81       	ldd	r24, Y+3	; 0x03
    1378:	81 fd       	sbrc	r24, 1
    137a:	03 c0       	rjmp	.+6      	; 0x1382 <fputc+0x1a>
    137c:	8f ef       	ldi	r24, 0xFF	; 255
    137e:	9f ef       	ldi	r25, 0xFF	; 255
    1380:	20 c0       	rjmp	.+64     	; 0x13c2 <fputc+0x5a>
    1382:	82 ff       	sbrs	r24, 2
    1384:	10 c0       	rjmp	.+32     	; 0x13a6 <fputc+0x3e>
    1386:	4e 81       	ldd	r20, Y+6	; 0x06
    1388:	5f 81       	ldd	r21, Y+7	; 0x07
    138a:	2c 81       	ldd	r18, Y+4	; 0x04
    138c:	3d 81       	ldd	r19, Y+5	; 0x05
    138e:	42 17       	cp	r20, r18
    1390:	53 07       	cpc	r21, r19
    1392:	7c f4       	brge	.+30     	; 0x13b2 <fputc+0x4a>
    1394:	e8 81       	ld	r30, Y
    1396:	f9 81       	ldd	r31, Y+1	; 0x01
    1398:	9f 01       	movw	r18, r30
    139a:	2f 5f       	subi	r18, 0xFF	; 255
    139c:	3f 4f       	sbci	r19, 0xFF	; 255
    139e:	39 83       	std	Y+1, r19	; 0x01
    13a0:	28 83       	st	Y, r18
    13a2:	10 83       	st	Z, r17
    13a4:	06 c0       	rjmp	.+12     	; 0x13b2 <fputc+0x4a>
    13a6:	e8 85       	ldd	r30, Y+8	; 0x08
    13a8:	f9 85       	ldd	r31, Y+9	; 0x09
    13aa:	81 2f       	mov	r24, r17
    13ac:	19 95       	eicall
    13ae:	89 2b       	or	r24, r25
    13b0:	29 f7       	brne	.-54     	; 0x137c <fputc+0x14>
    13b2:	2e 81       	ldd	r18, Y+6	; 0x06
    13b4:	3f 81       	ldd	r19, Y+7	; 0x07
    13b6:	2f 5f       	subi	r18, 0xFF	; 255
    13b8:	3f 4f       	sbci	r19, 0xFF	; 255
    13ba:	3f 83       	std	Y+7, r19	; 0x07
    13bc:	2e 83       	std	Y+6, r18	; 0x06
    13be:	81 2f       	mov	r24, r17
    13c0:	90 2f       	mov	r25, r16
    13c2:	df 91       	pop	r29
    13c4:	cf 91       	pop	r28
    13c6:	1f 91       	pop	r17
    13c8:	0f 91       	pop	r16
    13ca:	08 95       	ret

000013cc <__ultoa_invert>:
    13cc:	fa 01       	movw	r30, r20
    13ce:	aa 27       	eor	r26, r26
    13d0:	28 30       	cpi	r18, 0x08	; 8
    13d2:	51 f1       	breq	.+84     	; 0x1428 <__ultoa_invert+0x5c>
    13d4:	20 31       	cpi	r18, 0x10	; 16
    13d6:	81 f1       	breq	.+96     	; 0x1438 <__ultoa_invert+0x6c>
    13d8:	e8 94       	clt
    13da:	6f 93       	push	r22
    13dc:	6e 7f       	andi	r22, 0xFE	; 254
    13de:	6e 5f       	subi	r22, 0xFE	; 254
    13e0:	7f 4f       	sbci	r23, 0xFF	; 255
    13e2:	8f 4f       	sbci	r24, 0xFF	; 255
    13e4:	9f 4f       	sbci	r25, 0xFF	; 255
    13e6:	af 4f       	sbci	r26, 0xFF	; 255
    13e8:	b1 e0       	ldi	r27, 0x01	; 1
    13ea:	3e d0       	rcall	.+124    	; 0x1468 <__ultoa_invert+0x9c>
    13ec:	b4 e0       	ldi	r27, 0x04	; 4
    13ee:	3c d0       	rcall	.+120    	; 0x1468 <__ultoa_invert+0x9c>
    13f0:	67 0f       	add	r22, r23
    13f2:	78 1f       	adc	r23, r24
    13f4:	89 1f       	adc	r24, r25
    13f6:	9a 1f       	adc	r25, r26
    13f8:	a1 1d       	adc	r26, r1
    13fa:	68 0f       	add	r22, r24
    13fc:	79 1f       	adc	r23, r25
    13fe:	8a 1f       	adc	r24, r26
    1400:	91 1d       	adc	r25, r1
    1402:	a1 1d       	adc	r26, r1
    1404:	6a 0f       	add	r22, r26
    1406:	71 1d       	adc	r23, r1
    1408:	81 1d       	adc	r24, r1
    140a:	91 1d       	adc	r25, r1
    140c:	a1 1d       	adc	r26, r1
    140e:	20 d0       	rcall	.+64     	; 0x1450 <__ultoa_invert+0x84>
    1410:	09 f4       	brne	.+2      	; 0x1414 <__ultoa_invert+0x48>
    1412:	68 94       	set
    1414:	3f 91       	pop	r19
    1416:	2a e0       	ldi	r18, 0x0A	; 10
    1418:	26 9f       	mul	r18, r22
    141a:	11 24       	eor	r1, r1
    141c:	30 19       	sub	r19, r0
    141e:	30 5d       	subi	r19, 0xD0	; 208
    1420:	31 93       	st	Z+, r19
    1422:	de f6       	brtc	.-74     	; 0x13da <__ultoa_invert+0xe>
    1424:	cf 01       	movw	r24, r30
    1426:	08 95       	ret
    1428:	46 2f       	mov	r20, r22
    142a:	47 70       	andi	r20, 0x07	; 7
    142c:	40 5d       	subi	r20, 0xD0	; 208
    142e:	41 93       	st	Z+, r20
    1430:	b3 e0       	ldi	r27, 0x03	; 3
    1432:	0f d0       	rcall	.+30     	; 0x1452 <__ultoa_invert+0x86>
    1434:	c9 f7       	brne	.-14     	; 0x1428 <__ultoa_invert+0x5c>
    1436:	f6 cf       	rjmp	.-20     	; 0x1424 <__ultoa_invert+0x58>
    1438:	46 2f       	mov	r20, r22
    143a:	4f 70       	andi	r20, 0x0F	; 15
    143c:	40 5d       	subi	r20, 0xD0	; 208
    143e:	4a 33       	cpi	r20, 0x3A	; 58
    1440:	18 f0       	brcs	.+6      	; 0x1448 <__ultoa_invert+0x7c>
    1442:	49 5d       	subi	r20, 0xD9	; 217
    1444:	31 fd       	sbrc	r19, 1
    1446:	40 52       	subi	r20, 0x20	; 32
    1448:	41 93       	st	Z+, r20
    144a:	02 d0       	rcall	.+4      	; 0x1450 <__ultoa_invert+0x84>
    144c:	a9 f7       	brne	.-22     	; 0x1438 <__ultoa_invert+0x6c>
    144e:	ea cf       	rjmp	.-44     	; 0x1424 <__ultoa_invert+0x58>
    1450:	b4 e0       	ldi	r27, 0x04	; 4
    1452:	a6 95       	lsr	r26
    1454:	97 95       	ror	r25
    1456:	87 95       	ror	r24
    1458:	77 95       	ror	r23
    145a:	67 95       	ror	r22
    145c:	ba 95       	dec	r27
    145e:	c9 f7       	brne	.-14     	; 0x1452 <__ultoa_invert+0x86>
    1460:	00 97       	sbiw	r24, 0x00	; 0
    1462:	61 05       	cpc	r22, r1
    1464:	71 05       	cpc	r23, r1
    1466:	08 95       	ret
    1468:	9b 01       	movw	r18, r22
    146a:	ac 01       	movw	r20, r24
    146c:	0a 2e       	mov	r0, r26
    146e:	06 94       	lsr	r0
    1470:	57 95       	ror	r21
    1472:	47 95       	ror	r20
    1474:	37 95       	ror	r19
    1476:	27 95       	ror	r18
    1478:	ba 95       	dec	r27
    147a:	c9 f7       	brne	.-14     	; 0x146e <__ultoa_invert+0xa2>
    147c:	62 0f       	add	r22, r18
    147e:	73 1f       	adc	r23, r19
    1480:	84 1f       	adc	r24, r20
    1482:	95 1f       	adc	r25, r21
    1484:	a0 1d       	adc	r26, r0
    1486:	08 95       	ret

00001488 <_exit>:
    1488:	f8 94       	cli

0000148a <__stop_program>:
    148a:	ff cf       	rjmp	.-2      	; 0x148a <__stop_program>
