Analysis & Synthesis report for test
Wed Sep 15 15:57:28 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram
 13. Source assignments for serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram
 14. Source assignments for serial_control:serial|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 15. Source assignments for serial_control:serial|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 16. Parameter Settings for User Entity Instance: serial_control:serial|serial_control_rs232_0:rs232_0
 17. Parameter Settings for User Entity Instance: serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer
 18. Parameter Settings for User Entity Instance: serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters
 19. Parameter Settings for User Entity Instance: serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO
 20. Parameter Settings for User Entity Instance: serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO
 21. Parameter Settings for User Entity Instance: serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer
 22. Parameter Settings for User Entity Instance: serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters
 23. Parameter Settings for User Entity Instance: serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO
 24. Parameter Settings for User Entity Instance: serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO
 25. Parameter Settings for User Entity Instance: serial_control:serial|altera_reset_controller:rst_controller
 26. Parameter Settings for User Entity Instance: serial_control:serial|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 27. Parameter Settings for User Entity Instance: serial_control:serial|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 28. scfifo Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "serial_control:serial|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 30. Port Connectivity Checks: "serial_control:serial|altera_reset_controller:rst_controller"
 31. Port Connectivity Checks: "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters"
 32. Port Connectivity Checks: "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"
 33. Port Connectivity Checks: "serial_control:serial"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Sep 15 15:57:28 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; test                                        ;
; Top-level Entity Name           ; test                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 3                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; test               ; test               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; File Name with User-Entered Path                                      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                                      ; Library        ;
+-----------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; serial_control/synthesis/serial_control.v                             ; yes             ; User Verilog HDL File        ; C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/serial_control.v                             ; serial_control ;
; serial_control/synthesis/submodules/altera_reset_controller.v         ; yes             ; User Verilog HDL File        ; C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_reset_controller.v         ; serial_control ;
; serial_control/synthesis/submodules/altera_reset_synchronizer.v       ; yes             ; User Verilog HDL File        ; C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_reset_synchronizer.v       ; serial_control ;
; serial_control/synthesis/submodules/altera_up_rs232_counters.v        ; yes             ; User Verilog HDL File        ; C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_up_rs232_counters.v        ; serial_control ;
; serial_control/synthesis/submodules/altera_up_rs232_in_deserializer.v ; yes             ; User Verilog HDL File        ; C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_up_rs232_in_deserializer.v ; serial_control ;
; serial_control/synthesis/submodules/altera_up_rs232_out_serializer.v  ; yes             ; User Verilog HDL File        ; C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_up_rs232_out_serializer.v  ; serial_control ;
; serial_control/synthesis/submodules/altera_up_sync_fifo.v             ; yes             ; User Verilog HDL File        ; C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_up_sync_fifo.v             ; serial_control ;
; serial_control/synthesis/submodules/serial_control_rs232_0.v          ; yes             ; User Verilog HDL File        ; C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/serial_control_rs232_0.v          ; serial_control ;
; test.v                                                                ; yes             ; User Verilog HDL File        ; C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/test.v                                                                ;                ;
; scfifo.tdf                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                 ;                ;
; a_regfifo.inc                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                              ;                ;
; a_dpfifo.inc                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                               ;                ;
; a_i2fifo.inc                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                               ;                ;
; a_fffifo.inc                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                               ;                ;
; a_f2fifo.inc                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                               ;                ;
; aglobal201.inc                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                             ;                ;
; db/scfifo_q9a1.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/scfifo_q9a1.tdf                                                    ;                ;
; db/a_dpfifo_d1a1.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/a_dpfifo_d1a1.tdf                                                  ;                ;
; db/altsyncram_t0i1.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/altsyncram_t0i1.tdf                                                ;                ;
; db/cmpr_6l8.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/cmpr_6l8.tdf                                                       ;                ;
; db/cntr_h2b.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/cntr_h2b.tdf                                                       ;                ;
; db/cntr_u27.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/cntr_u27.tdf                                                       ;                ;
; db/cntr_i2b.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/cntr_i2b.tdf                                                       ;                ;
+-----------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimate of Logic utilization (ALMs needed) ; 0        ;
;                                             ;          ;
; Combinational ALUT usage for logic          ; 0        ;
;     -- 7 input functions                    ; 0        ;
;     -- 6 input functions                    ; 0        ;
;     -- 5 input functions                    ; 0        ;
;     -- 4 input functions                    ; 0        ;
;     -- <=3 input functions                  ; 0        ;
;                                             ;          ;
; Dedicated logic registers                   ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 3        ;
;                                             ;          ;
; Total DSP Blocks                            ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1        ;
; Total fan-out                               ; 3        ;
; Average fan-out                             ; 0.50     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |test                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 3    ; 0            ; |test               ; test        ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                               ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                    ; IP Include File     ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------+---------------------+
; N/A    ; Qsys                    ; 20.1    ; N/A          ; N/A          ; |test|serial_control:serial                                        ; serial_control.qsys ;
; Altera ; altera_reset_controller ; 20.1    ; N/A          ; N/A          ; |test|serial_control:serial|altera_reset_controller:rst_controller ; serial_control.qsys ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                                                                                              ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; serial_control:serial|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                            ; Stuck at VCC due to stuck port preset  ;
; serial_control:serial|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                           ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|write_fifo_write_en                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; serial_control:serial|serial_control_rs232_0:rs232_0|data_to_uart[1..7]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|serial_data_out                                                                                                                                   ; Stuck at VCC due to stuck port data_in ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[2..8]                                                                                                                          ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|data_to_uart[0]                                                                                                                                                                                       ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0,1]                                                                                                                           ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_clock_rising_edge                                                                                ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|full_dff                                      ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|low_addressa[0..6]                            ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|usedw_is_0_dff                                ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|usedw_is_1_dff                                ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|usedw_is_2_dff                                ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff                                     ; Stuck at GND due to stuck port data_in ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|rd_ptr_lsb                                    ; Stuck at GND due to stuck port data_in ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|all_bits_transmitted                                                                                  ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[0]                                                                                       ; Stuck at GND due to stuck port data_in ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[1..8]                                                                                    ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0..3]                                                                                     ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[9]                                                                                                                            ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_clock_falling_edge                                                                              ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[1]                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|empty_dff                                    ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[2..8]                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|rd_ptr_lsb                                   ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|usedw_is_0_dff                               ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|usedw_is_2_dff                               ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|usedw_is_1_dff                               ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|full_dff                                     ; Stuck at GND due to stuck port data_in ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|low_addressa[0..6]                           ; Stuck at GND due to stuck port data_in ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[0]                                                                                      ; Stuck at GND due to stuck port data_in ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[1..8]                                                                                   ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0..3]                                                                                    ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|all_bits_transmitted                                                                                 ; Stuck at GND due to stuck port data_in ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]         ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6]  ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]     ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                            ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]    ; Lost fanout                            ;
; Total Number of Removed Registers = 129                                                                                                                                                                                                                    ;                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; serial_control:serial|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; Stuck at VCC              ; serial_control:serial|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                         ;
;                                                                                                                                                                                                                        ; due to stuck port preset  ; serial_control:serial|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                         ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|write_fifo_write_en,                                                                                                                                                                               ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|data_to_uart[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|data_to_uart[2],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|data_to_uart[3],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|data_to_uart[4],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|data_to_uart[5],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|data_to_uart[6],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|data_to_uart[7],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|serial_data_out,                                                                                                                               ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8],                                                                                                                         ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[7],                                                                                                                         ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[6],                                                                                                                         ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[5],                                                                                                                         ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[4],                                                                                                                         ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[3],                                                                                                                         ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[2],                                                                                                                         ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|data_to_uart[0],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0],                                                                                                                         ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_clock_rising_edge,                                                                            ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data,                                                                                                                             ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|usedw_is_1_dff,                            ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|usedw_is_2_dff,                            ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|all_bits_transmitted,                                                                              ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[0],                                                                                   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[8],                                                                                   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[7],                                                                                   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[5],                                                                                   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[4],                                                                                   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[1],                                                                                   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3],                                                                                    ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1],                                                                                    ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_clock_falling_edge,                                                                          ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[1],                                                                                                                        ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data,                                                                                                                              ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[2],                                                                                                                        ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[3],                                                                                                                        ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[4],                                                                                                                        ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[5],                                                                                                                        ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[6],                                                                                                                        ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[7],                                                                                                                        ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[8],                                                                                                                        ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|rd_ptr_lsb,                               ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|usedw_is_1_dff,                           ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|low_addressa[6],                          ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|low_addressa[5],                          ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|low_addressa[4],                          ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|low_addressa[3],                          ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|low_addressa[2],                          ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|low_addressa[1],                          ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|low_addressa[0],                          ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[0],                                                                                  ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[8],                                                                                  ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[7],                                                                                  ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[5],                                                                                  ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[4],                                                                                  ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[1],                                                                                  ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[6],                                                                                  ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[3],                                                                                  ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1],                                                                                   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2],        ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1],        ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0],        ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6], ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5],    ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4],    ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3],    ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2],    ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1],    ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0],    ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2],       ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1],       ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0],       ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5],   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4],   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3],   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2],   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1],   ;
;                                                                                                                                                                                                                        ;                           ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]    ;
; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|full_dff ; Stuck at GND              ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] ;
;                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serial_control:serial|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for serial_control:serial|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_control:serial|serial_control_rs232_0:rs232_0 ;
+----------------------+-------+--------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                               ;
+----------------------+-------+--------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                     ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                     ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                     ;
; TDW                  ; 10    ; Signed Integer                                                     ;
; DW                   ; 8     ; Signed Integer                                                     ;
; ODD_PARITY           ; 0     ; Unsigned Binary                                                    ;
+----------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                                           ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                                           ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                                           ;
; TDW                  ; 10    ; Signed Integer                                                                                                           ;
; DW                   ; 7     ; Signed Integer                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                                                                                      ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                                                                                      ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                                                                                      ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                                                   ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                   ;
; AW             ; 6     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                     ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                     ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                     ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_q9a1 ; Untyped                                                                                                                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                                         ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                                         ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                                         ;
; TDW                  ; 10    ; Signed Integer                                                                                                         ;
; DW                   ; 7     ; Signed Integer                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                                                                                     ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                                                                                     ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                                                                                     ;
; TDW                  ; 10    ; Signed Integer                                                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 7     ; Signed Integer                                                                                                                                                  ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                  ;
; AW             ; 6     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                              ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                    ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                    ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                    ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_q9a1 ; Untyped                                                                                                                                                           ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_control:serial|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                               ;
+---------------------------+----------+--------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                     ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                     ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                     ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                     ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                     ;
+---------------------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_control:serial|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: serial_control:serial|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                             ;
; Entity Instance            ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                                            ;
; Entity Instance            ; serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                                            ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_control:serial|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                   ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                              ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_control:serial|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                             ;
+----------------+--------+----------+-----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                              ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                        ;
+----------------+--------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; baud_clock_falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; baud_clock_rising_edge ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_control:serial"                                                                          ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; rs232_0_readdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs232_0_irq      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Sep 15 15:57:21 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file serial_control/synthesis/serial_control.v
    Info (12023): Found entity 1: serial_control File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/serial_control.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file serial_control/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file serial_control/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file serial_control/synthesis/submodules/altera_up_rs232_counters.v
    Info (12023): Found entity 1: altera_up_rs232_counters File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_up_rs232_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file serial_control/synthesis/submodules/altera_up_rs232_in_deserializer.v
    Info (12023): Found entity 1: altera_up_rs232_in_deserializer File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file serial_control/synthesis/submodules/altera_up_rs232_out_serializer.v
    Info (12023): Found entity 1: altera_up_rs232_out_serializer File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_up_rs232_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file serial_control/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file serial_control/synthesis/submodules/serial_control_rs232_0.v
    Info (12023): Found entity 1: serial_control_rs232_0 File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/serial_control_rs232_0.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/test.v Line: 1
Info (12127): Elaborating entity "test" for the top level hierarchy
Info (12128): Elaborating entity "serial_control" for hierarchy "serial_control:serial" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/test.v Line: 34
Info (12128): Elaborating entity "serial_control_rs232_0" for hierarchy "serial_control:serial|serial_control_rs232_0:rs232_0" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/serial_control.v Line: 36
Warning (10036): Verilog HDL or VHDL warning at serial_control_rs232_0.v(104): object "write_data_parity" assigned a value but never read File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/serial_control_rs232_0.v Line: 104
Info (12128): Elaborating entity "altera_up_rs232_in_deserializer" for hierarchy "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/serial_control_rs232_0.v Line: 249
Info (12128): Elaborating entity "altera_up_rs232_counters" for hierarchy "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 162
Warning (10230): Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9) File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_up_rs232_counters.v Line: 105
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 187
Info (12128): Elaborating entity "scfifo" for hierarchy "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_q9a1.tdf
    Info (12023): Found entity 1: scfifo_q9a1 File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/scfifo_q9a1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_q9a1" for hierarchy "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_d1a1.tdf
    Info (12023): Found entity 1: a_dpfifo_d1a1 File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/a_dpfifo_d1a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_d1a1" for hierarchy "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/scfifo_q9a1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t0i1.tdf
    Info (12023): Found entity 1: altsyncram_t0i1 File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/altsyncram_t0i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_t0i1" for hierarchy "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/a_dpfifo_d1a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/a_dpfifo_d1a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/a_dpfifo_d1a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/a_dpfifo_d1a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/a_dpfifo_d1a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/a_dpfifo_d1a1.tdf Line: 59
Info (12128): Elaborating entity "altera_up_rs232_out_serializer" for hierarchy "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/serial_control_rs232_0.v Line: 271
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "serial_control:serial|altera_reset_controller:rst_controller" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/serial_control.v Line: 99
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "serial_control:serial|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "serial_control:serial|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/serial_control/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|q_b[0]" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/altsyncram_t0i1.tdf Line: 38
        Warning (14320): Synthesized away node "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|q_b[1]" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/altsyncram_t0i1.tdf Line: 68
        Warning (14320): Synthesized away node "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|q_b[2]" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/altsyncram_t0i1.tdf Line: 98
        Warning (14320): Synthesized away node "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|q_b[3]" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/altsyncram_t0i1.tdf Line: 128
        Warning (14320): Synthesized away node "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|q_b[4]" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/altsyncram_t0i1.tdf Line: 158
        Warning (14320): Synthesized away node "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|q_b[5]" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/altsyncram_t0i1.tdf Line: 188
        Warning (14320): Synthesized away node "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|q_b[6]" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/altsyncram_t0i1.tdf Line: 218
        Warning (14320): Synthesized away node "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|q_b[7]" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/altsyncram_t0i1.tdf Line: 248
        Warning (14320): Synthesized away node "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|q_b[0]" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/altsyncram_t0i1.tdf Line: 38
        Warning (14320): Synthesized away node "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|q_b[1]" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/altsyncram_t0i1.tdf Line: 68
        Warning (14320): Synthesized away node "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|q_b[2]" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/altsyncram_t0i1.tdf Line: 98
        Warning (14320): Synthesized away node "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|q_b[3]" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/altsyncram_t0i1.tdf Line: 128
        Warning (14320): Synthesized away node "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|q_b[4]" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/altsyncram_t0i1.tdf Line: 158
        Warning (14320): Synthesized away node "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|q_b[5]" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/altsyncram_t0i1.tdf Line: 188
        Warning (14320): Synthesized away node "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|q_b[6]" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/altsyncram_t0i1.tdf Line: 218
        Warning (14320): Synthesized away node "serial_control:serial|serial_control_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_q9a1:auto_generated|a_dpfifo_d1a1:dpfifo|altsyncram_t0i1:FIFOram|q_b[7]" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/db/altsyncram_t0i1.tdf Line: 248
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "TXD" is stuck at VCC File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/test.v Line: 9
Info (17049): 96 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/test.v Line: 7
    Warning (15610): No output dependent on input pin "RXD" File: C:/Users/zacbr/OneDrive/Documents/University/Y3/T2/Advanced Embedded Systems/SIT329-Project/Module Two/test/test.v Line: 8
Info (21057): Implemented 3 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 1 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4810 megabytes
    Info: Processing ended: Wed Sep 15 15:57:28 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:15


