// Seed: 165449409
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  timeunit 1ps;
  wire id_3;
  module_3();
endmodule
macromodule module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
  module_0(
      id_2, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  module_0(
      id_4, id_3
  );
endmodule
module module_3 ();
  wire id_1;
  assign id_1 = id_1;
endmodule
