read_verilog ../top_logic.v
synth -top top
write_smv result.out
