[View]
Entity=timing_controller_top_tb
Architecture=TB_ARCHITECTURE
TopLevelType=1
[file:.\..\..\..\..\..\..\my_designs\pattern_generator\pattern_generator_v0p1\src\TestBench\ucontrolroicclk_TB.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\Users\AndrewPC1\Documents\Work\fpga\pattern_generator\led_blinker.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\Users\AndrewPC1\Documents\Work\fpga\pattern_generator\instrom.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\Users\AndrewPC1\Documents\Work\fpga\pattern_generator\datarom.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\Users\AndrewPC1\Documents\Work\fpga\pattern_generator\ucontroller.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\Users\AndrewPC1\Documents\Work\fpga\pattern_generator\reset_generator_v0p1.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\Users\AndrewPC1\Documents\Work\fpga\pattern_generator\timing_controller_top.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\my_designs\pattern_generator\pattern_generator_v0p1\src\TestBench\timing_controller_TB.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\Users\AndrewPC1\Documents\Work\fpga\pattern_generator\dual_edge_counter.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\Users\AndrewPC1\Documents\Work\fpga\pattern_generator\edgedetect.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\Users\AndrewPC1\Documents\Work\fpga\pattern_generator\video_generator.vhd]
Enabled=1
