###############################################################
#  Generated by:      Cadence Tempus 20.10-p003_1
#  OS:                Linux x86_64(Host ID edatools-server2.iiitd.edu.in)
#  Generated on:      Fri Oct 10 03:40:14 2025
#  Design:            collision_avoidance_car
#  Command:           report_timing -nworst 100 -early > $report_dir/timing_hold.rpt
###############################################################
Path 1: MET Hold Check with Pin front_obstacle_history_reg[2]/CK 
Endpoint:   front_obstacle_history_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_history_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.102
+ Phase Shift                   0.000
= Required Time                 0.102
  Arrival Time                  0.350
  Slack Time                    0.248
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      front_obstacle_history_reg[1]  CK ^         -         -      0.000    -0.248  
      front_obstacle_history_reg[1]  CK ^ -> Q v  DFFRHQX1  0.350  0.350    0.102  
      front_obstacle_history_reg[2]  D v          DFFRHQX1  0.000  0.350    0.102  
      ------------------------------------------------------------------------------
Path 2: MET Hold Check with Pin total_power_consumed_out_reg[29]/CK 
Endpoint:   total_power_consumed_out_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[29]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[29]      CK ^         -         -      0.000    -0.267  
      total_power_consumed_reg[29]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      total_power_consumed_out_reg[29]  D v          DFFRHQX1  0.000  0.356    0.090  
      ---------------------------------------------------------------------------------
Path 3: MET Hold Check with Pin total_power_consumed_out_reg[27]/CK 
Endpoint:   total_power_consumed_out_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[27]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[27]      CK ^         -         -      0.000    -0.267  
      total_power_consumed_reg[27]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      total_power_consumed_out_reg[27]  D v          DFFRHQX1  0.000  0.356    0.090  
      ---------------------------------------------------------------------------------
Path 4: MET Hold Check with Pin total_power_consumed_out_reg[25]/CK 
Endpoint:   total_power_consumed_out_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[25]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[25]      CK ^         -         -      0.000    -0.267  
      total_power_consumed_reg[25]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      total_power_consumed_out_reg[25]  D v          DFFRHQX1  0.000  0.356    0.090  
      ---------------------------------------------------------------------------------
Path 5: MET Hold Check with Pin total_power_consumed_out_reg[23]/CK 
Endpoint:   total_power_consumed_out_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[23]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[23]      CK ^         -         -      0.000    -0.267  
      total_power_consumed_reg[23]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      total_power_consumed_out_reg[23]  D v          DFFRHQX1  0.000  0.356    0.090  
      ---------------------------------------------------------------------------------
Path 6: MET Hold Check with Pin total_power_consumed_out_reg[21]/CK 
Endpoint:   total_power_consumed_out_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[21]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[21]      CK ^         -         -      0.000    -0.267  
      total_power_consumed_reg[21]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      total_power_consumed_out_reg[21]  D v          DFFRHQX1  0.000  0.356    0.090  
      ---------------------------------------------------------------------------------
Path 7: MET Hold Check with Pin total_power_consumed_out_reg[19]/CK 
Endpoint:   total_power_consumed_out_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[19]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[19]      CK ^         -         -      0.000    -0.267  
      total_power_consumed_reg[19]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      total_power_consumed_out_reg[19]  D v          DFFRHQX1  0.000  0.356    0.090  
      ---------------------------------------------------------------------------------
Path 8: MET Hold Check with Pin total_power_consumed_out_reg[17]/CK 
Endpoint:   total_power_consumed_out_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[17]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[17]      CK ^         -         -      0.000    -0.267  
      total_power_consumed_reg[17]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      total_power_consumed_out_reg[17]  D v          DFFRHQX1  0.000  0.356    0.090  
      ---------------------------------------------------------------------------------
Path 9: MET Hold Check with Pin total_power_consumed_out_reg[3]/CK 
Endpoint:   total_power_consumed_out_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[3]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[3]      CK ^         -         -      0.000    -0.267  
      total_power_consumed_reg[3]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      total_power_consumed_out_reg[3]  D v          DFFRHQX1  0.000  0.356    0.090  
      --------------------------------------------------------------------------------
Path 10: MET Hold Check with Pin distance_travelled_out_reg[29]/CK 
Endpoint:   distance_travelled_out_reg[29]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[29]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[29]      CK ^         -         -      0.000    -0.267  
      distance_travelled_reg[29]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      distance_travelled_out_reg[29]  D v          DFFRHQX1  0.000  0.356    0.090  
      -------------------------------------------------------------------------------
Path 11: MET Hold Check with Pin distance_travelled_out_reg[27]/CK 
Endpoint:   distance_travelled_out_reg[27]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[27]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[27]      CK ^         -         -      0.000    -0.267  
      distance_travelled_reg[27]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      distance_travelled_out_reg[27]  D v          DFFRHQX1  0.000  0.356    0.090  
      -------------------------------------------------------------------------------
Path 12: MET Hold Check with Pin distance_travelled_out_reg[25]/CK 
Endpoint:   distance_travelled_out_reg[25]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[25]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[25]      CK ^         -         -      0.000    -0.267  
      distance_travelled_reg[25]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      distance_travelled_out_reg[25]  D v          DFFRHQX1  0.000  0.356    0.090  
      -------------------------------------------------------------------------------
Path 13: MET Hold Check with Pin distance_travelled_out_reg[23]/CK 
Endpoint:   distance_travelled_out_reg[23]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[23]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[23]      CK ^         -         -      0.000    -0.267  
      distance_travelled_reg[23]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      distance_travelled_out_reg[23]  D v          DFFRHQX1  0.000  0.356    0.090  
      -------------------------------------------------------------------------------
Path 14: MET Hold Check with Pin distance_travelled_out_reg[21]/CK 
Endpoint:   distance_travelled_out_reg[21]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[21]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[21]      CK ^         -         -      0.000    -0.267  
      distance_travelled_reg[21]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      distance_travelled_out_reg[21]  D v          DFFRHQX1  0.000  0.356    0.090  
      -------------------------------------------------------------------------------
Path 15: MET Hold Check with Pin distance_travelled_out_reg[19]/CK 
Endpoint:   distance_travelled_out_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[19]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[19]      CK ^         -         -      0.000    -0.267  
      distance_travelled_reg[19]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      distance_travelled_out_reg[19]  D v          DFFRHQX1  0.000  0.356    0.090  
      -------------------------------------------------------------------------------
Path 16: MET Hold Check with Pin distance_travelled_out_reg[17]/CK 
Endpoint:   distance_travelled_out_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[17]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[17]      CK ^         -         -      0.000    -0.267  
      distance_travelled_reg[17]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      distance_travelled_out_reg[17]  D v          DFFRHQX1  0.000  0.356    0.090  
      -------------------------------------------------------------------------------
Path 17: MET Hold Check with Pin distance_travelled_out_reg[15]/CK 
Endpoint:   distance_travelled_out_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[15]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[15]      CK ^         -         -      0.000    -0.267  
      distance_travelled_reg[15]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      distance_travelled_out_reg[15]  D v          DFFRHQX1  0.000  0.356    0.090  
      -------------------------------------------------------------------------------
Path 18: MET Hold Check with Pin distance_travelled_out_reg[13]/CK 
Endpoint:   distance_travelled_out_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[13]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[13]      CK ^         -         -      0.000    -0.267  
      distance_travelled_reg[13]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      distance_travelled_out_reg[13]  D v          DFFRHQX1  0.000  0.356    0.090  
      -------------------------------------------------------------------------------
Path 19: MET Hold Check with Pin distance_travelled_out_reg[11]/CK 
Endpoint:   distance_travelled_out_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[11]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[11]      CK ^         -         -      0.000    -0.267  
      distance_travelled_reg[11]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      distance_travelled_out_reg[11]  D v          DFFRHQX1  0.000  0.356    0.090  
      -------------------------------------------------------------------------------
Path 20: MET Hold Check with Pin distance_travelled_out_reg[9]/CK 
Endpoint:   distance_travelled_out_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[9]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 0.090
  Arrival Time                  0.356
  Slack Time                    0.267
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[9]      CK ^         -         -      0.000    -0.267  
      distance_travelled_reg[9]      CK ^ -> Q v  DFFRHQX1  0.356  0.356    0.090  
      distance_travelled_out_reg[9]  D v          DFFRHQX1  0.000  0.356    0.090  
      ------------------------------------------------------------------------------
Path 21: MET Hold Check with Pin right_obstacle_history_reg[2]/CK 
Endpoint:   right_obstacle_history_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: right_obstacle_history_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.088
+ Phase Shift                   0.000
= Required Time                 0.088
  Arrival Time                  0.357
  Slack Time                    0.269
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      right_obstacle_history_reg[1]  CK ^         -         -      0.000    -0.269  
      right_obstacle_history_reg[1]  CK ^ -> Q v  DFFRHQX1  0.357  0.357    0.088  
      right_obstacle_history_reg[2]  D v          DFFRHQX1  0.000  0.357    0.088  
      ------------------------------------------------------------------------------
Path 22: MET Hold Check with Pin right_obstacle_history_reg[1]/CK 
Endpoint:   right_obstacle_history_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: right_obstacle_history_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.088
+ Phase Shift                   0.000
= Required Time                 0.088
  Arrival Time                  0.357
  Slack Time                    0.269
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      right_obstacle_history_reg[0]  CK ^         -         -      0.000    -0.269  
      right_obstacle_history_reg[0]  CK ^ -> Q v  DFFRHQX1  0.357  0.357    0.088  
      right_obstacle_history_reg[1]  D v          DFFRHQX1  0.000  0.357    0.088  
      ------------------------------------------------------------------------------
Path 23: MET Hold Check with Pin left_obstacle_history_reg[2]/CK 
Endpoint:   left_obstacle_history_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: left_obstacle_history_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.088
+ Phase Shift                   0.000
= Required Time                 0.088
  Arrival Time                  0.357
  Slack Time                    0.269
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -----------------------------------------------------------------------------
      Instance                      Arc          Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      left_obstacle_history_reg[1]  CK ^         -         -      0.000    -0.269  
      left_obstacle_history_reg[1]  CK ^ -> Q v  DFFRHQX1  0.357  0.357    0.088  
      left_obstacle_history_reg[2]  D v          DFFRHQX1  0.000  0.357    0.088  
      -----------------------------------------------------------------------------
Path 24: MET Hold Check with Pin left_obstacle_history_reg[1]/CK 
Endpoint:   left_obstacle_history_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: left_obstacle_history_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.088
+ Phase Shift                   0.000
= Required Time                 0.088
  Arrival Time                  0.357
  Slack Time                    0.269
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -----------------------------------------------------------------------------
      Instance                      Arc          Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      left_obstacle_history_reg[0]  CK ^         -         -      0.000    -0.269  
      left_obstacle_history_reg[0]  CK ^ -> Q v  DFFRHQX1  0.357  0.357    0.088  
      left_obstacle_history_reg[1]  D v          DFFRHQX1  0.000  0.357    0.088  
      -----------------------------------------------------------------------------
Path 25: MET Hold Check with Pin total_power_consumed_out_reg[18]/CK 
Endpoint:   total_power_consumed_out_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[18]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[18]      CK ^         -         -      0.000    -0.274  
      total_power_consumed_reg[18]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      total_power_consumed_out_reg[18]  D v          DFFRHQX1  0.000  0.359    0.085  
      ---------------------------------------------------------------------------------
Path 26: MET Hold Check with Pin total_power_consumed_out_reg[16]/CK 
Endpoint:   total_power_consumed_out_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[16]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[16]      CK ^         -         -      0.000    -0.274  
      total_power_consumed_reg[16]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      total_power_consumed_out_reg[16]  D v          DFFRHQX1  0.000  0.359    0.085  
      ---------------------------------------------------------------------------------
Path 27: MET Hold Check with Pin total_power_consumed_out_reg[1]/CK 
Endpoint:   total_power_consumed_out_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[1]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[1]      CK ^         -         -      0.000    -0.274  
      total_power_consumed_reg[1]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      total_power_consumed_out_reg[1]  D v          DFFRHQX1  0.000  0.359    0.085  
      --------------------------------------------------------------------------------
Path 28: MET Hold Check with Pin distance_travelled_out_reg[10]/CK 
Endpoint:   distance_travelled_out_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[10]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[10]      CK ^         -         -      0.000    -0.274  
      distance_travelled_reg[10]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      distance_travelled_out_reg[10]  D v          DFFRHQX1  0.000  0.359    0.085  
      -------------------------------------------------------------------------------
Path 29: MET Hold Check with Pin distance_travelled_out_reg[8]/CK 
Endpoint:   distance_travelled_out_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[8]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[8]      CK ^         -         -      0.000    -0.274  
      distance_travelled_reg[8]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      distance_travelled_out_reg[8]  D v          DFFRHQX1  0.000  0.359    0.085  
      ------------------------------------------------------------------------------
Path 30: MET Hold Check with Pin total_power_consumed_out_reg[30]/CK 
Endpoint:   total_power_consumed_out_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[30]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[30]      CK ^         -         -      0.000    -0.274  
      total_power_consumed_reg[30]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      total_power_consumed_out_reg[30]  D v          DFFRHQX1  0.000  0.359    0.085  
      ---------------------------------------------------------------------------------
Path 31: MET Hold Check with Pin total_power_consumed_out_reg[28]/CK 
Endpoint:   total_power_consumed_out_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[28]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[28]      CK ^         -         -      0.000    -0.274  
      total_power_consumed_reg[28]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      total_power_consumed_out_reg[28]  D v          DFFRHQX1  0.000  0.359    0.085  
      ---------------------------------------------------------------------------------
Path 32: MET Hold Check with Pin total_power_consumed_out_reg[26]/CK 
Endpoint:   total_power_consumed_out_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[26]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[26]      CK ^         -         -      0.000    -0.274  
      total_power_consumed_reg[26]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      total_power_consumed_out_reg[26]  D v          DFFRHQX1  0.000  0.359    0.085  
      ---------------------------------------------------------------------------------
Path 33: MET Hold Check with Pin total_power_consumed_out_reg[24]/CK 
Endpoint:   total_power_consumed_out_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[24]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[24]      CK ^         -         -      0.000    -0.274  
      total_power_consumed_reg[24]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      total_power_consumed_out_reg[24]  D v          DFFRHQX1  0.000  0.359    0.085  
      ---------------------------------------------------------------------------------
Path 34: MET Hold Check with Pin total_power_consumed_out_reg[22]/CK 
Endpoint:   total_power_consumed_out_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[22]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[22]      CK ^         -         -      0.000    -0.274  
      total_power_consumed_reg[22]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      total_power_consumed_out_reg[22]  D v          DFFRHQX1  0.000  0.359    0.085  
      ---------------------------------------------------------------------------------
Path 35: MET Hold Check with Pin total_power_consumed_out_reg[20]/CK 
Endpoint:   total_power_consumed_out_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[20]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[20]      CK ^         -         -      0.000    -0.274  
      total_power_consumed_reg[20]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      total_power_consumed_out_reg[20]  D v          DFFRHQX1  0.000  0.359    0.085  
      ---------------------------------------------------------------------------------
Path 36: MET Hold Check with Pin distance_travelled_out_reg[30]/CK 
Endpoint:   distance_travelled_out_reg[30]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[30]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[30]      CK ^         -         -      0.000    -0.274  
      distance_travelled_reg[30]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      distance_travelled_out_reg[30]  D v          DFFRHQX1  0.000  0.359    0.085  
      -------------------------------------------------------------------------------
Path 37: MET Hold Check with Pin distance_travelled_out_reg[28]/CK 
Endpoint:   distance_travelled_out_reg[28]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[28]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[28]      CK ^         -         -      0.000    -0.274  
      distance_travelled_reg[28]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      distance_travelled_out_reg[28]  D v          DFFRHQX1  0.000  0.359    0.085  
      -------------------------------------------------------------------------------
Path 38: MET Hold Check with Pin distance_travelled_out_reg[26]/CK 
Endpoint:   distance_travelled_out_reg[26]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[26]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[26]      CK ^         -         -      0.000    -0.274  
      distance_travelled_reg[26]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      distance_travelled_out_reg[26]  D v          DFFRHQX1  0.000  0.359    0.085  
      -------------------------------------------------------------------------------
Path 39: MET Hold Check with Pin distance_travelled_out_reg[24]/CK 
Endpoint:   distance_travelled_out_reg[24]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[24]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[24]      CK ^         -         -      0.000    -0.274  
      distance_travelled_reg[24]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      distance_travelled_out_reg[24]  D v          DFFRHQX1  0.000  0.359    0.085  
      -------------------------------------------------------------------------------
Path 40: MET Hold Check with Pin distance_travelled_out_reg[22]/CK 
Endpoint:   distance_travelled_out_reg[22]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[22]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[22]      CK ^         -         -      0.000    -0.274  
      distance_travelled_reg[22]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      distance_travelled_out_reg[22]  D v          DFFRHQX1  0.000  0.359    0.085  
      -------------------------------------------------------------------------------
Path 41: MET Hold Check with Pin distance_travelled_out_reg[20]/CK 
Endpoint:   distance_travelled_out_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[20]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[20]      CK ^         -         -      0.000    -0.274  
      distance_travelled_reg[20]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      distance_travelled_out_reg[20]  D v          DFFRHQX1  0.000  0.359    0.085  
      -------------------------------------------------------------------------------
Path 42: MET Hold Check with Pin distance_travelled_out_reg[18]/CK 
Endpoint:   distance_travelled_out_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[18]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[18]      CK ^         -         -      0.000    -0.274  
      distance_travelled_reg[18]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      distance_travelled_out_reg[18]  D v          DFFRHQX1  0.000  0.359    0.085  
      -------------------------------------------------------------------------------
Path 43: MET Hold Check with Pin distance_travelled_out_reg[16]/CK 
Endpoint:   distance_travelled_out_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[16]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[16]      CK ^         -         -      0.000    -0.274  
      distance_travelled_reg[16]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      distance_travelled_out_reg[16]  D v          DFFRHQX1  0.000  0.359    0.085  
      -------------------------------------------------------------------------------
Path 44: MET Hold Check with Pin distance_travelled_out_reg[14]/CK 
Endpoint:   distance_travelled_out_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[14]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[14]      CK ^         -         -      0.000    -0.274  
      distance_travelled_reg[14]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      distance_travelled_out_reg[14]  D v          DFFRHQX1  0.000  0.359    0.085  
      -------------------------------------------------------------------------------
Path 45: MET Hold Check with Pin distance_travelled_out_reg[12]/CK 
Endpoint:   distance_travelled_out_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[12]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.085
  Arrival Time                  0.359
  Slack Time                    0.274
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[12]      CK ^         -         -      0.000    -0.274  
      distance_travelled_reg[12]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.085  
      distance_travelled_out_reg[12]  D v          DFFRHQX1  0.000  0.359    0.085  
      -------------------------------------------------------------------------------
Path 46: MET Hold Check with Pin total_power_consumed_out_reg[31]/CK 
Endpoint:   total_power_consumed_out_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[31]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 0.084
  Arrival Time                  0.359
  Slack Time                    0.275
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[31]      CK ^         -         -      0.000    -0.275  
      total_power_consumed_reg[31]      CK ^ -> Q v  DFFRHQX1  0.359  0.359    0.084  
      total_power_consumed_out_reg[31]  D v          DFFRHQX1  0.000  0.359    0.084  
      ---------------------------------------------------------------------------------
Path 47: MET Hold Check with Pin front_obstacle_history_reg[1]/CK 
Endpoint:   front_obstacle_history_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_history_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.082
+ Phase Shift                   0.000
= Required Time                 0.082
  Arrival Time                  0.360
  Slack Time                    0.278
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      front_obstacle_history_reg[0]  CK ^         -         -      0.000    -0.278  
      front_obstacle_history_reg[0]  CK ^ -> Q v  DFFRHQX1  0.360  0.360    0.082  
      front_obstacle_history_reg[1]  D v          DFFRHQX1  0.000  0.360    0.082  
      ------------------------------------------------------------------------------
Path 48: MET Hold Check with Pin distance_travelled_out_reg[0]/CK 
Endpoint:   distance_travelled_out_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[0]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.081
+ Phase Shift                   0.000
= Required Time                 0.081
  Arrival Time                  0.361
  Slack Time                    0.280
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[0]      CK ^         -         -      0.000    -0.280  
      distance_travelled_reg[0]      CK ^ -> Q v  DFFRHQX1  0.361  0.361    0.081  
      distance_travelled_out_reg[0]  D v          DFFRHQX1  0.000  0.361    0.081  
      ------------------------------------------------------------------------------
Path 49: MET Hold Check with Pin total_power_consumed_out_reg[6]/CK 
Endpoint:   total_power_consumed_out_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[6]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.074
  Arrival Time                  0.364
  Slack Time                    0.290
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[6]      CK ^         -         -      0.000    -0.290  
      total_power_consumed_reg[6]      CK ^ -> Q v  DFFRHQX1  0.364  0.364    0.074  
      total_power_consumed_out_reg[6]  D v          DFFRHQX1  0.000  0.364    0.074  
      --------------------------------------------------------------------------------
Path 50: MET Hold Check with Pin total_power_consumed_out_reg[5]/CK 
Endpoint:   total_power_consumed_out_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[5]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.074
  Arrival Time                  0.364
  Slack Time                    0.290
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[5]      CK ^         -         -      0.000    -0.290  
      total_power_consumed_reg[5]      CK ^ -> Q v  DFFRHQX1  0.364  0.364    0.074  
      total_power_consumed_out_reg[5]  D v          DFFRHQX1  0.000  0.364    0.074  
      --------------------------------------------------------------------------------
Path 51: MET Hold Check with Pin total_power_consumed_out_reg[4]/CK 
Endpoint:   total_power_consumed_out_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[4]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.074
  Arrival Time                  0.364
  Slack Time                    0.290
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[4]      CK ^         -         -      0.000    -0.290  
      total_power_consumed_reg[4]      CK ^ -> Q v  DFFRHQX1  0.364  0.364    0.074  
      total_power_consumed_out_reg[4]  D v          DFFRHQX1  0.000  0.364    0.074  
      --------------------------------------------------------------------------------
Path 52: MET Hold Check with Pin total_power_consumed_out_reg[11]/CK 
Endpoint:   total_power_consumed_out_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[11]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.074
  Arrival Time                  0.364
  Slack Time                    0.290
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[11]      CK ^         -         -      0.000    -0.290  
      total_power_consumed_reg[11]      CK ^ -> Q v  DFFRHQX1  0.364  0.364    0.074  
      total_power_consumed_out_reg[11]  D v          DFFRHQX1  0.000  0.364    0.074  
      ---------------------------------------------------------------------------------
Path 53: MET Hold Check with Pin total_power_consumed_out_reg[9]/CK 
Endpoint:   total_power_consumed_out_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[9]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.074
  Arrival Time                  0.364
  Slack Time                    0.290
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[9]      CK ^         -         -      0.000    -0.290  
      total_power_consumed_reg[9]      CK ^ -> Q v  DFFRHQX1  0.364  0.364    0.074  
      total_power_consumed_out_reg[9]  D v          DFFRHQX1  0.000  0.364    0.074  
      --------------------------------------------------------------------------------
Path 54: MET Hold Check with Pin distance_travelled_out_reg[31]/CK 
Endpoint:   distance_travelled_out_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[31]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.072
  Arrival Time                  0.365
  Slack Time                    0.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[31]      CK ^         -         -      0.000    -0.293  
      distance_travelled_reg[31]      CK ^ -> Q v  DFFRHQX1  0.365  0.365    0.072  
      distance_travelled_out_reg[31]  D v          DFFRHQX1  0.000  0.365    0.072  
      -------------------------------------------------------------------------------
Path 55: MET Hold Check with Pin total_power_consumed_out_reg[7]/CK 
Endpoint:   total_power_consumed_out_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[7]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.072
  Arrival Time                  0.365
  Slack Time                    0.293
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[7]      CK ^         -         -      0.000    -0.293  
      total_power_consumed_reg[7]      CK ^ -> Q v  DFFRHQX1  0.365  0.365    0.072  
      total_power_consumed_out_reg[7]  D v          DFFRHQX1  0.000  0.365    0.072  
      --------------------------------------------------------------------------------
Path 56: MET Hold Check with Pin current_speed_out_reg[0]/CK 
Endpoint:   current_speed_out_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[0]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.114
+ Phase Shift                   0.000
= Required Time                 0.114
  Arrival Time                  0.423
  Slack Time                    0.309
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------
      Instance                  Arc          Cell       Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      current_speed_reg[0]      CK ^         -          -      0.000    -0.309  
      current_speed_reg[0]      CK ^ -> Q v  SDFFRHQX1  0.423  0.423    0.114  
      current_speed_out_reg[0]  D v          DFFRHQX1   0.000  0.423    0.114  
      --------------------------------------------------------------------------
Path 57: MET Hold Check with Pin total_power_consumed_out_reg[15]/CK 
Endpoint:   total_power_consumed_out_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[15]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
= Required Time                 0.055
  Arrival Time                  0.373
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[15]      CK ^         -         -      0.000    -0.319  
      total_power_consumed_reg[15]      CK ^ -> Q v  DFFRHQX1  0.373  0.373    0.055  
      total_power_consumed_out_reg[15]  D v          DFFRHQX1  0.000  0.373    0.055  
      ---------------------------------------------------------------------------------
Path 58: MET Hold Check with Pin distance_travelled_out_reg[7]/CK 
Endpoint:   distance_travelled_out_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[7]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
= Required Time                 0.055
  Arrival Time                  0.373
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[7]      CK ^         -         -      0.000    -0.319  
      distance_travelled_reg[7]      CK ^ -> Q v  DFFRHQX1  0.373  0.373    0.055  
      distance_travelled_out_reg[7]  D v          DFFRHQX1  0.000  0.373    0.055  
      ------------------------------------------------------------------------------
Path 59: MET Hold Check with Pin distance_travelled_out_reg[6]/CK 
Endpoint:   distance_travelled_out_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[6]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
= Required Time                 0.055
  Arrival Time                  0.373
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[6]      CK ^         -         -      0.000    -0.319  
      distance_travelled_reg[6]      CK ^ -> Q v  DFFRHQX1  0.373  0.373    0.055  
      distance_travelled_out_reg[6]  D v          DFFRHQX1  0.000  0.373    0.055  
      ------------------------------------------------------------------------------
Path 60: MET Hold Check with Pin distance_travelled_out_reg[5]/CK 
Endpoint:   distance_travelled_out_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[5]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
= Required Time                 0.055
  Arrival Time                  0.373
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[5]      CK ^         -         -      0.000    -0.319  
      distance_travelled_reg[5]      CK ^ -> Q v  DFFRHQX1  0.373  0.373    0.055  
      distance_travelled_out_reg[5]  D v          DFFRHQX1  0.000  0.373    0.055  
      ------------------------------------------------------------------------------
Path 61: MET Hold Check with Pin distance_travelled_out_reg[4]/CK 
Endpoint:   distance_travelled_out_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[4]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
= Required Time                 0.055
  Arrival Time                  0.373
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[4]      CK ^         -         -      0.000    -0.319  
      distance_travelled_reg[4]      CK ^ -> Q v  DFFRHQX1  0.373  0.373    0.055  
      distance_travelled_out_reg[4]  D v          DFFRHQX1  0.000  0.373    0.055  
      ------------------------------------------------------------------------------
Path 62: MET Hold Check with Pin distance_travelled_out_reg[3]/CK 
Endpoint:   distance_travelled_out_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[3]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
= Required Time                 0.055
  Arrival Time                  0.373
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[3]      CK ^         -         -      0.000    -0.319  
      distance_travelled_reg[3]      CK ^ -> Q v  DFFRHQX1  0.373  0.373    0.055  
      distance_travelled_out_reg[3]  D v          DFFRHQX1  0.000  0.373    0.055  
      ------------------------------------------------------------------------------
Path 63: MET Hold Check with Pin distance_travelled_out_reg[2]/CK 
Endpoint:   distance_travelled_out_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[2]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
= Required Time                 0.055
  Arrival Time                  0.373
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[2]      CK ^         -         -      0.000    -0.319  
      distance_travelled_reg[2]      CK ^ -> Q v  DFFRHQX1  0.373  0.373    0.055  
      distance_travelled_out_reg[2]  D v          DFFRHQX1  0.000  0.373    0.055  
      ------------------------------------------------------------------------------
Path 64: MET Hold Check with Pin distance_travelled_out_reg[1]/CK 
Endpoint:   distance_travelled_out_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[1]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.055
+ Phase Shift                   0.000
= Required Time                 0.055
  Arrival Time                  0.373
  Slack Time                    0.319
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      distance_travelled_reg[1]      CK ^         -         -      0.000    -0.319  
      distance_travelled_reg[1]      CK ^ -> Q v  DFFRHQX1  0.373  0.373    0.055  
      distance_travelled_out_reg[1]  D v          DFFRHQX1  0.000  0.373    0.055  
      ------------------------------------------------------------------------------
Path 65: MET Hold Check with Pin destination_reached_reg_reg/CK 
Endpoint:   destination_reached_reg_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: destination_reached           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.079
  Arrival Time                  0.400
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ------------------------------------------------------------------------------------
      Instance                     Arc                    Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      -                            destination_reached v  -       -      0.400    0.079  
      destination_reached_reg_reg  D v                    DFFRX1  0.000  0.400    0.079  
      ------------------------------------------------------------------------------------
Path 66: MET Hold Check with Pin speed_limit_zone_reg_reg[1]/CK 
Endpoint:   speed_limit_zone_reg_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: speed_limit_zone[1]           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.079
  Arrival Time                  0.400
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      --------------------------------------------------------------------------------------
      Instance                     Arc                    Cell      Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      -                            speed_limit_zone[1] v  -         -      0.400    0.079  
      speed_limit_zone_reg_reg[1]  D v                    DFFRHQX1  0.000  0.400    0.079  
      --------------------------------------------------------------------------------------
Path 67: MET Hold Check with Pin speed_limit_zone_reg_reg[0]/CK 
Endpoint:   speed_limit_zone_reg_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: speed_limit_zone[0]           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.079
  Arrival Time                  0.400
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      --------------------------------------------------------------------------------------
      Instance                     Arc                    Cell      Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      -                            speed_limit_zone[0] v  -         -      0.400    0.079  
      speed_limit_zone_reg_reg[0]  D v                    DFFRHQX1  0.000  0.400    0.079  
      --------------------------------------------------------------------------------------
Path 68: MET Hold Check with Pin right_obstacle_history_reg[0]/CK 
Endpoint:   right_obstacle_history_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: right_obstacle_detected         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.079
  Arrival Time                  0.400
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      --------------------------------------------------------------------------------------------
      Instance                       Arc                        Cell      Delay  Arrival  Required  
                                                                                 Time     Time  
      --------------------------------------------------------------------------------------------
      -                              right_obstacle_detected v  -         -      0.400    0.079  
      right_obstacle_history_reg[0]  D v                        DFFRHQX1  0.000  0.400    0.079  
      --------------------------------------------------------------------------------------------
Path 69: MET Hold Check with Pin left_obstacle_history_reg[0]/CK 
Endpoint:   left_obstacle_history_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: left_obstacle_detected         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.079
  Arrival Time                  0.400
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ------------------------------------------------------------------------------------------
      Instance                      Arc                       Cell      Delay  Arrival  Required  
                                                                               Time     Time  
      ------------------------------------------------------------------------------------------
      -                             left_obstacle_detected v  -         -      0.400    0.079  
      left_obstacle_history_reg[0]  D v                       DFFRHQX1  0.000  0.400    0.079  
      ------------------------------------------------------------------------------------------
Path 70: MET Hold Check with Pin lane_clear_right_reg_reg/CK 
Endpoint:   lane_clear_right_reg_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: lane_clear_right           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.079
  Arrival Time                  0.400
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      --------------------------------------------------------------------------------
      Instance                  Arc                 Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      -                         lane_clear_right v  -         -      0.400    0.079  
      lane_clear_right_reg_reg  D v                 DFFRHQX1  0.000  0.400    0.079  
      --------------------------------------------------------------------------------
Path 71: MET Hold Check with Pin lane_clear_left_reg_reg/CK 
Endpoint:   lane_clear_left_reg_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: lane_clear_left           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.079
  Arrival Time                  0.400
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      ------------------------------------------------------------------------------
      Instance                 Arc                Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      -                        lane_clear_left v  -         -      0.400    0.079  
      lane_clear_left_reg_reg  D v                DFFRHQX1  0.000  0.400    0.079  
      ------------------------------------------------------------------------------
Path 72: MET Hold Check with Pin front_obstacle_slow_reg_reg/CK 
Endpoint:   front_obstacle_slow_reg_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_slow           (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.079
  Arrival Time                  0.400
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      --------------------------------------------------------------------------------------
      Instance                     Arc                    Cell      Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      -                            front_obstacle_slow v  -         -      0.400    0.079  
      front_obstacle_slow_reg_reg  D v                    DFFRHQX1  0.000  0.400    0.079  
      --------------------------------------------------------------------------------------
Path 73: MET Hold Check with Pin front_obstacle_history_reg[0]/CK 
Endpoint:   front_obstacle_history_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_detected         (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.079
  Arrival Time                  0.400
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.400
     = Beginpoint Arrival Time            0.400
      --------------------------------------------------------------------------------------------
      Instance                       Arc                        Cell      Delay  Arrival  Required  
                                                                                 Time     Time  
      --------------------------------------------------------------------------------------------
      -                              front_obstacle_detected v  -         -      0.400    0.079  
      front_obstacle_history_reg[0]  D v                        DFFRHQX1  0.000  0.400    0.079  
      --------------------------------------------------------------------------------------------
Path 74: MET Hold Check with Pin distance_travelled_reg[31]/CK 
Endpoint:   distance_travelled_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[31]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.112
+ Phase Shift                   0.000
= Required Time                 0.112
  Arrival Time                  0.442
  Slack Time                    0.329
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------
      Instance                    Arc          Cell      Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      distance_travelled_reg[31]  CK ^         -         -      0.000    -0.329  
      distance_travelled_reg[31]  CK ^ -> Q ^  DFFRHQX1  0.359  0.359    0.030  
      add_157_54/g443             A0 ^ -> Y v  OAI21X1   0.082  0.442    0.112  
      distance_travelled_reg[31]  D v          DFFRHQX1  0.000  0.442    0.112  
      ---------------------------------------------------------------------------
Path 75: MET Hold Check with Pin total_power_consumed_out_reg[2]/CK 
Endpoint:   total_power_consumed_out_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[2]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.050
+ Phase Shift                   0.000
= Required Time                 0.050
  Arrival Time                  0.380
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[2]      CK ^         -         -      0.000    -0.330  
      total_power_consumed_reg[2]      CK ^ -> Q v  DFFRHQX1  0.380  0.380    0.050  
      total_power_consumed_out_reg[2]  D v          DFFRHQX1  0.000  0.380    0.050  
      --------------------------------------------------------------------------------
Path 76: MET Hold Check with Pin total_power_consumed_out_reg[14]/CK 
Endpoint:   total_power_consumed_out_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[14]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.047
+ Phase Shift                   0.000
= Required Time                 0.047
  Arrival Time                  0.377
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[14]      CK ^         -         -      0.000    -0.330  
      total_power_consumed_reg[14]      CK ^ -> Q v  DFFRHQX1  0.377  0.377    0.047  
      total_power_consumed_out_reg[14]  D v          DFFRHQX1  0.000  0.377    0.047  
      ---------------------------------------------------------------------------------
Path 77: MET Hold Check with Pin total_power_consumed_out_reg[13]/CK 
Endpoint:   total_power_consumed_out_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[13]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.047
+ Phase Shift                   0.000
= Required Time                 0.047
  Arrival Time                  0.377
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[13]      CK ^         -         -      0.000    -0.330  
      total_power_consumed_reg[13]      CK ^ -> Q v  DFFRHQX1  0.377  0.377    0.047  
      total_power_consumed_out_reg[13]  D v          DFFRHQX1  0.000  0.377    0.047  
      ---------------------------------------------------------------------------------
Path 78: MET Hold Check with Pin total_power_consumed_out_reg[12]/CK 
Endpoint:   total_power_consumed_out_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[12]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.047
+ Phase Shift                   0.000
= Required Time                 0.047
  Arrival Time                  0.377
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[12]      CK ^         -         -      0.000    -0.330  
      total_power_consumed_reg[12]      CK ^ -> Q v  DFFRHQX1  0.377  0.377    0.047  
      total_power_consumed_out_reg[12]  D v          DFFRHQX1  0.000  0.377    0.047  
      ---------------------------------------------------------------------------------
Path 79: MET Hold Check with Pin total_power_consumed_out_reg[10]/CK 
Endpoint:   total_power_consumed_out_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[10]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.047
+ Phase Shift                   0.000
= Required Time                 0.047
  Arrival Time                  0.377
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[10]      CK ^         -         -      0.000    -0.330  
      total_power_consumed_reg[10]      CK ^ -> Q v  DFFRHQX1  0.377  0.377    0.047  
      total_power_consumed_out_reg[10]  D v          DFFRHQX1  0.000  0.377    0.047  
      ---------------------------------------------------------------------------------
Path 80: MET Hold Check with Pin total_power_consumed_out_reg[8]/CK 
Endpoint:   total_power_consumed_out_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[8]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.047
+ Phase Shift                   0.000
= Required Time                 0.047
  Arrival Time                  0.377
  Slack Time                    0.330
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[8]      CK ^         -         -      0.000    -0.330  
      total_power_consumed_reg[8]      CK ^ -> Q v  DFFRHQX1  0.377  0.377    0.047  
      total_power_consumed_out_reg[8]  D v          DFFRHQX1  0.000  0.377    0.047  
      --------------------------------------------------------------------------------
Path 81: MET Hold Check with Pin total_power_consumed_reg[31]/CK 
Endpoint:   total_power_consumed_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[31]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.088
+ Phase Shift                   0.000
= Required Time                 0.088
  Arrival Time                  0.442
  Slack Time                    0.353
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[31]      CK ^         -         -      0.000    -0.353  
      total_power_consumed_reg[31]      CK ^ -> Q ^  DFFRHQX1  0.352  0.352    -0.002  
      csa_tree_add_158_58_groupi/g1526  A1 ^ -> Y v  OAI21XL   0.090  0.442    0.088  
      total_power_consumed_reg[31]      D v          DFFRHQX1  0.000  0.442    0.088  
      ---------------------------------------------------------------------------------
Path 82: MET Hold Check with Pin front_obstacle_history_reg[2]/CK 
Endpoint:   front_obstacle_history_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_history_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.021
+ Phase Shift                   0.000
= Required Time                -0.021
  Arrival Time                  0.339
  Slack Time                    0.360
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ------------------------------------------------------------------------------
      Instance                       Arc          Cell      Delay  Arrival  Required  
                                                                   Time     Time  
      ------------------------------------------------------------------------------
      front_obstacle_history_reg[1]  CK ^         -         -      0.000    -0.360  
      front_obstacle_history_reg[1]  CK ^ -> Q ^  DFFRHQX1  0.339  0.339    -0.021  
      front_obstacle_history_reg[2]  D ^          DFFRHQX1  0.000  0.339    -0.021  
      ------------------------------------------------------------------------------
Path 83: MET Hold Check with Pin current_state_reg[3]/CK 
Endpoint:   current_state_reg[3]/D        (v) checked with  leading edge of 'clk'
Beginpoint: front_obstacle_slow_reg_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.108
+ Phase Shift                   0.000
= Required Time                 0.108
  Arrival Time                  0.470
  Slack Time                    0.362
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------
      Instance                     Arc          Cell      Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      front_obstacle_slow_reg_reg  CK ^         -         -      0.000    -0.362  
      front_obstacle_slow_reg_reg  CK ^ -> Q v  DFFRHQX1  0.368  0.368    0.006  
      g6475                        AN v -> Y v  NOR2BX1   0.102  0.470    0.108  
      current_state_reg[3]         D v          DFFRX1    0.000  0.470    0.108  
      ----------------------------------------------------------------------------
Path 84: MET Hold Check with Pin current_state_reg[10]/CK 
Endpoint:   current_state_reg[10]/D        (v) checked with  leading edge of 'clk'
Beginpoint: destination_reached_reg_reg/QN (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.108
+ Phase Shift                   0.000
= Required Time                 0.108
  Arrival Time                  0.483
  Slack Time                    0.374
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------------
      Instance                     Arc           Cell     Delay  Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      destination_reached_reg_reg  CK ^          -        -      0.000    -0.374  
      destination_reached_reg_reg  CK ^ -> QN ^  DFFRX1   0.412  0.412    0.038  
      g6480                        A0 ^ -> Y v   OAI32X1  0.071  0.483    0.108  
      current_state_reg[10]        D v           DFFRX1   0.000  0.483    0.108  
      ----------------------------------------------------------------------------
Path 85: MET Hold Check with Pin current_state_reg[6]/CK 
Endpoint:   current_state_reg[6]/D  (v) checked with  leading edge of 'clk'
Beginpoint: current_state_reg[10]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.106
+ Phase Shift                   0.000
= Required Time                 0.106
  Arrival Time                  0.480
  Slack Time                    0.375
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------------------
      Instance               Arc          Cell      Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      current_state_reg[10]  CK ^         -         -      0.000    -0.375  
      current_state_reg[10]  CK ^ -> Q ^  DFFRX1    0.415  0.415    0.041  
      g6472                  A ^ -> Y v   NOR3X1    0.065  0.480    0.106  
      current_state_reg[6]   D v          DFFRHQX1  0.000  0.480    0.106  
      ----------------------------------------------------------------------
Path 86: MET Hold Check with Pin distance_travelled_reg[31]/CK 
Endpoint:   distance_travelled_reg[31]/D (v) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[31]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.112
+ Phase Shift                   0.000
= Required Time                 0.112
  Arrival Time                  0.488
  Slack Time                    0.375
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------
      Instance                    Arc          Cell      Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      distance_travelled_reg[31]  CK ^         -         -      0.000    -0.375  
      distance_travelled_reg[31]  CK ^ -> Q v  DFFRHQX1  0.365  0.365    -0.010  
      add_157_54/g444             A v -> Y ^   NAND2XL   0.072  0.437    0.062  
      add_157_54/g443             B0 ^ -> Y v  OAI21X1   0.051  0.488    0.112  
      distance_travelled_reg[31]  D v          DFFRHQX1  0.000  0.488    0.112  
      ---------------------------------------------------------------------------
Path 87: MET Hold Check with Pin current_speed_out_reg[7]/CK 
Endpoint:   current_speed_out_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: current_speed_reg[7]/Q     (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                          0.095
+ Phase Shift                   0.000
= Required Time                 0.095
  Arrival Time                  0.476
  Slack Time                    0.380
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------
      Instance                  Arc          Cell      Delay  Arrival  Required  
                                                              Time     Time  
      -------------------------------------------------------------------------
      current_speed_reg[7]      CK ^         -         -      0.000    -0.380  
      current_speed_reg[7]      CK ^ -> Q v  DFFRX1    0.476  0.476    0.095  
      current_speed_out_reg[7]  D v          DFFRHQX1  0.000  0.476    0.095  
      -------------------------------------------------------------------------
Path 88: MET Hold Check with Pin total_power_consumed_out_reg[29]/CK 
Endpoint:   total_power_consumed_out_reg[29]/D (^) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[29]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
= Required Time                -0.035
  Arrival Time                  0.348
  Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[29]      CK ^         -         -      0.000    -0.383  
      total_power_consumed_reg[29]      CK ^ -> Q ^  DFFRHQX1  0.348  0.348    -0.035  
      total_power_consumed_out_reg[29]  D ^          DFFRHQX1  0.000  0.348    -0.035  
      ---------------------------------------------------------------------------------
Path 89: MET Hold Check with Pin total_power_consumed_out_reg[27]/CK 
Endpoint:   total_power_consumed_out_reg[27]/D (^) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[27]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
= Required Time                -0.035
  Arrival Time                  0.348
  Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[27]      CK ^         -         -      0.000    -0.383  
      total_power_consumed_reg[27]      CK ^ -> Q ^  DFFRHQX1  0.348  0.348    -0.035  
      total_power_consumed_out_reg[27]  D ^          DFFRHQX1  0.000  0.348    -0.035  
      ---------------------------------------------------------------------------------
Path 90: MET Hold Check with Pin total_power_consumed_out_reg[25]/CK 
Endpoint:   total_power_consumed_out_reg[25]/D (^) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
= Required Time                -0.035
  Arrival Time                  0.348
  Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[25]      CK ^         -         -      0.000    -0.383  
      total_power_consumed_reg[25]      CK ^ -> Q ^  DFFRHQX1  0.348  0.348    -0.035  
      total_power_consumed_out_reg[25]  D ^          DFFRHQX1  0.000  0.348    -0.035  
      ---------------------------------------------------------------------------------
Path 91: MET Hold Check with Pin total_power_consumed_out_reg[23]/CK 
Endpoint:   total_power_consumed_out_reg[23]/D (^) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[23]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
= Required Time                -0.035
  Arrival Time                  0.348
  Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[23]      CK ^         -         -      0.000    -0.383  
      total_power_consumed_reg[23]      CK ^ -> Q ^  DFFRHQX1  0.348  0.348    -0.035  
      total_power_consumed_out_reg[23]  D ^          DFFRHQX1  0.000  0.348    -0.035  
      ---------------------------------------------------------------------------------
Path 92: MET Hold Check with Pin total_power_consumed_out_reg[21]/CK 
Endpoint:   total_power_consumed_out_reg[21]/D (^) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
= Required Time                -0.035
  Arrival Time                  0.348
  Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[21]      CK ^         -         -      0.000    -0.383  
      total_power_consumed_reg[21]      CK ^ -> Q ^  DFFRHQX1  0.348  0.348    -0.035  
      total_power_consumed_out_reg[21]  D ^          DFFRHQX1  0.000  0.348    -0.035  
      ---------------------------------------------------------------------------------
Path 93: MET Hold Check with Pin total_power_consumed_out_reg[19]/CK 
Endpoint:   total_power_consumed_out_reg[19]/D (^) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[19]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
= Required Time                -0.035
  Arrival Time                  0.348
  Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[19]      CK ^         -         -      0.000    -0.383  
      total_power_consumed_reg[19]      CK ^ -> Q ^  DFFRHQX1  0.348  0.348    -0.035  
      total_power_consumed_out_reg[19]  D ^          DFFRHQX1  0.000  0.348    -0.035  
      ---------------------------------------------------------------------------------
Path 94: MET Hold Check with Pin total_power_consumed_out_reg[17]/CK 
Endpoint:   total_power_consumed_out_reg[17]/D (^) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[17]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
= Required Time                -0.035
  Arrival Time                  0.348
  Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      ---------------------------------------------------------------------------------
      Instance                          Arc          Cell      Delay  Arrival  Required  
                                                                      Time     Time  
      ---------------------------------------------------------------------------------
      total_power_consumed_reg[17]      CK ^         -         -      0.000    -0.383  
      total_power_consumed_reg[17]      CK ^ -> Q ^  DFFRHQX1  0.348  0.348    -0.035  
      total_power_consumed_out_reg[17]  D ^          DFFRHQX1  0.000  0.348    -0.035  
      ---------------------------------------------------------------------------------
Path 95: MET Hold Check with Pin total_power_consumed_out_reg[3]/CK 
Endpoint:   total_power_consumed_out_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: total_power_consumed_reg[3]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
= Required Time                -0.035
  Arrival Time                  0.348
  Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      --------------------------------------------------------------------------------
      Instance                         Arc          Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      total_power_consumed_reg[3]      CK ^         -         -      0.000    -0.383  
      total_power_consumed_reg[3]      CK ^ -> Q ^  DFFRHQX1  0.348  0.348    -0.035  
      total_power_consumed_out_reg[3]  D ^          DFFRHQX1  0.000  0.348    -0.035  
      --------------------------------------------------------------------------------
Path 96: MET Hold Check with Pin distance_travelled_out_reg[29]/CK 
Endpoint:   distance_travelled_out_reg[29]/D (^) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[29]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
= Required Time                -0.035
  Arrival Time                  0.348
  Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[29]      CK ^         -         -      0.000    -0.383  
      distance_travelled_reg[29]      CK ^ -> Q ^  DFFRHQX1  0.348  0.348    -0.035  
      distance_travelled_out_reg[29]  D ^          DFFRHQX1  0.000  0.348    -0.035  
      -------------------------------------------------------------------------------
Path 97: MET Hold Check with Pin distance_travelled_out_reg[27]/CK 
Endpoint:   distance_travelled_out_reg[27]/D (^) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[27]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
= Required Time                -0.035
  Arrival Time                  0.348
  Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[27]      CK ^         -         -      0.000    -0.383  
      distance_travelled_reg[27]      CK ^ -> Q ^  DFFRHQX1  0.348  0.348    -0.035  
      distance_travelled_out_reg[27]  D ^          DFFRHQX1  0.000  0.348    -0.035  
      -------------------------------------------------------------------------------
Path 98: MET Hold Check with Pin distance_travelled_out_reg[25]/CK 
Endpoint:   distance_travelled_out_reg[25]/D (^) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[25]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
= Required Time                -0.035
  Arrival Time                  0.348
  Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[25]      CK ^         -         -      0.000    -0.383  
      distance_travelled_reg[25]      CK ^ -> Q ^  DFFRHQX1  0.348  0.348    -0.035  
      distance_travelled_out_reg[25]  D ^          DFFRHQX1  0.000  0.348    -0.035  
      -------------------------------------------------------------------------------
Path 99: MET Hold Check with Pin distance_travelled_out_reg[23]/CK 
Endpoint:   distance_travelled_out_reg[23]/D (^) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[23]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
= Required Time                -0.035
  Arrival Time                  0.348
  Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[23]      CK ^         -         -      0.000    -0.383  
      distance_travelled_reg[23]      CK ^ -> Q ^  DFFRHQX1  0.348  0.348    -0.035  
      distance_travelled_out_reg[23]  D ^          DFFRHQX1  0.000  0.348    -0.035  
      -------------------------------------------------------------------------------
Path 100: MET Hold Check with Pin distance_travelled_out_reg[21]/CK 
Endpoint:   distance_travelled_out_reg[21]/D (^) checked with  leading edge of 'clk'
Beginpoint: distance_travelled_reg[21]/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
= Required Time                -0.035
  Arrival Time                  0.348
  Slack Time                    0.383
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Instance                        Arc          Cell      Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      distance_travelled_reg[21]      CK ^         -         -      0.000    -0.383  
      distance_travelled_reg[21]      CK ^ -> Q ^  DFFRHQX1  0.348  0.348    -0.035  
      distance_travelled_out_reg[21]  D ^          DFFRHQX1  0.000  0.348    -0.035  
      -------------------------------------------------------------------------------

