// Seed: 2961931867
module module_0 (
    input wire  id_0,
    input uwire id_1
);
  wire id_3;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd20
) (
    input uwire id_0,
    output supply1 id_1,
    input wire id_2,
    output supply1 id_3,
    input tri0 _id_4,
    input tri id_5,
    input tri id_6,
    output tri1 id_7,
    input uwire id_8,
    input tri1 id_9,
    input wor id_10,
    input supply0 id_11,
    input wand id_12
);
  logic id_14;
  assign id_3 = -1;
  logic id_15;
  assign id_15[id_4 : 1'b0] = id_14[id_4==1'b0];
  module_0 modCall_1 (
      id_8,
      id_10
  );
  assign id_1 = 1'b0;
endmodule
