LISTING FOR LOGIC DESCRIPTION FILE: PARTE1.pld                       Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Wed Mar 08 18:43:05 2023

  1:Name     PARTE1 ;
  2:PartNo   00 ;
  3:Date     08/03/2023 ;
  4:Revision 01 ;
  5:Designer Engineer ;
  6:Company  University of Tulsa ;
  7:Assembly None ;
  8:Location  ;
  9:Device   G22V10 ;
 10:
 11:/* *************** INPUT PINS *********************/
 12:PIN  2   = A                         ; /*                                 */ 
 13:PIN  3   = B                         ; /*                                 */ 
 14:
 15:/* *************** OUTPUT PINS ********************/
 16:PIN  14   =   f1                      ; /*                                 */ 
 17:PIN  15   =   f2                      ; /*                                 */ 
 18:PIN  16   =   f3                      ; /*                                 */ 
 19:PIN  20   =   f4                      ; /*                                 */ 
 20:
 21:/* *************** Funciones de salida ********************/
 22:f1 = A & B;
 23:f2 = A # B;
 24:f3 = !A;
 25:f4 = !A#B;
 26:
 27:
 28:
 29:
 30:
 31:
 32:



Jedec Fuse Checksum       (39e2)
Jedec Transmit Checksum   (f000)
[0007cc] Please note: invalid download format:  ascii-hex
[0007cc] Please note: invalid download format:  hl
