name: simple_repwhile
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/repwhile.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `/home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/repwhile.v' to AST representation.
Generating RTLIL representation for module `\repwhile_test001'.
Successfully finished Verilog frontend.
