<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Tasks\PocketLab-RTL\impl\gwsynthesis\PocketLAB.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Tasks\PocketLab-RTL\src\main.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.08</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct 31 16:29:16 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3235</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1823</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>13</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>spi_clk</td>
<td>Base</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td></td>
<td></td>
<td>spi_clk </td>
</tr>
<tr>
<td>osc_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>osc_27m_ibuf/I </td>
</tr>
<tr>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s0/F </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>24.691</td>
<td>40.500
<td>0.000</td>
<td>12.346</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>osc_27m_ibuf/I</td>
<td>osc_27m</td>
<td>pll_main_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>49.383</td>
<td>20.250
<td>0.000</td>
<td>24.691</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>81.000(MHz)</td>
<td>213.771(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>20.250(MHz)</td>
<td>258.896(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of spi_clk!</h4>
<h4>No timing paths to get frequency of osc_27m!</h4>
<h4>No timing paths to get frequency of adc_inst/fifo_adc_inst/fifo_inst/wfull_val!</h4>
<h4>No timing paths to get frequency of pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>spi_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_main_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-4.074</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rptr_1_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
<td>0.062</td>
<td>0.182</td>
<td>3.883</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-3.954</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>adc_inst/txd_data_6_s0/D</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.062</td>
<td>-0.182</td>
<td>4.127</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-3.933</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>adc_inst/txd_data_5_s0/D</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.062</td>
<td>-0.182</td>
<td>4.106</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-3.803</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>adc_inst/txd_data_1_s0/D</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.062</td>
<td>-0.182</td>
<td>3.976</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-3.773</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>adc_inst/txd_data_2_s0/D</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.062</td>
<td>-0.182</td>
<td>3.947</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-3.619</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>adc_inst/txd_data_4_s0/D</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.062</td>
<td>-0.182</td>
<td>3.793</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-3.557</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>adc_inst/txd_data_3_s0/D</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.062</td>
<td>-0.182</td>
<td>3.731</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-3.517</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>adc_inst/txd_data_7_s0/D</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.062</td>
<td>-0.182</td>
<td>3.690</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-3.378</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>adc_inst/txd_data_0_s0/D</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.062</td>
<td>-0.182</td>
<td>3.551</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-3.345</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>adc_inst/state_0_s0/D</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.062</td>
<td>-0.182</td>
<td>3.518</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-3.050</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>adc_inst/fifo_rd_dv_s0/RESET</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.062</td>
<td>-0.182</td>
<td>3.223</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-3.020</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>adc_inst/fifo_wr_dv_s0/D</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.062</td>
<td>-0.182</td>
<td>3.194</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-2.802</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
<td>adc_inst/state_1_s0/D</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.062</td>
<td>-0.182</td>
<td>2.976</td>
</tr>
<tr>
<td>14</td>
<td>1.908</td>
<td>spi_clk_ibuf/O</td>
<td>spi_slaver_inst/sck_r0_s0/D</td>
<td>spi_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.542</td>
<td>-1.123</td>
<td>0.688</td>
</tr>
<tr>
<td>15</td>
<td>7.668</td>
<td>dac_inst/buffer_wr_addr_2_s2/Q</td>
<td>dac_inst/buffer_wr_addr_11_s2/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>4.643</td>
</tr>
<tr>
<td>16</td>
<td>7.829</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s2/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_4_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>4.482</td>
</tr>
<tr>
<td>17</td>
<td>7.829</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s2/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_5_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>4.482</td>
</tr>
<tr>
<td>18</td>
<td>7.912</td>
<td>spi_slaver_inst/rxd_flag_r1_s0/Q</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_0/DI[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>4.399</td>
</tr>
<tr>
<td>19</td>
<td>7.952</td>
<td>dac_inst/buffer_wr_addr_2_s2/Q</td>
<td>dac_inst/buffer_wr_addr_12_s2/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>4.358</td>
</tr>
<tr>
<td>20</td>
<td>8.008</td>
<td>dac_inst/buffer_wr_addr_2_s2/Q</td>
<td>dac_inst/buffer_wr_addr_10_s2/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>4.302</td>
</tr>
<tr>
<td>21</td>
<td>8.047</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s2/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_0_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>4.264</td>
</tr>
<tr>
<td>22</td>
<td>8.047</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s2/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_1_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>4.264</td>
</tr>
<tr>
<td>23</td>
<td>8.064</td>
<td>spi_slaver_inst/rxd_flag_r1_s0/Q</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_9/DI[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>4.247</td>
</tr>
<tr>
<td>24</td>
<td>8.078</td>
<td>spi_slaver_inst/rxd_flag_r1_s0/Q</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_1/DI[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>4.233</td>
</tr>
<tr>
<td>25</td>
<td>8.093</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[0]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wdata_q_0_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>0.000</td>
<td>4.218</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.435</td>
<td>spi_clk_ibuf/O</td>
<td>spi_slaver_inst/sck_r0_s0/D</td>
<td>spi_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.064</td>
<td>0.675</td>
</tr>
<tr>
<td>2</td>
<td>0.069</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_7_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10/DI[3]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.332</td>
<td>0.448</td>
</tr>
<tr>
<td>3</td>
<td>0.071</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_13_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/DI[1]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.332</td>
<td>0.450</td>
</tr>
<tr>
<td>4</td>
<td>0.075</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_15_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/DI[3]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.332</td>
<td>0.454</td>
</tr>
<tr>
<td>5</td>
<td>0.076</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_6_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10/DI[2]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.332</td>
<td>0.455</td>
</tr>
<tr>
<td>6</td>
<td>0.084</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_2_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8/DI[2]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.332</td>
<td>0.464</td>
</tr>
<tr>
<td>7</td>
<td>0.087</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_4_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10/DI[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.332</td>
<td>0.467</td>
</tr>
<tr>
<td>8</td>
<td>0.196</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_12_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/DI[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.332</td>
<td>0.575</td>
</tr>
<tr>
<td>9</td>
<td>0.200</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_11_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12/DI[3]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.332</td>
<td>0.579</td>
</tr>
<tr>
<td>10</td>
<td>0.205</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_8_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12/DI[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.332</td>
<td>0.584</td>
</tr>
<tr>
<td>11</td>
<td>0.208</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_9_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12/DI[1]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.332</td>
<td>0.587</td>
</tr>
<tr>
<td>12</td>
<td>0.208</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_5_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10/DI[1]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.332</td>
<td>0.587</td>
</tr>
<tr>
<td>13</td>
<td>0.208</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_3_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8/DI[3]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.332</td>
<td>0.587</td>
</tr>
<tr>
<td>14</td>
<td>0.212</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_10_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12/DI[2]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.332</td>
<td>0.591</td>
</tr>
<tr>
<td>15</td>
<td>0.334</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_14_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/DI[2]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.332</td>
<td>0.713</td>
</tr>
<tr>
<td>16</td>
<td>0.344</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_0_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8/DI[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.332</td>
<td>0.723</td>
</tr>
<tr>
<td>17</td>
<td>0.372</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_1_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8/DI[1]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.332</td>
<td>0.751</td>
</tr>
<tr>
<td>18</td>
<td>0.428</td>
<td>spi_slaver_inst/rxd_state_0_s2/Q</td>
<td>spi_slaver_inst/rxd_state_0_s2/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>19</td>
<td>0.428</td>
<td>dac_inst/buffer_wr_addr_3_s2/Q</td>
<td>dac_inst/buffer_wr_addr_3_s2/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>20</td>
<td>0.428</td>
<td>dac_inst/buffer_wr_addr_6_s2/Q</td>
<td>dac_inst/buffer_wr_addr_6_s2/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>21</td>
<td>0.428</td>
<td>dac_inst/recv_data_ct_11_s0/Q</td>
<td>dac_inst/recv_data_ct_11_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>22</td>
<td>0.428</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rbin_num_0_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rbin_num_0_s0/D</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>23</td>
<td>0.428</td>
<td>dac_inst/buffer_rd_addr_7_s0/Q</td>
<td>dac_inst/buffer_rd_addr_7_s0/D</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>24</td>
<td>0.429</td>
<td>dac_inst/buffer_rd_addr_3_s0/Q</td>
<td>dac_inst/buffer_rd_addr_3_s0/D</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>25</td>
<td>0.429</td>
<td>dac_inst/buffer_rd_addr_9_s0/Q</td>
<td>dac_inst/buffer_rd_addr_9_s0/D</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.337</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Empty_s0/PRESET</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>2.782</td>
</tr>
<tr>
<td>2</td>
<td>3.337</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rempty_val1_s0/PRESET</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>2.782</td>
</tr>
<tr>
<td>3</td>
<td>3.886</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_7_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>4</td>
<td>3.886</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_6_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>5</td>
<td>3.886</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_5_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>6</td>
<td>3.886</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_4_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>7</td>
<td>3.886</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_3_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>8</td>
<td>3.886</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_2_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>9</td>
<td>3.886</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_1_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>10</td>
<td>3.886</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_0_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>11</td>
<td>3.886</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_7_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>12</td>
<td>3.886</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>13</td>
<td>3.886</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_5_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>14</td>
<td>3.886</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_4_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>15</td>
<td>3.886</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_3_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>16</td>
<td>3.886</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_2_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>17</td>
<td>3.886</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>18</td>
<td>3.886</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>19</td>
<td>4.289</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s5/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>20</td>
<td>4.289</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s4/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>21</td>
<td>4.289</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_0_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>22</td>
<td>4.289</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>23</td>
<td>4.289</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_2_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>24</td>
<td>4.289</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_3_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>25</td>
<td>4.289</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_4_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>0.018</td>
<td>1.830</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.949</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_15_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Empty_s0/PRESET</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.332</td>
<td>1.327</td>
</tr>
<tr>
<td>2</td>
<td>0.949</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_15_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rempty_val1_s0/PRESET</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.332</td>
<td>1.327</td>
</tr>
<tr>
<td>3</td>
<td>1.589</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_6_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Full_s1/PRESET</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.600</td>
</tr>
<tr>
<td>4</td>
<td>1.589</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_6_s0/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s1/PRESET</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.600</td>
</tr>
<tr>
<td>5</td>
<td>7.378</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_7_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>6</td>
<td>7.378</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_6_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>7</td>
<td>7.378</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_5_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>8</td>
<td>7.378</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_4_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>9</td>
<td>7.378</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_3_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>10</td>
<td>7.378</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_2_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>11</td>
<td>7.378</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_1_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>12</td>
<td>7.378</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_0_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>13</td>
<td>7.378</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_7_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>14</td>
<td>7.378</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>15</td>
<td>7.378</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_5_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>16</td>
<td>7.378</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_4_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>17</td>
<td>7.378</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_3_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>18</td>
<td>7.378</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_2_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>19</td>
<td>7.378</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>20</td>
<td>7.378</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESETB</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>21</td>
<td>7.379</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s5/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>22</td>
<td>7.379</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s4/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>23</td>
<td>7.379</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_0_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>24</td>
<td>7.379</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_1_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
<tr>
<td>25</td>
<td>7.379</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_2_s0/CLEAR</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-6.173</td>
<td>0.010</td>
<td>1.207</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.096</td>
<td>6.096</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc_inst/state_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>5.096</td>
<td>6.096</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc_inst/state_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>5.096</td>
<td>6.096</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc_inst/txd_data_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>5.096</td>
<td>6.096</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rbin_num_14_s0</td>
</tr>
<tr>
<td>5</td>
<td>5.096</td>
<td>6.096</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wdata_q_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>5.096</td>
<td>6.096</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>5.096</td>
<td>6.096</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dac_inst/buffer_wr_addr_9_s2</td>
</tr>
<tr>
<td>8</td>
<td>5.096</td>
<td>6.096</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dac_inst/buffer_wr_addr_10_s2</td>
</tr>
<tr>
<td>9</td>
<td>5.096</td>
<td>6.096</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>5.096</td>
<td>6.096</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dac_inst/buffer_wr_addr_11_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>609.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>605.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>604.938</td>
<td>604.938</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>604.938</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>605.818</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>606.061</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rptr_1_s0/CLK</td>
</tr>
<tr>
<td>606.293</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R32C21[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/rptr_1_s0/Q</td>
</tr>
<tr>
<td>607.349</td>
<td>1.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[3][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s4/I1</td>
</tr>
<tr>
<td>607.898</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C24[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s4/F</td>
</tr>
<tr>
<td>608.070</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[3][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s1/I1</td>
</tr>
<tr>
<td>608.625</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R33C23[3][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>609.044</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[3][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/n744_s0/I2</td>
</tr>
<tr>
<td>609.415</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C23[3][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/n744_s0/F</td>
</tr>
<tr>
<td>609.945</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>605.000</td>
<td>605.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>605.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>605.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>605.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>605.906</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td>605.871</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 37.984%; route: 2.176, 56.042%; tC2Q: 0.232, 5.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>400.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>396.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/txd_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.000</td>
<td>395.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>395.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>396.173</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>396.355</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>396.910</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>397.433</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>adc_inst/n88_s3/I0</td>
</tr>
<tr>
<td>397.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s3/F</td>
</tr>
<tr>
<td>397.809</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>adc_inst/n88_s1/I3</td>
</tr>
<tr>
<td>398.262</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s1/F</td>
</tr>
<tr>
<td>398.730</td>
<td>0.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td>adc_inst/n105_s7/I2</td>
</tr>
<tr>
<td>399.102</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][A]</td>
<td style=" background: #97FFFF;">adc_inst/n105_s7/F</td>
</tr>
<tr>
<td>399.498</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>adc_inst/n105_s6/I3</td>
</tr>
<tr>
<td>400.068</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td style=" background: #97FFFF;">adc_inst/n105_s6/F</td>
</tr>
<tr>
<td>400.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td style=" font-weight:bold;">adc_inst/txd_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.062</td>
<td>395.062</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.062</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>395.941</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>396.185</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>adc_inst/txd_data_6_s0/CLK</td>
</tr>
<tr>
<td>396.150</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/txd_data_6_s0</td>
</tr>
<tr>
<td>396.115</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[2][A]</td>
<td>adc_inst/txd_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.320, 56.209%; route: 1.575, 38.170%; tC2Q: 0.232, 5.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>400.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>396.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/txd_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.000</td>
<td>395.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>395.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>396.173</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>396.355</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>396.910</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>397.433</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>adc_inst/n88_s3/I0</td>
</tr>
<tr>
<td>397.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s3/F</td>
</tr>
<tr>
<td>397.809</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>adc_inst/n88_s1/I3</td>
</tr>
<tr>
<td>398.262</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s1/F</td>
</tr>
<tr>
<td>398.730</td>
<td>0.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>adc_inst/n107_s6/I2</td>
</tr>
<tr>
<td>399.102</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">adc_inst/n107_s6/F</td>
</tr>
<tr>
<td>399.498</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][B]</td>
<td>adc_inst/n107_s5/I3</td>
</tr>
<tr>
<td>400.047</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C23[0][B]</td>
<td style=" background: #97FFFF;">adc_inst/n107_s5/F</td>
</tr>
<tr>
<td>400.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][B]</td>
<td style=" font-weight:bold;">adc_inst/txd_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.062</td>
<td>395.062</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.062</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>395.941</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>396.185</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][B]</td>
<td>adc_inst/txd_data_5_s0/CLK</td>
</tr>
<tr>
<td>396.150</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/txd_data_5_s0</td>
</tr>
<tr>
<td>396.115</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[0][B]</td>
<td>adc_inst/txd_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.299, 55.986%; route: 1.575, 38.365%; tC2Q: 0.232, 5.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>399.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>396.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/txd_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.000</td>
<td>395.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>395.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>396.173</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>396.355</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>396.910</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>397.433</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>adc_inst/n88_s3/I0</td>
</tr>
<tr>
<td>397.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s3/F</td>
</tr>
<tr>
<td>397.809</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>adc_inst/n88_s1/I3</td>
</tr>
<tr>
<td>398.262</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s1/F</td>
</tr>
<tr>
<td>398.459</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][A]</td>
<td>adc_inst/state_next_0_s6/I3</td>
</tr>
<tr>
<td>398.912</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C24[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/state_next_0_s6/F</td>
</tr>
<tr>
<td>399.347</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>adc_inst/n115_s6/I1</td>
</tr>
<tr>
<td>399.917</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td style=" background: #97FFFF;">adc_inst/n115_s6/F</td>
</tr>
<tr>
<td>399.917</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td style=" font-weight:bold;">adc_inst/txd_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.062</td>
<td>395.062</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.062</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>395.941</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>396.185</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>adc_inst/txd_data_1_s0/CLK</td>
</tr>
<tr>
<td>396.150</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/txd_data_1_s0</td>
</tr>
<tr>
<td>396.115</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[1][A]</td>
<td>adc_inst/txd_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.402, 60.410%; route: 1.342, 33.755%; tC2Q: 0.232, 5.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>399.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>396.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/txd_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.000</td>
<td>395.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>395.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>396.173</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>396.355</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>396.910</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>397.433</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>adc_inst/n88_s3/I0</td>
</tr>
<tr>
<td>397.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s3/F</td>
</tr>
<tr>
<td>397.809</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>adc_inst/n88_s1/I3</td>
</tr>
<tr>
<td>398.262</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s1/F</td>
</tr>
<tr>
<td>398.459</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][A]</td>
<td>adc_inst/state_next_0_s6/I3</td>
</tr>
<tr>
<td>398.912</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C24[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/state_next_0_s6/F</td>
</tr>
<tr>
<td>399.339</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>adc_inst/n113_s5/I1</td>
</tr>
<tr>
<td>399.888</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td style=" background: #97FFFF;">adc_inst/n113_s5/F</td>
</tr>
<tr>
<td>399.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td style=" font-weight:bold;">adc_inst/txd_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.062</td>
<td>395.062</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.062</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>395.941</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>396.185</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>adc_inst/txd_data_2_s0/CLK</td>
</tr>
<tr>
<td>396.150</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/txd_data_2_s0</td>
</tr>
<tr>
<td>396.115</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>adc_inst/txd_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.381, 60.327%; route: 1.334, 33.795%; tC2Q: 0.232, 5.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>399.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>396.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/txd_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.000</td>
<td>395.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>395.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>396.173</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>396.355</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>396.910</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>397.433</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>adc_inst/n88_s3/I0</td>
</tr>
<tr>
<td>397.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s3/F</td>
</tr>
<tr>
<td>397.809</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>adc_inst/n88_s1/I3</td>
</tr>
<tr>
<td>398.262</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s1/F</td>
</tr>
<tr>
<td>398.730</td>
<td>0.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>adc_inst/n109_s7/I2</td>
</tr>
<tr>
<td>399.102</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">adc_inst/n109_s7/F</td>
</tr>
<tr>
<td>399.272</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>adc_inst/n109_s6/I3</td>
</tr>
<tr>
<td>399.734</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td style=" background: #97FFFF;">adc_inst/n109_s6/F</td>
</tr>
<tr>
<td>399.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td style=" font-weight:bold;">adc_inst/txd_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.062</td>
<td>395.062</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.062</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>395.941</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>396.185</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>adc_inst/txd_data_4_s0/CLK</td>
</tr>
<tr>
<td>396.150</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/txd_data_4_s0</td>
</tr>
<tr>
<td>396.115</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[1][B]</td>
<td>adc_inst/txd_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.212, 58.320%; route: 1.349, 35.564%; tC2Q: 0.232, 6.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>399.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>396.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/txd_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.000</td>
<td>395.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>395.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>396.173</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>396.355</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>396.910</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>397.433</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>adc_inst/n88_s3/I0</td>
</tr>
<tr>
<td>397.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s3/F</td>
</tr>
<tr>
<td>397.809</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>adc_inst/n88_s1/I3</td>
</tr>
<tr>
<td>398.262</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s1/F</td>
</tr>
<tr>
<td>398.459</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][A]</td>
<td>adc_inst/state_next_0_s6/I3</td>
</tr>
<tr>
<td>398.912</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C24[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/state_next_0_s6/F</td>
</tr>
<tr>
<td>399.123</td>
<td>0.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>adc_inst/n111_s6/I1</td>
</tr>
<tr>
<td>399.672</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" background: #97FFFF;">adc_inst/n111_s6/F</td>
</tr>
<tr>
<td>399.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td style=" font-weight:bold;">adc_inst/txd_data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.062</td>
<td>395.062</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.062</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>395.941</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>396.185</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>adc_inst/txd_data_3_s0/CLK</td>
</tr>
<tr>
<td>396.150</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/txd_data_3_s0</td>
</tr>
<tr>
<td>396.115</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[0][A]</td>
<td>adc_inst/txd_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.381, 63.825%; route: 1.118, 29.957%; tC2Q: 0.232, 6.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>399.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>396.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/txd_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.000</td>
<td>395.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>395.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>396.173</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>396.355</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>396.910</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>397.433</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>adc_inst/n88_s3/I0</td>
</tr>
<tr>
<td>397.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s3/F</td>
</tr>
<tr>
<td>397.809</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>adc_inst/n88_s1/I3</td>
</tr>
<tr>
<td>398.262</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s1/F</td>
</tr>
<tr>
<td>398.518</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td>adc_inst/n103_s6/I2</td>
</tr>
<tr>
<td>399.088</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C23[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/n103_s6/F</td>
</tr>
<tr>
<td>399.260</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>adc_inst/n103_s5/I3</td>
</tr>
<tr>
<td>399.631</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">adc_inst/n103_s5/F</td>
</tr>
<tr>
<td>399.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td style=" font-weight:bold;">adc_inst/txd_data_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.062</td>
<td>395.062</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.062</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>395.941</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>396.185</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>adc_inst/txd_data_7_s0/CLK</td>
</tr>
<tr>
<td>396.150</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/txd_data_7_s0</td>
</tr>
<tr>
<td>396.115</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>adc_inst/txd_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.320, 62.870%; route: 1.138, 30.843%; tC2Q: 0.232, 6.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>399.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>396.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/txd_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.000</td>
<td>395.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>395.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>396.173</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>396.355</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>396.910</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>397.433</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>adc_inst/n88_s3/I0</td>
</tr>
<tr>
<td>397.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s3/F</td>
</tr>
<tr>
<td>397.809</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>adc_inst/n88_s1/I3</td>
</tr>
<tr>
<td>398.262</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s1/F</td>
</tr>
<tr>
<td>398.459</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td>adc_inst/n117_s6/I2</td>
</tr>
<tr>
<td>398.921</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[1][B]</td>
<td style=" background: #97FFFF;">adc_inst/n117_s6/F</td>
</tr>
<tr>
<td>398.922</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>adc_inst/n117_s5/I3</td>
</tr>
<tr>
<td>399.492</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td style=" background: #97FFFF;">adc_inst/n117_s5/F</td>
</tr>
<tr>
<td>399.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">adc_inst/txd_data_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.062</td>
<td>395.062</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.062</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>395.941</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>396.185</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>adc_inst/txd_data_0_s0/CLK</td>
</tr>
<tr>
<td>396.150</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/txd_data_0_s0</td>
</tr>
<tr>
<td>396.115</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>adc_inst/txd_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.411, 67.889%; route: 0.908, 25.579%; tC2Q: 0.232, 6.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>399.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>396.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.000</td>
<td>395.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>395.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>396.173</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>396.355</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>396.910</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>397.433</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>adc_inst/n88_s3/I0</td>
</tr>
<tr>
<td>397.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s3/F</td>
</tr>
<tr>
<td>397.809</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>adc_inst/n88_s1/I3</td>
</tr>
<tr>
<td>398.262</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s1/F</td>
</tr>
<tr>
<td>398.459</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[3][A]</td>
<td>adc_inst/state_next_0_s6/I3</td>
</tr>
<tr>
<td>398.912</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R27C24[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/state_next_0_s6/F</td>
</tr>
<tr>
<td>399.459</td>
<td>0.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">adc_inst/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.062</td>
<td>395.062</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.062</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>395.941</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>396.185</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>adc_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>396.150</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/state_0_s0</td>
</tr>
<tr>
<td>396.115</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>adc_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.832, 52.071%; route: 1.454, 41.334%; tC2Q: 0.232, 6.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>399.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>396.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_rd_dv_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.000</td>
<td>395.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>395.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>396.173</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>396.355</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>396.910</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>397.433</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td>adc_inst/n88_s3/I0</td>
</tr>
<tr>
<td>397.804</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s3/F</td>
</tr>
<tr>
<td>397.809</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>adc_inst/n88_s1/I3</td>
</tr>
<tr>
<td>398.262</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s1/F</td>
</tr>
<tr>
<td>398.450</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>adc_inst/n119_s1/I0</td>
</tr>
<tr>
<td>399.020</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">adc_inst/n119_s1/F</td>
</tr>
<tr>
<td>399.164</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_rd_dv_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.062</td>
<td>395.062</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.062</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>395.941</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>396.185</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>adc_inst/fifo_rd_dv_s0/CLK</td>
</tr>
<tr>
<td>396.150</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_rd_dv_s0</td>
</tr>
<tr>
<td>396.115</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>adc_inst/fifo_rd_dv_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.949, 60.467%; route: 1.042, 32.335%; tC2Q: 0.232, 7.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>399.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>396.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_wr_dv_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.000</td>
<td>395.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>395.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>396.173</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>396.355</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>396.910</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>397.428</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>adc_inst/state_next_1_s6/I1</td>
</tr>
<tr>
<td>397.977</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">adc_inst/state_next_1_s6/F</td>
</tr>
<tr>
<td>397.978</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>adc_inst/state_next_1_s5/I0</td>
</tr>
<tr>
<td>398.349</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R27C24[0][B]</td>
<td style=" background: #97FFFF;">adc_inst/state_next_1_s5/F</td>
</tr>
<tr>
<td>398.764</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>adc_inst/n88_s0/I2</td>
</tr>
<tr>
<td>399.135</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td style=" background: #97FFFF;">adc_inst/n88_s0/F</td>
</tr>
<tr>
<td>399.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_wr_dv_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.062</td>
<td>395.062</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.062</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>395.941</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>396.185</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>adc_inst/fifo_wr_dv_s0/CLK</td>
</tr>
<tr>
<td>396.150</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_wr_dv_s0</td>
</tr>
<tr>
<td>396.115</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>adc_inst/fifo_wr_dv_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.846, 57.805%; route: 1.116, 34.930%; tC2Q: 0.232, 7.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>398.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>396.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.000</td>
<td>395.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>395.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>395.941</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>396.173</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R35C23[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>396.355</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>396.910</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C24[1][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>397.428</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>adc_inst/state_next_1_s6/I1</td>
</tr>
<tr>
<td>397.977</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">adc_inst/state_next_1_s6/F</td>
</tr>
<tr>
<td>397.978</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>adc_inst/state_next_1_s5/I0</td>
</tr>
<tr>
<td>398.349</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R27C24[0][B]</td>
<td style=" background: #97FFFF;">adc_inst/state_next_1_s5/F</td>
</tr>
<tr>
<td>398.917</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td style=" font-weight:bold;">adc_inst/state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>395.062</td>
<td>395.062</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>395.062</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>395.941</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>396.185</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][B]</td>
<td>adc_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>396.150</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/state_1_s0</td>
</tr>
<tr>
<td>396.115</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[1][B]</td>
<td>adc_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.182</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 49.563%; route: 1.269, 42.642%; tC2Q: 0.232, 7.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>97.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_clk_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver_inst/sck_r0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>97.223</td>
<td>97.223</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>97.223</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>97.223</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL45[A]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>97.910</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>IOL45[A]</td>
<td style=" font-weight:bold;">spi_clk_ibuf/O</td>
</tr>
<tr>
<td>97.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL45[A]</td>
<td style=" font-weight:bold;">spi_slaver_inst/sck_r0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>98.765</td>
<td>98.765</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>98.765</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>99.645</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>99.889</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL45[A]</td>
<td>spi_slaver_inst/sck_r0_s0/CLK</td>
</tr>
<tr>
<td>99.854</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_slaver_inst/sck_r0_s0</td>
</tr>
<tr>
<td>99.819</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL45[A]</td>
<td>spi_slaver_inst/sck_r0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.542</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.688, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/buffer_wr_addr_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_wr_addr_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td>dac_inst/buffer_wr_addr_2_s2/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R21C26[1][B]</td>
<td style=" font-weight:bold;">dac_inst/buffer_wr_addr_2_s2/Q</td>
</tr>
<tr>
<td>2.343</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[3][A]</td>
<td>dac_inst/n231_s2/I2</td>
</tr>
<tr>
<td>2.898</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C25[3][A]</td>
<td style=" background: #97FFFF;">dac_inst/n231_s2/F</td>
</tr>
<tr>
<td>3.481</td>
<td>0.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td>dac_inst/n292_s16/I2</td>
</tr>
<tr>
<td>3.852</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C26[2][B]</td>
<td style=" background: #97FFFF;">dac_inst/n292_s16/F</td>
</tr>
<tr>
<td>4.821</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td>dac_inst/n283_s15/I0</td>
</tr>
<tr>
<td>5.192</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td style=" background: #97FFFF;">dac_inst/n283_s15/F</td>
</tr>
<tr>
<td>5.196</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>dac_inst/n283_s14/I2</td>
</tr>
<tr>
<td>5.766</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">dac_inst/n283_s14/F</td>
</tr>
<tr>
<td>5.766</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_wr_addr_11_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>dac_inst/buffer_wr_addr_11_s2/CLK</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>dac_inst/buffer_wr_addr_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 40.212%; route: 2.544, 54.791%; tC2Q: 0.232, 4.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s2/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R30C21[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s2/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C24</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/AD[0](chk_dup)</td>
</tr>
<tr>
<td>2.584</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C24</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/DO[3]</td>
</tr>
<tr>
<td>3.249</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_12_s1/I0</td>
</tr>
<tr>
<td>3.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C22[1][A]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_12_s1/F</td>
</tr>
<tr>
<td>4.195</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_6_s0/I0</td>
</tr>
<tr>
<td>4.712</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R29C21[0][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_6_s0/F</td>
</tr>
<tr>
<td>5.143</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_4_s0/I3</td>
</tr>
<tr>
<td>5.605</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_4_s0/F</td>
</tr>
<tr>
<td>5.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[2][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[2][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_4_s0/CLK</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C20[2][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.013, 44.917%; route: 2.237, 49.906%; tC2Q: 0.232, 5.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s2/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R30C21[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s2/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C24</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/AD[0](chk_dup)</td>
</tr>
<tr>
<td>2.584</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C24</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/DO[3]</td>
</tr>
<tr>
<td>3.249</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_12_s1/I0</td>
</tr>
<tr>
<td>3.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C22[1][A]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_12_s1/F</td>
</tr>
<tr>
<td>4.195</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_6_s0/I0</td>
</tr>
<tr>
<td>4.712</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R29C21[0][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_6_s0/F</td>
</tr>
<tr>
<td>5.143</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[1][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_5_s1/I2</td>
</tr>
<tr>
<td>5.605</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[1][A]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_5_s1/F</td>
</tr>
<tr>
<td>5.605</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[1][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[1][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_5_s0/CLK</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C20[1][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.013, 44.917%; route: 2.237, 49.906%; tC2Q: 0.232, 5.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver_inst/rxd_flag_r1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>spi_slaver_inst/rxd_flag_r1_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">spi_slaver_inst/rxd_flag_r1_s0/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td>spi_slaver_inst/spi_rxd_flag_s/I0</td>
</tr>
<tr>
<td>2.058</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R26C26[0][B]</td>
<td style=" background: #97FFFF;">spi_slaver_inst/spi_rxd_flag_s/F</td>
</tr>
<tr>
<td>2.515</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>dac_inst/buffer_wr_dv_s2/I0</td>
</tr>
<tr>
<td>3.032</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">dac_inst/buffer_wr_dv_s2/F</td>
</tr>
<tr>
<td>4.036</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>dac_inst/buffer_wr_data_0_s1/I1</td>
</tr>
<tr>
<td>4.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C11[0][A]</td>
<td style=" background: #97FFFF;">dac_inst/buffer_wr_data_0_s1/F</td>
</tr>
<tr>
<td>5.522</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">dac_inst/bram_dac_inst/sdpb_inst_0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.589, 36.125%; route: 2.578, 58.601%; tC2Q: 0.232, 5.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/buffer_wr_addr_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_wr_addr_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td>dac_inst/buffer_wr_addr_2_s2/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R21C26[1][B]</td>
<td style=" font-weight:bold;">dac_inst/buffer_wr_addr_2_s2/Q</td>
</tr>
<tr>
<td>2.343</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[3][A]</td>
<td>dac_inst/n231_s2/I2</td>
</tr>
<tr>
<td>2.898</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C25[3][A]</td>
<td style=" background: #97FFFF;">dac_inst/n231_s2/F</td>
</tr>
<tr>
<td>3.481</td>
<td>0.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td>dac_inst/n292_s16/I2</td>
</tr>
<tr>
<td>3.852</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C26[2][B]</td>
<td style=" background: #97FFFF;">dac_inst/n292_s16/F</td>
</tr>
<tr>
<td>4.361</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>dac_inst/n280_s15/I1</td>
</tr>
<tr>
<td>4.910</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">dac_inst/n280_s15/F</td>
</tr>
<tr>
<td>4.912</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>dac_inst/n280_s14/I2</td>
</tr>
<tr>
<td>5.482</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td style=" background: #97FFFF;">dac_inst/n280_s14/F</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_wr_addr_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>dac_inst/buffer_wr_addr_12_s2/CLK</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>dac_inst/buffer_wr_addr_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 46.920%; route: 2.081, 47.757%; tC2Q: 0.232, 5.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/buffer_wr_addr_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_wr_addr_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td>dac_inst/buffer_wr_addr_2_s2/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R21C26[1][B]</td>
<td style=" font-weight:bold;">dac_inst/buffer_wr_addr_2_s2/Q</td>
</tr>
<tr>
<td>2.343</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[3][A]</td>
<td>dac_inst/n231_s2/I2</td>
</tr>
<tr>
<td>2.898</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C25[3][A]</td>
<td style=" background: #97FFFF;">dac_inst/n231_s2/F</td>
</tr>
<tr>
<td>3.481</td>
<td>0.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td>dac_inst/n292_s16/I2</td>
</tr>
<tr>
<td>3.852</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C26[2][B]</td>
<td style=" background: #97FFFF;">dac_inst/n292_s16/F</td>
</tr>
<tr>
<td>4.284</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[1][B]</td>
<td>dac_inst/n286_s15/I2</td>
</tr>
<tr>
<td>4.854</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C26[1][B]</td>
<td style=" background: #97FFFF;">dac_inst/n286_s15/F</td>
</tr>
<tr>
<td>4.855</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>dac_inst/n286_s14/I2</td>
</tr>
<tr>
<td>5.425</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td style=" background: #97FFFF;">dac_inst/n286_s14/F</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_wr_addr_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>dac_inst/buffer_wr_addr_10_s2/CLK</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>dac_inst/buffer_wr_addr_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.066, 48.021%; route: 2.004, 46.587%; tC2Q: 0.232, 5.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s2/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R30C21[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s2/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C24</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/AD[0](chk_dup)</td>
</tr>
<tr>
<td>2.584</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C24</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/DO[3]</td>
</tr>
<tr>
<td>3.249</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_12_s1/I0</td>
</tr>
<tr>
<td>3.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C22[1][A]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_12_s1/F</td>
</tr>
<tr>
<td>4.195</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_6_s0/I0</td>
</tr>
<tr>
<td>4.744</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R29C21[0][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_6_s0/F</td>
</tr>
<tr>
<td>4.925</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_0_s0/I3</td>
</tr>
<tr>
<td>5.387</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_0_s0/F</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_0_s0/CLK</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 47.961%; route: 1.987, 46.598%; tC2Q: 0.232, 5.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s2/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R30C21[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s2/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C24</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/AD[0](chk_dup)</td>
</tr>
<tr>
<td>2.584</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C24</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/DO[3]</td>
</tr>
<tr>
<td>3.249</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_12_s1/I0</td>
</tr>
<tr>
<td>3.766</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C22[1][A]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_12_s1/F</td>
</tr>
<tr>
<td>4.195</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_6_s0/I0</td>
</tr>
<tr>
<td>4.744</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R29C21[0][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_6_s0/F</td>
</tr>
<tr>
<td>4.925</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_1_s3/I3</td>
</tr>
<tr>
<td>5.387</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_1_s3/F</td>
</tr>
<tr>
<td>5.387</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[2][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_1_s0/CLK</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C22[2][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 47.961%; route: 1.987, 46.598%; tC2Q: 0.232, 5.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver_inst/rxd_flag_r1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>spi_slaver_inst/rxd_flag_r1_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">spi_slaver_inst/rxd_flag_r1_s0/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td>spi_slaver_inst/spi_rxd_flag_s/I0</td>
</tr>
<tr>
<td>2.058</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R26C26[0][B]</td>
<td style=" background: #97FFFF;">spi_slaver_inst/spi_rxd_flag_s/F</td>
</tr>
<tr>
<td>2.515</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>dac_inst/buffer_wr_dv_s2/I0</td>
</tr>
<tr>
<td>3.032</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">dac_inst/buffer_wr_dv_s2/F</td>
</tr>
<tr>
<td>3.797</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C20[0][A]</td>
<td>dac_inst/buffer_wr_data_4_s1/I1</td>
</tr>
<tr>
<td>4.168</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C20[0][A]</td>
<td style=" background: #97FFFF;">dac_inst/buffer_wr_data_4_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">dac_inst/bram_dac_inst/sdpb_inst_9/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_9/CLKA</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.405, 33.079%; route: 2.610, 61.459%; tC2Q: 0.232, 5.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver_inst/rxd_flag_r1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>spi_slaver_inst/rxd_flag_r1_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">spi_slaver_inst/rxd_flag_r1_s0/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td>spi_slaver_inst/spi_rxd_flag_s/I0</td>
</tr>
<tr>
<td>2.058</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R26C26[0][B]</td>
<td style=" background: #97FFFF;">spi_slaver_inst/spi_rxd_flag_s/F</td>
</tr>
<tr>
<td>2.515</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>dac_inst/buffer_wr_dv_s2/I0</td>
</tr>
<tr>
<td>3.032</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">dac_inst/buffer_wr_dv_s2/F</td>
</tr>
<tr>
<td>4.036</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>dac_inst/buffer_wr_data_0_s1/I1</td>
</tr>
<tr>
<td>4.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C11[0][A]</td>
<td style=" background: #97FFFF;">dac_inst/buffer_wr_data_0_s1/F</td>
</tr>
<tr>
<td>5.356</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">dac_inst/bram_dac_inst/sdpb_inst_1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>dac_inst/bram_dac_inst/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.589, 37.542%; route: 2.412, 56.977%; tC2Q: 0.232, 5.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wdata_q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.383</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.879</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_DOL_0G[0]_s0/I1</td>
</tr>
<tr>
<td>5.341</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C24[0][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_DOL_0G[0]_s0/F</td>
</tr>
<tr>
<td>5.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.wdata_q_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wdata_q_0_s0/CLK</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C24[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wdata_q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 10.954%; route: 1.496, 35.461%; tC2Q: 2.260, 53.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_clk_ibuf</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver_inst/sck_r0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL45[A]</td>
<td>spi_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL45[A]</td>
<td style=" font-weight:bold;">spi_clk_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL45[A]</td>
<td style=" font-weight:bold;">spi_slaver_inst/sck_r0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL45[A]</td>
<td>spi_slaver_inst/sck_r0_s0/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_slaver_inst/sck_r0_s0</td>
</tr>
<tr>
<td>1.110</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL45[A]</td>
<td>spi_slaver_inst/sck_r0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.675, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_7_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R34C25[1][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_7_s0/Q</td>
</tr>
<tr>
<td>1.180</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>1.111</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 54.955%; tC2Q: 0.202, 45.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[2][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_13_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R34C26[2][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_13_s0/Q</td>
</tr>
<tr>
<td>1.182</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14</td>
</tr>
<tr>
<td>1.111</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C24</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 55.078%; tC2Q: 0.202, 44.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_15_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C24[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_15_s0/Q</td>
</tr>
<tr>
<td>1.186</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14</td>
</tr>
<tr>
<td>1.111</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C24</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 55.471%; tC2Q: 0.202, 44.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_6_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R34C23[0][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_6_s0/Q</td>
</tr>
<tr>
<td>1.187</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>1.111</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 55.645%; tC2Q: 0.202, 44.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_2_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R34C23[2][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_2_s0/Q</td>
</tr>
<tr>
<td>1.196</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>1.111</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C22</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_4_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R34C24[1][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_4_s0/Q</td>
</tr>
<tr>
<td>1.199</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>1.111</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.709%; tC2Q: 0.202, 43.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_12_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C26[0][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_12_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14</td>
</tr>
<tr>
<td>1.111</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C24</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.373, 64.883%; tC2Q: 0.202, 35.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[2][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_11_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C22[2][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_11_s0/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>1.111</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C23</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.377, 65.135%; tC2Q: 0.202, 34.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_8_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C22[0][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_8_s0/Q</td>
</tr>
<tr>
<td>1.316</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>1.111</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C23</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_9_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_9_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>1.111</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C23</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.571%; tC2Q: 0.202, 34.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[2][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_5_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R34C26[2][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_5_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>1.111</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.575%; tC2Q: 0.202, 34.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[2][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C23[2][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_3_s0/Q</td>
</tr>
<tr>
<td>1.319</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>1.111</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C22</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.385, 65.575%; tC2Q: 0.202, 34.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_10_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C22[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_10_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>1.111</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C23</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 65.806%; tC2Q: 0.202, 34.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_14_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R34C25[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_14_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14</td>
</tr>
<tr>
<td>1.111</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C24</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.511, 71.657%; tC2Q: 0.202, 28.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_0_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C25[0][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_0_s0/Q</td>
</tr>
<tr>
<td>1.455</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>1.111</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C22</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.521, 72.049%; tC2Q: 0.202, 27.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C26[2][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_1_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C26[2][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_1_s0/Q</td>
</tr>
<tr>
<td>1.483</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>1.111</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C22</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.549, 73.100%; tC2Q: 0.202, 26.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_slaver_inst/rxd_state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_slaver_inst/rxd_state_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>spi_slaver_inst/rxd_state_0_s2/CLK</td>
</tr>
<tr>
<td>1.266</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">spi_slaver_inst/rxd_state_0_s2/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>spi_slaver_inst/n59_s3/I0</td>
</tr>
<tr>
<td>1.503</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">spi_slaver_inst/n59_s3/F</td>
</tr>
<tr>
<td>1.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">spi_slaver_inst/rxd_state_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>spi_slaver_inst/rxd_state_0_s2/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>spi_slaver_inst/rxd_state_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/buffer_wr_addr_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_wr_addr_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>dac_inst/buffer_wr_addr_3_s2/CLK</td>
</tr>
<tr>
<td>1.266</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_wr_addr_3_s2/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>dac_inst/n232_s1/I2</td>
</tr>
<tr>
<td>1.503</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">dac_inst/n232_s1/F</td>
</tr>
<tr>
<td>1.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_wr_addr_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>dac_inst/buffer_wr_addr_3_s2/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>dac_inst/buffer_wr_addr_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/buffer_wr_addr_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_wr_addr_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>dac_inst/buffer_wr_addr_6_s2/CLK</td>
</tr>
<tr>
<td>1.266</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R21C25[0][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_wr_addr_6_s2/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>dac_inst/n229_s1/I2</td>
</tr>
<tr>
<td>1.503</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">dac_inst/n229_s1/F</td>
</tr>
<tr>
<td>1.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_wr_addr_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>dac_inst/buffer_wr_addr_6_s2/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>dac_inst/buffer_wr_addr_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/recv_data_ct_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/recv_data_ct_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>dac_inst/recv_data_ct_11_s0/CLK</td>
</tr>
<tr>
<td>1.266</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C23[1][A]</td>
<td style=" font-weight:bold;">dac_inst/recv_data_ct_11_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>dac_inst/n326_s7/I1</td>
</tr>
<tr>
<td>1.503</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td style=" background: #97FFFF;">dac_inst/n326_s7/F</td>
</tr>
<tr>
<td>1.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td style=" font-weight:bold;">dac_inst/recv_data_ct_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>dac_inst/recv_data_ct_11_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C23[1][A]</td>
<td>dac_inst/recv_data_ct_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rbin_num_0_s0/CLK</td>
</tr>
<tr>
<td>1.266</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R33C21[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/rbin_num_0_s0/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rbin_num_next_0_s4/I2</td>
</tr>
<tr>
<td>1.503</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/rbin_num_next_0_s4/F</td>
</tr>
<tr>
<td>1.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/rbin_num_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rbin_num_0_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rbin_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/buffer_rd_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>dac_inst/buffer_rd_addr_7_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R20C24[0][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_7_s0/Q</td>
</tr>
<tr>
<td>0.939</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C24[0][A]</td>
<td>dac_inst/n26_s/I1</td>
</tr>
<tr>
<td>1.171</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td style=" background: #97FFFF;">dac_inst/n26_s/SUM</td>
</tr>
<tr>
<td>1.171</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>dac_inst/buffer_rd_addr_7_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>dac_inst/buffer_rd_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/buffer_rd_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>dac_inst/buffer_rd_addr_3_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_3_s0/Q</td>
</tr>
<tr>
<td>0.940</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C23[1][A]</td>
<td>dac_inst/n30_s/I1</td>
</tr>
<tr>
<td>1.172</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td style=" background: #97FFFF;">dac_inst/n30_s/SUM</td>
</tr>
<tr>
<td>1.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>dac_inst/buffer_rd_addr_3_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>dac_inst/buffer_rd_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>dac_inst/buffer_rd_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dac_inst/buffer_rd_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>dac_inst/buffer_rd_addr_9_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_9_s0/Q</td>
</tr>
<tr>
<td>0.940</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C24[1][A]</td>
<td>dac_inst/n24_s/I1</td>
</tr>
<tr>
<td>1.172</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">dac_inst/n24_s/SUM</td>
</tr>
<tr>
<td>1.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">dac_inst/buffer_rd_addr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>dac_inst/buffer_rd_addr_9_s0/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>dac_inst/buffer_rd_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.387</td>
<td>1.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/n508_s0/I1</td>
</tr>
<tr>
<td>9.942</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/n508_s0/F</td>
</tr>
<tr>
<td>10.096</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C25[2][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 19.947%; route: 1.995, 71.714%; tC2Q: 0.232, 8.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.387</td>
<td>1.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/n508_s0/I1</td>
</tr>
<tr>
<td>9.942</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/n508_s0/F</td>
</tr>
<tr>
<td>10.096</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[2][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C25[2][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 19.947%; route: 1.995, 71.714%; tC2Q: 0.232, 8.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_7_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_7_s/CLKB</td>
</tr>
<tr>
<td>13.031</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_6_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_6_s/CLKB</td>
</tr>
<tr>
<td>13.031</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_5_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_5_s/CLKB</td>
</tr>
<tr>
<td>13.031</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_4_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_4_s/CLKB</td>
</tr>
<tr>
<td>13.031</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_3_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_3_s/CLKB</td>
</tr>
<tr>
<td>13.031</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_2_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_2_s/CLKB</td>
</tr>
<tr>
<td>13.031</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_1_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_1_s/CLKB</td>
</tr>
<tr>
<td>13.031</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_0_s/CLKB</td>
</tr>
<tr>
<td>13.031</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_7_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_7_s/CLKB</td>
</tr>
<tr>
<td>13.031</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s/CLKB</td>
</tr>
<tr>
<td>13.031</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_5_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>13.031</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_4_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_4_s/CLKB</td>
</tr>
<tr>
<td>13.031</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_3_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKB</td>
</tr>
<tr>
<td>13.031</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_2_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
<tr>
<td>13.031</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>13.031</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>13.031</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s5/CLK</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s4/CLK</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C21[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Rnum_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_0_s0/CLK</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C18[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Rnum_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_1_s0/CLK</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C18[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[1][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Rnum_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[1][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_2_s0/CLK</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C18[1][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Rnum_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_3_s0/CLK</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C18[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>9.144</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Rnum_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.469</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_4_s0/CLK</td>
</tr>
<tr>
<td>13.434</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_15_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C24[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_15_s0/Q</td>
</tr>
<tr>
<td>1.198</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[3][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rempty_val_s2/I0</td>
</tr>
<tr>
<td>1.433</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C26[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>1.696</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/n508_s0/I0</td>
</tr>
<tr>
<td>1.931</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/n508_s0/F</td>
</tr>
<tr>
<td>2.059</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td>1.110</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C25[2][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 35.427%; route: 0.655, 49.347%; tC2Q: 0.202, 15.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_15_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C24[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_15_s0/Q</td>
</tr>
<tr>
<td>1.198</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[3][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rempty_val_s2/I0</td>
</tr>
<tr>
<td>1.433</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C26[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>1.696</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/n508_s0/I0</td>
</tr>
<tr>
<td>1.931</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/n508_s0/F</td>
</tr>
<tr>
<td>2.059</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td>1.110</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C25[2][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 35.427%; route: 0.655, 49.347%; tC2Q: 0.202, 15.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Full_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_6_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R34C23[0][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_6_s0/Q</td>
</tr>
<tr>
<td>1.058</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s8/I0</td>
</tr>
<tr>
<td>1.402</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C23[1][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s8/F</td>
</tr>
<tr>
<td>1.406</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s2/I1</td>
</tr>
<tr>
<td>1.770</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s2/F</td>
</tr>
<tr>
<td>1.898</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[3][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/n744_s0/I1</td>
</tr>
<tr>
<td>2.208</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R35C23[3][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/n744_s0/F</td>
</tr>
<tr>
<td>2.332</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[2][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Full_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[2][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Full_s1/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C24[2][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Full_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.018, 63.616%; route: 0.380, 23.761%; tC2Q: 0.202, 12.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wptr_6_s0/CLK</td>
</tr>
<tr>
<td>0.934</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R34C23[0][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wptr_6_s0/Q</td>
</tr>
<tr>
<td>1.058</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s8/I0</td>
</tr>
<tr>
<td>1.402</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C23[1][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s8/F</td>
</tr>
<tr>
<td>1.406</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s2/I1</td>
</tr>
<tr>
<td>1.770</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val_s2/F</td>
</tr>
<tr>
<td>1.898</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[3][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/n744_s0/I1</td>
</tr>
<tr>
<td>2.208</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R35C23[3][B]</td>
<td style=" background: #97FFFF;">adc_inst/fifo_adc_inst/fifo_inst/n744_s0/F</td>
</tr>
<tr>
<td>2.332</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[2][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_adda_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[2][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s1/CLK</td>
</tr>
<tr>
<td>0.743</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C24[2][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/wfull_val1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.018, 63.616%; route: 0.380, 23.761%; tC2Q: 0.202, 12.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_7_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_7_s/CLKB</td>
</tr>
<tr>
<td>1.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_6_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_6_s/CLKB</td>
</tr>
<tr>
<td>1.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_5_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_5_s/CLKB</td>
</tr>
<tr>
<td>1.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_4_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_4_s/CLKB</td>
</tr>
<tr>
<td>1.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_3_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_3_s/CLKB</td>
</tr>
<tr>
<td>1.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_2_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_2_s/CLKB</td>
</tr>
<tr>
<td>1.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_1_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_1_s/CLKB</td>
</tr>
<tr>
<td>1.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_0_s/CLKB</td>
</tr>
<tr>
<td>1.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_7_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_7_s/CLKB</td>
</tr>
<tr>
<td>1.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s/CLKB</td>
</tr>
<tr>
<td>1.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_5_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_5_s/CLKB</td>
</tr>
<tr>
<td>1.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_4_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_4_s/CLKB</td>
</tr>
<tr>
<td>1.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_3_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKB</td>
</tr>
<tr>
<td>1.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_2_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
<tr>
<td>1.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.076</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s5/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s4/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C21[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.rq1_wptr_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Rnum_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_0_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C18[0][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[0][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Rnum_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_1_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C18[0][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.247</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>7.449</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>90</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>8.454</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[1][A]</td>
<td style=" font-weight:bold;">adc_inst/fifo_adc_inst/fifo_inst/Rnum_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>193</td>
<td>PLL_L[0]</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[1][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_2_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C18[1][A]</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Rnum_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.096</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.096</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc_inst/state_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>adc_inst/state_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.410</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>adc_inst/state_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.096</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.096</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc_inst/state_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>adc_inst/state_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.410</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>adc_inst/state_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.096</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.096</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc_inst/txd_data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>adc_inst/txd_data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.410</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>adc_inst/txd_data_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.096</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.096</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rbin_num_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rbin_num_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.410</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/rbin_num_14_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.096</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.096</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wdata_q_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wdata_q_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.410</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wdata_q_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.096</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.096</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.410</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.096</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.096</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dac_inst/buffer_wr_addr_9_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>dac_inst/buffer_wr_addr_9_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.410</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>dac_inst/buffer_wr_addr_9_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.096</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.096</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dac_inst/buffer_wr_addr_10_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>dac_inst/buffer_wr_addr_10_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.410</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>dac_inst/buffer_wr_addr_10_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.096</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.096</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.410</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>adc_inst/fifo_adc_inst/fifo_inst/Equal.wcount_r_d_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.096</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.096</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dac_inst/buffer_wr_addr_11_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.053</td>
<td>0.880</td>
<td>tCL</td>
<td>FF</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.314</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>dac_inst/buffer_wr_addr_11_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_main_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.225</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>pll_main_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.410</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>dac_inst/buffer_wr_addr_11_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>193</td>
<td>sys_clk</td>
<td>-4.074</td>
<td>0.631</td>
</tr>
<tr>
<td>105</td>
<td>dac_clk_d</td>
<td>8.539</td>
<td>0.427</td>
</tr>
<tr>
<td>90</td>
<td>reset_r[1]</td>
<td>3.337</td>
<td>1.841</td>
</tr>
<tr>
<td>36</td>
<td>reset_w[1]</td>
<td>23.195</td>
<td>0.691</td>
</tr>
<tr>
<td>34</td>
<td>buffer_rd_dv</td>
<td>46.700</td>
<td>1.213</td>
</tr>
<tr>
<td>33</td>
<td>n316_11</td>
<td>8.204</td>
<td>1.177</td>
</tr>
<tr>
<td>27</td>
<td>spi_rxd_flag</td>
<td>7.912</td>
<td>0.736</td>
</tr>
<tr>
<td>25</td>
<td>Equal.wbin[8]</td>
<td>46.668</td>
<td>1.536</td>
</tr>
<tr>
<td>25</td>
<td>rbin_num[2]</td>
<td>9.411</td>
<td>1.623</td>
</tr>
<tr>
<td>25</td>
<td>rbin_num[11]</td>
<td>10.123</td>
<td>1.671</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R20C24</td>
<td>88.89%</td>
</tr>
<tr>
<td>R20C23</td>
<td>87.50%</td>
</tr>
<tr>
<td>R21C26</td>
<td>86.11%</td>
</tr>
<tr>
<td>R32C25</td>
<td>86.11%</td>
</tr>
<tr>
<td>R35C22</td>
<td>86.11%</td>
</tr>
<tr>
<td>R35C25</td>
<td>86.11%</td>
</tr>
<tr>
<td>R33C21</td>
<td>84.72%</td>
</tr>
<tr>
<td>R29C20</td>
<td>83.33%</td>
</tr>
<tr>
<td>R35C26</td>
<td>83.33%</td>
</tr>
<tr>
<td>R32C20</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name spi_clk -period 27.778 -waveform {0 13.889} [get_ports {spi_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
