# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../LogiX.ip_user_files/bd/vga_bd/ip/vga_bd_clk_wiz_0_0/vga_bd_clk_wiz_0_0_clk_wiz.v" --include "../../../LogiX.srcs/sources_1/bd/vga_bd/ipshared/65a4" --include "../../../LogiX.srcs/sources_1/bd/clock_bd/ipshared/65a4"
verilog xil_defaultlib  "../../../LogiX.ip_user_files/bd/vga_bd/ip/vga_bd_clk_wiz_0_0/vga_bd_clk_wiz_0_0.v" --include "../../../LogiX.srcs/sources_1/bd/vga_bd/ipshared/65a4" --include "../../../LogiX.srcs/sources_1/bd/clock_bd/ipshared/65a4"
verilog xil_defaultlib  "../../../LogiX.ip_user_files/bd/clock_bd/ip/clock_bd_clk_wiz_0_0/clock_bd_clk_wiz_0_0_clk_wiz.v" --include "../../../LogiX.srcs/sources_1/bd/vga_bd/ipshared/65a4" --include "../../../LogiX.srcs/sources_1/bd/clock_bd/ipshared/65a4"
verilog xil_defaultlib  "../../../LogiX.ip_user_files/bd/clock_bd/ip/clock_bd_clk_wiz_0_0/clock_bd_clk_wiz_0_0.v" --include "../../../LogiX.srcs/sources_1/bd/vga_bd/ipshared/65a4" --include "../../../LogiX.srcs/sources_1/bd/clock_bd/ipshared/65a4"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
