<profile>

<section name = "Vitis HLS Report for 'Loop_VITIS_LOOP_42_1_proc'" level="0">
<item name = "Date">Thu Aug 29 18:13:59 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">vitis_test</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.914 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">946, 946, 9.460 us, 9.460 us, 946, 946, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_42_1">944, 944, 2, 1, 1, 944, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 34, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 23, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln42_fu_75_p2">+, 0, 0, 17, 10, 1</column>
<column name="ap_condition_92">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln42_fu_69_p2">icmp, 0, 0, 11, 10, 8</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_8">9, 2, 10, 20</column>
<column name="i_fu_30">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_cast_reg_101">10, 0, 64, 54</column>
<column name="i_fu_30">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_42_1_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_42_1_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_42_1_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_42_1_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_42_1_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_42_1_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_42_1_proc, return value</column>
<column name="maxpool_out_V_address0">out, 6, ap_memory, maxpool_out_V, array</column>
<column name="maxpool_out_V_ce0">out, 1, ap_memory, maxpool_out_V, array</column>
<column name="maxpool_out_V_q0">in, 16, ap_memory, maxpool_out_V, array</column>
<column name="flatten_out_V_address0">out, 10, ap_memory, flatten_out_V, array</column>
<column name="flatten_out_V_ce0">out, 1, ap_memory, flatten_out_V, array</column>
<column name="flatten_out_V_we0">out, 1, ap_memory, flatten_out_V, array</column>
<column name="flatten_out_V_d0">out, 16, ap_memory, flatten_out_V, array</column>
</table>
</item>
</section>
</profile>
