[15:49:30.080] <TB0>     INFO: *** Welcome to pxar ***
[15:49:30.080] <TB0>     INFO: *** Today: 2016/06/08
[15:49:30.086] <TB0>     INFO: *** Version: b2a7-dirty
[15:49:30.086] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C15.dat
[15:49:30.087] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:49:30.087] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//defaultMaskFile.dat
[15:49:30.087] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters_C15.dat
[15:49:30.165] <TB0>     INFO:         clk: 4
[15:49:30.165] <TB0>     INFO:         ctr: 4
[15:49:30.165] <TB0>     INFO:         sda: 19
[15:49:30.165] <TB0>     INFO:         tin: 9
[15:49:30.165] <TB0>     INFO:         level: 15
[15:49:30.165] <TB0>     INFO:         triggerdelay: 0
[15:49:30.165] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:49:30.165] <TB0>     INFO: Log level: DEBUG
[15:49:30.176] <TB0>     INFO: Found DTB DTB_WWXGRB
[15:49:30.187] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[15:49:30.190] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[15:49:30.193] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[15:49:31.749] <TB0>     INFO: DUT info: 
[15:49:31.749] <TB0>     INFO: The DUT currently contains the following objects:
[15:49:31.749] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:49:31.749] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[15:49:31.749] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[15:49:31.749] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:49:31.749] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:31.749] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:31.749] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:31.749] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:31.750] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:31.750] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:31.750] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:31.750] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:31.750] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:31.750] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:31.750] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:31.750] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:31.750] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:31.750] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:31.750] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:31.750] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:49:31.750] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:49:31.751] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:49:31.752] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:49:31.764] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31166464
[15:49:31.765] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xf3af90
[15:49:31.765] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xeaf770
[15:49:31.765] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f03a1d94010
[15:49:31.765] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f03a7fff510
[15:49:31.765] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31232000 fPxarMemory = 0x7f03a1d94010
[15:49:31.768] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[15:49:31.769] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459mA
[15:49:31.769] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[15:49:31.769] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:49:32.169] <TB0>     INFO: enter 'restricted' command line mode
[15:49:32.169] <TB0>     INFO: enter test to run
[15:49:32.170] <TB0>     INFO:   test: FPIXTest no parameter change
[15:49:32.170] <TB0>     INFO:   running: fpixtest
[15:49:32.170] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:49:32.172] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:49:32.172] <TB0>     INFO: ######################################################################
[15:49:32.172] <TB0>     INFO: PixTestFPIXTest::doTest()
[15:49:32.172] <TB0>     INFO: ######################################################################
[15:49:32.176] <TB0>     INFO: ######################################################################
[15:49:32.176] <TB0>     INFO: PixTestPretest::doTest()
[15:49:32.176] <TB0>     INFO: ######################################################################
[15:49:32.179] <TB0>     INFO:    ----------------------------------------------------------------------
[15:49:32.179] <TB0>     INFO:    PixTestPretest::programROC() 
[15:49:32.179] <TB0>     INFO:    ----------------------------------------------------------------------
[15:49:50.196] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:49:50.196] <TB0>     INFO: IA differences per ROC:  16.1 19.3 18.5 16.9 19.3 18.5 18.5 16.9 19.3 20.1 16.1 16.9 19.3 18.5 18.5 18.5
[15:49:50.264] <TB0>     INFO:    ----------------------------------------------------------------------
[15:49:50.264] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:49:50.264] <TB0>     INFO:    ----------------------------------------------------------------------
[15:49:50.367] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[15:49:50.468] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 21.4188 mA
[15:49:50.569] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  94 Ia 25.4188 mA
[15:49:50.670] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  87 Ia 23.8187 mA
[15:49:50.771] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  88 Ia 23.8187 mA
[15:49:50.872] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  89 Ia 23.8187 mA
[15:49:50.973] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  90 Ia 23.8187 mA
[15:49:51.073] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  91 Ia 23.8187 mA
[15:49:51.174] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  92 Ia 24.6187 mA
[15:49:51.275] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  89 Ia 23.8187 mA
[15:49:51.376] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  90 Ia 23.8187 mA
[15:49:51.477] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  91 Ia 24.6187 mA
[15:49:51.577] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  88 Ia 23.8187 mA
[15:49:51.679] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 25.4188 mA
[15:49:51.780] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  71 Ia 23.8187 mA
[15:49:51.881] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  72 Ia 23.8187 mA
[15:49:51.982] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  73 Ia 23.8187 mA
[15:49:52.083] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  74 Ia 24.6187 mA
[15:49:52.184] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  71 Ia 23.8187 mA
[15:49:52.284] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  72 Ia 23.8187 mA
[15:49:52.385] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  73 Ia 23.8187 mA
[15:49:52.486] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  74 Ia 23.8187 mA
[15:49:52.587] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  75 Ia 24.6187 mA
[15:49:52.688] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  72 Ia 23.8187 mA
[15:49:52.788] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  73 Ia 23.8187 mA
[15:49:52.889] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[15:49:52.990] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  79 Ia 23.8187 mA
[15:49:53.091] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  80 Ia 23.8187 mA
[15:49:53.192] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  81 Ia 24.6187 mA
[15:49:53.293] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  78 Ia 23.8187 mA
[15:49:53.393] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  79 Ia 23.8187 mA
[15:49:53.494] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  80 Ia 23.8187 mA
[15:49:53.595] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  81 Ia 24.6187 mA
[15:49:53.696] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  78 Ia 23.8187 mA
[15:49:53.796] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  79 Ia 23.8187 mA
[15:49:53.897] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  80 Ia 24.6187 mA
[15:49:53.998] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  77 Ia 23.8187 mA
[15:49:54.099] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.2188 mA
[15:49:54.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 24.6187 mA
[15:49:54.301] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  86 Ia 24.6187 mA
[15:49:54.402] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  83 Ia 23.8187 mA
[15:49:54.502] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  84 Ia 23.8187 mA
[15:49:54.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  85 Ia 23.8187 mA
[15:49:54.706] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  86 Ia 24.6187 mA
[15:49:54.807] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  83 Ia 23.8187 mA
[15:49:54.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  84 Ia 23.8187 mA
[15:49:55.009] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  85 Ia 23.8187 mA
[15:49:55.110] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  86 Ia 24.6187 mA
[15:49:55.210] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  83 Ia 23.8187 mA
[15:49:55.312] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.8187 mA
[15:49:55.413] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  79 Ia 24.6187 mA
[15:49:55.514] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  76 Ia 23.8187 mA
[15:49:55.615] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  77 Ia 23.8187 mA
[15:49:55.716] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  78 Ia 24.6187 mA
[15:49:55.817] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  75 Ia 23.8187 mA
[15:49:55.918] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  76 Ia 23.8187 mA
[15:49:56.019] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  77 Ia 24.6187 mA
[15:49:56.119] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  74 Ia 23.8187 mA
[15:49:56.220] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  75 Ia 23.8187 mA
[15:49:56.321] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  76 Ia 23.8187 mA
[15:49:56.422] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  77 Ia 24.6187 mA
[15:49:56.524] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.8187 mA
[15:49:56.624] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  79 Ia 23.8187 mA
[15:49:56.725] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  80 Ia 24.6187 mA
[15:49:56.826] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  77 Ia 23.8187 mA
[15:49:56.930] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  78 Ia 23.8187 mA
[15:49:57.031] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  79 Ia 23.8187 mA
[15:49:57.131] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  80 Ia 24.6187 mA
[15:49:57.232] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  77 Ia 23.8187 mA
[15:49:57.332] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  78 Ia 23.8187 mA
[15:49:57.433] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  79 Ia 23.8187 mA
[15:49:57.534] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  80 Ia 24.6187 mA
[15:49:57.635] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  77 Ia 23.8187 mA
[15:49:57.736] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[15:49:57.837] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  79 Ia 24.6187 mA
[15:49:57.937] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  76 Ia 23.0188 mA
[15:49:58.038] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  82 Ia 25.4188 mA
[15:49:58.138] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  75 Ia 23.0188 mA
[15:49:58.239] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  81 Ia 24.6187 mA
[15:49:58.340] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  78 Ia 23.8187 mA
[15:49:58.443] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  79 Ia 23.8187 mA
[15:49:58.544] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  80 Ia 24.6187 mA
[15:49:58.644] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  77 Ia 23.8187 mA
[15:49:58.745] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  78 Ia 23.8187 mA
[15:49:58.845] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  79 Ia 23.8187 mA
[15:49:58.947] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.2188 mA
[15:49:59.048] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  89 Ia 25.4188 mA
[15:49:59.149] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  82 Ia 23.8187 mA
[15:49:59.250] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  83 Ia 23.8187 mA
[15:49:59.351] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  84 Ia 23.8187 mA
[15:49:59.452] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  85 Ia 24.6187 mA
[15:49:59.553] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  82 Ia 23.8187 mA
[15:49:59.654] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  83 Ia 23.8187 mA
[15:49:59.755] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  84 Ia 24.6187 mA
[15:49:59.857] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  81 Ia 23.8187 mA
[15:49:59.958] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  82 Ia 23.8187 mA
[15:50:00.059] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  83 Ia 23.8187 mA
[15:50:00.160] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.6187 mA
[15:50:00.261] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  75 Ia 23.8187 mA
[15:50:00.362] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  76 Ia 23.8187 mA
[15:50:00.462] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  77 Ia 24.6187 mA
[15:50:00.563] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  74 Ia 23.8187 mA
[15:50:00.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  75 Ia 23.8187 mA
[15:50:00.765] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  76 Ia 23.8187 mA
[15:50:00.865] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  77 Ia 24.6187 mA
[15:50:00.966] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  74 Ia 23.8187 mA
[15:50:01.070] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  75 Ia 23.8187 mA
[15:50:01.171] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  76 Ia 23.8187 mA
[15:50:01.271] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  77 Ia 24.6187 mA
[15:50:01.373] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 25.4188 mA
[15:50:01.474] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  71 Ia 24.6187 mA
[15:50:01.574] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  68 Ia 23.8187 mA
[15:50:01.674] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  69 Ia 23.8187 mA
[15:50:01.775] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  70 Ia 23.8187 mA
[15:50:01.876] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  71 Ia 24.6187 mA
[15:50:01.977] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  68 Ia 23.0188 mA
[15:50:02.077] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  74 Ia 24.6187 mA
[15:50:02.178] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  71 Ia 23.8187 mA
[15:50:02.279] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  72 Ia 23.8187 mA
[15:50:02.380] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  73 Ia 23.8187 mA
[15:50:02.480] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  74 Ia 24.6187 mA
[15:50:02.587] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 21.4188 mA
[15:50:02.688] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  94 Ia 24.6187 mA
[15:50:02.789] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  91 Ia 23.8187 mA
[15:50:02.889] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  92 Ia 24.6187 mA
[15:50:02.990] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  89 Ia 23.8187 mA
[15:50:03.091] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  90 Ia 23.8187 mA
[15:50:03.193] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  91 Ia 23.8187 mA
[15:50:03.293] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  92 Ia 23.8187 mA
[15:50:03.394] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  93 Ia 24.6187 mA
[15:50:03.495] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  90 Ia 23.8187 mA
[15:50:03.595] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  91 Ia 24.6187 mA
[15:50:03.696] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  88 Ia 23.8187 mA
[15:50:03.798] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.2188 mA
[15:50:03.899] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  89 Ia 24.6187 mA
[15:50:03.000] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  86 Ia 24.6187 mA
[15:50:04.100] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  83 Ia 23.8187 mA
[15:50:04.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  84 Ia 23.8187 mA
[15:50:04.301] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  85 Ia 23.8187 mA
[15:50:04.402] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  86 Ia 23.8187 mA
[15:50:04.503] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  87 Ia 24.6187 mA
[15:50:04.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  84 Ia 23.8187 mA
[15:50:04.704] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  85 Ia 23.8187 mA
[15:50:04.805] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  86 Ia 23.8187 mA
[15:50:04.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  87 Ia 24.6187 mA
[15:50:05.007] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.6187 mA
[15:50:05.108] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  75 Ia 23.8187 mA
[15:50:05.213] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  76 Ia 23.8187 mA
[15:50:05.314] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  77 Ia 23.8187 mA
[15:50:05.414] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  78 Ia 24.6187 mA
[15:50:05.515] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  75 Ia 23.8187 mA
[15:50:05.616] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  76 Ia 23.8187 mA
[15:50:05.717] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  77 Ia 23.8187 mA
[15:50:05.818] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  78 Ia 23.8187 mA
[15:50:05.919] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  79 Ia 24.6187 mA
[15:50:06.020] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  76 Ia 23.8187 mA
[15:50:06.120] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  77 Ia 24.6187 mA
[15:50:06.222] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.8187 mA
[15:50:06.322] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  79 Ia 24.6187 mA
[15:50:06.422] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  76 Ia 23.8187 mA
[15:50:06.523] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  77 Ia 23.8187 mA
[15:50:06.624] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 23.8187 mA
[15:50:06.725] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  79 Ia 24.6187 mA
[15:50:06.825] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  76 Ia 23.8187 mA
[15:50:06.928] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  77 Ia 23.8187 mA
[15:50:07.029] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  78 Ia 24.6187 mA
[15:50:07.130] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  75 Ia 23.8187 mA
[15:50:07.231] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  76 Ia 23.8187 mA
[15:50:07.332] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  77 Ia 23.8187 mA
[15:50:07.433] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.8187 mA
[15:50:07.534] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  79 Ia 23.8187 mA
[15:50:07.634] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  80 Ia 23.8187 mA
[15:50:07.735] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  81 Ia 24.6187 mA
[15:50:07.835] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  78 Ia 23.8187 mA
[15:50:07.936] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  79 Ia 23.8187 mA
[15:50:08.038] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  80 Ia 24.6187 mA
[15:50:08.140] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  77 Ia 23.8187 mA
[15:50:08.241] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  78 Ia 23.8187 mA
[15:50:08.341] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  79 Ia 23.8187 mA
[15:50:08.442] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  80 Ia 23.8187 mA
[15:50:08.543] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  81 Ia 24.6187 mA
[15:50:08.645] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.8187 mA
[15:50:08.746] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  79 Ia 23.8187 mA
[15:50:08.847] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 24.6187 mA
[15:50:08.952] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  77 Ia 23.0188 mA
[15:50:09.053] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 25.4188 mA
[15:50:09.154] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  76 Ia 23.0188 mA
[15:50:09.255] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  82 Ia 24.6187 mA
[15:50:09.356] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  79 Ia 23.8187 mA
[15:50:09.457] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  80 Ia 24.6187 mA
[15:50:09.557] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  77 Ia 23.0188 mA
[15:50:09.658] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  83 Ia 25.4188 mA
[15:50:09.759] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  76 Ia 23.0188 mA
[15:50:09.792] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  88
[15:50:09.792] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  73
[15:50:09.792] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  77
[15:50:09.792] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  83
[15:50:09.792] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  77
[15:50:09.793] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  77
[15:50:09.793] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  79
[15:50:09.793] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  83
[15:50:09.794] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  77
[15:50:09.794] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  74
[15:50:09.794] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  88
[15:50:09.794] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  87
[15:50:09.794] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  77
[15:50:09.794] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  77
[15:50:09.794] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  81
[15:50:09.795] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  76
[15:50:11.624] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 377.8 mA = 23.6125 mA/ROC
[15:50:11.624] <TB0>     INFO: i(loss) [mA/ROC]:     18.5  19.3  18.5  19.3  19.3  18.5  19.3  18.5  19.3  19.3  18.5  19.3  19.3  18.5  19.3  17.7
[15:50:11.667] <TB0>     INFO:    ----------------------------------------------------------------------
[15:50:11.667] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[15:50:11.667] <TB0>     INFO:    ----------------------------------------------------------------------
[15:50:11.804] <TB0>     INFO: Expecting 231680 events.
[15:50:20.089] <TB0>     INFO: 231680 events read in total (7565ms).
[15:50:20.245] <TB0>     INFO: Test took 8575ms.
[15:50:20.446] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 95 and Delta(CalDel) = 62
[15:50:20.449] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 105 and Delta(CalDel) = 65
[15:50:20.453] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 96 and Delta(CalDel) = 62
[15:50:20.457] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 98 and Delta(CalDel) = 64
[15:50:20.460] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 75 and Delta(CalDel) = 60
[15:50:20.464] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 110 and Delta(CalDel) = 63
[15:50:20.468] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 119 and Delta(CalDel) = 60
[15:50:20.471] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 61
[15:50:20.475] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 92 and Delta(CalDel) = 58
[15:50:20.479] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 63
[15:50:20.482] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 99 and Delta(CalDel) = 61
[15:50:20.486] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 92 and Delta(CalDel) = 62
[15:50:20.489] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 95 and Delta(CalDel) = 58
[15:50:20.496] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 76 and Delta(CalDel) = 63
[15:50:20.500] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 90 and Delta(CalDel) = 62
[15:50:20.507] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 110 and Delta(CalDel) = 59
[15:50:20.551] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:50:20.586] <TB0>     INFO:    ----------------------------------------------------------------------
[15:50:20.586] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:50:20.587] <TB0>     INFO:    ----------------------------------------------------------------------
[15:50:20.723] <TB0>     INFO: Expecting 231680 events.
[15:50:29.075] <TB0>     INFO: 231680 events read in total (7634ms).
[15:50:29.080] <TB0>     INFO: Test took 8489ms.
[15:50:29.104] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[15:50:29.420] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 32
[15:50:29.423] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[15:50:29.429] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 32
[15:50:29.432] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[15:50:29.436] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[15:50:29.440] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 30
[15:50:29.444] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30
[15:50:29.449] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[15:50:29.452] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 32
[15:50:29.456] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30
[15:50:29.461] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[15:50:29.465] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 30.5
[15:50:29.468] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 31.5
[15:50:29.472] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[15:50:29.477] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 118 +/- 28
[15:50:29.513] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:50:29.513] <TB0>     INFO: CalDel:      132   145   141   155   126   137   123   130   130   154   142   141   144   153   143   118
[15:50:29.513] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:50:29.519] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C0.dat
[15:50:29.519] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C1.dat
[15:50:29.519] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C2.dat
[15:50:29.520] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C3.dat
[15:50:29.520] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C4.dat
[15:50:29.520] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C5.dat
[15:50:29.520] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C6.dat
[15:50:29.520] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C7.dat
[15:50:29.520] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C8.dat
[15:50:29.520] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C9.dat
[15:50:29.520] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C10.dat
[15:50:29.521] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C11.dat
[15:50:29.521] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C12.dat
[15:50:29.521] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C13.dat
[15:50:29.521] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C14.dat
[15:50:29.521] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C15.dat
[15:50:29.521] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:50:29.521] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:50:29.521] <TB0>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[15:50:29.521] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:50:29.608] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:50:29.608] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:50:29.608] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:50:29.608] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:50:29.612] <TB0>     INFO: ######################################################################
[15:50:29.612] <TB0>     INFO: PixTestTiming::doTest()
[15:50:29.612] <TB0>     INFO: ######################################################################
[15:50:29.612] <TB0>     INFO:    ----------------------------------------------------------------------
[15:50:29.612] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[15:50:29.612] <TB0>     INFO:    ----------------------------------------------------------------------
[15:50:29.612] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:50:31.509] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:50:33.783] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:50:36.059] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:50:38.335] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:50:40.609] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:50:42.885] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:50:45.166] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:50:49.889] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:50:52.165] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:50:54.438] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:50:56.713] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:50:58.987] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:51:01.266] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:51:03.543] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:51:05.817] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:51:08.091] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:51:10.182] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:51:11.701] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:51:13.234] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:51:14.753] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:51:16.284] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:51:17.812] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:51:19.347] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:51:20.868] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:51:22.407] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:51:23.929] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:51:29.595] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:51:31.119] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:51:32.643] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:51:34.165] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:51:35.685] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:51:37.211] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:51:38.742] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:51:40.261] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:51:41.782] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:51:43.301] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:51:44.821] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:51:46.341] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:51:47.864] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:51:49.384] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:51:51.662] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:51:53.943] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:51:56.217] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:51:58.490] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:52:00.764] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:52:03.046] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:52:05.322] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:52:07.600] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:52:09.890] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:52:12.163] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:52:14.437] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:52:16.710] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:52:18.985] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:52:21.258] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:52:26.162] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:52:28.436] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:52:30.711] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:52:32.985] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:52:35.258] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:52:37.533] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:52:39.812] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:52:42.085] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:52:44.358] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:52:46.632] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:52:48.911] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:52:51.185] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:52:53.458] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:52:55.733] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:52:58.007] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:53:00.282] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:53:02.555] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:53:04.827] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:53:07.100] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:53:09.378] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:53:11.651] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:53:13.923] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:53:16.198] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:53:18.471] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:53:20.743] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:53:23.016] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:53:24.536] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:53:26.057] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:53:27.576] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:53:29.105] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:53:30.626] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:53:32.145] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:53:33.665] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:53:35.188] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:53:36.709] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:53:38.234] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:53:41.826] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:53:43.346] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:53:44.869] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:53:46.389] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:53:47.910] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:53:49.430] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:53:50.950] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:53:52.471] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:53:53.991] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:53:55.511] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:53:57.032] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:53:58.731] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:54:00.249] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:54:01.796] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:54:04.090] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:54:06.371] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:54:08.671] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:54:10.960] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:54:13.262] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:54:15.547] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:54:17.826] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:54:20.099] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:54:22.378] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:54:24.657] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:54:26.936] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:54:29.209] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:54:31.482] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:54:33.756] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:54:36.725] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:54:38.003] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:54:41.282] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:54:43.559] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:54:45.834] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:54:48.106] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:54:50.392] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:54:52.668] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:54:54.949] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:54:57.609] <TB0>     INFO: TBM Phase Settings: 232
[15:54:57.609] <TB0>     INFO: 400MHz Phase: 2
[15:54:57.609] <TB0>     INFO: 160MHz Phase: 7
[15:54:57.609] <TB0>     INFO: Functional Phase Area: 5
[15:54:57.611] <TB0>     INFO: Test took 267999 ms.
[15:54:57.612] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:54:57.612] <TB0>     INFO:    ----------------------------------------------------------------------
[15:54:57.612] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[15:54:57.612] <TB0>     INFO:    ----------------------------------------------------------------------
[15:54:57.612] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:54:58.768] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:55:00.664] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:55:02.563] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:55:04.458] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:55:06.366] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:55:08.262] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:55:10.159] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:55:12.054] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:55:13.582] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:55:15.103] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:55:16.624] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:55:18.143] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:55:19.676] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:55:21.196] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:55:22.716] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:55:24.236] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:55:25.768] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:55:27.289] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:55:29.562] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:55:31.836] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:55:34.110] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:55:36.389] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:55:38.673] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:55:40.947] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:55:42.467] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:55:43.989] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:55:46.276] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:55:48.551] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:55:50.828] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:55:53.105] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:55:55.379] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:55:57.655] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:55:59.175] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:56:00.696] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:56:02.972] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:56:05.244] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:56:07.518] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:56:09.800] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:56:12.075] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:56:14.354] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:56:15.879] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:56:17.400] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:56:19.678] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:56:21.952] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:56:24.228] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:56:26.501] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:56:28.775] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:56:31.048] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:56:32.569] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:56:34.097] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:56:36.370] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:56:38.643] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:56:40.917] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:56:43.191] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:56:45.465] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:56:47.739] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:56:49.259] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:56:50.779] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:56:53.052] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:56:55.329] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:56:57.603] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:56:59.876] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:57:02.150] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:57:04.812] <TB0>     INFO: ROC Delay Settings: 228
[15:57:04.812] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[15:57:04.812] <TB0>     INFO: ROC Port 0 Delay: 4
[15:57:04.812] <TB0>     INFO: ROC Port 1 Delay: 4
[15:57:04.812] <TB0>     INFO: Functional ROC Area: 6
[15:57:04.815] <TB0>     INFO: Test took 127203 ms.
[15:57:04.815] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[15:57:04.815] <TB0>     INFO:    ----------------------------------------------------------------------
[15:57:04.815] <TB0>     INFO:    PixTestTiming::TimingTest()
[15:57:04.815] <TB0>     INFO:    ----------------------------------------------------------------------
[15:57:05.954] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4038 4039 4038 4039 4038 4039 4038 4039 e062 c000 a101 80b1 4039 4039 4039 4039 4039 4039 4039 4039 e062 c000 
[15:57:05.954] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4038 4038 4038 4038 4038 4038 4038 4038 e022 c000 a102 80c0 4038 4038 4038 4038 4039 4039 4039 4039 e022 c000 
[15:57:05.954] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4038 4038 4038 4038 4038 4038 4038 4038 e022 c000 a103 8000 4038 4038 4039 4039 4038 4038 4039 4039 e022 c000 
[15:57:05.954] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:57:20.206] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:57:20.206] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:57:34.458] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:57:34.458] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:57:48.803] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:57:48.803] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:58:03.155] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:03.155] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:58:17.410] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:17.410] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:58:31.664] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:31.664] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:58:45.919] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:45.919] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:59:00.083] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:00.083] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:59:14.331] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:14.331] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:59:28.580] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:28.963] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:28.975] <TB0>     INFO: Decoding statistics:
[15:59:28.975] <TB0>     INFO:   General information:
[15:59:28.975] <TB0>     INFO: 	 16bit words read:         240000000
[15:59:28.975] <TB0>     INFO: 	 valid events total:       20000000
[15:59:28.975] <TB0>     INFO: 	 empty events:             20000000
[15:59:28.975] <TB0>     INFO: 	 valid events with pixels: 0
[15:59:28.975] <TB0>     INFO: 	 valid pixel hits:         0
[15:59:28.975] <TB0>     INFO:   Event errors: 	           0
[15:59:28.975] <TB0>     INFO: 	 start marker:             0
[15:59:28.975] <TB0>     INFO: 	 stop marker:              0
[15:59:28.975] <TB0>     INFO: 	 overflow:                 0
[15:59:28.975] <TB0>     INFO: 	 invalid 5bit words:       0
[15:59:28.975] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[15:59:28.975] <TB0>     INFO:   TBM errors: 		           0
[15:59:28.975] <TB0>     INFO: 	 flawed TBM headers:       0
[15:59:28.975] <TB0>     INFO: 	 flawed TBM trailers:      0
[15:59:28.975] <TB0>     INFO: 	 event ID mismatches:      0
[15:59:28.975] <TB0>     INFO:   ROC errors: 		           0
[15:59:28.975] <TB0>     INFO: 	 missing ROC header(s):    0
[15:59:28.975] <TB0>     INFO: 	 misplaced readback start: 0
[15:59:28.975] <TB0>     INFO:   Pixel decoding errors:	   0
[15:59:28.975] <TB0>     INFO: 	 pixel data incomplete:    0
[15:59:28.975] <TB0>     INFO: 	 pixel address:            0
[15:59:28.976] <TB0>     INFO: 	 pulse height fill bit:    0
[15:59:28.976] <TB0>     INFO: 	 buffer corruption:        0
[15:59:28.976] <TB0>     INFO:    ----------------------------------------------------------------------
[15:59:28.976] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:59:28.976] <TB0>     INFO:    ----------------------------------------------------------------------
[15:59:28.976] <TB0>     INFO:    ----------------------------------------------------------------------
[15:59:28.976] <TB0>     INFO:    Read back bit status: 1
[15:59:28.976] <TB0>     INFO:    ----------------------------------------------------------------------
[15:59:28.976] <TB0>     INFO:    ----------------------------------------------------------------------
[15:59:28.976] <TB0>     INFO:    Timings are good!
[15:59:28.976] <TB0>     INFO:    ----------------------------------------------------------------------
[15:59:28.976] <TB0>     INFO: Test took 144161 ms.
[15:59:28.976] <TB0>     INFO: PixTestTiming::TimingTest() done.
[15:59:28.976] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:59:28.976] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:59:28.976] <TB0>     INFO: PixTestTiming::doTest took 539368 ms.
[15:59:28.976] <TB0>     INFO: PixTestTiming::doTest() done
[15:59:28.976] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:59:28.976] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[15:59:28.976] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[15:59:28.976] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[15:59:28.977] <TB0>     INFO: Write out ROCDelayScan3_V0
[15:59:28.977] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[15:59:28.977] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:59:29.329] <TB0>     INFO: ######################################################################
[15:59:29.329] <TB0>     INFO: PixTestAlive::doTest()
[15:59:29.329] <TB0>     INFO: ######################################################################
[15:59:29.332] <TB0>     INFO:    ----------------------------------------------------------------------
[15:59:29.332] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:59:29.332] <TB0>     INFO:    ----------------------------------------------------------------------
[15:59:29.333] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:59:29.677] <TB0>     INFO: Expecting 41600 events.
[15:59:33.750] <TB0>     INFO: 41600 events read in total (3358ms).
[15:59:33.751] <TB0>     INFO: Test took 4418ms.
[15:59:33.758] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:33.759] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:59:33.759] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:59:34.133] <TB0>     INFO: PixTestAlive::aliveTest() done
[15:59:34.133] <TB0>     INFO: number of dead pixels (per ROC):     0    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:59:34.133] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:59:34.136] <TB0>     INFO:    ----------------------------------------------------------------------
[15:59:34.136] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:59:34.136] <TB0>     INFO:    ----------------------------------------------------------------------
[15:59:34.137] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:59:34.481] <TB0>     INFO: Expecting 41600 events.
[15:59:37.447] <TB0>     INFO: 41600 events read in total (2251ms).
[15:59:37.448] <TB0>     INFO: Test took 3311ms.
[15:59:37.448] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:37.448] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:59:37.448] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:59:37.448] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:59:37.856] <TB0>     INFO: PixTestAlive::maskTest() done
[15:59:37.856] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:59:37.860] <TB0>     INFO:    ----------------------------------------------------------------------
[15:59:37.860] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:59:37.860] <TB0>     INFO:    ----------------------------------------------------------------------
[15:59:37.861] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:59:38.205] <TB0>     INFO: Expecting 41600 events.
[15:59:42.282] <TB0>     INFO: 41600 events read in total (3362ms).
[15:59:42.283] <TB0>     INFO: Test took 4422ms.
[15:59:42.292] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:59:42.292] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:59:42.292] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:59:42.667] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[15:59:42.667] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:59:42.667] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:59:42.668] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[15:59:42.676] <TB0>     INFO: ######################################################################
[15:59:42.676] <TB0>     INFO: PixTestTrim::doTest()
[15:59:42.676] <TB0>     INFO: ######################################################################
[15:59:42.678] <TB0>     INFO:    ----------------------------------------------------------------------
[15:59:42.678] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:59:42.678] <TB0>     INFO:    ----------------------------------------------------------------------
[15:59:42.760] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:59:42.760] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:59:42.783] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:59:42.783] <TB0>     INFO:     run 1 of 1
[15:59:42.784] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:59:43.131] <TB0>     INFO: Expecting 5025280 events.
[16:00:27.758] <TB0>     INFO: 1379680 events read in total (43913ms).
[16:01:12.286] <TB0>     INFO: 2741504 events read in total (88441ms).
[16:01:56.503] <TB0>     INFO: 4110456 events read in total (132659ms).
[16:02:26.018] <TB0>     INFO: 5025280 events read in total (162173ms).
[16:02:26.065] <TB0>     INFO: Test took 163281ms.
[16:02:26.129] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:26.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:02:27.711] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:02:29.135] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:02:30.507] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:02:31.846] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:02:33.167] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:02:34.567] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:02:36.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:02:37.378] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:02:38.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:02:40.133] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:02:41.463] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:02:42.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:02:44.143] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:02:45.471] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:02:46.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:02:48.171] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235769856
[16:02:48.176] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4287 minThrLimit = 90.419 minThrNLimit = 115.386 -> result = 90.4287 -> 90
[16:02:48.176] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.737 minThrLimit = 100.729 minThrNLimit = 128.26 -> result = 100.737 -> 100
[16:02:48.177] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5601 minThrLimit = 86.5143 minThrNLimit = 113.618 -> result = 86.5601 -> 86
[16:02:48.177] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.4671 minThrLimit = 83.4308 minThrNLimit = 109.807 -> result = 83.4671 -> 83
[16:02:48.178] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.2094 minThrLimit = 84.1921 minThrNLimit = 108.021 -> result = 84.2094 -> 84
[16:02:48.178] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.449 minThrLimit = 101.433 minThrNLimit = 126.111 -> result = 101.449 -> 101
[16:02:48.178] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.94 minThrLimit = 102.899 minThrNLimit = 133.866 -> result = 102.94 -> 102
[16:02:48.179] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4318 minThrLimit = 91.4201 minThrNLimit = 118.056 -> result = 91.4318 -> 91
[16:02:48.179] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9577 minThrLimit = 87.9003 minThrNLimit = 113 -> result = 87.9577 -> 87
[16:02:48.180] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.6159 minThrLimit = 98.6117 minThrNLimit = 123.566 -> result = 98.6159 -> 98
[16:02:48.180] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7312 minThrLimit = 85.6742 minThrNLimit = 107.866 -> result = 85.7312 -> 85
[16:02:48.180] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.8994 minThrLimit = 85.8963 minThrNLimit = 109.37 -> result = 85.8994 -> 85
[16:02:48.181] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4987 minThrLimit = 87.425 minThrNLimit = 112.622 -> result = 87.4987 -> 87
[16:02:48.181] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.5323 minThrLimit = 83.5202 minThrNLimit = 108.231 -> result = 83.5323 -> 83
[16:02:48.182] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.0666 minThrLimit = 86.0546 minThrNLimit = 112.482 -> result = 86.0666 -> 86
[16:02:48.182] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8335 minThrLimit = 90.73 minThrNLimit = 113.536 -> result = 90.8335 -> 90
[16:02:48.182] <TB0>     INFO: ROC 0 VthrComp = 90
[16:02:48.182] <TB0>     INFO: ROC 1 VthrComp = 100
[16:02:48.182] <TB0>     INFO: ROC 2 VthrComp = 86
[16:02:48.182] <TB0>     INFO: ROC 3 VthrComp = 83
[16:02:48.182] <TB0>     INFO: ROC 4 VthrComp = 84
[16:02:48.183] <TB0>     INFO: ROC 5 VthrComp = 101
[16:02:48.183] <TB0>     INFO: ROC 6 VthrComp = 102
[16:02:48.183] <TB0>     INFO: ROC 7 VthrComp = 91
[16:02:48.183] <TB0>     INFO: ROC 8 VthrComp = 87
[16:02:48.183] <TB0>     INFO: ROC 9 VthrComp = 98
[16:02:48.183] <TB0>     INFO: ROC 10 VthrComp = 85
[16:02:48.183] <TB0>     INFO: ROC 11 VthrComp = 85
[16:02:48.184] <TB0>     INFO: ROC 12 VthrComp = 87
[16:02:48.184] <TB0>     INFO: ROC 13 VthrComp = 83
[16:02:48.184] <TB0>     INFO: ROC 14 VthrComp = 86
[16:02:48.184] <TB0>     INFO: ROC 15 VthrComp = 90
[16:02:48.184] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:02:48.184] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:02:48.203] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:02:48.203] <TB0>     INFO:     run 1 of 1
[16:02:48.203] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:02:48.549] <TB0>     INFO: Expecting 5025280 events.
[16:03:23.761] <TB0>     INFO: 884120 events read in total (34497ms).
[16:03:59.530] <TB0>     INFO: 1765992 events read in total (70267ms).
[16:04:35.706] <TB0>     INFO: 2646352 events read in total (106442ms).
[16:05:11.883] <TB0>     INFO: 3517672 events read in total (142619ms).
[16:05:47.914] <TB0>     INFO: 4385024 events read in total (178651ms).
[16:06:14.179] <TB0>     INFO: 5025280 events read in total (204915ms).
[16:06:14.260] <TB0>     INFO: Test took 206058ms.
[16:06:14.443] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:06:14.830] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:06:16.402] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:06:17.003] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:06:19.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:06:21.123] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:06:22.692] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:06:24.277] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:06:25.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:06:27.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:06:28.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:06:30.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:06:32.130] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:06:33.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:06:35.287] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:06:36.852] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:06:38.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:06:39.996] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239194112
[16:06:39.999] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.0057 for pixel 21/4 mean/min/max = 45.0512/33.7526/56.3499
[16:06:39.000] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.7137 for pixel 2/78 mean/min/max = 44.2826/32.6678/55.8974
[16:06:39.000] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.8728 for pixel 6/41 mean/min/max = 44.0947/32.3114/55.8781
[16:06:39.001] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.0818 for pixel 3/16 mean/min/max = 43.7164/32.139/55.2938
[16:06:39.001] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.7766 for pixel 0/2 mean/min/max = 44.5379/31.9124/57.1633
[16:06:39.001] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.1322 for pixel 3/79 mean/min/max = 44.1359/31.9723/56.2995
[16:06:39.002] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.0875 for pixel 22/4 mean/min/max = 45.0511/32.9307/57.1714
[16:06:39.002] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 53.8537 for pixel 0/7 mean/min/max = 44.1788/33.8313/54.5263
[16:06:39.002] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.8262 for pixel 14/63 mean/min/max = 45.5841/32.1524/59.0159
[16:06:39.003] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.1738 for pixel 21/79 mean/min/max = 44.1663/31.8958/56.4368
[16:06:39.003] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.8617 for pixel 0/2 mean/min/max = 45.1898/32.2535/58.1261
[16:06:39.003] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.4465 for pixel 0/69 mean/min/max = 43.8331/32.9898/54.6763
[16:06:39.004] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.6656 for pixel 18/79 mean/min/max = 43.4503/32.0877/54.8129
[16:06:39.004] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.0993 for pixel 13/74 mean/min/max = 43.43/32.6297/54.2302
[16:06:40.004] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 53.8078 for pixel 7/77 mean/min/max = 42.9076/31.7773/54.0378
[16:06:40.005] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.7964 for pixel 2/1 mean/min/max = 45.9061/33.8968/57.9153
[16:06:40.005] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:06:40.140] <TB0>     INFO: Expecting 411648 events.
[16:06:47.794] <TB0>     INFO: 411648 events read in total (6939ms).
[16:06:47.801] <TB0>     INFO: Expecting 411648 events.
[16:06:55.426] <TB0>     INFO: 411648 events read in total (6960ms).
[16:06:55.436] <TB0>     INFO: Expecting 411648 events.
[16:07:03.286] <TB0>     INFO: 411648 events read in total (7190ms).
[16:07:03.298] <TB0>     INFO: Expecting 411648 events.
[16:07:11.224] <TB0>     INFO: 411648 events read in total (7271ms).
[16:07:11.239] <TB0>     INFO: Expecting 411648 events.
[16:07:18.975] <TB0>     INFO: 411648 events read in total (7083ms).
[16:07:18.990] <TB0>     INFO: Expecting 411648 events.
[16:07:26.658] <TB0>     INFO: 411648 events read in total (7007ms).
[16:07:26.677] <TB0>     INFO: Expecting 411648 events.
[16:07:34.389] <TB0>     INFO: 411648 events read in total (7057ms).
[16:07:34.410] <TB0>     INFO: Expecting 411648 events.
[16:07:42.130] <TB0>     INFO: 411648 events read in total (7070ms).
[16:07:42.152] <TB0>     INFO: Expecting 411648 events.
[16:07:49.975] <TB0>     INFO: 411648 events read in total (7168ms).
[16:07:49.003] <TB0>     INFO: Expecting 411648 events.
[16:07:57.698] <TB0>     INFO: 411648 events read in total (7056ms).
[16:07:57.727] <TB0>     INFO: Expecting 411648 events.
[16:08:05.400] <TB0>     INFO: 411648 events read in total (7033ms).
[16:08:05.432] <TB0>     INFO: Expecting 411648 events.
[16:08:13.110] <TB0>     INFO: 411648 events read in total (7039ms).
[16:08:13.145] <TB0>     INFO: Expecting 411648 events.
[16:08:20.929] <TB0>     INFO: 411648 events read in total (7149ms).
[16:08:20.965] <TB0>     INFO: Expecting 411648 events.
[16:08:28.721] <TB0>     INFO: 411648 events read in total (7122ms).
[16:08:28.763] <TB0>     INFO: Expecting 411648 events.
[16:08:36.498] <TB0>     INFO: 411648 events read in total (7106ms).
[16:08:36.546] <TB0>     INFO: Expecting 411648 events.
[16:08:44.255] <TB0>     INFO: 411648 events read in total (7095ms).
[16:08:44.307] <TB0>     INFO: Test took 124302ms.
[16:08:44.819] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6599 < 35 for itrim+1 = 108; old thr = 34.9449 ... break
[16:08:44.863] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1165 < 35 for itrim = 115; old thr = 33.7836 ... break
[16:08:44.906] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4336 < 35 for itrim = 108; old thr = 34.1183 ... break
[16:08:44.946] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6045 < 35 for itrim+1 = 99; old thr = 34.562 ... break
[16:08:44.974] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1658 < 35 for itrim+1 = 85; old thr = 34.5355 ... break
[16:08:45.005] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.306 < 35 for itrim = 100; old thr = 33.8884 ... break
[16:08:45.051] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2045 < 35 for itrim = 109; old thr = 34.2004 ... break
[16:08:45.082] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0075 < 35 for itrim = 89; old thr = 33.4457 ... break
[16:08:45.123] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0808 < 35 for itrim = 116; old thr = 34.3189 ... break
[16:08:45.162] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0423 < 35 for itrim = 101; old thr = 34.3726 ... break
[16:08:45.194] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5063 < 35 for itrim = 104; old thr = 33.2054 ... break
[16:08:45.231] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1876 < 35 for itrim+1 = 100; old thr = 34.2296 ... break
[16:08:45.268] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1794 < 35 for itrim = 97; old thr = 34.6041 ... break
[16:08:45.312] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3682 < 35 for itrim+1 = 101; old thr = 34.6813 ... break
[16:08:45.366] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.06 < 35 for itrim = 112; old thr = 34.2643 ... break
[16:08:45.404] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2481 < 35 for itrim = 108; old thr = 34.5631 ... break
[16:08:45.483] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:08:45.494] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:08:45.494] <TB0>     INFO:     run 1 of 1
[16:08:45.494] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:08:45.843] <TB0>     INFO: Expecting 5025280 events.
[16:09:21.924] <TB0>     INFO: 871344 events read in total (35366ms).
[16:09:58.494] <TB0>     INFO: 1740856 events read in total (71936ms).
[16:10:33.832] <TB0>     INFO: 2608464 events read in total (107274ms).
[16:11:09.016] <TB0>     INFO: 3466304 events read in total (142458ms).
[16:11:43.891] <TB0>     INFO: 4320032 events read in total (177333ms).
[16:12:13.134] <TB0>     INFO: 5025280 events read in total (206576ms).
[16:12:13.215] <TB0>     INFO: Test took 207722ms.
[16:12:13.417] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:12:13.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:12:15.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:12:16.901] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:12:18.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:12:19.893] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:12:21.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:12:22.945] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:12:24.455] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:12:25.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:12:27.461] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:12:28.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:12:30.507] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:12:32.019] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:12:33.529] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:12:35.034] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:12:36.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:12:38.093] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275316736
[16:12:38.094] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.522983 .. 50.545327
[16:12:38.168] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 60 (-1/-1) hits flags = 528 (plus default)
[16:12:38.179] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:12:38.179] <TB0>     INFO:     run 1 of 1
[16:12:38.179] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:12:38.526] <TB0>     INFO: Expecting 2030080 events.
[16:13:20.490] <TB0>     INFO: 1161848 events read in total (41244ms).
[16:13:51.598] <TB0>     INFO: 2030080 events read in total (72352ms).
[16:13:51.617] <TB0>     INFO: Test took 73439ms.
[16:13:51.660] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:13:51.760] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:13:52.825] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:13:53.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:13:54.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:13:55.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:13:56.878] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:13:57.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:13:58.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:13:59.906] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:14:00.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:14:01.928] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:14:02.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:14:03.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:14:04.959] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:14:05.968] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:14:06.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:14:07.997] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 205512704
[16:14:08.078] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.580681 .. 45.576023
[16:14:08.153] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:14:08.164] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:14:08.164] <TB0>     INFO:     run 1 of 1
[16:14:08.164] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:14:08.511] <TB0>     INFO: Expecting 1630720 events.
[16:14:50.197] <TB0>     INFO: 1149336 events read in total (40970ms).
[16:15:07.473] <TB0>     INFO: 1630720 events read in total (58247ms).
[16:15:07.487] <TB0>     INFO: Test took 59323ms.
[16:15:07.520] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:07.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:15:08.563] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:15:09.532] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:15:10.507] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:15:11.473] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:15:12.440] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:15:13.411] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:15:14.385] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:15:15.360] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:15:16.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:15:17.305] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:15:18.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:15:19.241] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:15:20.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:15:21.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:15:22.149] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:15:23.121] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264396800
[16:15:23.202] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.949859 .. 43.642272
[16:15:23.276] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 53 (-1/-1) hits flags = 528 (plus default)
[16:15:23.286] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:15:23.286] <TB0>     INFO:     run 1 of 1
[16:15:23.286] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:15:23.629] <TB0>     INFO: Expecting 1397760 events.
[16:16:05.230] <TB0>     INFO: 1129528 events read in total (40886ms).
[16:16:15.131] <TB0>     INFO: 1397760 events read in total (50787ms).
[16:16:15.150] <TB0>     INFO: Test took 51864ms.
[16:16:15.186] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:15.260] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:16:16.210] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:16:17.163] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:16:18.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:16:19.070] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:16:20.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:16:20.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:16:21.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:16:22.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:16:23.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:16:24.804] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:16:25.755] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:16:26.710] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:16:27.661] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:16:28.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:16:29.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:16:30.538] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 345374720
[16:16:30.620] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.710674 .. 43.642272
[16:16:30.697] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 53 (-1/-1) hits flags = 528 (plus default)
[16:16:30.711] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:16:30.711] <TB0>     INFO:     run 1 of 1
[16:16:30.712] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:16:31.058] <TB0>     INFO: Expecting 1331200 events.
[16:17:12.565] <TB0>     INFO: 1111200 events read in total (40792ms).
[16:17:21.085] <TB0>     INFO: 1331200 events read in total (49312ms).
[16:17:21.108] <TB0>     INFO: Test took 50397ms.
[16:17:21.147] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:21.229] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:17:22.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:17:23.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:17:24.269] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:17:25.272] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:17:26.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:17:27.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:17:28.253] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:17:29.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:17:30.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:17:31.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:17:32.057] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:17:33.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:17:33.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:17:34.997] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:17:35.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:17:37.005] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 351748096
[16:17:37.116] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:17:37.116] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:17:37.131] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:17:37.131] <TB0>     INFO:     run 1 of 1
[16:17:37.132] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:17:37.484] <TB0>     INFO: Expecting 1364480 events.
[16:18:18.073] <TB0>     INFO: 1075584 events read in total (39874ms).
[16:18:29.294] <TB0>     INFO: 1364480 events read in total (51096ms).
[16:18:29.309] <TB0>     INFO: Test took 52177ms.
[16:18:29.343] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:29.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:18:30.384] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:18:31.351] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:18:32.316] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:18:33.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:18:34.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:18:35.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:18:36.201] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:18:37.180] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:18:38.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:18:39.163] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:18:40.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:18:41.378] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:18:42.373] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:18:43.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:18:44.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:18:45.345] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357212160
[16:18:45.380] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C0.dat
[16:18:45.380] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C1.dat
[16:18:45.380] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C2.dat
[16:18:45.380] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C3.dat
[16:18:45.380] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C4.dat
[16:18:45.380] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C5.dat
[16:18:45.381] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C6.dat
[16:18:45.381] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C7.dat
[16:18:45.381] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C8.dat
[16:18:45.381] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C9.dat
[16:18:45.381] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C10.dat
[16:18:45.381] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C11.dat
[16:18:45.381] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C12.dat
[16:18:45.381] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C13.dat
[16:18:45.381] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C14.dat
[16:18:45.381] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C15.dat
[16:18:45.382] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C0.dat
[16:18:45.389] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C1.dat
[16:18:45.396] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C2.dat
[16:18:45.403] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C3.dat
[16:18:45.411] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C4.dat
[16:18:45.418] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C5.dat
[16:18:45.425] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C6.dat
[16:18:45.432] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C7.dat
[16:18:45.439] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C8.dat
[16:18:45.446] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C9.dat
[16:18:45.452] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C10.dat
[16:18:45.459] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C11.dat
[16:18:45.466] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C12.dat
[16:18:45.473] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C13.dat
[16:18:45.479] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C14.dat
[16:18:45.486] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C15.dat
[16:18:45.493] <TB0>     INFO: PixTestTrim::trimTest() done
[16:18:45.493] <TB0>     INFO: vtrim:     108 115 108  99  85 100 109  89 116 101 104 100  97 101 112 108 
[16:18:45.493] <TB0>     INFO: vthrcomp:   90 100  86  83  84 101 102  91  87  98  85  85  87  83  86  90 
[16:18:45.493] <TB0>     INFO: vcal mean:  35.00  34.99  34.97  34.97  34.98  34.98  34.99  35.00  34.99  34.92  34.99  34.99  34.98  35.02  34.97  34.97 
[16:18:45.493] <TB0>     INFO: vcal RMS:    0.78   0.97   0.77   0.79   0.78   0.82   0.80   0.76   0.81   0.81   0.81   0.78   0.81   0.79   0.79   0.80 
[16:18:45.493] <TB0>     INFO: bits mean:   9.38  10.04  10.02  10.04   9.16   9.72   9.45   9.62   9.73   9.62   9.56   9.86  10.14  10.16  10.34   9.21 
[16:18:45.493] <TB0>     INFO: bits RMS:    2.56   2.50   2.50   2.55   2.96   2.73   2.64   2.46   2.64   2.79   2.68   2.52   2.55   2.44   2.49   2.61 
[16:18:45.507] <TB0>     INFO:    ----------------------------------------------------------------------
[16:18:45.507] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:18:45.507] <TB0>     INFO:    ----------------------------------------------------------------------
[16:18:45.511] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:18:45.511] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:18:45.523] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:18:45.524] <TB0>     INFO:     run 1 of 1
[16:18:45.524] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:18:45.877] <TB0>     INFO: Expecting 4160000 events.
[16:19:32.738] <TB0>     INFO: 1099470 events read in total (46146ms).
[16:20:17.984] <TB0>     INFO: 2189280 events read in total (91392ms).
[16:21:02.732] <TB0>     INFO: 3267510 events read in total (136141ms).
[16:21:40.334] <TB0>     INFO: 4160000 events read in total (173742ms).
[16:21:40.405] <TB0>     INFO: Test took 174876ms.
[16:21:40.554] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:21:40.850] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:21:42.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:21:44.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:21:46.771] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:21:48.817] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:21:50.914] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:21:52.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:21:54.803] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:21:56.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:21:58.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:22:00.473] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:22:02.368] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:22:04.289] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:22:06.231] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:22:08.145] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:22:10.059] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:22:11.920] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 364183552
[16:22:11.921] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:22:11.994] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:22:11.994] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[16:22:11.004] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:22:12.004] <TB0>     INFO:     run 1 of 1
[16:22:12.004] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:22:12.348] <TB0>     INFO: Expecting 3244800 events.
[16:23:00.635] <TB0>     INFO: 1194920 events read in total (47572ms).
[16:23:47.894] <TB0>     INFO: 2367480 events read in total (94831ms).
[16:24:23.324] <TB0>     INFO: 3244800 events read in total (130262ms).
[16:24:23.365] <TB0>     INFO: Test took 131361ms.
[16:24:23.452] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:24:23.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:24:25.291] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:24:26.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:24:28.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:24:30.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:24:31.913] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:24:33.514] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:24:35.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:24:36.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:24:38.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:24:40.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:24:41.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:24:43.517] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:24:45.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:24:47.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:24:48.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:24:50.515] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 364183552
[16:24:50.516] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:24:50.594] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:24:50.594] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 148 (-1/-1) hits flags = 528 (plus default)
[16:24:50.606] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:24:50.606] <TB0>     INFO:     run 1 of 1
[16:24:50.607] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:24:50.966] <TB0>     INFO: Expecting 3099200 events.
[16:25:40.572] <TB0>     INFO: 1227595 events read in total (48892ms).
[16:26:28.619] <TB0>     INFO: 2429190 events read in total (96939ms).
[16:26:56.270] <TB0>     INFO: 3099200 events read in total (124590ms).
[16:26:56.304] <TB0>     INFO: Test took 125698ms.
[16:26:56.383] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:26:56.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:26:58.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:26:59.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:27:01.353] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:27:02.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:27:04.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:27:06.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:27:07.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:27:09.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:27:10.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:27:12.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:27:14.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:27:15.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:27:17.338] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:27:18.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:27:20.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:27:22.225] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 364187648
[16:27:22.226] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:27:22.301] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:27:22.301] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 148 (-1/-1) hits flags = 528 (plus default)
[16:27:22.312] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:27:22.312] <TB0>     INFO:     run 1 of 1
[16:27:22.312] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:27:22.664] <TB0>     INFO: Expecting 3099200 events.
[16:28:14.254] <TB0>     INFO: 1226950 events read in total (50874ms).
[16:29:02.401] <TB0>     INFO: 2427900 events read in total (99021ms).
[16:29:29.520] <TB0>     INFO: 3099200 events read in total (126140ms).
[16:29:29.559] <TB0>     INFO: Test took 127248ms.
[16:29:29.640] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:29:29.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:29:31.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:29:33.113] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:29:34.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:29:36.382] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:29:37.999] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:29:39.530] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:29:41.062] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:29:42.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:29:44.255] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:29:45.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:29:47.417] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:29:49.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:29:50.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:29:52.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:29:53.883] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:29:55.479] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 364191744
[16:29:55.480] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:29:55.554] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:29:55.554] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 528 (plus default)
[16:29:55.564] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:29:55.564] <TB0>     INFO:     run 1 of 1
[16:29:55.564] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:29:55.907] <TB0>     INFO: Expecting 3120000 events.
[16:30:48.470] <TB0>     INFO: 1221985 events read in total (51848ms).
[16:31:37.113] <TB0>     INFO: 2418265 events read in total (100491ms).
[16:32:05.400] <TB0>     INFO: 3120000 events read in total (128779ms).
[16:32:05.442] <TB0>     INFO: Test took 129878ms.
[16:32:05.524] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:32:05.688] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:32:07.298] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:32:08.857] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:32:10.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:32:12.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:32:13.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:32:15.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:32:16.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:32:18.446] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:32:20.075] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:32:21.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:32:23.375] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:32:25.072] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:32:26.771] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:32:28.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:32:30.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:32:31.815] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 364191744
[16:32:31.817] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.5657, thr difference RMS: 1.29184
[16:32:31.817] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.79271, thr difference RMS: 1.61314
[16:32:31.817] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.4228, thr difference RMS: 1.15028
[16:32:31.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.45923, thr difference RMS: 1.1824
[16:32:31.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.77161, thr difference RMS: 1.11493
[16:32:31.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.9286, thr difference RMS: 1.6719
[16:32:31.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.49197, thr difference RMS: 1.73636
[16:32:31.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.30245, thr difference RMS: 1.30645
[16:32:31.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.74508, thr difference RMS: 1.38065
[16:32:31.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.81073, thr difference RMS: 1.72442
[16:32:31.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.09085, thr difference RMS: 1.27214
[16:32:31.819] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.89632, thr difference RMS: 1.21796
[16:32:31.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.57479, thr difference RMS: 1.28918
[16:32:31.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.39802, thr difference RMS: 1.20117
[16:32:31.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.37943, thr difference RMS: 1.21132
[16:32:31.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.94685, thr difference RMS: 1.49003
[16:32:31.820] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.56573, thr difference RMS: 1.28853
[16:32:31.821] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.71158, thr difference RMS: 1.62774
[16:32:31.821] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.39707, thr difference RMS: 1.13924
[16:32:31.821] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.41936, thr difference RMS: 1.19266
[16:32:31.821] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.80507, thr difference RMS: 1.10878
[16:32:31.822] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.86821, thr difference RMS: 1.65132
[16:32:31.822] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.49915, thr difference RMS: 1.70734
[16:32:31.822] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.32642, thr difference RMS: 1.30028
[16:32:31.822] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.68189, thr difference RMS: 1.37514
[16:32:31.822] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.81193, thr difference RMS: 1.73922
[16:32:31.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.09677, thr difference RMS: 1.26786
[16:32:31.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.8237, thr difference RMS: 1.19611
[16:32:31.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.51143, thr difference RMS: 1.28449
[16:32:31.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.34914, thr difference RMS: 1.18328
[16:32:31.823] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.19287, thr difference RMS: 1.16545
[16:32:31.824] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.97809, thr difference RMS: 1.46173
[16:32:31.824] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.57882, thr difference RMS: 1.27811
[16:32:31.824] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.76613, thr difference RMS: 1.622
[16:32:31.824] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.50718, thr difference RMS: 1.12503
[16:32:31.824] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.49755, thr difference RMS: 1.18009
[16:32:31.825] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.96506, thr difference RMS: 1.10289
[16:32:31.825] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.91568, thr difference RMS: 1.66424
[16:32:31.825] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.47158, thr difference RMS: 1.70106
[16:32:31.825] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.45951, thr difference RMS: 1.2883
[16:32:31.825] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.7106, thr difference RMS: 1.37151
[16:32:31.826] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 7.84192, thr difference RMS: 1.71885
[16:32:31.826] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.25328, thr difference RMS: 1.26162
[16:32:31.826] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.83572, thr difference RMS: 1.19933
[16:32:31.826] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.67984, thr difference RMS: 1.26782
[16:32:31.826] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.52979, thr difference RMS: 1.1795
[16:32:31.827] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.07074, thr difference RMS: 1.17062
[16:32:31.827] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.07581, thr difference RMS: 1.4778
[16:32:31.827] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.58634, thr difference RMS: 1.26664
[16:32:31.827] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.86785, thr difference RMS: 1.60914
[16:32:31.827] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.55894, thr difference RMS: 1.13005
[16:32:31.828] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.62306, thr difference RMS: 1.17878
[16:32:31.828] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.07327, thr difference RMS: 1.11257
[16:32:31.828] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.00335, thr difference RMS: 1.66651
[16:32:31.828] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.54126, thr difference RMS: 1.73115
[16:32:31.828] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.55598, thr difference RMS: 1.2804
[16:32:31.829] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.66864, thr difference RMS: 1.37129
[16:32:31.829] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 7.98663, thr difference RMS: 1.71506
[16:32:31.829] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.42057, thr difference RMS: 1.2501
[16:32:31.829] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.7669, thr difference RMS: 1.18518
[16:32:31.829] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.73831, thr difference RMS: 1.26465
[16:32:31.830] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.58707, thr difference RMS: 1.17349
[16:32:31.830] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.02659, thr difference RMS: 1.16482
[16:32:31.830] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.13999, thr difference RMS: 1.46195
[16:32:31.943] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[16:32:31.946] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1969 seconds
[16:32:31.946] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:32:32.653] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:32:32.653] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:32:32.657] <TB0>     INFO: ######################################################################
[16:32:32.657] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[16:32:32.657] <TB0>     INFO: ######################################################################
[16:32:32.657] <TB0>     INFO:    ----------------------------------------------------------------------
[16:32:32.657] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:32:32.657] <TB0>     INFO:    ----------------------------------------------------------------------
[16:32:32.657] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:32:32.667] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:32:32.667] <TB0>     INFO:     run 1 of 1
[16:32:32.667] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:32:33.012] <TB0>     INFO: Expecting 59072000 events.
[16:33:03.373] <TB0>     INFO: 1072600 events read in total (29646ms).
[16:33:33.796] <TB0>     INFO: 2141000 events read in total (60069ms).
[16:34:02.384] <TB0>     INFO: 3209600 events read in total (88657ms).
[16:34:31.436] <TB0>     INFO: 4281800 events read in total (117709ms).
[16:35:00.530] <TB0>     INFO: 5350600 events read in total (146803ms).
[16:35:29.314] <TB0>     INFO: 6420000 events read in total (175587ms).
[16:35:58.734] <TB0>     INFO: 7491800 events read in total (205007ms).
[16:36:27.589] <TB0>     INFO: 8560200 events read in total (233862ms).
[16:36:56.657] <TB0>     INFO: 9629600 events read in total (262930ms).
[16:37:25.889] <TB0>     INFO: 10700800 events read in total (292162ms).
[16:37:54.793] <TB0>     INFO: 11769200 events read in total (321066ms).
[16:38:23.643] <TB0>     INFO: 12838800 events read in total (349916ms).
[16:38:52.542] <TB0>     INFO: 13910200 events read in total (378815ms).
[16:39:21.399] <TB0>     INFO: 14978600 events read in total (407672ms).
[16:39:50.240] <TB0>     INFO: 16048400 events read in total (436513ms).
[16:40:19.244] <TB0>     INFO: 17119600 events read in total (465517ms).
[16:40:48.342] <TB0>     INFO: 18188000 events read in total (494615ms).
[16:41:17.293] <TB0>     INFO: 19258000 events read in total (523566ms).
[16:41:46.085] <TB0>     INFO: 20329200 events read in total (552358ms).
[16:42:15.019] <TB0>     INFO: 21397800 events read in total (581292ms).
[16:42:43.842] <TB0>     INFO: 22468600 events read in total (610115ms).
[16:43:12.757] <TB0>     INFO: 23538600 events read in total (639030ms).
[16:43:41.721] <TB0>     INFO: 24606800 events read in total (667994ms).
[16:44:10.970] <TB0>     INFO: 25676800 events read in total (697243ms).
[16:44:39.952] <TB0>     INFO: 26747800 events read in total (726225ms).
[16:45:08.726] <TB0>     INFO: 27815800 events read in total (754999ms).
[16:45:37.622] <TB0>     INFO: 28885600 events read in total (783895ms).
[16:46:06.492] <TB0>     INFO: 29956600 events read in total (812765ms).
[16:46:35.269] <TB0>     INFO: 31025000 events read in total (841542ms).
[16:47:04.251] <TB0>     INFO: 32095200 events read in total (870524ms).
[16:47:33.465] <TB0>     INFO: 33165800 events read in total (899738ms).
[16:48:02.548] <TB0>     INFO: 34234200 events read in total (928821ms).
[16:48:31.472] <TB0>     INFO: 35303800 events read in total (957745ms).
[16:49:00.361] <TB0>     INFO: 36374400 events read in total (986634ms).
[16:49:29.024] <TB0>     INFO: 37442000 events read in total (1015297ms).
[16:49:57.956] <TB0>     INFO: 38510200 events read in total (1044229ms).
[16:50:27.139] <TB0>     INFO: 39581800 events read in total (1073412ms).
[16:50:56.150] <TB0>     INFO: 40650200 events read in total (1102423ms).
[16:51:25.013] <TB0>     INFO: 41717800 events read in total (1131286ms).
[16:51:53.712] <TB0>     INFO: 42786800 events read in total (1159985ms).
[16:52:22.623] <TB0>     INFO: 43857400 events read in total (1188896ms).
[16:52:51.458] <TB0>     INFO: 44925000 events read in total (1217731ms).
[16:53:20.449] <TB0>     INFO: 45992400 events read in total (1246722ms).
[16:53:49.709] <TB0>     INFO: 47062000 events read in total (1275982ms).
[16:54:18.792] <TB0>     INFO: 48132000 events read in total (1305065ms).
[16:54:47.707] <TB0>     INFO: 49199800 events read in total (1333980ms).
[16:55:16.517] <TB0>     INFO: 50266600 events read in total (1362790ms).
[16:55:45.295] <TB0>     INFO: 51336000 events read in total (1391568ms).
[16:56:14.592] <TB0>     INFO: 52406200 events read in total (1420865ms).
[16:56:43.571] <TB0>     INFO: 53474200 events read in total (1449844ms).
[16:57:12.497] <TB0>     INFO: 54542000 events read in total (1478770ms).
[16:57:41.498] <TB0>     INFO: 55612200 events read in total (1507771ms).
[16:58:10.195] <TB0>     INFO: 56680800 events read in total (1536468ms).
[16:58:39.171] <TB0>     INFO: 57748400 events read in total (1565444ms).
[16:59:08.225] <TB0>     INFO: 58816200 events read in total (1594498ms).
[16:59:15.361] <TB0>     INFO: 59072000 events read in total (1601634ms).
[16:59:15.381] <TB0>     INFO: Test took 1602714ms.
[16:59:15.439] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:59:15.575] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:59:15.575] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:59:16.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:59:16.740] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:59:17.899] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:59:17.899] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:59:19.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:59:19.080] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:59:20.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:59:20.237] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:59:21.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:59:21.407] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:59:22.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:59:22.574] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:59:23.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:59:23.736] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:59:24.900] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:59:24.901] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:59:26.058] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:59:26.058] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:59:27.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:59:27.209] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:59:28.375] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:59:28.375] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:59:29.537] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:59:29.537] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:59:30.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:59:30.707] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:59:31.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:59:31.882] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:59:33.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:59:33.053] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:59:34.229] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497602560
[16:59:34.263] <TB0>     INFO: PixTestScurves::scurves() done 
[16:59:34.263] <TB0>     INFO: Vcal mean:  35.07  35.09  35.08  35.05  35.04  35.06  35.06  35.06  35.08  35.05  35.06  35.07  35.06  35.00  35.04  35.04 
[16:59:34.263] <TB0>     INFO: Vcal RMS:    0.67   0.87   0.65   0.66   0.65   0.70   0.67   0.62   0.69   0.68   0.68   0.65   0.68   0.67   0.66   0.67 
[16:59:34.263] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:59:34.336] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:59:34.336] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:59:34.336] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:59:34.336] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:59:34.336] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:59:34.337] <TB0>     INFO: ######################################################################
[16:59:34.337] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:59:34.337] <TB0>     INFO: ######################################################################
[16:59:34.342] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:59:34.701] <TB0>     INFO: Expecting 41600 events.
[16:59:38.877] <TB0>     INFO: 41600 events read in total (3448ms).
[16:59:38.878] <TB0>     INFO: Test took 4536ms.
[16:59:38.891] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:59:38.891] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:59:38.891] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:59:38.895] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 51, 69] has eff 0/10
[16:59:38.895] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 51, 69]
[16:59:38.903] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[16:59:38.903] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:59:38.903] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:59:38.903] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:59:39.232] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:59:39.584] <TB0>     INFO: Expecting 41600 events.
[16:59:43.753] <TB0>     INFO: 41600 events read in total (3451ms).
[16:59:43.753] <TB0>     INFO: Test took 4521ms.
[16:59:43.761] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:59:43.761] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:59:43.761] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:59:43.766] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.743
[16:59:43.766] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 188
[16:59:43.766] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.29
[16:59:43.766] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[16:59:43.766] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.228
[16:59:43.766] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 194
[16:59:43.766] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.553
[16:59:43.766] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,10] phvalue 192
[16:59:43.766] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.66
[16:59:43.766] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,34] phvalue 184
[16:59:43.766] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.355
[16:59:43.766] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 178
[16:59:43.766] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.713
[16:59:43.767] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[16:59:43.767] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.69
[16:59:43.767] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[16:59:43.767] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 198.466
[16:59:43.767] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 198
[16:59:43.767] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.372
[16:59:43.767] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 190
[16:59:43.767] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.881
[16:59:43.767] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[16:59:43.767] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.729
[16:59:43.767] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 172
[16:59:43.767] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.251
[16:59:43.767] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[16:59:43.768] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.343
[16:59:43.768] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[16:59:43.768] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.268
[16:59:43.768] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 180
[16:59:43.768] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.248
[16:59:43.768] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[16:59:43.768] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:59:43.768] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:59:43.768] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:59:43.858] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:59:44.201] <TB0>     INFO: Expecting 41600 events.
[16:59:48.351] <TB0>     INFO: 41600 events read in total (3435ms).
[16:59:48.352] <TB0>     INFO: Test took 4494ms.
[16:59:48.359] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:59:48.359] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[16:59:48.360] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:59:48.364] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:59:48.365] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 67minph_roc = 10
[16:59:48.365] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.0076
[16:59:48.365] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 81
[16:59:48.365] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.0405
[16:59:48.365] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 60
[16:59:48.365] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 96.5321
[16:59:48.365] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 97
[16:59:48.365] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 95.8729
[16:59:48.365] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,20] phvalue 96
[16:59:48.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.109
[16:59:48.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 81
[16:59:48.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1628
[16:59:48.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[16:59:48.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9103
[16:59:48.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,11] phvalue 76
[16:59:48.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.2538
[16:59:48.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 85
[16:59:48.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.1947
[16:59:48.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 91
[16:59:48.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.3516
[16:59:48.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,6] phvalue 74
[16:59:48.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.6428
[16:59:48.367] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,10] phvalue 71
[16:59:48.367] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.3596
[16:59:48.367] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,61] phvalue 76
[16:59:48.367] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.2478
[16:59:48.367] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 77
[16:59:48.367] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.4913
[16:59:48.367] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 84
[16:59:48.367] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.8758
[16:59:48.367] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 78
[16:59:48.367] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.815
[16:59:48.367] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 80
[16:59:48.369] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[16:59:48.775] <TB0>     INFO: Expecting 2560 events.
[16:59:49.736] <TB0>     INFO: 2560 events read in total (246ms).
[16:59:49.737] <TB0>     INFO: Test took 1368ms.
[16:59:49.737] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:59:49.737] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 1 1
[16:59:50.246] <TB0>     INFO: Expecting 2560 events.
[16:59:51.205] <TB0>     INFO: 2560 events read in total (244ms).
[16:59:51.205] <TB0>     INFO: Test took 1468ms.
[16:59:51.206] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:59:51.206] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[16:59:51.714] <TB0>     INFO: Expecting 2560 events.
[16:59:52.671] <TB0>     INFO: 2560 events read in total (243ms).
[16:59:52.671] <TB0>     INFO: Test took 1465ms.
[16:59:52.672] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:59:52.672] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 20, 3 3
[16:59:53.179] <TB0>     INFO: Expecting 2560 events.
[16:59:54.137] <TB0>     INFO: 2560 events read in total (243ms).
[16:59:54.137] <TB0>     INFO: Test took 1465ms.
[16:59:54.138] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:59:54.140] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 4 4
[16:59:54.647] <TB0>     INFO: Expecting 2560 events.
[16:59:55.606] <TB0>     INFO: 2560 events read in total (242ms).
[16:59:55.606] <TB0>     INFO: Test took 1466ms.
[16:59:55.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:59:55.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[16:59:56.119] <TB0>     INFO: Expecting 2560 events.
[16:59:57.076] <TB0>     INFO: 2560 events read in total (243ms).
[16:59:57.076] <TB0>     INFO: Test took 1470ms.
[16:59:57.076] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:59:57.077] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 11, 6 6
[16:59:57.584] <TB0>     INFO: Expecting 2560 events.
[16:59:58.545] <TB0>     INFO: 2560 events read in total (245ms).
[16:59:58.546] <TB0>     INFO: Test took 1469ms.
[16:59:58.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:59:58.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 7 7
[16:59:59.054] <TB0>     INFO: Expecting 2560 events.
[17:00:00.013] <TB0>     INFO: 2560 events read in total (244ms).
[17:00:00.014] <TB0>     INFO: Test took 1468ms.
[17:00:00.014] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:00.014] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 8 8
[17:00:00.522] <TB0>     INFO: Expecting 2560 events.
[17:00:01.479] <TB0>     INFO: 2560 events read in total (243ms).
[17:00:01.479] <TB0>     INFO: Test took 1465ms.
[17:00:01.479] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:01.479] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 6, 9 9
[17:00:01.989] <TB0>     INFO: Expecting 2560 events.
[17:00:02.953] <TB0>     INFO: 2560 events read in total (249ms).
[17:00:02.956] <TB0>     INFO: Test took 1477ms.
[17:00:02.957] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:02.957] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 10, 10 10
[17:00:03.461] <TB0>     INFO: Expecting 2560 events.
[17:00:04.422] <TB0>     INFO: 2560 events read in total (245ms).
[17:00:04.423] <TB0>     INFO: Test took 1466ms.
[17:00:04.423] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:04.423] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 61, 11 11
[17:00:04.932] <TB0>     INFO: Expecting 2560 events.
[17:00:05.894] <TB0>     INFO: 2560 events read in total (246ms).
[17:00:05.894] <TB0>     INFO: Test took 1471ms.
[17:00:05.894] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:05.894] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 12 12
[17:00:06.405] <TB0>     INFO: Expecting 2560 events.
[17:00:07.362] <TB0>     INFO: 2560 events read in total (242ms).
[17:00:07.362] <TB0>     INFO: Test took 1468ms.
[17:00:07.362] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:07.362] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 13 13
[17:00:07.876] <TB0>     INFO: Expecting 2560 events.
[17:00:08.835] <TB0>     INFO: 2560 events read in total (243ms).
[17:00:08.835] <TB0>     INFO: Test took 1473ms.
[17:00:08.835] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:08.835] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 14 14
[17:00:09.349] <TB0>     INFO: Expecting 2560 events.
[17:00:10.307] <TB0>     INFO: 2560 events read in total (243ms).
[17:00:10.308] <TB0>     INFO: Test took 1473ms.
[17:00:10.308] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:10.309] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 15 15
[17:00:10.819] <TB0>     INFO: Expecting 2560 events.
[17:00:11.778] <TB0>     INFO: 2560 events read in total (243ms).
[17:00:11.778] <TB0>     INFO: Test took 1469ms.
[17:00:11.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:00:11.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC0
[17:00:11.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[17:00:11.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC2
[17:00:11.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[17:00:11.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[17:00:11.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[17:00:11.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[17:00:11.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[17:00:11.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[17:00:11.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[17:00:11.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC10
[17:00:11.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[17:00:11.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[17:00:11.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[17:00:11.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC14
[17:00:11.778] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[17:00:11.782] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:00:12.295] <TB0>     INFO: Expecting 655360 events.
[17:00:24.133] <TB0>     INFO: 655360 events read in total (11122ms).
[17:00:24.145] <TB0>     INFO: Expecting 655360 events.
[17:00:35.935] <TB0>     INFO: 655360 events read in total (11224ms).
[17:00:35.951] <TB0>     INFO: Expecting 655360 events.
[17:00:47.660] <TB0>     INFO: 655360 events read in total (11140ms).
[17:00:47.679] <TB0>     INFO: Expecting 655360 events.
[17:00:59.337] <TB0>     INFO: 655360 events read in total (11092ms).
[17:00:59.361] <TB0>     INFO: Expecting 655360 events.
[17:01:11.237] <TB0>     INFO: 655360 events read in total (11326ms).
[17:01:11.266] <TB0>     INFO: Expecting 655360 events.
[17:01:22.980] <TB0>     INFO: 655360 events read in total (11168ms).
[17:01:23.013] <TB0>     INFO: Expecting 655360 events.
[17:01:34.694] <TB0>     INFO: 655360 events read in total (11136ms).
[17:01:34.731] <TB0>     INFO: Expecting 655360 events.
[17:01:46.468] <TB0>     INFO: 655360 events read in total (11191ms).
[17:01:46.508] <TB0>     INFO: Expecting 655360 events.
[17:01:58.417] <TB0>     INFO: 655360 events read in total (11368ms).
[17:01:58.462] <TB0>     INFO: Expecting 655360 events.
[17:02:10.329] <TB0>     INFO: 655360 events read in total (11330ms).
[17:02:10.380] <TB0>     INFO: Expecting 655360 events.
[17:02:22.291] <TB0>     INFO: 655360 events read in total (11383ms).
[17:02:22.344] <TB0>     INFO: Expecting 655360 events.
[17:02:34.059] <TB0>     INFO: 655360 events read in total (11187ms).
[17:02:34.116] <TB0>     INFO: Expecting 655360 events.
[17:02:46.030] <TB0>     INFO: 655360 events read in total (11387ms).
[17:02:46.092] <TB0>     INFO: Expecting 655360 events.
[17:02:58.081] <TB0>     INFO: 655360 events read in total (11462ms).
[17:02:58.148] <TB0>     INFO: Expecting 655360 events.
[17:03:09.881] <TB0>     INFO: 655360 events read in total (11207ms).
[17:03:09.957] <TB0>     INFO: Expecting 655360 events.
[17:03:21.744] <TB0>     INFO: 655360 events read in total (11260ms).
[17:03:21.819] <TB0>     INFO: Test took 190037ms.
[17:03:21.915] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:03:22.224] <TB0>     INFO: Expecting 655360 events.
[17:03:34.073] <TB0>     INFO: 655360 events read in total (11134ms).
[17:03:34.085] <TB0>     INFO: Expecting 655360 events.
[17:03:45.790] <TB0>     INFO: 655360 events read in total (11134ms).
[17:03:45.806] <TB0>     INFO: Expecting 655360 events.
[17:03:57.639] <TB0>     INFO: 655360 events read in total (11266ms).
[17:03:57.659] <TB0>     INFO: Expecting 655360 events.
[17:04:09.439] <TB0>     INFO: 655360 events read in total (11222ms).
[17:04:09.464] <TB0>     INFO: Expecting 655360 events.
[17:04:21.135] <TB0>     INFO: 655360 events read in total (11115ms).
[17:04:21.163] <TB0>     INFO: Expecting 655360 events.
[17:04:32.900] <TB0>     INFO: 655360 events read in total (11181ms).
[17:04:32.932] <TB0>     INFO: Expecting 655360 events.
[17:04:44.611] <TB0>     INFO: 655360 events read in total (11129ms).
[17:04:44.647] <TB0>     INFO: Expecting 655360 events.
[17:04:56.394] <TB0>     INFO: 655360 events read in total (11199ms).
[17:04:56.437] <TB0>     INFO: Expecting 655360 events.
[17:05:08.234] <TB0>     INFO: 655360 events read in total (11261ms).
[17:05:08.278] <TB0>     INFO: Expecting 655360 events.
[17:05:19.940] <TB0>     INFO: 655360 events read in total (11122ms).
[17:05:19.993] <TB0>     INFO: Expecting 655360 events.
[17:05:31.801] <TB0>     INFO: 655360 events read in total (11281ms).
[17:05:31.854] <TB0>     INFO: Expecting 655360 events.
[17:05:43.659] <TB0>     INFO: 655360 events read in total (11275ms).
[17:05:43.720] <TB0>     INFO: Expecting 655360 events.
[17:05:55.395] <TB0>     INFO: 655360 events read in total (11148ms).
[17:05:55.459] <TB0>     INFO: Expecting 655360 events.
[17:06:07.176] <TB0>     INFO: 655360 events read in total (11189ms).
[17:06:07.241] <TB0>     INFO: Expecting 655360 events.
[17:06:19.040] <TB0>     INFO: 655360 events read in total (11272ms).
[17:06:19.111] <TB0>     INFO: Expecting 655360 events.
[17:06:30.820] <TB0>     INFO: 655360 events read in total (11182ms).
[17:06:30.904] <TB0>     INFO: Test took 188989ms.
[17:06:31.083] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:06:31.083] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:06:31.083] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:06:31.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:06:31.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:06:31.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:06:31.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:06:31.085] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:06:31.085] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:06:31.085] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:06:31.085] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:06:31.086] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:06:31.086] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:06:31.086] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:06:31.086] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:06:31.086] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:06:31.086] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:06:31.087] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:06:31.087] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:06:31.087] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:06:31.087] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:06:31.088] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:06:31.088] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:06:31.088] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:06:31.088] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:06:31.089] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:06:31.089] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:06:31.089] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:06:31.089] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:06:31.089] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:06:31.089] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:06:31.090] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:06:31.090] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:06:31.097] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:06:31.104] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:06:31.111] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:06:31.118] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:06:31.125] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:06:31.132] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:06:31.139] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:06:31.146] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:06:31.153] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:06:31.159] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:06:31.167] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:06:31.173] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:06:31.180] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:06:31.187] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:06:31.194] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:06:31.201] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:06:31.208] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:06:31.243] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C0.dat
[17:06:31.243] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C1.dat
[17:06:31.243] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C2.dat
[17:06:31.243] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C3.dat
[17:06:31.243] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C4.dat
[17:06:31.243] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C5.dat
[17:06:31.243] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C6.dat
[17:06:31.244] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C7.dat
[17:06:31.244] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C8.dat
[17:06:31.244] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C9.dat
[17:06:31.244] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C10.dat
[17:06:31.244] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C11.dat
[17:06:31.244] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C12.dat
[17:06:31.244] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C13.dat
[17:06:31.245] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C14.dat
[17:06:31.245] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C15.dat
[17:06:31.596] <TB0>     INFO: Expecting 41600 events.
[17:06:35.443] <TB0>     INFO: 41600 events read in total (3132ms).
[17:06:35.444] <TB0>     INFO: Test took 4197ms.
[17:06:36.090] <TB0>     INFO: Expecting 41600 events.
[17:06:39.944] <TB0>     INFO: 41600 events read in total (3139ms).
[17:06:39.945] <TB0>     INFO: Test took 4199ms.
[17:06:40.596] <TB0>     INFO: Expecting 41600 events.
[17:06:44.438] <TB0>     INFO: 41600 events read in total (3127ms).
[17:06:44.439] <TB0>     INFO: Test took 4187ms.
[17:06:44.750] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:06:44.883] <TB0>     INFO: Expecting 2560 events.
[17:06:45.841] <TB0>     INFO: 2560 events read in total (244ms).
[17:06:45.841] <TB0>     INFO: Test took 1091ms.
[17:06:45.843] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:06:46.350] <TB0>     INFO: Expecting 2560 events.
[17:06:47.308] <TB0>     INFO: 2560 events read in total (243ms).
[17:06:47.308] <TB0>     INFO: Test took 1465ms.
[17:06:47.310] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:06:47.818] <TB0>     INFO: Expecting 2560 events.
[17:06:48.776] <TB0>     INFO: 2560 events read in total (243ms).
[17:06:48.776] <TB0>     INFO: Test took 1466ms.
[17:06:48.779] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:06:49.285] <TB0>     INFO: Expecting 2560 events.
[17:06:50.245] <TB0>     INFO: 2560 events read in total (245ms).
[17:06:50.245] <TB0>     INFO: Test took 1466ms.
[17:06:50.249] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:06:50.754] <TB0>     INFO: Expecting 2560 events.
[17:06:51.715] <TB0>     INFO: 2560 events read in total (246ms).
[17:06:51.715] <TB0>     INFO: Test took 1466ms.
[17:06:51.718] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:06:52.230] <TB0>     INFO: Expecting 2560 events.
[17:06:53.189] <TB0>     INFO: 2560 events read in total (244ms).
[17:06:53.190] <TB0>     INFO: Test took 1472ms.
[17:06:53.194] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:06:53.702] <TB0>     INFO: Expecting 2560 events.
[17:06:54.663] <TB0>     INFO: 2560 events read in total (246ms).
[17:06:54.663] <TB0>     INFO: Test took 1469ms.
[17:06:54.666] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:06:55.172] <TB0>     INFO: Expecting 2560 events.
[17:06:56.131] <TB0>     INFO: 2560 events read in total (244ms).
[17:06:56.132] <TB0>     INFO: Test took 1466ms.
[17:06:56.134] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:06:56.641] <TB0>     INFO: Expecting 2560 events.
[17:06:57.598] <TB0>     INFO: 2560 events read in total (242ms).
[17:06:57.599] <TB0>     INFO: Test took 1465ms.
[17:06:57.601] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:06:58.108] <TB0>     INFO: Expecting 2560 events.
[17:06:59.068] <TB0>     INFO: 2560 events read in total (245ms).
[17:06:59.068] <TB0>     INFO: Test took 1467ms.
[17:06:59.070] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:06:59.577] <TB0>     INFO: Expecting 2560 events.
[17:07:00.534] <TB0>     INFO: 2560 events read in total (242ms).
[17:07:00.534] <TB0>     INFO: Test took 1464ms.
[17:07:00.536] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:01.043] <TB0>     INFO: Expecting 2560 events.
[17:07:01.000] <TB0>     INFO: 2560 events read in total (242ms).
[17:07:01.001] <TB0>     INFO: Test took 1465ms.
[17:07:01.002] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:02.510] <TB0>     INFO: Expecting 2560 events.
[17:07:03.467] <TB0>     INFO: 2560 events read in total (242ms).
[17:07:03.468] <TB0>     INFO: Test took 1466ms.
[17:07:03.470] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:03.978] <TB0>     INFO: Expecting 2560 events.
[17:07:04.935] <TB0>     INFO: 2560 events read in total (242ms).
[17:07:04.936] <TB0>     INFO: Test took 1466ms.
[17:07:04.938] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:05.445] <TB0>     INFO: Expecting 2560 events.
[17:07:06.405] <TB0>     INFO: 2560 events read in total (246ms).
[17:07:06.405] <TB0>     INFO: Test took 1467ms.
[17:07:06.407] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:06.914] <TB0>     INFO: Expecting 2560 events.
[17:07:07.871] <TB0>     INFO: 2560 events read in total (243ms).
[17:07:07.872] <TB0>     INFO: Test took 1465ms.
[17:07:07.875] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:08.380] <TB0>     INFO: Expecting 2560 events.
[17:07:09.339] <TB0>     INFO: 2560 events read in total (244ms).
[17:07:09.339] <TB0>     INFO: Test took 1464ms.
[17:07:09.342] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:09.849] <TB0>     INFO: Expecting 2560 events.
[17:07:10.806] <TB0>     INFO: 2560 events read in total (242ms).
[17:07:10.806] <TB0>     INFO: Test took 1465ms.
[17:07:10.809] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:11.316] <TB0>     INFO: Expecting 2560 events.
[17:07:12.277] <TB0>     INFO: 2560 events read in total (246ms).
[17:07:12.277] <TB0>     INFO: Test took 1468ms.
[17:07:12.280] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:12.786] <TB0>     INFO: Expecting 2560 events.
[17:07:13.749] <TB0>     INFO: 2560 events read in total (248ms).
[17:07:13.750] <TB0>     INFO: Test took 1471ms.
[17:07:13.753] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:14.258] <TB0>     INFO: Expecting 2560 events.
[17:07:15.219] <TB0>     INFO: 2560 events read in total (246ms).
[17:07:15.219] <TB0>     INFO: Test took 1466ms.
[17:07:15.221] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:15.729] <TB0>     INFO: Expecting 2560 events.
[17:07:16.686] <TB0>     INFO: 2560 events read in total (242ms).
[17:07:16.687] <TB0>     INFO: Test took 1466ms.
[17:07:16.689] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:17.196] <TB0>     INFO: Expecting 2560 events.
[17:07:18.155] <TB0>     INFO: 2560 events read in total (244ms).
[17:07:18.156] <TB0>     INFO: Test took 1467ms.
[17:07:18.157] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:18.664] <TB0>     INFO: Expecting 2560 events.
[17:07:19.626] <TB0>     INFO: 2560 events read in total (247ms).
[17:07:19.626] <TB0>     INFO: Test took 1469ms.
[17:07:19.628] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:20.135] <TB0>     INFO: Expecting 2560 events.
[17:07:21.096] <TB0>     INFO: 2560 events read in total (247ms).
[17:07:21.096] <TB0>     INFO: Test took 1468ms.
[17:07:21.098] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:21.605] <TB0>     INFO: Expecting 2560 events.
[17:07:22.564] <TB0>     INFO: 2560 events read in total (244ms).
[17:07:22.564] <TB0>     INFO: Test took 1466ms.
[17:07:22.566] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:23.075] <TB0>     INFO: Expecting 2560 events.
[17:07:24.032] <TB0>     INFO: 2560 events read in total (241ms).
[17:07:24.032] <TB0>     INFO: Test took 1466ms.
[17:07:24.034] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:24.542] <TB0>     INFO: Expecting 2560 events.
[17:07:25.504] <TB0>     INFO: 2560 events read in total (248ms).
[17:07:25.504] <TB0>     INFO: Test took 1470ms.
[17:07:25.506] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:26.014] <TB0>     INFO: Expecting 2560 events.
[17:07:26.971] <TB0>     INFO: 2560 events read in total (243ms).
[17:07:26.971] <TB0>     INFO: Test took 1465ms.
[17:07:26.973] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:27.483] <TB0>     INFO: Expecting 2560 events.
[17:07:28.440] <TB0>     INFO: 2560 events read in total (242ms).
[17:07:28.440] <TB0>     INFO: Test took 1467ms.
[17:07:28.442] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:28.950] <TB0>     INFO: Expecting 2560 events.
[17:07:29.910] <TB0>     INFO: 2560 events read in total (245ms).
[17:07:29.911] <TB0>     INFO: Test took 1469ms.
[17:07:29.913] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:07:30.420] <TB0>     INFO: Expecting 2560 events.
[17:07:31.381] <TB0>     INFO: 2560 events read in total (247ms).
[17:07:31.382] <TB0>     INFO: Test took 1470ms.
[17:07:32.416] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 478 seconds
[17:07:32.417] <TB0>     INFO: PH scale (per ROC):    83  75  85  83  79  72  79  80  87  84  80  75  83  83  81  79
[17:07:32.417] <TB0>     INFO: PH offset (per ROC):  165 189 150 149 169 175 173 161 155 173 174 175 170 161 167 171
[17:07:32.591] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:07:32.593] <TB0>     INFO: ######################################################################
[17:07:32.594] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:07:32.594] <TB0>     INFO: ######################################################################
[17:07:32.594] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:07:32.610] <TB0>     INFO: scanning low vcal = 10
[17:07:32.961] <TB0>     INFO: Expecting 41600 events.
[17:07:36.690] <TB0>     INFO: 41600 events read in total (3015ms).
[17:07:36.691] <TB0>     INFO: Test took 4081ms.
[17:07:36.694] <TB0>     INFO: scanning low vcal = 20
[17:07:37.202] <TB0>     INFO: Expecting 41600 events.
[17:07:40.923] <TB0>     INFO: 41600 events read in total (3006ms).
[17:07:40.924] <TB0>     INFO: Test took 4230ms.
[17:07:40.926] <TB0>     INFO: scanning low vcal = 30
[17:07:41.433] <TB0>     INFO: Expecting 41600 events.
[17:07:45.166] <TB0>     INFO: 41600 events read in total (3018ms).
[17:07:45.167] <TB0>     INFO: Test took 4241ms.
[17:07:45.169] <TB0>     INFO: scanning low vcal = 40
[17:07:45.673] <TB0>     INFO: Expecting 41600 events.
[17:07:49.926] <TB0>     INFO: 41600 events read in total (3538ms).
[17:07:49.927] <TB0>     INFO: Test took 4758ms.
[17:07:49.930] <TB0>     INFO: scanning low vcal = 50
[17:07:50.352] <TB0>     INFO: Expecting 41600 events.
[17:07:54.613] <TB0>     INFO: 41600 events read in total (3545ms).
[17:07:54.614] <TB0>     INFO: Test took 4684ms.
[17:07:54.617] <TB0>     INFO: scanning low vcal = 60
[17:07:55.043] <TB0>     INFO: Expecting 41600 events.
[17:07:59.310] <TB0>     INFO: 41600 events read in total (3552ms).
[17:07:59.311] <TB0>     INFO: Test took 4694ms.
[17:07:59.313] <TB0>     INFO: scanning low vcal = 70
[17:07:59.740] <TB0>     INFO: Expecting 41600 events.
[17:08:04.017] <TB0>     INFO: 41600 events read in total (3562ms).
[17:08:04.018] <TB0>     INFO: Test took 4705ms.
[17:08:04.021] <TB0>     INFO: scanning low vcal = 80
[17:08:04.445] <TB0>     INFO: Expecting 41600 events.
[17:08:08.728] <TB0>     INFO: 41600 events read in total (3568ms).
[17:08:08.728] <TB0>     INFO: Test took 4707ms.
[17:08:08.731] <TB0>     INFO: scanning low vcal = 90
[17:08:09.157] <TB0>     INFO: Expecting 41600 events.
[17:08:13.413] <TB0>     INFO: 41600 events read in total (3541ms).
[17:08:13.414] <TB0>     INFO: Test took 4683ms.
[17:08:13.418] <TB0>     INFO: scanning low vcal = 100
[17:08:13.841] <TB0>     INFO: Expecting 41600 events.
[17:08:18.235] <TB0>     INFO: 41600 events read in total (3679ms).
[17:08:18.236] <TB0>     INFO: Test took 4818ms.
[17:08:18.239] <TB0>     INFO: scanning low vcal = 110
[17:08:18.661] <TB0>     INFO: Expecting 41600 events.
[17:08:22.916] <TB0>     INFO: 41600 events read in total (3539ms).
[17:08:22.917] <TB0>     INFO: Test took 4678ms.
[17:08:22.919] <TB0>     INFO: scanning low vcal = 120
[17:08:23.345] <TB0>     INFO: Expecting 41600 events.
[17:08:27.614] <TB0>     INFO: 41600 events read in total (3553ms).
[17:08:27.615] <TB0>     INFO: Test took 4696ms.
[17:08:27.618] <TB0>     INFO: scanning low vcal = 130
[17:08:28.043] <TB0>     INFO: Expecting 41600 events.
[17:08:32.304] <TB0>     INFO: 41600 events read in total (3546ms).
[17:08:32.305] <TB0>     INFO: Test took 4687ms.
[17:08:32.308] <TB0>     INFO: scanning low vcal = 140
[17:08:32.730] <TB0>     INFO: Expecting 41600 events.
[17:08:36.002] <TB0>     INFO: 41600 events read in total (3557ms).
[17:08:36.002] <TB0>     INFO: Test took 4694ms.
[17:08:37.005] <TB0>     INFO: scanning low vcal = 150
[17:08:37.432] <TB0>     INFO: Expecting 41600 events.
[17:08:41.736] <TB0>     INFO: 41600 events read in total (3589ms).
[17:08:41.736] <TB0>     INFO: Test took 4731ms.
[17:08:41.740] <TB0>     INFO: scanning low vcal = 160
[17:08:42.165] <TB0>     INFO: Expecting 41600 events.
[17:08:46.455] <TB0>     INFO: 41600 events read in total (3576ms).
[17:08:46.456] <TB0>     INFO: Test took 4716ms.
[17:08:46.459] <TB0>     INFO: scanning low vcal = 170
[17:08:46.880] <TB0>     INFO: Expecting 41600 events.
[17:08:51.153] <TB0>     INFO: 41600 events read in total (3559ms).
[17:08:51.154] <TB0>     INFO: Test took 4695ms.
[17:08:51.158] <TB0>     INFO: scanning low vcal = 180
[17:08:51.583] <TB0>     INFO: Expecting 41600 events.
[17:08:55.845] <TB0>     INFO: 41600 events read in total (3547ms).
[17:08:55.845] <TB0>     INFO: Test took 4686ms.
[17:08:55.848] <TB0>     INFO: scanning low vcal = 190
[17:08:56.271] <TB0>     INFO: Expecting 41600 events.
[17:09:00.556] <TB0>     INFO: 41600 events read in total (3570ms).
[17:09:00.556] <TB0>     INFO: Test took 4708ms.
[17:09:00.559] <TB0>     INFO: scanning low vcal = 200
[17:09:00.985] <TB0>     INFO: Expecting 41600 events.
[17:09:05.256] <TB0>     INFO: 41600 events read in total (3556ms).
[17:09:05.258] <TB0>     INFO: Test took 4699ms.
[17:09:05.262] <TB0>     INFO: scanning low vcal = 210
[17:09:05.684] <TB0>     INFO: Expecting 41600 events.
[17:09:09.951] <TB0>     INFO: 41600 events read in total (3552ms).
[17:09:09.952] <TB0>     INFO: Test took 4690ms.
[17:09:09.955] <TB0>     INFO: scanning low vcal = 220
[17:09:10.377] <TB0>     INFO: Expecting 41600 events.
[17:09:14.664] <TB0>     INFO: 41600 events read in total (3572ms).
[17:09:14.664] <TB0>     INFO: Test took 4709ms.
[17:09:14.667] <TB0>     INFO: scanning low vcal = 230
[17:09:15.095] <TB0>     INFO: Expecting 41600 events.
[17:09:19.369] <TB0>     INFO: 41600 events read in total (3558ms).
[17:09:19.370] <TB0>     INFO: Test took 4701ms.
[17:09:19.373] <TB0>     INFO: scanning low vcal = 240
[17:09:19.798] <TB0>     INFO: Expecting 41600 events.
[17:09:24.077] <TB0>     INFO: 41600 events read in total (3564ms).
[17:09:24.078] <TB0>     INFO: Test took 4705ms.
[17:09:24.081] <TB0>     INFO: scanning low vcal = 250
[17:09:24.511] <TB0>     INFO: Expecting 41600 events.
[17:09:28.775] <TB0>     INFO: 41600 events read in total (3549ms).
[17:09:28.775] <TB0>     INFO: Test took 4693ms.
[17:09:28.779] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:09:29.201] <TB0>     INFO: Expecting 41600 events.
[17:09:33.466] <TB0>     INFO: 41600 events read in total (3550ms).
[17:09:33.467] <TB0>     INFO: Test took 4687ms.
[17:09:33.471] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:09:33.895] <TB0>     INFO: Expecting 41600 events.
[17:09:38.162] <TB0>     INFO: 41600 events read in total (3552ms).
[17:09:38.165] <TB0>     INFO: Test took 4694ms.
[17:09:38.168] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:09:38.591] <TB0>     INFO: Expecting 41600 events.
[17:09:42.841] <TB0>     INFO: 41600 events read in total (3535ms).
[17:09:42.842] <TB0>     INFO: Test took 4674ms.
[17:09:42.846] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:09:43.271] <TB0>     INFO: Expecting 41600 events.
[17:09:47.533] <TB0>     INFO: 41600 events read in total (3547ms).
[17:09:47.534] <TB0>     INFO: Test took 4688ms.
[17:09:47.537] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:09:47.964] <TB0>     INFO: Expecting 41600 events.
[17:09:52.239] <TB0>     INFO: 41600 events read in total (3560ms).
[17:09:52.240] <TB0>     INFO: Test took 4703ms.
[17:09:52.810] <TB0>     INFO: PixTestGainPedestal::measure() done 
[17:09:52.813] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:09:52.813] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:09:52.813] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:09:52.813] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:09:52.813] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:09:52.814] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:09:52.814] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:09:52.814] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:09:52.814] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:09:52.815] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:09:52.815] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:09:52.815] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:09:52.815] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:09:52.815] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:09:52.815] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:09:52.815] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:10:31.383] <TB0>     INFO: PixTestGainPedestal::fit() done
[17:10:31.384] <TB0>     INFO: non-linearity mean:  0.959 0.956 0.959 0.962 0.951 0.961 0.961 0.954 0.962 0.962 0.956 0.957 0.955 0.955 0.958 0.963
[17:10:31.384] <TB0>     INFO: non-linearity RMS:   0.006 0.006 0.005 0.005 0.007 0.006 0.006 0.006 0.005 0.005 0.006 0.007 0.006 0.006 0.006 0.006
[17:10:31.384] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:10:31.407] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:10:31.430] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:10:31.452] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:10:31.475] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:10:31.497] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:10:31.519] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:10:31.542] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:10:31.564] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:10:31.586] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:10:31.608] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:10:31.631] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:10:31.653] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:10:31.675] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:10:31.698] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:10:31.720] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-2-04_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:10:31.742] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[17:10:31.742] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:10:31.750] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:10:31.750] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:10:31.752] <TB0>     INFO: ######################################################################
[17:10:31.752] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:10:31.752] <TB0>     INFO: ######################################################################
[17:10:31.755] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:10:31.765] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:10:31.765] <TB0>     INFO:     run 1 of 1
[17:10:31.765] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:10:32.118] <TB0>     INFO: Expecting 3120000 events.
[17:11:23.007] <TB0>     INFO: 1271690 events read in total (50174ms).
[17:12:12.538] <TB0>     INFO: 2536675 events read in total (99705ms).
[17:12:35.407] <TB0>     INFO: 3120000 events read in total (122574ms).
[17:12:35.451] <TB0>     INFO: Test took 123687ms.
[17:12:35.528] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:12:35.673] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:12:37.153] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:12:38.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:12:40.202] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:12:41.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:12:43.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:12:44.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:12:46.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:12:47.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:12:49.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:12:50.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:12:52.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:12:53.638] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:12:55.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:12:56.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:12:57.985] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:12:59.441] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385183744
[17:12:59.476] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:12:59.476] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3899, RMS = 1.23518
[17:12:59.476] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:12:59.476] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:12:59.476] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.961, RMS = 2.08368
[17:12:59.476] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:12:59.477] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:12:59.477] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.3826, RMS = 2.22434
[17:12:59.477] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[17:12:59.477] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:12:59.477] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.9779, RMS = 2.0793
[17:12:59.477] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[17:12:59.480] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:12:59.480] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.472, RMS = 1.25311
[17:12:59.480] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:12:59.480] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:12:59.480] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7988, RMS = 1.91316
[17:12:59.480] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:12:59.482] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:12:59.482] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.3722, RMS = 1.71496
[17:12:59.482] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:12:59.482] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:12:59.482] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.1533, RMS = 1.93461
[17:12:59.482] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[17:12:59.484] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:12:59.484] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8232, RMS = 1.81399
[17:12:59.484] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:12:59.484] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:12:59.484] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.6311, RMS = 2.67432
[17:12:59.484] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:12:59.485] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:12:59.485] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.2001, RMS = 2.11343
[17:12:59.485] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[17:12:59.485] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:12:59.485] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4133, RMS = 1.43743
[17:12:59.485] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:12:59.487] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:12:59.487] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.4838, RMS = 1.37782
[17:12:59.487] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[17:12:59.487] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:12:59.487] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6017, RMS = 1.66184
[17:12:59.487] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[17:12:59.492] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:12:59.492] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6128, RMS = 0.986728
[17:12:59.492] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:12:59.492] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:12:59.492] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6705, RMS = 1.60164
[17:12:59.492] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:12:59.493] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:12:59.493] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5525, RMS = 1.67156
[17:12:59.493] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:12:59.493] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:12:59.493] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7045, RMS = 1.90353
[17:12:59.493] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:12:59.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:12:59.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.8199, RMS = 1.76947
[17:12:59.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[17:12:59.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:12:59.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.9159, RMS = 1.81272
[17:12:59.495] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[17:12:59.496] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:12:59.496] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.2647, RMS = 1.89364
[17:12:59.496] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:12:59.496] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:12:59.496] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.3334, RMS = 2.09721
[17:12:59.496] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:12:59.497] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:12:59.497] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.1046, RMS = 1.86917
[17:12:59.498] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:12:59.498] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:12:59.498] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9807, RMS = 1.87561
[17:12:59.498] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:12:59.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:12:59.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5736, RMS = 1.17236
[17:12:59.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:12:59.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:12:59.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0587, RMS = 1.43131
[17:12:59.499] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:12:59.500] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:12:59.500] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1251, RMS = 1.62413
[17:12:59.500] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:12:59.500] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:12:59.500] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2967, RMS = 1.76767
[17:12:59.500] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:12:59.501] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:12:59.501] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8769, RMS = 1.18255
[17:12:59.501] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:12:59.501] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:12:59.501] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3555, RMS = 1.47253
[17:12:59.502] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:12:59.503] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:12:59.503] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1066, RMS = 1.31836
[17:12:59.503] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:12:59.503] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:12:59.503] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.274, RMS = 1.62433
[17:12:59.503] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:12:59.511] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[17:12:59.511] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    1    0    1    0    0    0    0    0    0
[17:12:59.511] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:12:59.615] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:12:59.615] <TB0>     INFO: enter test to run
[17:12:59.615] <TB0>     INFO:   test:  no parameter change
[17:12:59.616] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 379.4mA
[17:12:59.617] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 459.8mA
[17:12:59.617] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.2 C
[17:12:59.617] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:13:00.062] <TB0>    QUIET: Connection to board 133 closed.
[17:13:00.063] <TB0>     INFO: pXar: this is the end, my friend
[17:13:00.063] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
