Start time: 14:28:04 on Dec 23,2025
qverilog fun_test.sv 
-- Compiling module test

Top level modules:
	test
** Fatal: (SIGINT) Compile interrupted.
Verilog Compiler exiting
End time: 14:28:20 on Dec 23,2025, Elapsed time: 0:00:16
Errors: 1, Warnings: 0
le recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test(fast)
# run -all
# fibo[0]=0
# fibo[1]=1
# Break key hit
