# Details

Date : 2023-03-30 23:01:06

Directory d:\\TLProject\\Verilog\\cpu\\TL_RISCV_CPU\\src

Total : 8 files, 133 codes, 4 comments, 16 blanks, all 153 lines

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Files

| filename                        | language | code | comment | blank | total |
| :------------------------------ | :------- | ---: | ------: | ----: | ----: |
| [src/ALU.v](/src/ALU.v)         | Verilog  |   35 |       0 |     5 |    40 |
| [src/Control.v](/src/Control.v) | Verilog  |   20 |       0 |     1 |    21 |
| [src/ImmGen.v](/src/ImmGen.v)   | Verilog  |   10 |       0 |     1 |    11 |
| [src/Mux2to1.v](/src/Mux2to1.v) | Verilog  |    6 |       0 |     1 |     7 |
| [src/PC.v](/src/PC.v)           | Verilog  |   12 |       0 |     1 |    13 |
| [src/ROM.v](/src/ROM.v)         | Verilog  |   17 |       4 |     3 |    24 |
| [src/Regs.v](/src/Regs.v)       | Verilog  |   17 |       0 |     3 |    20 |
| [src/cpu_top.v](/src/cpu_top.v) | Verilog  |   16 |       0 |     1 |    17 |

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)
