#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000024ded62ca90 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000024ded6bf5c0_0 .net "PC", 31 0, L_0000024ded74b770;  1 drivers
v0000024ded6bf7a0_0 .net "cycles_consumed", 31 0, v0000024ded6be8a0_0;  1 drivers
v0000024ded6be4e0_0 .var "input_clk", 0 0;
v0000024ded6be6c0_0 .var "rst", 0 0;
S_0000024ded449f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000024ded62ca90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000024ded6013f0 .functor NOR 1, v0000024ded6be4e0_0, v0000024ded6af130_0, C4<0>, C4<0>;
L_0000024ded601230 .functor AND 1, v0000024ded695b10_0, v0000024ded694df0_0, C4<1>, C4<1>;
L_0000024ded601af0 .functor AND 1, L_0000024ded601230, L_0000024ded6be800, C4<1>, C4<1>;
L_0000024ded600eb0 .functor AND 1, v0000024ded684610_0, v0000024ded6841b0_0, C4<1>, C4<1>;
L_0000024ded601620 .functor AND 1, L_0000024ded600eb0, L_0000024ded6be940, C4<1>, C4<1>;
L_0000024ded602110 .functor AND 1, v0000024ded6adab0_0, v0000024ded6ad970_0, C4<1>, C4<1>;
L_0000024ded601bd0 .functor AND 1, L_0000024ded602110, L_0000024ded6be9e0, C4<1>, C4<1>;
L_0000024ded6020a0 .functor AND 1, v0000024ded695b10_0, v0000024ded694df0_0, C4<1>, C4<1>;
L_0000024ded6007b0 .functor AND 1, L_0000024ded6020a0, L_0000024ded6bf8e0, C4<1>, C4<1>;
L_0000024ded600890 .functor AND 1, v0000024ded684610_0, v0000024ded6841b0_0, C4<1>, C4<1>;
L_0000024ded600970 .functor AND 1, L_0000024ded600890, L_0000024ded6bf980, C4<1>, C4<1>;
L_0000024ded6009e0 .functor AND 1, v0000024ded6adab0_0, v0000024ded6ad970_0, C4<1>, C4<1>;
L_0000024ded601000 .functor AND 1, L_0000024ded6009e0, L_0000024ded6bfac0, C4<1>, C4<1>;
L_0000024ded6c6310 .functor NOT 1, L_0000024ded6013f0, C4<0>, C4<0>, C4<0>;
L_0000024ded6c5f20 .functor NOT 1, L_0000024ded6013f0, C4<0>, C4<0>, C4<0>;
L_0000024ded72f3b0 .functor NOT 1, L_0000024ded6013f0, C4<0>, C4<0>, C4<0>;
L_0000024ded730060 .functor NOT 1, L_0000024ded6013f0, C4<0>, C4<0>, C4<0>;
L_0000024ded7301b0 .functor NOT 1, L_0000024ded6013f0, C4<0>, C4<0>, C4<0>;
L_0000024ded74b770 .functor BUFZ 32, v0000024ded6ac6b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024ded6afef0_0 .net "EX1_ALU_OPER1", 31 0, L_0000024ded6c7260;  1 drivers
v0000024ded6b03f0_0 .net "EX1_ALU_OPER2", 31 0, L_0000024ded72fab0;  1 drivers
v0000024ded6b17f0_0 .net "EX1_PC", 31 0, v0000024ded692410_0;  1 drivers
v0000024ded6b0350_0 .net "EX1_PFC", 31 0, v0000024ded692af0_0;  1 drivers
v0000024ded6b0490_0 .net "EX1_PFC_to_IF", 31 0, L_0000024ded6c3f80;  1 drivers
v0000024ded6b1a70_0 .net "EX1_forward_to_B", 31 0, v0000024ded693b30_0;  1 drivers
v0000024ded6b02b0_0 .net "EX1_is_beq", 0 0, v0000024ded692a50_0;  1 drivers
v0000024ded6b1bb0_0 .net "EX1_is_bne", 0 0, v0000024ded693f90_0;  1 drivers
v0000024ded6b0e90_0 .net "EX1_is_jal", 0 0, v0000024ded693d10_0;  1 drivers
v0000024ded6b2010_0 .net "EX1_is_jr", 0 0, v0000024ded692d70_0;  1 drivers
v0000024ded6b0cb0_0 .net "EX1_is_oper2_immed", 0 0, v0000024ded6924b0_0;  1 drivers
v0000024ded6b1390_0 .net "EX1_memread", 0 0, v0000024ded693c70_0;  1 drivers
v0000024ded6b0530_0 .net "EX1_memwrite", 0 0, v0000024ded691d30_0;  1 drivers
v0000024ded6b20b0_0 .net "EX1_opcode", 11 0, v0000024ded694030_0;  1 drivers
v0000024ded6b0d50_0 .net "EX1_predicted", 0 0, v0000024ded693590_0;  1 drivers
v0000024ded6b05d0_0 .net "EX1_rd_ind", 4 0, v0000024ded693630_0;  1 drivers
v0000024ded6b14d0_0 .net "EX1_rd_indzero", 0 0, v0000024ded693bd0_0;  1 drivers
v0000024ded6b1ed0_0 .net "EX1_regwrite", 0 0, v0000024ded6922d0_0;  1 drivers
v0000024ded6b1b10_0 .net "EX1_rs1", 31 0, v0000024ded6938b0_0;  1 drivers
v0000024ded6b00d0_0 .net "EX1_rs1_ind", 4 0, v0000024ded693db0_0;  1 drivers
v0000024ded6b1570_0 .net "EX1_rs2", 31 0, v0000024ded693a90_0;  1 drivers
v0000024ded6b2150_0 .net "EX1_rs2_ind", 4 0, v0000024ded6940d0_0;  1 drivers
v0000024ded6b1250_0 .net "EX1_rs2_out", 31 0, L_0000024ded72f730;  1 drivers
v0000024ded6b07b0_0 .net "EX2_ALU_OPER1", 31 0, v0000024ded694b70_0;  1 drivers
v0000024ded6b2330_0 .net "EX2_ALU_OPER2", 31 0, v0000024ded695610_0;  1 drivers
v0000024ded6b0df0_0 .net "EX2_ALU_OUT", 31 0, L_0000024ded6c24a0;  1 drivers
v0000024ded6b16b0_0 .net "EX2_PC", 31 0, v0000024ded694fd0_0;  1 drivers
v0000024ded6b1430_0 .net "EX2_PFC_to_IF", 31 0, v0000024ded694710_0;  1 drivers
v0000024ded6b0b70_0 .net "EX2_forward_to_B", 31 0, v0000024ded6945d0_0;  1 drivers
v0000024ded6b1c50_0 .net "EX2_is_beq", 0 0, v0000024ded695bb0_0;  1 drivers
v0000024ded6b1cf0_0 .net "EX2_is_bne", 0 0, v0000024ded694ad0_0;  1 drivers
v0000024ded6b21f0_0 .net "EX2_is_jal", 0 0, v0000024ded694990_0;  1 drivers
v0000024ded6b1610_0 .net "EX2_is_jr", 0 0, v0000024ded694e90_0;  1 drivers
v0000024ded6b2290_0 .net "EX2_is_oper2_immed", 0 0, v0000024ded6956b0_0;  1 drivers
v0000024ded6b0ad0_0 .net "EX2_memread", 0 0, v0000024ded695750_0;  1 drivers
v0000024ded6b1930_0 .net "EX2_memwrite", 0 0, v0000024ded695110_0;  1 drivers
v0000024ded6b0850_0 .net "EX2_opcode", 11 0, v0000024ded694d50_0;  1 drivers
v0000024ded6b0990_0 .net "EX2_predicted", 0 0, v0000024ded695390_0;  1 drivers
v0000024ded6b1750_0 .net "EX2_rd_ind", 4 0, v0000024ded695890_0;  1 drivers
v0000024ded6aff90_0 .net "EX2_rd_indzero", 0 0, v0000024ded694df0_0;  1 drivers
v0000024ded6b0fd0_0 .net "EX2_regwrite", 0 0, v0000024ded695b10_0;  1 drivers
v0000024ded6b1890_0 .net "EX2_rs1", 31 0, v0000024ded694530_0;  1 drivers
v0000024ded6b1d90_0 .net "EX2_rs1_ind", 4 0, v0000024ded694a30_0;  1 drivers
v0000024ded6b0170_0 .net "EX2_rs2_ind", 4 0, v0000024ded6952f0_0;  1 drivers
v0000024ded6b0670_0 .net "EX2_rs2_out", 31 0, v0000024ded694f30_0;  1 drivers
v0000024ded6b2510_0 .net "ID_INST", 31 0, v0000024ded698b40_0;  1 drivers
v0000024ded6b19d0_0 .net "ID_PC", 31 0, v0000024ded698d20_0;  1 drivers
v0000024ded6b23d0_0 .net "ID_PFC_to_EX", 31 0, L_0000024ded6c0c40;  1 drivers
v0000024ded6b11b0_0 .net "ID_PFC_to_IF", 31 0, L_0000024ded6c1000;  1 drivers
v0000024ded6b0710_0 .net "ID_forward_to_B", 31 0, L_0000024ded6c16e0;  1 drivers
v0000024ded6b2470_0 .net "ID_is_beq", 0 0, L_0000024ded6bffc0;  1 drivers
v0000024ded6b0030_0 .net "ID_is_bne", 0 0, L_0000024ded6c0100;  1 drivers
v0000024ded6b0a30_0 .net "ID_is_j", 0 0, L_0000024ded6c2680;  1 drivers
v0000024ded6b2650_0 .net "ID_is_jal", 0 0, L_0000024ded6c4160;  1 drivers
v0000024ded6b1110_0 .net "ID_is_jr", 0 0, L_0000024ded6c01a0;  1 drivers
v0000024ded6b1070_0 .net "ID_is_oper2_immed", 0 0, L_0000024ded6c6230;  1 drivers
v0000024ded6b12f0_0 .net "ID_memread", 0 0, L_0000024ded6c3da0;  1 drivers
v0000024ded6b0210_0 .net "ID_memwrite", 0 0, L_0000024ded6c4660;  1 drivers
v0000024ded6b25b0_0 .net "ID_opcode", 11 0, v0000024ded6acd90_0;  1 drivers
v0000024ded6b08f0_0 .net "ID_predicted", 0 0, v0000024ded69a580_0;  1 drivers
v0000024ded6b2bf0_0 .net "ID_rd_ind", 4 0, v0000024ded6ab0d0_0;  1 drivers
v0000024ded6b2ab0_0 .net "ID_regwrite", 0 0, L_0000024ded6c4020;  1 drivers
v0000024ded6b28d0_0 .net "ID_rs1", 31 0, v0000024ded69e040_0;  1 drivers
v0000024ded6b2b50_0 .net "ID_rs1_ind", 4 0, v0000024ded6ab350_0;  1 drivers
v0000024ded6b2c90_0 .net "ID_rs2", 31 0, v0000024ded69e4a0_0;  1 drivers
v0000024ded6b2dd0_0 .net "ID_rs2_ind", 4 0, v0000024ded6abad0_0;  1 drivers
v0000024ded6b2830_0 .net "IF_INST", 31 0, L_0000024ded6c6bd0;  1 drivers
v0000024ded6b2970_0 .net "IF_pc", 31 0, v0000024ded6ac6b0_0;  1 drivers
v0000024ded6b2a10_0 .net "MEM_ALU_OUT", 31 0, v0000024ded683ad0_0;  1 drivers
v0000024ded6b2d30_0 .net "MEM_Data_mem_out", 31 0, v0000024ded6ae190_0;  1 drivers
v0000024ded6b26f0_0 .net "MEM_memread", 0 0, v0000024ded683b70_0;  1 drivers
v0000024ded6b2790_0 .net "MEM_memwrite", 0 0, v0000024ded6835d0_0;  1 drivers
v0000024ded6beda0_0 .net "MEM_opcode", 11 0, v0000024ded684110_0;  1 drivers
v0000024ded6bd5e0_0 .net "MEM_rd_ind", 4 0, v0000024ded682630_0;  1 drivers
v0000024ded6beb20_0 .net "MEM_rd_indzero", 0 0, v0000024ded6841b0_0;  1 drivers
v0000024ded6bfc00_0 .net "MEM_regwrite", 0 0, v0000024ded684610_0;  1 drivers
v0000024ded6bea80_0 .net "MEM_rs2", 31 0, v0000024ded683490_0;  1 drivers
v0000024ded6bf0c0_0 .net "PC", 31 0, L_0000024ded74b770;  alias, 1 drivers
v0000024ded6bf520_0 .net "STALL_ID1_FLUSH", 0 0, v0000024ded699180_0;  1 drivers
v0000024ded6be300_0 .net "STALL_ID2_FLUSH", 0 0, v0000024ded699fe0_0;  1 drivers
v0000024ded6be440_0 .net "STALL_IF_FLUSH", 0 0, v0000024ded69d8c0_0;  1 drivers
v0000024ded6be580_0 .net "WB_ALU_OUT", 31 0, v0000024ded6aeb90_0;  1 drivers
v0000024ded6bd7c0_0 .net "WB_Data_mem_out", 31 0, v0000024ded6aeff0_0;  1 drivers
v0000024ded6bf160_0 .net "WB_memread", 0 0, v0000024ded6ad8d0_0;  1 drivers
v0000024ded6bdf40_0 .net "WB_rd_ind", 4 0, v0000024ded6af090_0;  1 drivers
v0000024ded6bdae0_0 .net "WB_rd_indzero", 0 0, v0000024ded6ad970_0;  1 drivers
v0000024ded6bfb60_0 .net "WB_regwrite", 0 0, v0000024ded6adab0_0;  1 drivers
v0000024ded6bdfe0_0 .net "Wrong_prediction", 0 0, L_0000024ded730140;  1 drivers
v0000024ded6bdb80_0 .net *"_ivl_1", 0 0, L_0000024ded601230;  1 drivers
v0000024ded6bf2a0_0 .net *"_ivl_13", 0 0, L_0000024ded602110;  1 drivers
v0000024ded6bd4a0_0 .net *"_ivl_14", 0 0, L_0000024ded6be9e0;  1 drivers
v0000024ded6bec60_0 .net *"_ivl_19", 0 0, L_0000024ded6020a0;  1 drivers
v0000024ded6bf700_0 .net *"_ivl_2", 0 0, L_0000024ded6be800;  1 drivers
v0000024ded6bf340_0 .net *"_ivl_20", 0 0, L_0000024ded6bf8e0;  1 drivers
v0000024ded6bed00_0 .net *"_ivl_25", 0 0, L_0000024ded600890;  1 drivers
v0000024ded6bd900_0 .net *"_ivl_26", 0 0, L_0000024ded6bf980;  1 drivers
v0000024ded6bd9a0_0 .net *"_ivl_31", 0 0, L_0000024ded6009e0;  1 drivers
v0000024ded6bebc0_0 .net *"_ivl_32", 0 0, L_0000024ded6bfac0;  1 drivers
v0000024ded6be080_0 .net *"_ivl_40", 31 0, L_0000024ded6c25e0;  1 drivers
L_0000024ded6e0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ded6bf200_0 .net *"_ivl_43", 26 0, L_0000024ded6e0c58;  1 drivers
L_0000024ded6e0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ded6be760_0 .net/2u *"_ivl_44", 31 0, L_0000024ded6e0ca0;  1 drivers
v0000024ded6bd860_0 .net *"_ivl_52", 31 0, L_0000024ded735b50;  1 drivers
L_0000024ded6e0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ded6bd680_0 .net *"_ivl_55", 26 0, L_0000024ded6e0d30;  1 drivers
L_0000024ded6e0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ded6bd540_0 .net/2u *"_ivl_56", 31 0, L_0000024ded6e0d78;  1 drivers
v0000024ded6be120_0 .net *"_ivl_7", 0 0, L_0000024ded600eb0;  1 drivers
v0000024ded6be1c0_0 .net *"_ivl_8", 0 0, L_0000024ded6be940;  1 drivers
v0000024ded6be260_0 .net "alu_selA", 1 0, L_0000024ded6bf840;  1 drivers
v0000024ded6bf3e0_0 .net "alu_selB", 1 0, L_0000024ded6c1b40;  1 drivers
v0000024ded6bf020_0 .net "clk", 0 0, L_0000024ded6013f0;  1 drivers
v0000024ded6be8a0_0 .var "cycles_consumed", 31 0;
v0000024ded6be620_0 .net "exhaz", 0 0, L_0000024ded601620;  1 drivers
v0000024ded6bee40_0 .net "exhaz2", 0 0, L_0000024ded600970;  1 drivers
v0000024ded6bfa20_0 .net "hlt", 0 0, v0000024ded6af130_0;  1 drivers
v0000024ded6bf660_0 .net "idhaz", 0 0, L_0000024ded601af0;  1 drivers
v0000024ded6be3a0_0 .net "idhaz2", 0 0, L_0000024ded6007b0;  1 drivers
v0000024ded6bd720_0 .net "if_id_write", 0 0, v0000024ded69c600_0;  1 drivers
v0000024ded6bde00_0 .net "input_clk", 0 0, v0000024ded6be4e0_0;  1 drivers
v0000024ded6bda40_0 .net "is_branch_and_taken", 0 0, L_0000024ded6c6d20;  1 drivers
v0000024ded6bf480_0 .net "memhaz", 0 0, L_0000024ded601bd0;  1 drivers
v0000024ded6bdc20_0 .net "memhaz2", 0 0, L_0000024ded601000;  1 drivers
v0000024ded6beee0_0 .net "pc_src", 2 0, L_0000024ded6c0560;  1 drivers
v0000024ded6bdcc0_0 .net "pc_write", 0 0, v0000024ded69c6a0_0;  1 drivers
v0000024ded6bdd60_0 .net "rst", 0 0, v0000024ded6be6c0_0;  1 drivers
v0000024ded6bef80_0 .net "store_rs2_forward", 1 0, L_0000024ded6c1e60;  1 drivers
v0000024ded6bdea0_0 .net "wdata_to_reg_file", 31 0, L_0000024ded74b700;  1 drivers
E_0000024ded6092a0/0 .event negedge, v0000024ded69b200_0;
E_0000024ded6092a0/1 .event posedge, v0000024ded682450_0;
E_0000024ded6092a0 .event/or E_0000024ded6092a0/0, E_0000024ded6092a0/1;
L_0000024ded6be800 .cmp/eq 5, v0000024ded695890_0, v0000024ded693db0_0;
L_0000024ded6be940 .cmp/eq 5, v0000024ded682630_0, v0000024ded693db0_0;
L_0000024ded6be9e0 .cmp/eq 5, v0000024ded6af090_0, v0000024ded693db0_0;
L_0000024ded6bf8e0 .cmp/eq 5, v0000024ded695890_0, v0000024ded6940d0_0;
L_0000024ded6bf980 .cmp/eq 5, v0000024ded682630_0, v0000024ded6940d0_0;
L_0000024ded6bfac0 .cmp/eq 5, v0000024ded6af090_0, v0000024ded6940d0_0;
L_0000024ded6c25e0 .concat [ 5 27 0 0], v0000024ded6ab0d0_0, L_0000024ded6e0c58;
L_0000024ded6c3800 .cmp/ne 32, L_0000024ded6c25e0, L_0000024ded6e0ca0;
L_0000024ded735b50 .concat [ 5 27 0 0], v0000024ded695890_0, L_0000024ded6e0d30;
L_0000024ded734c50 .cmp/ne 32, L_0000024ded735b50, L_0000024ded6e0d78;
S_0000024ded4dd800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000024ded449f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000024ded601c40 .functor NOT 1, L_0000024ded601620, C4<0>, C4<0>, C4<0>;
L_0000024ded600820 .functor AND 1, L_0000024ded601bd0, L_0000024ded601c40, C4<1>, C4<1>;
L_0000024ded601cb0 .functor OR 1, L_0000024ded601af0, L_0000024ded600820, C4<0>, C4<0>;
L_0000024ded601d90 .functor OR 1, L_0000024ded601af0, L_0000024ded601620, C4<0>, C4<0>;
v0000024ded62ac70_0 .net *"_ivl_12", 0 0, L_0000024ded601d90;  1 drivers
v0000024ded62c430_0 .net *"_ivl_2", 0 0, L_0000024ded601c40;  1 drivers
v0000024ded62c6b0_0 .net *"_ivl_5", 0 0, L_0000024ded600820;  1 drivers
v0000024ded62a950_0 .net *"_ivl_7", 0 0, L_0000024ded601cb0;  1 drivers
v0000024ded62c570_0 .net "alu_selA", 1 0, L_0000024ded6bf840;  alias, 1 drivers
v0000024ded62ae50_0 .net "exhaz", 0 0, L_0000024ded601620;  alias, 1 drivers
v0000024ded62a9f0_0 .net "idhaz", 0 0, L_0000024ded601af0;  alias, 1 drivers
v0000024ded62b5d0_0 .net "memhaz", 0 0, L_0000024ded601bd0;  alias, 1 drivers
L_0000024ded6bf840 .concat8 [ 1 1 0 0], L_0000024ded601cb0, L_0000024ded601d90;
S_0000024ded4dd990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000024ded449f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000024ded600a50 .functor NOT 1, L_0000024ded600970, C4<0>, C4<0>, C4<0>;
L_0000024ded600c10 .functor AND 1, L_0000024ded601000, L_0000024ded600a50, C4<1>, C4<1>;
L_0000024ded600cf0 .functor OR 1, L_0000024ded6007b0, L_0000024ded600c10, C4<0>, C4<0>;
L_0000024ded600d60 .functor NOT 1, v0000024ded6924b0_0, C4<0>, C4<0>, C4<0>;
L_0000024ded600e40 .functor AND 1, L_0000024ded600cf0, L_0000024ded600d60, C4<1>, C4<1>;
L_0000024ded600f90 .functor OR 1, L_0000024ded6007b0, L_0000024ded600970, C4<0>, C4<0>;
L_0000024ded601070 .functor NOT 1, v0000024ded6924b0_0, C4<0>, C4<0>, C4<0>;
L_0000024ded602570 .functor AND 1, L_0000024ded600f90, L_0000024ded601070, C4<1>, C4<1>;
v0000024ded62b170_0 .net "EX1_is_oper2_immed", 0 0, v0000024ded6924b0_0;  alias, 1 drivers
v0000024ded62b670_0 .net *"_ivl_11", 0 0, L_0000024ded600e40;  1 drivers
v0000024ded62b7b0_0 .net *"_ivl_16", 0 0, L_0000024ded600f90;  1 drivers
v0000024ded62b710_0 .net *"_ivl_17", 0 0, L_0000024ded601070;  1 drivers
v0000024ded62bb70_0 .net *"_ivl_2", 0 0, L_0000024ded600a50;  1 drivers
v0000024ded62bc10_0 .net *"_ivl_20", 0 0, L_0000024ded602570;  1 drivers
v0000024ded62c4d0_0 .net *"_ivl_5", 0 0, L_0000024ded600c10;  1 drivers
v0000024ded62b850_0 .net *"_ivl_7", 0 0, L_0000024ded600cf0;  1 drivers
v0000024ded62b8f0_0 .net *"_ivl_8", 0 0, L_0000024ded600d60;  1 drivers
v0000024ded62c110_0 .net "alu_selB", 1 0, L_0000024ded6c1b40;  alias, 1 drivers
v0000024ded62c070_0 .net "exhaz", 0 0, L_0000024ded600970;  alias, 1 drivers
v0000024ded62b210_0 .net "idhaz", 0 0, L_0000024ded6007b0;  alias, 1 drivers
v0000024ded62ab30_0 .net "memhaz", 0 0, L_0000024ded601000;  alias, 1 drivers
L_0000024ded6c1b40 .concat8 [ 1 1 0 0], L_0000024ded600e40, L_0000024ded602570;
S_0000024ded416030 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000024ded449f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000024ded602490 .functor NOT 1, L_0000024ded600970, C4<0>, C4<0>, C4<0>;
L_0000024ded6025e0 .functor AND 1, L_0000024ded601000, L_0000024ded602490, C4<1>, C4<1>;
L_0000024ded602650 .functor OR 1, L_0000024ded6007b0, L_0000024ded6025e0, C4<0>, C4<0>;
L_0000024ded6026c0 .functor OR 1, L_0000024ded6007b0, L_0000024ded600970, C4<0>, C4<0>;
v0000024ded62abd0_0 .net *"_ivl_12", 0 0, L_0000024ded6026c0;  1 drivers
v0000024ded62ad10_0 .net *"_ivl_2", 0 0, L_0000024ded602490;  1 drivers
v0000024ded62b2b0_0 .net *"_ivl_5", 0 0, L_0000024ded6025e0;  1 drivers
v0000024ded62adb0_0 .net *"_ivl_7", 0 0, L_0000024ded602650;  1 drivers
v0000024ded62aef0_0 .net "exhaz", 0 0, L_0000024ded600970;  alias, 1 drivers
v0000024ded62af90_0 .net "idhaz", 0 0, L_0000024ded6007b0;  alias, 1 drivers
v0000024ded5a5cb0_0 .net "memhaz", 0 0, L_0000024ded601000;  alias, 1 drivers
v0000024ded5a3e10_0 .net "store_rs2_forward", 1 0, L_0000024ded6c1e60;  alias, 1 drivers
L_0000024ded6c1e60 .concat8 [ 1 1 0 0], L_0000024ded602650, L_0000024ded6026c0;
S_0000024ded4161c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000024ded449f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000024ded5a41d0_0 .net "EX_ALU_OUT", 31 0, L_0000024ded6c24a0;  alias, 1 drivers
v0000024ded5a4270_0 .net "EX_memread", 0 0, v0000024ded695750_0;  alias, 1 drivers
v0000024ded58f9e0_0 .net "EX_memwrite", 0 0, v0000024ded695110_0;  alias, 1 drivers
v0000024ded58fa80_0 .net "EX_opcode", 11 0, v0000024ded694d50_0;  alias, 1 drivers
v0000024ded684570_0 .net "EX_rd_ind", 4 0, v0000024ded695890_0;  alias, 1 drivers
v0000024ded682b30_0 .net "EX_rd_indzero", 0 0, L_0000024ded734c50;  1 drivers
v0000024ded683530_0 .net "EX_regwrite", 0 0, v0000024ded695b10_0;  alias, 1 drivers
v0000024ded6823b0_0 .net "EX_rs2_out", 31 0, v0000024ded694f30_0;  alias, 1 drivers
v0000024ded683ad0_0 .var "MEM_ALU_OUT", 31 0;
v0000024ded683b70_0 .var "MEM_memread", 0 0;
v0000024ded6835d0_0 .var "MEM_memwrite", 0 0;
v0000024ded684110_0 .var "MEM_opcode", 11 0;
v0000024ded682630_0 .var "MEM_rd_ind", 4 0;
v0000024ded6841b0_0 .var "MEM_rd_indzero", 0 0;
v0000024ded684610_0 .var "MEM_regwrite", 0 0;
v0000024ded683490_0 .var "MEM_rs2", 31 0;
v0000024ded682bd0_0 .net "clk", 0 0, L_0000024ded730060;  1 drivers
v0000024ded682450_0 .net "rst", 0 0, v0000024ded6be6c0_0;  alias, 1 drivers
E_0000024ded6095e0 .event posedge, v0000024ded682450_0, v0000024ded682bd0_0;
S_0000024ded4d69c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000024ded449f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000024ded421490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024ded4214c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024ded421500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024ded421538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024ded421570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024ded4215a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024ded4215e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024ded421618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024ded421650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024ded421688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024ded4216c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024ded4216f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024ded421730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024ded421768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024ded4217a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024ded4217d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024ded421810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024ded421848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024ded421880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024ded4218b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024ded4218f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024ded421928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024ded421960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024ded421998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024ded4219d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024ded72f1f0 .functor XOR 1, L_0000024ded72f0a0, v0000024ded695390_0, C4<0>, C4<0>;
L_0000024ded72ff80 .functor NOT 1, L_0000024ded72f1f0, C4<0>, C4<0>, C4<0>;
L_0000024ded72fff0 .functor OR 1, v0000024ded6be6c0_0, L_0000024ded72ff80, C4<0>, C4<0>;
L_0000024ded730140 .functor NOT 1, L_0000024ded72fff0, C4<0>, C4<0>, C4<0>;
v0000024ded686c80_0 .net "ALU_OP", 3 0, v0000024ded686460_0;  1 drivers
v0000024ded687a40_0 .net "BranchDecision", 0 0, L_0000024ded72f0a0;  1 drivers
v0000024ded686d20_0 .net "CF", 0 0, v0000024ded687720_0;  1 drivers
v0000024ded686500_0 .net "EX_opcode", 11 0, v0000024ded694d50_0;  alias, 1 drivers
v0000024ded6881c0_0 .net "Wrong_prediction", 0 0, L_0000024ded730140;  alias, 1 drivers
v0000024ded6877c0_0 .net "ZF", 0 0, L_0000024ded72fea0;  1 drivers
L_0000024ded6e0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024ded686b40_0 .net/2u *"_ivl_0", 31 0, L_0000024ded6e0ce8;  1 drivers
v0000024ded686aa0_0 .net *"_ivl_11", 0 0, L_0000024ded72fff0;  1 drivers
v0000024ded687f40_0 .net *"_ivl_2", 31 0, L_0000024ded6c4c00;  1 drivers
v0000024ded6884e0_0 .net *"_ivl_6", 0 0, L_0000024ded72f1f0;  1 drivers
v0000024ded687860_0 .net *"_ivl_8", 0 0, L_0000024ded72ff80;  1 drivers
v0000024ded688300_0 .net "alu_out", 31 0, L_0000024ded6c24a0;  alias, 1 drivers
v0000024ded6872c0_0 .net "alu_outw", 31 0, v0000024ded686f00_0;  1 drivers
v0000024ded6883a0_0 .net "is_beq", 0 0, v0000024ded695bb0_0;  alias, 1 drivers
v0000024ded686140_0 .net "is_bne", 0 0, v0000024ded694ad0_0;  alias, 1 drivers
v0000024ded686be0_0 .net "is_jal", 0 0, v0000024ded694990_0;  alias, 1 drivers
v0000024ded687360_0 .net "oper1", 31 0, v0000024ded694b70_0;  alias, 1 drivers
v0000024ded687400_0 .net "oper2", 31 0, v0000024ded695610_0;  alias, 1 drivers
v0000024ded687900_0 .net "pc", 31 0, v0000024ded694fd0_0;  alias, 1 drivers
v0000024ded688440_0 .net "predicted", 0 0, v0000024ded695390_0;  alias, 1 drivers
v0000024ded6879a0_0 .net "rst", 0 0, v0000024ded6be6c0_0;  alias, 1 drivers
L_0000024ded6c4c00 .arith/sum 32, v0000024ded694fd0_0, L_0000024ded6e0ce8;
L_0000024ded6c24a0 .functor MUXZ 32, v0000024ded686f00_0, L_0000024ded6c4c00, v0000024ded694990_0, C4<>;
S_0000024ded4d6b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000024ded4d69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000024ded72ed20 .functor AND 1, v0000024ded695bb0_0, L_0000024ded72ecb0, C4<1>, C4<1>;
L_0000024ded72ee70 .functor NOT 1, L_0000024ded72ecb0, C4<0>, C4<0>, C4<0>;
L_0000024ded72ef50 .functor AND 1, v0000024ded694ad0_0, L_0000024ded72ee70, C4<1>, C4<1>;
L_0000024ded72f0a0 .functor OR 1, L_0000024ded72ed20, L_0000024ded72ef50, C4<0>, C4<0>;
v0000024ded687680_0 .net "BranchDecision", 0 0, L_0000024ded72f0a0;  alias, 1 drivers
v0000024ded687040_0 .net *"_ivl_2", 0 0, L_0000024ded72ee70;  1 drivers
v0000024ded688080_0 .net "is_beq", 0 0, v0000024ded695bb0_0;  alias, 1 drivers
v0000024ded6874a0_0 .net "is_beq_taken", 0 0, L_0000024ded72ed20;  1 drivers
v0000024ded687220_0 .net "is_bne", 0 0, v0000024ded694ad0_0;  alias, 1 drivers
v0000024ded686280_0 .net "is_bne_taken", 0 0, L_0000024ded72ef50;  1 drivers
v0000024ded6870e0_0 .net "is_eq", 0 0, L_0000024ded72ecb0;  1 drivers
v0000024ded687c20_0 .net "oper1", 31 0, v0000024ded694b70_0;  alias, 1 drivers
v0000024ded687ae0_0 .net "oper2", 31 0, v0000024ded695610_0;  alias, 1 drivers
S_0000024ded439aa0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000024ded4d6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000024ded72f650 .functor XOR 1, L_0000024ded6c5380, L_0000024ded6c4fc0, C4<0>, C4<0>;
L_0000024ded72f490 .functor XOR 1, L_0000024ded6c5100, L_0000024ded6c4e80, C4<0>, C4<0>;
L_0000024ded72fc70 .functor XOR 1, L_0000024ded6c4de0, L_0000024ded6c4ca0, C4<0>, C4<0>;
L_0000024ded72fa40 .functor XOR 1, L_0000024ded6c4f20, L_0000024ded6c4d40, C4<0>, C4<0>;
L_0000024ded72f110 .functor XOR 1, L_0000024ded6c5240, L_0000024ded6c51a0, C4<0>, C4<0>;
L_0000024ded72f6c0 .functor XOR 1, L_0000024ded6c52e0, L_0000024ded6c5060, C4<0>, C4<0>;
L_0000024ded72ff10 .functor XOR 1, L_0000024ded7330d0, L_0000024ded733f30, C4<0>, C4<0>;
L_0000024ded72f7a0 .functor XOR 1, L_0000024ded732e50, L_0000024ded733350, C4<0>, C4<0>;
L_0000024ded72f5e0 .functor XOR 1, L_0000024ded733850, L_0000024ded7323b0, C4<0>, C4<0>;
L_0000024ded72f500 .functor XOR 1, L_0000024ded732590, L_0000024ded732810, C4<0>, C4<0>;
L_0000024ded72e380 .functor XOR 1, L_0000024ded7328b0, L_0000024ded732950, C4<0>, C4<0>;
L_0000024ded72e5b0 .functor XOR 1, L_0000024ded7335d0, L_0000024ded732ef0, C4<0>, C4<0>;
L_0000024ded72eaf0 .functor XOR 1, L_0000024ded733fd0, L_0000024ded7338f0, C4<0>, C4<0>;
L_0000024ded72efc0 .functor XOR 1, L_0000024ded734570, L_0000024ded7332b0, C4<0>, C4<0>;
L_0000024ded72e4d0 .functor XOR 1, L_0000024ded733990, L_0000024ded733530, C4<0>, C4<0>;
L_0000024ded72f180 .functor XOR 1, L_0000024ded7324f0, L_0000024ded7333f0, C4<0>, C4<0>;
L_0000024ded72e3f0 .functor XOR 1, L_0000024ded733490, L_0000024ded733a30, C4<0>, C4<0>;
L_0000024ded72e620 .functor XOR 1, L_0000024ded733670, L_0000024ded734610, C4<0>, C4<0>;
L_0000024ded72fce0 .functor XOR 1, L_0000024ded732770, L_0000024ded732630, C4<0>, C4<0>;
L_0000024ded72ea80 .functor XOR 1, L_0000024ded732bd0, L_0000024ded733710, C4<0>, C4<0>;
L_0000024ded72e700 .functor XOR 1, L_0000024ded733ad0, L_0000024ded732450, C4<0>, C4<0>;
L_0000024ded72f570 .functor XOR 1, L_0000024ded732db0, L_0000024ded7337b0, C4<0>, C4<0>;
L_0000024ded72f810 .functor XOR 1, L_0000024ded732a90, L_0000024ded734b10, C4<0>, C4<0>;
L_0000024ded72e7e0 .functor XOR 1, L_0000024ded733b70, L_0000024ded733170, C4<0>, C4<0>;
L_0000024ded72fd50 .functor XOR 1, L_0000024ded733c10, L_0000024ded7329f0, C4<0>, C4<0>;
L_0000024ded72f9d0 .functor XOR 1, L_0000024ded7346b0, L_0000024ded734750, C4<0>, C4<0>;
L_0000024ded72f880 .functor XOR 1, L_0000024ded733cb0, L_0000024ded7326d0, C4<0>, C4<0>;
L_0000024ded72fdc0 .functor XOR 1, L_0000024ded733210, L_0000024ded7347f0, C4<0>, C4<0>;
L_0000024ded72e850 .functor XOR 1, L_0000024ded732b30, L_0000024ded7342f0, C4<0>, C4<0>;
L_0000024ded72e8c0 .functor XOR 1, L_0000024ded734890, L_0000024ded733d50, C4<0>, C4<0>;
L_0000024ded72e930 .functor XOR 1, L_0000024ded734390, L_0000024ded732f90, C4<0>, C4<0>;
L_0000024ded72ee00 .functor XOR 1, L_0000024ded7349d0, L_0000024ded734a70, C4<0>, C4<0>;
L_0000024ded72ecb0/0/0 .functor OR 1, L_0000024ded732c70, L_0000024ded733df0, L_0000024ded732d10, L_0000024ded733030;
L_0000024ded72ecb0/0/4 .functor OR 1, L_0000024ded733e90, L_0000024ded734070, L_0000024ded734110, L_0000024ded7341b0;
L_0000024ded72ecb0/0/8 .functor OR 1, L_0000024ded734250, L_0000024ded734430, L_0000024ded7344d0, L_0000024ded7360f0;
L_0000024ded72ecb0/0/12 .functor OR 1, L_0000024ded735dd0, L_0000024ded735650, L_0000024ded7356f0, L_0000024ded735830;
L_0000024ded72ecb0/0/16 .functor OR 1, L_0000024ded736a50, L_0000024ded736730, L_0000024ded736190, L_0000024ded735d30;
L_0000024ded72ecb0/0/20 .functor OR 1, L_0000024ded736230, L_0000024ded737130, L_0000024ded736d70, L_0000024ded735ab0;
L_0000024ded72ecb0/0/24 .functor OR 1, L_0000024ded734cf0, L_0000024ded7362d0, L_0000024ded7367d0, L_0000024ded736370;
L_0000024ded72ecb0/0/28 .functor OR 1, L_0000024ded735e70, L_0000024ded735f10, L_0000024ded734e30, L_0000024ded736870;
L_0000024ded72ecb0/1/0 .functor OR 1, L_0000024ded72ecb0/0/0, L_0000024ded72ecb0/0/4, L_0000024ded72ecb0/0/8, L_0000024ded72ecb0/0/12;
L_0000024ded72ecb0/1/4 .functor OR 1, L_0000024ded72ecb0/0/16, L_0000024ded72ecb0/0/20, L_0000024ded72ecb0/0/24, L_0000024ded72ecb0/0/28;
L_0000024ded72ecb0 .functor NOR 1, L_0000024ded72ecb0/1/0, L_0000024ded72ecb0/1/4, C4<0>, C4<0>;
v0000024ded683670_0 .net *"_ivl_0", 0 0, L_0000024ded72f650;  1 drivers
v0000024ded683a30_0 .net *"_ivl_101", 0 0, L_0000024ded733a30;  1 drivers
v0000024ded682a90_0 .net *"_ivl_102", 0 0, L_0000024ded72e620;  1 drivers
v0000024ded6826d0_0 .net *"_ivl_105", 0 0, L_0000024ded733670;  1 drivers
v0000024ded6846b0_0 .net *"_ivl_107", 0 0, L_0000024ded734610;  1 drivers
v0000024ded683c10_0 .net *"_ivl_108", 0 0, L_0000024ded72fce0;  1 drivers
v0000024ded683fd0_0 .net *"_ivl_11", 0 0, L_0000024ded6c4e80;  1 drivers
v0000024ded684250_0 .net *"_ivl_111", 0 0, L_0000024ded732770;  1 drivers
v0000024ded682770_0 .net *"_ivl_113", 0 0, L_0000024ded732630;  1 drivers
v0000024ded6838f0_0 .net *"_ivl_114", 0 0, L_0000024ded72ea80;  1 drivers
v0000024ded682590_0 .net *"_ivl_117", 0 0, L_0000024ded732bd0;  1 drivers
v0000024ded6842f0_0 .net *"_ivl_119", 0 0, L_0000024ded733710;  1 drivers
v0000024ded682270_0 .net *"_ivl_12", 0 0, L_0000024ded72fc70;  1 drivers
v0000024ded682310_0 .net *"_ivl_120", 0 0, L_0000024ded72e700;  1 drivers
v0000024ded683710_0 .net *"_ivl_123", 0 0, L_0000024ded733ad0;  1 drivers
v0000024ded682810_0 .net *"_ivl_125", 0 0, L_0000024ded732450;  1 drivers
v0000024ded682950_0 .net *"_ivl_126", 0 0, L_0000024ded72f570;  1 drivers
v0000024ded681ff0_0 .net *"_ivl_129", 0 0, L_0000024ded732db0;  1 drivers
v0000024ded6833f0_0 .net *"_ivl_131", 0 0, L_0000024ded7337b0;  1 drivers
v0000024ded684430_0 .net *"_ivl_132", 0 0, L_0000024ded72f810;  1 drivers
v0000024ded6837b0_0 .net *"_ivl_135", 0 0, L_0000024ded732a90;  1 drivers
v0000024ded683990_0 .net *"_ivl_137", 0 0, L_0000024ded734b10;  1 drivers
v0000024ded682c70_0 .net *"_ivl_138", 0 0, L_0000024ded72e7e0;  1 drivers
v0000024ded683cb0_0 .net *"_ivl_141", 0 0, L_0000024ded733b70;  1 drivers
v0000024ded684390_0 .net *"_ivl_143", 0 0, L_0000024ded733170;  1 drivers
v0000024ded6828b0_0 .net *"_ivl_144", 0 0, L_0000024ded72fd50;  1 drivers
v0000024ded682d10_0 .net *"_ivl_147", 0 0, L_0000024ded733c10;  1 drivers
v0000024ded683850_0 .net *"_ivl_149", 0 0, L_0000024ded7329f0;  1 drivers
v0000024ded684070_0 .net *"_ivl_15", 0 0, L_0000024ded6c4de0;  1 drivers
v0000024ded682db0_0 .net *"_ivl_150", 0 0, L_0000024ded72f9d0;  1 drivers
v0000024ded682f90_0 .net *"_ivl_153", 0 0, L_0000024ded7346b0;  1 drivers
v0000024ded683e90_0 .net *"_ivl_155", 0 0, L_0000024ded734750;  1 drivers
v0000024ded6829f0_0 .net *"_ivl_156", 0 0, L_0000024ded72f880;  1 drivers
v0000024ded6844d0_0 .net *"_ivl_159", 0 0, L_0000024ded733cb0;  1 drivers
v0000024ded682e50_0 .net *"_ivl_161", 0 0, L_0000024ded7326d0;  1 drivers
v0000024ded681f50_0 .net *"_ivl_162", 0 0, L_0000024ded72fdc0;  1 drivers
v0000024ded683d50_0 .net *"_ivl_165", 0 0, L_0000024ded733210;  1 drivers
v0000024ded683df0_0 .net *"_ivl_167", 0 0, L_0000024ded7347f0;  1 drivers
v0000024ded683f30_0 .net *"_ivl_168", 0 0, L_0000024ded72e850;  1 drivers
v0000024ded682090_0 .net *"_ivl_17", 0 0, L_0000024ded6c4ca0;  1 drivers
v0000024ded6824f0_0 .net *"_ivl_171", 0 0, L_0000024ded732b30;  1 drivers
v0000024ded6832b0_0 .net *"_ivl_173", 0 0, L_0000024ded7342f0;  1 drivers
v0000024ded683030_0 .net *"_ivl_174", 0 0, L_0000024ded72e8c0;  1 drivers
v0000024ded682130_0 .net *"_ivl_177", 0 0, L_0000024ded734890;  1 drivers
v0000024ded682ef0_0 .net *"_ivl_179", 0 0, L_0000024ded733d50;  1 drivers
v0000024ded6821d0_0 .net *"_ivl_18", 0 0, L_0000024ded72fa40;  1 drivers
v0000024ded6830d0_0 .net *"_ivl_180", 0 0, L_0000024ded72e930;  1 drivers
v0000024ded683210_0 .net *"_ivl_183", 0 0, L_0000024ded734390;  1 drivers
v0000024ded683350_0 .net *"_ivl_185", 0 0, L_0000024ded732f90;  1 drivers
v0000024ded6847f0_0 .net *"_ivl_186", 0 0, L_0000024ded72ee00;  1 drivers
v0000024ded685830_0 .net *"_ivl_190", 0 0, L_0000024ded7349d0;  1 drivers
v0000024ded685330_0 .net *"_ivl_192", 0 0, L_0000024ded734a70;  1 drivers
v0000024ded685ab0_0 .net *"_ivl_194", 0 0, L_0000024ded732c70;  1 drivers
v0000024ded685970_0 .net *"_ivl_196", 0 0, L_0000024ded733df0;  1 drivers
v0000024ded6853d0_0 .net *"_ivl_198", 0 0, L_0000024ded732d10;  1 drivers
v0000024ded6858d0_0 .net *"_ivl_200", 0 0, L_0000024ded733030;  1 drivers
v0000024ded684750_0 .net *"_ivl_202", 0 0, L_0000024ded733e90;  1 drivers
v0000024ded684b10_0 .net *"_ivl_204", 0 0, L_0000024ded734070;  1 drivers
v0000024ded6856f0_0 .net *"_ivl_206", 0 0, L_0000024ded734110;  1 drivers
v0000024ded684bb0_0 .net *"_ivl_208", 0 0, L_0000024ded7341b0;  1 drivers
v0000024ded684c50_0 .net *"_ivl_21", 0 0, L_0000024ded6c4f20;  1 drivers
v0000024ded685b50_0 .net *"_ivl_210", 0 0, L_0000024ded734250;  1 drivers
v0000024ded685470_0 .net *"_ivl_212", 0 0, L_0000024ded734430;  1 drivers
v0000024ded685a10_0 .net *"_ivl_214", 0 0, L_0000024ded7344d0;  1 drivers
v0000024ded685790_0 .net *"_ivl_216", 0 0, L_0000024ded7360f0;  1 drivers
v0000024ded685010_0 .net *"_ivl_218", 0 0, L_0000024ded735dd0;  1 drivers
v0000024ded684cf0_0 .net *"_ivl_220", 0 0, L_0000024ded735650;  1 drivers
v0000024ded685bf0_0 .net *"_ivl_222", 0 0, L_0000024ded7356f0;  1 drivers
v0000024ded685510_0 .net *"_ivl_224", 0 0, L_0000024ded735830;  1 drivers
v0000024ded684f70_0 .net *"_ivl_226", 0 0, L_0000024ded736a50;  1 drivers
v0000024ded684d90_0 .net *"_ivl_228", 0 0, L_0000024ded736730;  1 drivers
v0000024ded685c90_0 .net *"_ivl_23", 0 0, L_0000024ded6c4d40;  1 drivers
v0000024ded6849d0_0 .net *"_ivl_230", 0 0, L_0000024ded736190;  1 drivers
v0000024ded6855b0_0 .net *"_ivl_232", 0 0, L_0000024ded735d30;  1 drivers
v0000024ded685dd0_0 .net *"_ivl_234", 0 0, L_0000024ded736230;  1 drivers
v0000024ded684890_0 .net *"_ivl_236", 0 0, L_0000024ded737130;  1 drivers
v0000024ded684930_0 .net *"_ivl_238", 0 0, L_0000024ded736d70;  1 drivers
v0000024ded6850b0_0 .net *"_ivl_24", 0 0, L_0000024ded72f110;  1 drivers
v0000024ded685d30_0 .net *"_ivl_240", 0 0, L_0000024ded735ab0;  1 drivers
v0000024ded685650_0 .net *"_ivl_242", 0 0, L_0000024ded734cf0;  1 drivers
v0000024ded684a70_0 .net *"_ivl_244", 0 0, L_0000024ded7362d0;  1 drivers
v0000024ded684e30_0 .net *"_ivl_246", 0 0, L_0000024ded7367d0;  1 drivers
v0000024ded684ed0_0 .net *"_ivl_248", 0 0, L_0000024ded736370;  1 drivers
v0000024ded685150_0 .net *"_ivl_250", 0 0, L_0000024ded735e70;  1 drivers
v0000024ded6851f0_0 .net *"_ivl_252", 0 0, L_0000024ded735f10;  1 drivers
v0000024ded685290_0 .net *"_ivl_254", 0 0, L_0000024ded734e30;  1 drivers
v0000024ded5a4130_0 .net *"_ivl_256", 0 0, L_0000024ded736870;  1 drivers
v0000024ded688da0_0 .net *"_ivl_27", 0 0, L_0000024ded6c5240;  1 drivers
v0000024ded689700_0 .net *"_ivl_29", 0 0, L_0000024ded6c51a0;  1 drivers
v0000024ded688760_0 .net *"_ivl_3", 0 0, L_0000024ded6c5380;  1 drivers
v0000024ded688a80_0 .net *"_ivl_30", 0 0, L_0000024ded72f6c0;  1 drivers
v0000024ded689de0_0 .net *"_ivl_33", 0 0, L_0000024ded6c52e0;  1 drivers
v0000024ded688d00_0 .net *"_ivl_35", 0 0, L_0000024ded6c5060;  1 drivers
v0000024ded6890c0_0 .net *"_ivl_36", 0 0, L_0000024ded72ff10;  1 drivers
v0000024ded688b20_0 .net *"_ivl_39", 0 0, L_0000024ded7330d0;  1 drivers
v0000024ded689ac0_0 .net *"_ivl_41", 0 0, L_0000024ded733f30;  1 drivers
v0000024ded6893e0_0 .net *"_ivl_42", 0 0, L_0000024ded72f7a0;  1 drivers
v0000024ded688e40_0 .net *"_ivl_45", 0 0, L_0000024ded732e50;  1 drivers
v0000024ded688ee0_0 .net *"_ivl_47", 0 0, L_0000024ded733350;  1 drivers
v0000024ded689840_0 .net *"_ivl_48", 0 0, L_0000024ded72f5e0;  1 drivers
v0000024ded6897a0_0 .net *"_ivl_5", 0 0, L_0000024ded6c4fc0;  1 drivers
v0000024ded688f80_0 .net *"_ivl_51", 0 0, L_0000024ded733850;  1 drivers
v0000024ded689480_0 .net *"_ivl_53", 0 0, L_0000024ded7323b0;  1 drivers
v0000024ded688800_0 .net *"_ivl_54", 0 0, L_0000024ded72f500;  1 drivers
v0000024ded689160_0 .net *"_ivl_57", 0 0, L_0000024ded732590;  1 drivers
v0000024ded689020_0 .net *"_ivl_59", 0 0, L_0000024ded732810;  1 drivers
v0000024ded6888a0_0 .net *"_ivl_6", 0 0, L_0000024ded72f490;  1 drivers
v0000024ded689200_0 .net *"_ivl_60", 0 0, L_0000024ded72e380;  1 drivers
v0000024ded6892a0_0 .net *"_ivl_63", 0 0, L_0000024ded7328b0;  1 drivers
v0000024ded689520_0 .net *"_ivl_65", 0 0, L_0000024ded732950;  1 drivers
v0000024ded689340_0 .net *"_ivl_66", 0 0, L_0000024ded72e5b0;  1 drivers
v0000024ded6895c0_0 .net *"_ivl_69", 0 0, L_0000024ded7335d0;  1 drivers
v0000024ded6898e0_0 .net *"_ivl_71", 0 0, L_0000024ded732ef0;  1 drivers
v0000024ded689660_0 .net *"_ivl_72", 0 0, L_0000024ded72eaf0;  1 drivers
v0000024ded688940_0 .net *"_ivl_75", 0 0, L_0000024ded733fd0;  1 drivers
v0000024ded6889e0_0 .net *"_ivl_77", 0 0, L_0000024ded7338f0;  1 drivers
v0000024ded689a20_0 .net *"_ivl_78", 0 0, L_0000024ded72efc0;  1 drivers
v0000024ded689980_0 .net *"_ivl_81", 0 0, L_0000024ded734570;  1 drivers
v0000024ded688bc0_0 .net *"_ivl_83", 0 0, L_0000024ded7332b0;  1 drivers
v0000024ded689b60_0 .net *"_ivl_84", 0 0, L_0000024ded72e4d0;  1 drivers
v0000024ded689c00_0 .net *"_ivl_87", 0 0, L_0000024ded733990;  1 drivers
v0000024ded689ca0_0 .net *"_ivl_89", 0 0, L_0000024ded733530;  1 drivers
v0000024ded689d40_0 .net *"_ivl_9", 0 0, L_0000024ded6c5100;  1 drivers
v0000024ded688c60_0 .net *"_ivl_90", 0 0, L_0000024ded72f180;  1 drivers
v0000024ded686fa0_0 .net *"_ivl_93", 0 0, L_0000024ded7324f0;  1 drivers
v0000024ded686e60_0 .net *"_ivl_95", 0 0, L_0000024ded7333f0;  1 drivers
v0000024ded687180_0 .net *"_ivl_96", 0 0, L_0000024ded72e3f0;  1 drivers
v0000024ded6860a0_0 .net *"_ivl_99", 0 0, L_0000024ded733490;  1 drivers
v0000024ded687fe0_0 .net "a", 31 0, v0000024ded694b70_0;  alias, 1 drivers
v0000024ded686dc0_0 .net "b", 31 0, v0000024ded695610_0;  alias, 1 drivers
v0000024ded687540_0 .net "out", 0 0, L_0000024ded72ecb0;  alias, 1 drivers
v0000024ded688260_0 .net "temp", 31 0, L_0000024ded734930;  1 drivers
L_0000024ded6c5380 .part v0000024ded694b70_0, 0, 1;
L_0000024ded6c4fc0 .part v0000024ded695610_0, 0, 1;
L_0000024ded6c5100 .part v0000024ded694b70_0, 1, 1;
L_0000024ded6c4e80 .part v0000024ded695610_0, 1, 1;
L_0000024ded6c4de0 .part v0000024ded694b70_0, 2, 1;
L_0000024ded6c4ca0 .part v0000024ded695610_0, 2, 1;
L_0000024ded6c4f20 .part v0000024ded694b70_0, 3, 1;
L_0000024ded6c4d40 .part v0000024ded695610_0, 3, 1;
L_0000024ded6c5240 .part v0000024ded694b70_0, 4, 1;
L_0000024ded6c51a0 .part v0000024ded695610_0, 4, 1;
L_0000024ded6c52e0 .part v0000024ded694b70_0, 5, 1;
L_0000024ded6c5060 .part v0000024ded695610_0, 5, 1;
L_0000024ded7330d0 .part v0000024ded694b70_0, 6, 1;
L_0000024ded733f30 .part v0000024ded695610_0, 6, 1;
L_0000024ded732e50 .part v0000024ded694b70_0, 7, 1;
L_0000024ded733350 .part v0000024ded695610_0, 7, 1;
L_0000024ded733850 .part v0000024ded694b70_0, 8, 1;
L_0000024ded7323b0 .part v0000024ded695610_0, 8, 1;
L_0000024ded732590 .part v0000024ded694b70_0, 9, 1;
L_0000024ded732810 .part v0000024ded695610_0, 9, 1;
L_0000024ded7328b0 .part v0000024ded694b70_0, 10, 1;
L_0000024ded732950 .part v0000024ded695610_0, 10, 1;
L_0000024ded7335d0 .part v0000024ded694b70_0, 11, 1;
L_0000024ded732ef0 .part v0000024ded695610_0, 11, 1;
L_0000024ded733fd0 .part v0000024ded694b70_0, 12, 1;
L_0000024ded7338f0 .part v0000024ded695610_0, 12, 1;
L_0000024ded734570 .part v0000024ded694b70_0, 13, 1;
L_0000024ded7332b0 .part v0000024ded695610_0, 13, 1;
L_0000024ded733990 .part v0000024ded694b70_0, 14, 1;
L_0000024ded733530 .part v0000024ded695610_0, 14, 1;
L_0000024ded7324f0 .part v0000024ded694b70_0, 15, 1;
L_0000024ded7333f0 .part v0000024ded695610_0, 15, 1;
L_0000024ded733490 .part v0000024ded694b70_0, 16, 1;
L_0000024ded733a30 .part v0000024ded695610_0, 16, 1;
L_0000024ded733670 .part v0000024ded694b70_0, 17, 1;
L_0000024ded734610 .part v0000024ded695610_0, 17, 1;
L_0000024ded732770 .part v0000024ded694b70_0, 18, 1;
L_0000024ded732630 .part v0000024ded695610_0, 18, 1;
L_0000024ded732bd0 .part v0000024ded694b70_0, 19, 1;
L_0000024ded733710 .part v0000024ded695610_0, 19, 1;
L_0000024ded733ad0 .part v0000024ded694b70_0, 20, 1;
L_0000024ded732450 .part v0000024ded695610_0, 20, 1;
L_0000024ded732db0 .part v0000024ded694b70_0, 21, 1;
L_0000024ded7337b0 .part v0000024ded695610_0, 21, 1;
L_0000024ded732a90 .part v0000024ded694b70_0, 22, 1;
L_0000024ded734b10 .part v0000024ded695610_0, 22, 1;
L_0000024ded733b70 .part v0000024ded694b70_0, 23, 1;
L_0000024ded733170 .part v0000024ded695610_0, 23, 1;
L_0000024ded733c10 .part v0000024ded694b70_0, 24, 1;
L_0000024ded7329f0 .part v0000024ded695610_0, 24, 1;
L_0000024ded7346b0 .part v0000024ded694b70_0, 25, 1;
L_0000024ded734750 .part v0000024ded695610_0, 25, 1;
L_0000024ded733cb0 .part v0000024ded694b70_0, 26, 1;
L_0000024ded7326d0 .part v0000024ded695610_0, 26, 1;
L_0000024ded733210 .part v0000024ded694b70_0, 27, 1;
L_0000024ded7347f0 .part v0000024ded695610_0, 27, 1;
L_0000024ded732b30 .part v0000024ded694b70_0, 28, 1;
L_0000024ded7342f0 .part v0000024ded695610_0, 28, 1;
L_0000024ded734890 .part v0000024ded694b70_0, 29, 1;
L_0000024ded733d50 .part v0000024ded695610_0, 29, 1;
L_0000024ded734390 .part v0000024ded694b70_0, 30, 1;
L_0000024ded732f90 .part v0000024ded695610_0, 30, 1;
LS_0000024ded734930_0_0 .concat8 [ 1 1 1 1], L_0000024ded72f650, L_0000024ded72f490, L_0000024ded72fc70, L_0000024ded72fa40;
LS_0000024ded734930_0_4 .concat8 [ 1 1 1 1], L_0000024ded72f110, L_0000024ded72f6c0, L_0000024ded72ff10, L_0000024ded72f7a0;
LS_0000024ded734930_0_8 .concat8 [ 1 1 1 1], L_0000024ded72f5e0, L_0000024ded72f500, L_0000024ded72e380, L_0000024ded72e5b0;
LS_0000024ded734930_0_12 .concat8 [ 1 1 1 1], L_0000024ded72eaf0, L_0000024ded72efc0, L_0000024ded72e4d0, L_0000024ded72f180;
LS_0000024ded734930_0_16 .concat8 [ 1 1 1 1], L_0000024ded72e3f0, L_0000024ded72e620, L_0000024ded72fce0, L_0000024ded72ea80;
LS_0000024ded734930_0_20 .concat8 [ 1 1 1 1], L_0000024ded72e700, L_0000024ded72f570, L_0000024ded72f810, L_0000024ded72e7e0;
LS_0000024ded734930_0_24 .concat8 [ 1 1 1 1], L_0000024ded72fd50, L_0000024ded72f9d0, L_0000024ded72f880, L_0000024ded72fdc0;
LS_0000024ded734930_0_28 .concat8 [ 1 1 1 1], L_0000024ded72e850, L_0000024ded72e8c0, L_0000024ded72e930, L_0000024ded72ee00;
LS_0000024ded734930_1_0 .concat8 [ 4 4 4 4], LS_0000024ded734930_0_0, LS_0000024ded734930_0_4, LS_0000024ded734930_0_8, LS_0000024ded734930_0_12;
LS_0000024ded734930_1_4 .concat8 [ 4 4 4 4], LS_0000024ded734930_0_16, LS_0000024ded734930_0_20, LS_0000024ded734930_0_24, LS_0000024ded734930_0_28;
L_0000024ded734930 .concat8 [ 16 16 0 0], LS_0000024ded734930_1_0, LS_0000024ded734930_1_4;
L_0000024ded7349d0 .part v0000024ded694b70_0, 31, 1;
L_0000024ded734a70 .part v0000024ded695610_0, 31, 1;
L_0000024ded732c70 .part L_0000024ded734930, 0, 1;
L_0000024ded733df0 .part L_0000024ded734930, 1, 1;
L_0000024ded732d10 .part L_0000024ded734930, 2, 1;
L_0000024ded733030 .part L_0000024ded734930, 3, 1;
L_0000024ded733e90 .part L_0000024ded734930, 4, 1;
L_0000024ded734070 .part L_0000024ded734930, 5, 1;
L_0000024ded734110 .part L_0000024ded734930, 6, 1;
L_0000024ded7341b0 .part L_0000024ded734930, 7, 1;
L_0000024ded734250 .part L_0000024ded734930, 8, 1;
L_0000024ded734430 .part L_0000024ded734930, 9, 1;
L_0000024ded7344d0 .part L_0000024ded734930, 10, 1;
L_0000024ded7360f0 .part L_0000024ded734930, 11, 1;
L_0000024ded735dd0 .part L_0000024ded734930, 12, 1;
L_0000024ded735650 .part L_0000024ded734930, 13, 1;
L_0000024ded7356f0 .part L_0000024ded734930, 14, 1;
L_0000024ded735830 .part L_0000024ded734930, 15, 1;
L_0000024ded736a50 .part L_0000024ded734930, 16, 1;
L_0000024ded736730 .part L_0000024ded734930, 17, 1;
L_0000024ded736190 .part L_0000024ded734930, 18, 1;
L_0000024ded735d30 .part L_0000024ded734930, 19, 1;
L_0000024ded736230 .part L_0000024ded734930, 20, 1;
L_0000024ded737130 .part L_0000024ded734930, 21, 1;
L_0000024ded736d70 .part L_0000024ded734930, 22, 1;
L_0000024ded735ab0 .part L_0000024ded734930, 23, 1;
L_0000024ded734cf0 .part L_0000024ded734930, 24, 1;
L_0000024ded7362d0 .part L_0000024ded734930, 25, 1;
L_0000024ded7367d0 .part L_0000024ded734930, 26, 1;
L_0000024ded736370 .part L_0000024ded734930, 27, 1;
L_0000024ded735e70 .part L_0000024ded734930, 28, 1;
L_0000024ded735f10 .part L_0000024ded734930, 29, 1;
L_0000024ded734e30 .part L_0000024ded734930, 30, 1;
L_0000024ded736870 .part L_0000024ded734930, 31, 1;
S_0000024ded439c30 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000024ded4d69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000024ded6094e0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000024ded72fea0 .functor NOT 1, L_0000024ded6c31c0, C4<0>, C4<0>, C4<0>;
v0000024ded686820_0 .net "A", 31 0, v0000024ded694b70_0;  alias, 1 drivers
v0000024ded6863c0_0 .net "ALUOP", 3 0, v0000024ded686460_0;  alias, 1 drivers
v0000024ded6875e0_0 .net "B", 31 0, v0000024ded695610_0;  alias, 1 drivers
v0000024ded687720_0 .var "CF", 0 0;
v0000024ded687b80_0 .net "ZF", 0 0, L_0000024ded72fea0;  alias, 1 drivers
v0000024ded688120_0 .net *"_ivl_1", 0 0, L_0000024ded6c31c0;  1 drivers
v0000024ded686f00_0 .var "res", 31 0;
E_0000024ded6089a0 .event anyedge, v0000024ded6863c0_0, v0000024ded687fe0_0, v0000024ded686dc0_0, v0000024ded687720_0;
L_0000024ded6c31c0 .reduce/or v0000024ded686f00_0;
S_0000024ded480140 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000024ded4d69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000024ded68a720 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024ded68a758 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024ded68a790 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024ded68a7c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024ded68a800 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024ded68a838 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024ded68a870 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024ded68a8a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024ded68a8e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024ded68a918 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024ded68a950 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024ded68a988 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024ded68a9c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024ded68a9f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024ded68aa30 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024ded68aa68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024ded68aaa0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024ded68aad8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024ded68ab10 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024ded68ab48 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024ded68ab80 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024ded68abb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024ded68abf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024ded68ac28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024ded68ac60 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024ded686460_0 .var "ALU_OP", 3 0;
v0000024ded687ea0_0 .net "opcode", 11 0, v0000024ded694d50_0;  alias, 1 drivers
E_0000024ded609620 .event anyedge, v0000024ded58fa80_0;
S_0000024ded4802d0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000024ded449f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000024ded693810_0 .net "EX1_forward_to_B", 31 0, v0000024ded693b30_0;  alias, 1 drivers
v0000024ded693e50_0 .net "EX_PFC", 31 0, v0000024ded692af0_0;  alias, 1 drivers
v0000024ded6934f0_0 .net "EX_PFC_to_IF", 31 0, L_0000024ded6c3f80;  alias, 1 drivers
v0000024ded691f10_0 .net "alu_selA", 1 0, L_0000024ded6bf840;  alias, 1 drivers
v0000024ded692370_0 .net "alu_selB", 1 0, L_0000024ded6c1b40;  alias, 1 drivers
v0000024ded693310_0 .net "ex_haz", 31 0, v0000024ded683ad0_0;  alias, 1 drivers
v0000024ded6933b0_0 .net "id_haz", 31 0, L_0000024ded6c24a0;  alias, 1 drivers
v0000024ded692910_0 .net "is_jr", 0 0, v0000024ded692d70_0;  alias, 1 drivers
v0000024ded6925f0_0 .net "mem_haz", 31 0, L_0000024ded74b700;  alias, 1 drivers
v0000024ded692190_0 .net "oper1", 31 0, L_0000024ded6c7260;  alias, 1 drivers
v0000024ded692230_0 .net "oper2", 31 0, L_0000024ded72fab0;  alias, 1 drivers
v0000024ded693ef0_0 .net "pc", 31 0, v0000024ded692410_0;  alias, 1 drivers
v0000024ded693270_0 .net "rs1", 31 0, v0000024ded6938b0_0;  alias, 1 drivers
v0000024ded6927d0_0 .net "rs2_in", 31 0, v0000024ded693a90_0;  alias, 1 drivers
v0000024ded692870_0 .net "rs2_out", 31 0, L_0000024ded72f730;  alias, 1 drivers
v0000024ded6939f0_0 .net "store_rs2_forward", 1 0, L_0000024ded6c1e60;  alias, 1 drivers
L_0000024ded6c3f80 .functor MUXZ 32, v0000024ded692af0_0, L_0000024ded6c7260, v0000024ded692d70_0, C4<>;
S_0000024ded47d8a0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000024ded4802d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000024ded609660 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000024ded6c6c40 .functor NOT 1, L_0000024ded6c40c0, C4<0>, C4<0>, C4<0>;
L_0000024ded6c7030 .functor NOT 1, L_0000024ded6c3760, C4<0>, C4<0>, C4<0>;
L_0000024ded6c54a0 .functor NOT 1, L_0000024ded6c4520, C4<0>, C4<0>, C4<0>;
L_0000024ded6c6cb0 .functor NOT 1, L_0000024ded6c45c0, C4<0>, C4<0>, C4<0>;
L_0000024ded6c6150 .functor AND 32, L_0000024ded6c6930, v0000024ded6938b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded6c6d90 .functor AND 32, L_0000024ded6c6070, L_0000024ded74b700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded6c6af0 .functor OR 32, L_0000024ded6c6150, L_0000024ded6c6d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024ded6c6e70 .functor AND 32, L_0000024ded6c60e0, v0000024ded683ad0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded6c7180 .functor OR 32, L_0000024ded6c6af0, L_0000024ded6c6e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024ded6c70a0 .functor AND 32, L_0000024ded6c69a0, L_0000024ded6c24a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded6c7260 .functor OR 32, L_0000024ded6c7180, L_0000024ded6c70a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024ded685f60_0 .net *"_ivl_1", 0 0, L_0000024ded6c40c0;  1 drivers
v0000024ded686000_0 .net *"_ivl_13", 0 0, L_0000024ded6c4520;  1 drivers
v0000024ded686640_0 .net *"_ivl_14", 0 0, L_0000024ded6c54a0;  1 drivers
v0000024ded6866e0_0 .net *"_ivl_19", 0 0, L_0000024ded6c3940;  1 drivers
v0000024ded686780_0 .net *"_ivl_2", 0 0, L_0000024ded6c6c40;  1 drivers
v0000024ded68d250_0 .net *"_ivl_23", 0 0, L_0000024ded6c4200;  1 drivers
v0000024ded68c170_0 .net *"_ivl_27", 0 0, L_0000024ded6c45c0;  1 drivers
v0000024ded68c490_0 .net *"_ivl_28", 0 0, L_0000024ded6c6cb0;  1 drivers
v0000024ded68e470_0 .net *"_ivl_33", 0 0, L_0000024ded6c3260;  1 drivers
v0000024ded68d930_0 .net *"_ivl_37", 0 0, L_0000024ded6c4700;  1 drivers
v0000024ded68dd90_0 .net *"_ivl_40", 31 0, L_0000024ded6c6150;  1 drivers
v0000024ded68ded0_0 .net *"_ivl_42", 31 0, L_0000024ded6c6d90;  1 drivers
v0000024ded68c3f0_0 .net *"_ivl_44", 31 0, L_0000024ded6c6af0;  1 drivers
v0000024ded68e010_0 .net *"_ivl_46", 31 0, L_0000024ded6c6e70;  1 drivers
v0000024ded68ce90_0 .net *"_ivl_48", 31 0, L_0000024ded6c7180;  1 drivers
v0000024ded68e3d0_0 .net *"_ivl_50", 31 0, L_0000024ded6c70a0;  1 drivers
v0000024ded68ca30_0 .net *"_ivl_7", 0 0, L_0000024ded6c3760;  1 drivers
v0000024ded68c0d0_0 .net *"_ivl_8", 0 0, L_0000024ded6c7030;  1 drivers
v0000024ded68d4d0_0 .net "ina", 31 0, v0000024ded6938b0_0;  alias, 1 drivers
v0000024ded68c530_0 .net "inb", 31 0, L_0000024ded74b700;  alias, 1 drivers
v0000024ded68c710_0 .net "inc", 31 0, v0000024ded683ad0_0;  alias, 1 drivers
v0000024ded68cd50_0 .net "ind", 31 0, L_0000024ded6c24a0;  alias, 1 drivers
v0000024ded68cc10_0 .net "out", 31 0, L_0000024ded6c7260;  alias, 1 drivers
v0000024ded68cf30_0 .net "s0", 31 0, L_0000024ded6c6930;  1 drivers
v0000024ded68be50_0 .net "s1", 31 0, L_0000024ded6c6070;  1 drivers
v0000024ded68de30_0 .net "s2", 31 0, L_0000024ded6c60e0;  1 drivers
v0000024ded68c850_0 .net "s3", 31 0, L_0000024ded6c69a0;  1 drivers
v0000024ded68d7f0_0 .net "sel", 1 0, L_0000024ded6bf840;  alias, 1 drivers
L_0000024ded6c40c0 .part L_0000024ded6bf840, 1, 1;
LS_0000024ded6c2f40_0_0 .concat [ 1 1 1 1], L_0000024ded6c6c40, L_0000024ded6c6c40, L_0000024ded6c6c40, L_0000024ded6c6c40;
LS_0000024ded6c2f40_0_4 .concat [ 1 1 1 1], L_0000024ded6c6c40, L_0000024ded6c6c40, L_0000024ded6c6c40, L_0000024ded6c6c40;
LS_0000024ded6c2f40_0_8 .concat [ 1 1 1 1], L_0000024ded6c6c40, L_0000024ded6c6c40, L_0000024ded6c6c40, L_0000024ded6c6c40;
LS_0000024ded6c2f40_0_12 .concat [ 1 1 1 1], L_0000024ded6c6c40, L_0000024ded6c6c40, L_0000024ded6c6c40, L_0000024ded6c6c40;
LS_0000024ded6c2f40_0_16 .concat [ 1 1 1 1], L_0000024ded6c6c40, L_0000024ded6c6c40, L_0000024ded6c6c40, L_0000024ded6c6c40;
LS_0000024ded6c2f40_0_20 .concat [ 1 1 1 1], L_0000024ded6c6c40, L_0000024ded6c6c40, L_0000024ded6c6c40, L_0000024ded6c6c40;
LS_0000024ded6c2f40_0_24 .concat [ 1 1 1 1], L_0000024ded6c6c40, L_0000024ded6c6c40, L_0000024ded6c6c40, L_0000024ded6c6c40;
LS_0000024ded6c2f40_0_28 .concat [ 1 1 1 1], L_0000024ded6c6c40, L_0000024ded6c6c40, L_0000024ded6c6c40, L_0000024ded6c6c40;
LS_0000024ded6c2f40_1_0 .concat [ 4 4 4 4], LS_0000024ded6c2f40_0_0, LS_0000024ded6c2f40_0_4, LS_0000024ded6c2f40_0_8, LS_0000024ded6c2f40_0_12;
LS_0000024ded6c2f40_1_4 .concat [ 4 4 4 4], LS_0000024ded6c2f40_0_16, LS_0000024ded6c2f40_0_20, LS_0000024ded6c2f40_0_24, LS_0000024ded6c2f40_0_28;
L_0000024ded6c2f40 .concat [ 16 16 0 0], LS_0000024ded6c2f40_1_0, LS_0000024ded6c2f40_1_4;
L_0000024ded6c3760 .part L_0000024ded6bf840, 0, 1;
LS_0000024ded6c2540_0_0 .concat [ 1 1 1 1], L_0000024ded6c7030, L_0000024ded6c7030, L_0000024ded6c7030, L_0000024ded6c7030;
LS_0000024ded6c2540_0_4 .concat [ 1 1 1 1], L_0000024ded6c7030, L_0000024ded6c7030, L_0000024ded6c7030, L_0000024ded6c7030;
LS_0000024ded6c2540_0_8 .concat [ 1 1 1 1], L_0000024ded6c7030, L_0000024ded6c7030, L_0000024ded6c7030, L_0000024ded6c7030;
LS_0000024ded6c2540_0_12 .concat [ 1 1 1 1], L_0000024ded6c7030, L_0000024ded6c7030, L_0000024ded6c7030, L_0000024ded6c7030;
LS_0000024ded6c2540_0_16 .concat [ 1 1 1 1], L_0000024ded6c7030, L_0000024ded6c7030, L_0000024ded6c7030, L_0000024ded6c7030;
LS_0000024ded6c2540_0_20 .concat [ 1 1 1 1], L_0000024ded6c7030, L_0000024ded6c7030, L_0000024ded6c7030, L_0000024ded6c7030;
LS_0000024ded6c2540_0_24 .concat [ 1 1 1 1], L_0000024ded6c7030, L_0000024ded6c7030, L_0000024ded6c7030, L_0000024ded6c7030;
LS_0000024ded6c2540_0_28 .concat [ 1 1 1 1], L_0000024ded6c7030, L_0000024ded6c7030, L_0000024ded6c7030, L_0000024ded6c7030;
LS_0000024ded6c2540_1_0 .concat [ 4 4 4 4], LS_0000024ded6c2540_0_0, LS_0000024ded6c2540_0_4, LS_0000024ded6c2540_0_8, LS_0000024ded6c2540_0_12;
LS_0000024ded6c2540_1_4 .concat [ 4 4 4 4], LS_0000024ded6c2540_0_16, LS_0000024ded6c2540_0_20, LS_0000024ded6c2540_0_24, LS_0000024ded6c2540_0_28;
L_0000024ded6c2540 .concat [ 16 16 0 0], LS_0000024ded6c2540_1_0, LS_0000024ded6c2540_1_4;
L_0000024ded6c4520 .part L_0000024ded6bf840, 1, 1;
LS_0000024ded6c4980_0_0 .concat [ 1 1 1 1], L_0000024ded6c54a0, L_0000024ded6c54a0, L_0000024ded6c54a0, L_0000024ded6c54a0;
LS_0000024ded6c4980_0_4 .concat [ 1 1 1 1], L_0000024ded6c54a0, L_0000024ded6c54a0, L_0000024ded6c54a0, L_0000024ded6c54a0;
LS_0000024ded6c4980_0_8 .concat [ 1 1 1 1], L_0000024ded6c54a0, L_0000024ded6c54a0, L_0000024ded6c54a0, L_0000024ded6c54a0;
LS_0000024ded6c4980_0_12 .concat [ 1 1 1 1], L_0000024ded6c54a0, L_0000024ded6c54a0, L_0000024ded6c54a0, L_0000024ded6c54a0;
LS_0000024ded6c4980_0_16 .concat [ 1 1 1 1], L_0000024ded6c54a0, L_0000024ded6c54a0, L_0000024ded6c54a0, L_0000024ded6c54a0;
LS_0000024ded6c4980_0_20 .concat [ 1 1 1 1], L_0000024ded6c54a0, L_0000024ded6c54a0, L_0000024ded6c54a0, L_0000024ded6c54a0;
LS_0000024ded6c4980_0_24 .concat [ 1 1 1 1], L_0000024ded6c54a0, L_0000024ded6c54a0, L_0000024ded6c54a0, L_0000024ded6c54a0;
LS_0000024ded6c4980_0_28 .concat [ 1 1 1 1], L_0000024ded6c54a0, L_0000024ded6c54a0, L_0000024ded6c54a0, L_0000024ded6c54a0;
LS_0000024ded6c4980_1_0 .concat [ 4 4 4 4], LS_0000024ded6c4980_0_0, LS_0000024ded6c4980_0_4, LS_0000024ded6c4980_0_8, LS_0000024ded6c4980_0_12;
LS_0000024ded6c4980_1_4 .concat [ 4 4 4 4], LS_0000024ded6c4980_0_16, LS_0000024ded6c4980_0_20, LS_0000024ded6c4980_0_24, LS_0000024ded6c4980_0_28;
L_0000024ded6c4980 .concat [ 16 16 0 0], LS_0000024ded6c4980_1_0, LS_0000024ded6c4980_1_4;
L_0000024ded6c3940 .part L_0000024ded6bf840, 0, 1;
LS_0000024ded6c2720_0_0 .concat [ 1 1 1 1], L_0000024ded6c3940, L_0000024ded6c3940, L_0000024ded6c3940, L_0000024ded6c3940;
LS_0000024ded6c2720_0_4 .concat [ 1 1 1 1], L_0000024ded6c3940, L_0000024ded6c3940, L_0000024ded6c3940, L_0000024ded6c3940;
LS_0000024ded6c2720_0_8 .concat [ 1 1 1 1], L_0000024ded6c3940, L_0000024ded6c3940, L_0000024ded6c3940, L_0000024ded6c3940;
LS_0000024ded6c2720_0_12 .concat [ 1 1 1 1], L_0000024ded6c3940, L_0000024ded6c3940, L_0000024ded6c3940, L_0000024ded6c3940;
LS_0000024ded6c2720_0_16 .concat [ 1 1 1 1], L_0000024ded6c3940, L_0000024ded6c3940, L_0000024ded6c3940, L_0000024ded6c3940;
LS_0000024ded6c2720_0_20 .concat [ 1 1 1 1], L_0000024ded6c3940, L_0000024ded6c3940, L_0000024ded6c3940, L_0000024ded6c3940;
LS_0000024ded6c2720_0_24 .concat [ 1 1 1 1], L_0000024ded6c3940, L_0000024ded6c3940, L_0000024ded6c3940, L_0000024ded6c3940;
LS_0000024ded6c2720_0_28 .concat [ 1 1 1 1], L_0000024ded6c3940, L_0000024ded6c3940, L_0000024ded6c3940, L_0000024ded6c3940;
LS_0000024ded6c2720_1_0 .concat [ 4 4 4 4], LS_0000024ded6c2720_0_0, LS_0000024ded6c2720_0_4, LS_0000024ded6c2720_0_8, LS_0000024ded6c2720_0_12;
LS_0000024ded6c2720_1_4 .concat [ 4 4 4 4], LS_0000024ded6c2720_0_16, LS_0000024ded6c2720_0_20, LS_0000024ded6c2720_0_24, LS_0000024ded6c2720_0_28;
L_0000024ded6c2720 .concat [ 16 16 0 0], LS_0000024ded6c2720_1_0, LS_0000024ded6c2720_1_4;
L_0000024ded6c4200 .part L_0000024ded6bf840, 1, 1;
LS_0000024ded6c42a0_0_0 .concat [ 1 1 1 1], L_0000024ded6c4200, L_0000024ded6c4200, L_0000024ded6c4200, L_0000024ded6c4200;
LS_0000024ded6c42a0_0_4 .concat [ 1 1 1 1], L_0000024ded6c4200, L_0000024ded6c4200, L_0000024ded6c4200, L_0000024ded6c4200;
LS_0000024ded6c42a0_0_8 .concat [ 1 1 1 1], L_0000024ded6c4200, L_0000024ded6c4200, L_0000024ded6c4200, L_0000024ded6c4200;
LS_0000024ded6c42a0_0_12 .concat [ 1 1 1 1], L_0000024ded6c4200, L_0000024ded6c4200, L_0000024ded6c4200, L_0000024ded6c4200;
LS_0000024ded6c42a0_0_16 .concat [ 1 1 1 1], L_0000024ded6c4200, L_0000024ded6c4200, L_0000024ded6c4200, L_0000024ded6c4200;
LS_0000024ded6c42a0_0_20 .concat [ 1 1 1 1], L_0000024ded6c4200, L_0000024ded6c4200, L_0000024ded6c4200, L_0000024ded6c4200;
LS_0000024ded6c42a0_0_24 .concat [ 1 1 1 1], L_0000024ded6c4200, L_0000024ded6c4200, L_0000024ded6c4200, L_0000024ded6c4200;
LS_0000024ded6c42a0_0_28 .concat [ 1 1 1 1], L_0000024ded6c4200, L_0000024ded6c4200, L_0000024ded6c4200, L_0000024ded6c4200;
LS_0000024ded6c42a0_1_0 .concat [ 4 4 4 4], LS_0000024ded6c42a0_0_0, LS_0000024ded6c42a0_0_4, LS_0000024ded6c42a0_0_8, LS_0000024ded6c42a0_0_12;
LS_0000024ded6c42a0_1_4 .concat [ 4 4 4 4], LS_0000024ded6c42a0_0_16, LS_0000024ded6c42a0_0_20, LS_0000024ded6c42a0_0_24, LS_0000024ded6c42a0_0_28;
L_0000024ded6c42a0 .concat [ 16 16 0 0], LS_0000024ded6c42a0_1_0, LS_0000024ded6c42a0_1_4;
L_0000024ded6c45c0 .part L_0000024ded6bf840, 0, 1;
LS_0000024ded6c2e00_0_0 .concat [ 1 1 1 1], L_0000024ded6c6cb0, L_0000024ded6c6cb0, L_0000024ded6c6cb0, L_0000024ded6c6cb0;
LS_0000024ded6c2e00_0_4 .concat [ 1 1 1 1], L_0000024ded6c6cb0, L_0000024ded6c6cb0, L_0000024ded6c6cb0, L_0000024ded6c6cb0;
LS_0000024ded6c2e00_0_8 .concat [ 1 1 1 1], L_0000024ded6c6cb0, L_0000024ded6c6cb0, L_0000024ded6c6cb0, L_0000024ded6c6cb0;
LS_0000024ded6c2e00_0_12 .concat [ 1 1 1 1], L_0000024ded6c6cb0, L_0000024ded6c6cb0, L_0000024ded6c6cb0, L_0000024ded6c6cb0;
LS_0000024ded6c2e00_0_16 .concat [ 1 1 1 1], L_0000024ded6c6cb0, L_0000024ded6c6cb0, L_0000024ded6c6cb0, L_0000024ded6c6cb0;
LS_0000024ded6c2e00_0_20 .concat [ 1 1 1 1], L_0000024ded6c6cb0, L_0000024ded6c6cb0, L_0000024ded6c6cb0, L_0000024ded6c6cb0;
LS_0000024ded6c2e00_0_24 .concat [ 1 1 1 1], L_0000024ded6c6cb0, L_0000024ded6c6cb0, L_0000024ded6c6cb0, L_0000024ded6c6cb0;
LS_0000024ded6c2e00_0_28 .concat [ 1 1 1 1], L_0000024ded6c6cb0, L_0000024ded6c6cb0, L_0000024ded6c6cb0, L_0000024ded6c6cb0;
LS_0000024ded6c2e00_1_0 .concat [ 4 4 4 4], LS_0000024ded6c2e00_0_0, LS_0000024ded6c2e00_0_4, LS_0000024ded6c2e00_0_8, LS_0000024ded6c2e00_0_12;
LS_0000024ded6c2e00_1_4 .concat [ 4 4 4 4], LS_0000024ded6c2e00_0_16, LS_0000024ded6c2e00_0_20, LS_0000024ded6c2e00_0_24, LS_0000024ded6c2e00_0_28;
L_0000024ded6c2e00 .concat [ 16 16 0 0], LS_0000024ded6c2e00_1_0, LS_0000024ded6c2e00_1_4;
L_0000024ded6c3260 .part L_0000024ded6bf840, 1, 1;
LS_0000024ded6c39e0_0_0 .concat [ 1 1 1 1], L_0000024ded6c3260, L_0000024ded6c3260, L_0000024ded6c3260, L_0000024ded6c3260;
LS_0000024ded6c39e0_0_4 .concat [ 1 1 1 1], L_0000024ded6c3260, L_0000024ded6c3260, L_0000024ded6c3260, L_0000024ded6c3260;
LS_0000024ded6c39e0_0_8 .concat [ 1 1 1 1], L_0000024ded6c3260, L_0000024ded6c3260, L_0000024ded6c3260, L_0000024ded6c3260;
LS_0000024ded6c39e0_0_12 .concat [ 1 1 1 1], L_0000024ded6c3260, L_0000024ded6c3260, L_0000024ded6c3260, L_0000024ded6c3260;
LS_0000024ded6c39e0_0_16 .concat [ 1 1 1 1], L_0000024ded6c3260, L_0000024ded6c3260, L_0000024ded6c3260, L_0000024ded6c3260;
LS_0000024ded6c39e0_0_20 .concat [ 1 1 1 1], L_0000024ded6c3260, L_0000024ded6c3260, L_0000024ded6c3260, L_0000024ded6c3260;
LS_0000024ded6c39e0_0_24 .concat [ 1 1 1 1], L_0000024ded6c3260, L_0000024ded6c3260, L_0000024ded6c3260, L_0000024ded6c3260;
LS_0000024ded6c39e0_0_28 .concat [ 1 1 1 1], L_0000024ded6c3260, L_0000024ded6c3260, L_0000024ded6c3260, L_0000024ded6c3260;
LS_0000024ded6c39e0_1_0 .concat [ 4 4 4 4], LS_0000024ded6c39e0_0_0, LS_0000024ded6c39e0_0_4, LS_0000024ded6c39e0_0_8, LS_0000024ded6c39e0_0_12;
LS_0000024ded6c39e0_1_4 .concat [ 4 4 4 4], LS_0000024ded6c39e0_0_16, LS_0000024ded6c39e0_0_20, LS_0000024ded6c39e0_0_24, LS_0000024ded6c39e0_0_28;
L_0000024ded6c39e0 .concat [ 16 16 0 0], LS_0000024ded6c39e0_1_0, LS_0000024ded6c39e0_1_4;
L_0000024ded6c4700 .part L_0000024ded6bf840, 0, 1;
LS_0000024ded6c3580_0_0 .concat [ 1 1 1 1], L_0000024ded6c4700, L_0000024ded6c4700, L_0000024ded6c4700, L_0000024ded6c4700;
LS_0000024ded6c3580_0_4 .concat [ 1 1 1 1], L_0000024ded6c4700, L_0000024ded6c4700, L_0000024ded6c4700, L_0000024ded6c4700;
LS_0000024ded6c3580_0_8 .concat [ 1 1 1 1], L_0000024ded6c4700, L_0000024ded6c4700, L_0000024ded6c4700, L_0000024ded6c4700;
LS_0000024ded6c3580_0_12 .concat [ 1 1 1 1], L_0000024ded6c4700, L_0000024ded6c4700, L_0000024ded6c4700, L_0000024ded6c4700;
LS_0000024ded6c3580_0_16 .concat [ 1 1 1 1], L_0000024ded6c4700, L_0000024ded6c4700, L_0000024ded6c4700, L_0000024ded6c4700;
LS_0000024ded6c3580_0_20 .concat [ 1 1 1 1], L_0000024ded6c4700, L_0000024ded6c4700, L_0000024ded6c4700, L_0000024ded6c4700;
LS_0000024ded6c3580_0_24 .concat [ 1 1 1 1], L_0000024ded6c4700, L_0000024ded6c4700, L_0000024ded6c4700, L_0000024ded6c4700;
LS_0000024ded6c3580_0_28 .concat [ 1 1 1 1], L_0000024ded6c4700, L_0000024ded6c4700, L_0000024ded6c4700, L_0000024ded6c4700;
LS_0000024ded6c3580_1_0 .concat [ 4 4 4 4], LS_0000024ded6c3580_0_0, LS_0000024ded6c3580_0_4, LS_0000024ded6c3580_0_8, LS_0000024ded6c3580_0_12;
LS_0000024ded6c3580_1_4 .concat [ 4 4 4 4], LS_0000024ded6c3580_0_16, LS_0000024ded6c3580_0_20, LS_0000024ded6c3580_0_24, LS_0000024ded6c3580_0_28;
L_0000024ded6c3580 .concat [ 16 16 0 0], LS_0000024ded6c3580_1_0, LS_0000024ded6c3580_1_4;
S_0000024ded47da30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000024ded47d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024ded6c6930 .functor AND 32, L_0000024ded6c2f40, L_0000024ded6c2540, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024ded6868c0_0 .net "in1", 31 0, L_0000024ded6c2f40;  1 drivers
v0000024ded686960_0 .net "in2", 31 0, L_0000024ded6c2540;  1 drivers
v0000024ded687cc0_0 .net "out", 31 0, L_0000024ded6c6930;  alias, 1 drivers
S_0000024ded438200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000024ded47d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024ded6c6070 .functor AND 32, L_0000024ded6c4980, L_0000024ded6c2720, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024ded687d60_0 .net "in1", 31 0, L_0000024ded6c4980;  1 drivers
v0000024ded6861e0_0 .net "in2", 31 0, L_0000024ded6c2720;  1 drivers
v0000024ded688580_0 .net "out", 31 0, L_0000024ded6c6070;  alias, 1 drivers
S_0000024ded438390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000024ded47d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024ded6c60e0 .functor AND 32, L_0000024ded6c42a0, L_0000024ded6c2e00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024ded6865a0_0 .net "in1", 31 0, L_0000024ded6c42a0;  1 drivers
v0000024ded687e00_0 .net "in2", 31 0, L_0000024ded6c2e00;  1 drivers
v0000024ded688620_0 .net "out", 31 0, L_0000024ded6c60e0;  alias, 1 drivers
S_0000024ded68ae80 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000024ded47d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024ded6c69a0 .functor AND 32, L_0000024ded6c39e0, L_0000024ded6c3580, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024ded686320_0 .net "in1", 31 0, L_0000024ded6c39e0;  1 drivers
v0000024ded6886c0_0 .net "in2", 31 0, L_0000024ded6c3580;  1 drivers
v0000024ded686a00_0 .net "out", 31 0, L_0000024ded6c69a0;  alias, 1 drivers
S_0000024ded68b1a0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000024ded4802d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000024ded608ae0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000024ded6c71f0 .functor NOT 1, L_0000024ded6c2ea0, C4<0>, C4<0>, C4<0>;
L_0000024ded6c72d0 .functor NOT 1, L_0000024ded6c4b60, C4<0>, C4<0>, C4<0>;
L_0000024ded6c73b0 .functor NOT 1, L_0000024ded6c47a0, C4<0>, C4<0>, C4<0>;
L_0000024ded72ed90 .functor NOT 1, L_0000024ded6c27c0, C4<0>, C4<0>, C4<0>;
L_0000024ded72f420 .functor AND 32, L_0000024ded6c7110, v0000024ded693b30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded72f8f0 .functor AND 32, L_0000024ded6c7340, L_0000024ded74b700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded72e690 .functor OR 32, L_0000024ded72f420, L_0000024ded72f8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024ded72ec40 .functor AND 32, L_0000024ded600b30, v0000024ded683ad0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded72f2d0 .functor OR 32, L_0000024ded72e690, L_0000024ded72ec40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024ded72eee0 .functor AND 32, L_0000024ded72ebd0, L_0000024ded6c24a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded72fab0 .functor OR 32, L_0000024ded72f2d0, L_0000024ded72eee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024ded68c670_0 .net *"_ivl_1", 0 0, L_0000024ded6c2ea0;  1 drivers
v0000024ded68c7b0_0 .net *"_ivl_13", 0 0, L_0000024ded6c47a0;  1 drivers
v0000024ded68da70_0 .net *"_ivl_14", 0 0, L_0000024ded6c73b0;  1 drivers
v0000024ded68ccb0_0 .net *"_ivl_19", 0 0, L_0000024ded6c3300;  1 drivers
v0000024ded68e0b0_0 .net *"_ivl_2", 0 0, L_0000024ded6c71f0;  1 drivers
v0000024ded68bdb0_0 .net *"_ivl_23", 0 0, L_0000024ded6c2ae0;  1 drivers
v0000024ded68e1f0_0 .net *"_ivl_27", 0 0, L_0000024ded6c27c0;  1 drivers
v0000024ded68d750_0 .net *"_ivl_28", 0 0, L_0000024ded72ed90;  1 drivers
v0000024ded68e150_0 .net *"_ivl_33", 0 0, L_0000024ded6c3c60;  1 drivers
v0000024ded68d070_0 .net *"_ivl_37", 0 0, L_0000024ded6c3ee0;  1 drivers
v0000024ded68c990_0 .net *"_ivl_40", 31 0, L_0000024ded72f420;  1 drivers
v0000024ded68c030_0 .net *"_ivl_42", 31 0, L_0000024ded72f8f0;  1 drivers
v0000024ded68cb70_0 .net *"_ivl_44", 31 0, L_0000024ded72e690;  1 drivers
v0000024ded68d390_0 .net *"_ivl_46", 31 0, L_0000024ded72ec40;  1 drivers
v0000024ded68d430_0 .net *"_ivl_48", 31 0, L_0000024ded72f2d0;  1 drivers
v0000024ded68d570_0 .net *"_ivl_50", 31 0, L_0000024ded72eee0;  1 drivers
v0000024ded68cdf0_0 .net *"_ivl_7", 0 0, L_0000024ded6c4b60;  1 drivers
v0000024ded68d110_0 .net *"_ivl_8", 0 0, L_0000024ded6c72d0;  1 drivers
v0000024ded68e290_0 .net "ina", 31 0, v0000024ded693b30_0;  alias, 1 drivers
v0000024ded68d610_0 .net "inb", 31 0, L_0000024ded74b700;  alias, 1 drivers
v0000024ded68d1b0_0 .net "inc", 31 0, v0000024ded683ad0_0;  alias, 1 drivers
v0000024ded68d6b0_0 .net "ind", 31 0, L_0000024ded6c24a0;  alias, 1 drivers
v0000024ded68d9d0_0 .net "out", 31 0, L_0000024ded72fab0;  alias, 1 drivers
v0000024ded68db10_0 .net "s0", 31 0, L_0000024ded6c7110;  1 drivers
v0000024ded68dbb0_0 .net "s1", 31 0, L_0000024ded6c7340;  1 drivers
v0000024ded68e330_0 .net "s2", 31 0, L_0000024ded600b30;  1 drivers
v0000024ded68bd10_0 .net "s3", 31 0, L_0000024ded72ebd0;  1 drivers
v0000024ded68bef0_0 .net "sel", 1 0, L_0000024ded6c1b40;  alias, 1 drivers
L_0000024ded6c2ea0 .part L_0000024ded6c1b40, 1, 1;
LS_0000024ded6c3a80_0_0 .concat [ 1 1 1 1], L_0000024ded6c71f0, L_0000024ded6c71f0, L_0000024ded6c71f0, L_0000024ded6c71f0;
LS_0000024ded6c3a80_0_4 .concat [ 1 1 1 1], L_0000024ded6c71f0, L_0000024ded6c71f0, L_0000024ded6c71f0, L_0000024ded6c71f0;
LS_0000024ded6c3a80_0_8 .concat [ 1 1 1 1], L_0000024ded6c71f0, L_0000024ded6c71f0, L_0000024ded6c71f0, L_0000024ded6c71f0;
LS_0000024ded6c3a80_0_12 .concat [ 1 1 1 1], L_0000024ded6c71f0, L_0000024ded6c71f0, L_0000024ded6c71f0, L_0000024ded6c71f0;
LS_0000024ded6c3a80_0_16 .concat [ 1 1 1 1], L_0000024ded6c71f0, L_0000024ded6c71f0, L_0000024ded6c71f0, L_0000024ded6c71f0;
LS_0000024ded6c3a80_0_20 .concat [ 1 1 1 1], L_0000024ded6c71f0, L_0000024ded6c71f0, L_0000024ded6c71f0, L_0000024ded6c71f0;
LS_0000024ded6c3a80_0_24 .concat [ 1 1 1 1], L_0000024ded6c71f0, L_0000024ded6c71f0, L_0000024ded6c71f0, L_0000024ded6c71f0;
LS_0000024ded6c3a80_0_28 .concat [ 1 1 1 1], L_0000024ded6c71f0, L_0000024ded6c71f0, L_0000024ded6c71f0, L_0000024ded6c71f0;
LS_0000024ded6c3a80_1_0 .concat [ 4 4 4 4], LS_0000024ded6c3a80_0_0, LS_0000024ded6c3a80_0_4, LS_0000024ded6c3a80_0_8, LS_0000024ded6c3a80_0_12;
LS_0000024ded6c3a80_1_4 .concat [ 4 4 4 4], LS_0000024ded6c3a80_0_16, LS_0000024ded6c3a80_0_20, LS_0000024ded6c3a80_0_24, LS_0000024ded6c3a80_0_28;
L_0000024ded6c3a80 .concat [ 16 16 0 0], LS_0000024ded6c3a80_1_0, LS_0000024ded6c3a80_1_4;
L_0000024ded6c4b60 .part L_0000024ded6c1b40, 0, 1;
LS_0000024ded6c34e0_0_0 .concat [ 1 1 1 1], L_0000024ded6c72d0, L_0000024ded6c72d0, L_0000024ded6c72d0, L_0000024ded6c72d0;
LS_0000024ded6c34e0_0_4 .concat [ 1 1 1 1], L_0000024ded6c72d0, L_0000024ded6c72d0, L_0000024ded6c72d0, L_0000024ded6c72d0;
LS_0000024ded6c34e0_0_8 .concat [ 1 1 1 1], L_0000024ded6c72d0, L_0000024ded6c72d0, L_0000024ded6c72d0, L_0000024ded6c72d0;
LS_0000024ded6c34e0_0_12 .concat [ 1 1 1 1], L_0000024ded6c72d0, L_0000024ded6c72d0, L_0000024ded6c72d0, L_0000024ded6c72d0;
LS_0000024ded6c34e0_0_16 .concat [ 1 1 1 1], L_0000024ded6c72d0, L_0000024ded6c72d0, L_0000024ded6c72d0, L_0000024ded6c72d0;
LS_0000024ded6c34e0_0_20 .concat [ 1 1 1 1], L_0000024ded6c72d0, L_0000024ded6c72d0, L_0000024ded6c72d0, L_0000024ded6c72d0;
LS_0000024ded6c34e0_0_24 .concat [ 1 1 1 1], L_0000024ded6c72d0, L_0000024ded6c72d0, L_0000024ded6c72d0, L_0000024ded6c72d0;
LS_0000024ded6c34e0_0_28 .concat [ 1 1 1 1], L_0000024ded6c72d0, L_0000024ded6c72d0, L_0000024ded6c72d0, L_0000024ded6c72d0;
LS_0000024ded6c34e0_1_0 .concat [ 4 4 4 4], LS_0000024ded6c34e0_0_0, LS_0000024ded6c34e0_0_4, LS_0000024ded6c34e0_0_8, LS_0000024ded6c34e0_0_12;
LS_0000024ded6c34e0_1_4 .concat [ 4 4 4 4], LS_0000024ded6c34e0_0_16, LS_0000024ded6c34e0_0_20, LS_0000024ded6c34e0_0_24, LS_0000024ded6c34e0_0_28;
L_0000024ded6c34e0 .concat [ 16 16 0 0], LS_0000024ded6c34e0_1_0, LS_0000024ded6c34e0_1_4;
L_0000024ded6c47a0 .part L_0000024ded6c1b40, 1, 1;
LS_0000024ded6c4340_0_0 .concat [ 1 1 1 1], L_0000024ded6c73b0, L_0000024ded6c73b0, L_0000024ded6c73b0, L_0000024ded6c73b0;
LS_0000024ded6c4340_0_4 .concat [ 1 1 1 1], L_0000024ded6c73b0, L_0000024ded6c73b0, L_0000024ded6c73b0, L_0000024ded6c73b0;
LS_0000024ded6c4340_0_8 .concat [ 1 1 1 1], L_0000024ded6c73b0, L_0000024ded6c73b0, L_0000024ded6c73b0, L_0000024ded6c73b0;
LS_0000024ded6c4340_0_12 .concat [ 1 1 1 1], L_0000024ded6c73b0, L_0000024ded6c73b0, L_0000024ded6c73b0, L_0000024ded6c73b0;
LS_0000024ded6c4340_0_16 .concat [ 1 1 1 1], L_0000024ded6c73b0, L_0000024ded6c73b0, L_0000024ded6c73b0, L_0000024ded6c73b0;
LS_0000024ded6c4340_0_20 .concat [ 1 1 1 1], L_0000024ded6c73b0, L_0000024ded6c73b0, L_0000024ded6c73b0, L_0000024ded6c73b0;
LS_0000024ded6c4340_0_24 .concat [ 1 1 1 1], L_0000024ded6c73b0, L_0000024ded6c73b0, L_0000024ded6c73b0, L_0000024ded6c73b0;
LS_0000024ded6c4340_0_28 .concat [ 1 1 1 1], L_0000024ded6c73b0, L_0000024ded6c73b0, L_0000024ded6c73b0, L_0000024ded6c73b0;
LS_0000024ded6c4340_1_0 .concat [ 4 4 4 4], LS_0000024ded6c4340_0_0, LS_0000024ded6c4340_0_4, LS_0000024ded6c4340_0_8, LS_0000024ded6c4340_0_12;
LS_0000024ded6c4340_1_4 .concat [ 4 4 4 4], LS_0000024ded6c4340_0_16, LS_0000024ded6c4340_0_20, LS_0000024ded6c4340_0_24, LS_0000024ded6c4340_0_28;
L_0000024ded6c4340 .concat [ 16 16 0 0], LS_0000024ded6c4340_1_0, LS_0000024ded6c4340_1_4;
L_0000024ded6c3300 .part L_0000024ded6c1b40, 0, 1;
LS_0000024ded6c3440_0_0 .concat [ 1 1 1 1], L_0000024ded6c3300, L_0000024ded6c3300, L_0000024ded6c3300, L_0000024ded6c3300;
LS_0000024ded6c3440_0_4 .concat [ 1 1 1 1], L_0000024ded6c3300, L_0000024ded6c3300, L_0000024ded6c3300, L_0000024ded6c3300;
LS_0000024ded6c3440_0_8 .concat [ 1 1 1 1], L_0000024ded6c3300, L_0000024ded6c3300, L_0000024ded6c3300, L_0000024ded6c3300;
LS_0000024ded6c3440_0_12 .concat [ 1 1 1 1], L_0000024ded6c3300, L_0000024ded6c3300, L_0000024ded6c3300, L_0000024ded6c3300;
LS_0000024ded6c3440_0_16 .concat [ 1 1 1 1], L_0000024ded6c3300, L_0000024ded6c3300, L_0000024ded6c3300, L_0000024ded6c3300;
LS_0000024ded6c3440_0_20 .concat [ 1 1 1 1], L_0000024ded6c3300, L_0000024ded6c3300, L_0000024ded6c3300, L_0000024ded6c3300;
LS_0000024ded6c3440_0_24 .concat [ 1 1 1 1], L_0000024ded6c3300, L_0000024ded6c3300, L_0000024ded6c3300, L_0000024ded6c3300;
LS_0000024ded6c3440_0_28 .concat [ 1 1 1 1], L_0000024ded6c3300, L_0000024ded6c3300, L_0000024ded6c3300, L_0000024ded6c3300;
LS_0000024ded6c3440_1_0 .concat [ 4 4 4 4], LS_0000024ded6c3440_0_0, LS_0000024ded6c3440_0_4, LS_0000024ded6c3440_0_8, LS_0000024ded6c3440_0_12;
LS_0000024ded6c3440_1_4 .concat [ 4 4 4 4], LS_0000024ded6c3440_0_16, LS_0000024ded6c3440_0_20, LS_0000024ded6c3440_0_24, LS_0000024ded6c3440_0_28;
L_0000024ded6c3440 .concat [ 16 16 0 0], LS_0000024ded6c3440_1_0, LS_0000024ded6c3440_1_4;
L_0000024ded6c2ae0 .part L_0000024ded6c1b40, 1, 1;
LS_0000024ded6c3b20_0_0 .concat [ 1 1 1 1], L_0000024ded6c2ae0, L_0000024ded6c2ae0, L_0000024ded6c2ae0, L_0000024ded6c2ae0;
LS_0000024ded6c3b20_0_4 .concat [ 1 1 1 1], L_0000024ded6c2ae0, L_0000024ded6c2ae0, L_0000024ded6c2ae0, L_0000024ded6c2ae0;
LS_0000024ded6c3b20_0_8 .concat [ 1 1 1 1], L_0000024ded6c2ae0, L_0000024ded6c2ae0, L_0000024ded6c2ae0, L_0000024ded6c2ae0;
LS_0000024ded6c3b20_0_12 .concat [ 1 1 1 1], L_0000024ded6c2ae0, L_0000024ded6c2ae0, L_0000024ded6c2ae0, L_0000024ded6c2ae0;
LS_0000024ded6c3b20_0_16 .concat [ 1 1 1 1], L_0000024ded6c2ae0, L_0000024ded6c2ae0, L_0000024ded6c2ae0, L_0000024ded6c2ae0;
LS_0000024ded6c3b20_0_20 .concat [ 1 1 1 1], L_0000024ded6c2ae0, L_0000024ded6c2ae0, L_0000024ded6c2ae0, L_0000024ded6c2ae0;
LS_0000024ded6c3b20_0_24 .concat [ 1 1 1 1], L_0000024ded6c2ae0, L_0000024ded6c2ae0, L_0000024ded6c2ae0, L_0000024ded6c2ae0;
LS_0000024ded6c3b20_0_28 .concat [ 1 1 1 1], L_0000024ded6c2ae0, L_0000024ded6c2ae0, L_0000024ded6c2ae0, L_0000024ded6c2ae0;
LS_0000024ded6c3b20_1_0 .concat [ 4 4 4 4], LS_0000024ded6c3b20_0_0, LS_0000024ded6c3b20_0_4, LS_0000024ded6c3b20_0_8, LS_0000024ded6c3b20_0_12;
LS_0000024ded6c3b20_1_4 .concat [ 4 4 4 4], LS_0000024ded6c3b20_0_16, LS_0000024ded6c3b20_0_20, LS_0000024ded6c3b20_0_24, LS_0000024ded6c3b20_0_28;
L_0000024ded6c3b20 .concat [ 16 16 0 0], LS_0000024ded6c3b20_1_0, LS_0000024ded6c3b20_1_4;
L_0000024ded6c27c0 .part L_0000024ded6c1b40, 0, 1;
LS_0000024ded6c4ac0_0_0 .concat [ 1 1 1 1], L_0000024ded72ed90, L_0000024ded72ed90, L_0000024ded72ed90, L_0000024ded72ed90;
LS_0000024ded6c4ac0_0_4 .concat [ 1 1 1 1], L_0000024ded72ed90, L_0000024ded72ed90, L_0000024ded72ed90, L_0000024ded72ed90;
LS_0000024ded6c4ac0_0_8 .concat [ 1 1 1 1], L_0000024ded72ed90, L_0000024ded72ed90, L_0000024ded72ed90, L_0000024ded72ed90;
LS_0000024ded6c4ac0_0_12 .concat [ 1 1 1 1], L_0000024ded72ed90, L_0000024ded72ed90, L_0000024ded72ed90, L_0000024ded72ed90;
LS_0000024ded6c4ac0_0_16 .concat [ 1 1 1 1], L_0000024ded72ed90, L_0000024ded72ed90, L_0000024ded72ed90, L_0000024ded72ed90;
LS_0000024ded6c4ac0_0_20 .concat [ 1 1 1 1], L_0000024ded72ed90, L_0000024ded72ed90, L_0000024ded72ed90, L_0000024ded72ed90;
LS_0000024ded6c4ac0_0_24 .concat [ 1 1 1 1], L_0000024ded72ed90, L_0000024ded72ed90, L_0000024ded72ed90, L_0000024ded72ed90;
LS_0000024ded6c4ac0_0_28 .concat [ 1 1 1 1], L_0000024ded72ed90, L_0000024ded72ed90, L_0000024ded72ed90, L_0000024ded72ed90;
LS_0000024ded6c4ac0_1_0 .concat [ 4 4 4 4], LS_0000024ded6c4ac0_0_0, LS_0000024ded6c4ac0_0_4, LS_0000024ded6c4ac0_0_8, LS_0000024ded6c4ac0_0_12;
LS_0000024ded6c4ac0_1_4 .concat [ 4 4 4 4], LS_0000024ded6c4ac0_0_16, LS_0000024ded6c4ac0_0_20, LS_0000024ded6c4ac0_0_24, LS_0000024ded6c4ac0_0_28;
L_0000024ded6c4ac0 .concat [ 16 16 0 0], LS_0000024ded6c4ac0_1_0, LS_0000024ded6c4ac0_1_4;
L_0000024ded6c3c60 .part L_0000024ded6c1b40, 1, 1;
LS_0000024ded6c33a0_0_0 .concat [ 1 1 1 1], L_0000024ded6c3c60, L_0000024ded6c3c60, L_0000024ded6c3c60, L_0000024ded6c3c60;
LS_0000024ded6c33a0_0_4 .concat [ 1 1 1 1], L_0000024ded6c3c60, L_0000024ded6c3c60, L_0000024ded6c3c60, L_0000024ded6c3c60;
LS_0000024ded6c33a0_0_8 .concat [ 1 1 1 1], L_0000024ded6c3c60, L_0000024ded6c3c60, L_0000024ded6c3c60, L_0000024ded6c3c60;
LS_0000024ded6c33a0_0_12 .concat [ 1 1 1 1], L_0000024ded6c3c60, L_0000024ded6c3c60, L_0000024ded6c3c60, L_0000024ded6c3c60;
LS_0000024ded6c33a0_0_16 .concat [ 1 1 1 1], L_0000024ded6c3c60, L_0000024ded6c3c60, L_0000024ded6c3c60, L_0000024ded6c3c60;
LS_0000024ded6c33a0_0_20 .concat [ 1 1 1 1], L_0000024ded6c3c60, L_0000024ded6c3c60, L_0000024ded6c3c60, L_0000024ded6c3c60;
LS_0000024ded6c33a0_0_24 .concat [ 1 1 1 1], L_0000024ded6c3c60, L_0000024ded6c3c60, L_0000024ded6c3c60, L_0000024ded6c3c60;
LS_0000024ded6c33a0_0_28 .concat [ 1 1 1 1], L_0000024ded6c3c60, L_0000024ded6c3c60, L_0000024ded6c3c60, L_0000024ded6c3c60;
LS_0000024ded6c33a0_1_0 .concat [ 4 4 4 4], LS_0000024ded6c33a0_0_0, LS_0000024ded6c33a0_0_4, LS_0000024ded6c33a0_0_8, LS_0000024ded6c33a0_0_12;
LS_0000024ded6c33a0_1_4 .concat [ 4 4 4 4], LS_0000024ded6c33a0_0_16, LS_0000024ded6c33a0_0_20, LS_0000024ded6c33a0_0_24, LS_0000024ded6c33a0_0_28;
L_0000024ded6c33a0 .concat [ 16 16 0 0], LS_0000024ded6c33a0_1_0, LS_0000024ded6c33a0_1_4;
L_0000024ded6c3ee0 .part L_0000024ded6c1b40, 0, 1;
LS_0000024ded6c3bc0_0_0 .concat [ 1 1 1 1], L_0000024ded6c3ee0, L_0000024ded6c3ee0, L_0000024ded6c3ee0, L_0000024ded6c3ee0;
LS_0000024ded6c3bc0_0_4 .concat [ 1 1 1 1], L_0000024ded6c3ee0, L_0000024ded6c3ee0, L_0000024ded6c3ee0, L_0000024ded6c3ee0;
LS_0000024ded6c3bc0_0_8 .concat [ 1 1 1 1], L_0000024ded6c3ee0, L_0000024ded6c3ee0, L_0000024ded6c3ee0, L_0000024ded6c3ee0;
LS_0000024ded6c3bc0_0_12 .concat [ 1 1 1 1], L_0000024ded6c3ee0, L_0000024ded6c3ee0, L_0000024ded6c3ee0, L_0000024ded6c3ee0;
LS_0000024ded6c3bc0_0_16 .concat [ 1 1 1 1], L_0000024ded6c3ee0, L_0000024ded6c3ee0, L_0000024ded6c3ee0, L_0000024ded6c3ee0;
LS_0000024ded6c3bc0_0_20 .concat [ 1 1 1 1], L_0000024ded6c3ee0, L_0000024ded6c3ee0, L_0000024ded6c3ee0, L_0000024ded6c3ee0;
LS_0000024ded6c3bc0_0_24 .concat [ 1 1 1 1], L_0000024ded6c3ee0, L_0000024ded6c3ee0, L_0000024ded6c3ee0, L_0000024ded6c3ee0;
LS_0000024ded6c3bc0_0_28 .concat [ 1 1 1 1], L_0000024ded6c3ee0, L_0000024ded6c3ee0, L_0000024ded6c3ee0, L_0000024ded6c3ee0;
LS_0000024ded6c3bc0_1_0 .concat [ 4 4 4 4], LS_0000024ded6c3bc0_0_0, LS_0000024ded6c3bc0_0_4, LS_0000024ded6c3bc0_0_8, LS_0000024ded6c3bc0_0_12;
LS_0000024ded6c3bc0_1_4 .concat [ 4 4 4 4], LS_0000024ded6c3bc0_0_16, LS_0000024ded6c3bc0_0_20, LS_0000024ded6c3bc0_0_24, LS_0000024ded6c3bc0_0_28;
L_0000024ded6c3bc0 .concat [ 16 16 0 0], LS_0000024ded6c3bc0_1_0, LS_0000024ded6c3bc0_1_4;
S_0000024ded68b330 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000024ded68b1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024ded6c7110 .functor AND 32, L_0000024ded6c3a80, L_0000024ded6c34e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024ded68dcf0_0 .net "in1", 31 0, L_0000024ded6c3a80;  1 drivers
v0000024ded68c350_0 .net "in2", 31 0, L_0000024ded6c34e0;  1 drivers
v0000024ded68dc50_0 .net "out", 31 0, L_0000024ded6c7110;  alias, 1 drivers
S_0000024ded68b650 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000024ded68b1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024ded6c7340 .functor AND 32, L_0000024ded6c4340, L_0000024ded6c3440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024ded68c210_0 .net "in1", 31 0, L_0000024ded6c4340;  1 drivers
v0000024ded68d890_0 .net "in2", 31 0, L_0000024ded6c3440;  1 drivers
v0000024ded68cad0_0 .net "out", 31 0, L_0000024ded6c7340;  alias, 1 drivers
S_0000024ded68b4c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000024ded68b1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024ded600b30 .functor AND 32, L_0000024ded6c3b20, L_0000024ded6c4ac0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024ded68df70_0 .net "in1", 31 0, L_0000024ded6c3b20;  1 drivers
v0000024ded68c5d0_0 .net "in2", 31 0, L_0000024ded6c4ac0;  1 drivers
v0000024ded68c8f0_0 .net "out", 31 0, L_0000024ded600b30;  alias, 1 drivers
S_0000024ded68b7e0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000024ded68b1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024ded72ebd0 .functor AND 32, L_0000024ded6c33a0, L_0000024ded6c3bc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024ded68c2b0_0 .net "in1", 31 0, L_0000024ded6c33a0;  1 drivers
v0000024ded68cfd0_0 .net "in2", 31 0, L_0000024ded6c3bc0;  1 drivers
v0000024ded68d2f0_0 .net "out", 31 0, L_0000024ded72ebd0;  alias, 1 drivers
S_0000024ded68bb00 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000024ded4802d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000024ded609ae0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000024ded72f960 .functor NOT 1, L_0000024ded6c43e0, C4<0>, C4<0>, C4<0>;
L_0000024ded72e770 .functor NOT 1, L_0000024ded6c2fe0, C4<0>, C4<0>, C4<0>;
L_0000024ded72fe30 .functor NOT 1, L_0000024ded6c4480, C4<0>, C4<0>, C4<0>;
L_0000024ded72e460 .functor NOT 1, L_0000024ded6c48e0, C4<0>, C4<0>, C4<0>;
L_0000024ded72f340 .functor AND 32, L_0000024ded72fc00, v0000024ded693a90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded72e9a0 .functor AND 32, L_0000024ded72f030, L_0000024ded74b700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded72ea10 .functor OR 32, L_0000024ded72f340, L_0000024ded72e9a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024ded72e540 .functor AND 32, L_0000024ded72fb90, v0000024ded683ad0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded72fb20 .functor OR 32, L_0000024ded72ea10, L_0000024ded72e540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024ded72f260 .functor AND 32, L_0000024ded72eb60, L_0000024ded6c24a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded72f730 .functor OR 32, L_0000024ded72fb20, L_0000024ded72f260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024ded68f730_0 .net *"_ivl_1", 0 0, L_0000024ded6c43e0;  1 drivers
v0000024ded68e970_0 .net *"_ivl_13", 0 0, L_0000024ded6c4480;  1 drivers
v0000024ded68f690_0 .net *"_ivl_14", 0 0, L_0000024ded72fe30;  1 drivers
v0000024ded68e830_0 .net *"_ivl_19", 0 0, L_0000024ded6c2860;  1 drivers
v0000024ded68f370_0 .net *"_ivl_2", 0 0, L_0000024ded72f960;  1 drivers
v0000024ded68f870_0 .net *"_ivl_23", 0 0, L_0000024ded6c3080;  1 drivers
v0000024ded68f910_0 .net *"_ivl_27", 0 0, L_0000024ded6c48e0;  1 drivers
v0000024ded68f4b0_0 .net *"_ivl_28", 0 0, L_0000024ded72e460;  1 drivers
v0000024ded68eab0_0 .net *"_ivl_33", 0 0, L_0000024ded6c2cc0;  1 drivers
v0000024ded68edd0_0 .net *"_ivl_37", 0 0, L_0000024ded6c3e40;  1 drivers
v0000024ded68f9b0_0 .net *"_ivl_40", 31 0, L_0000024ded72f340;  1 drivers
v0000024ded68eb50_0 .net *"_ivl_42", 31 0, L_0000024ded72e9a0;  1 drivers
v0000024ded68fa50_0 .net *"_ivl_44", 31 0, L_0000024ded72ea10;  1 drivers
v0000024ded68ee70_0 .net *"_ivl_46", 31 0, L_0000024ded72e540;  1 drivers
v0000024ded68ebf0_0 .net *"_ivl_48", 31 0, L_0000024ded72fb20;  1 drivers
v0000024ded68f190_0 .net *"_ivl_50", 31 0, L_0000024ded72f260;  1 drivers
v0000024ded68ef10_0 .net *"_ivl_7", 0 0, L_0000024ded6c2fe0;  1 drivers
v0000024ded68faf0_0 .net *"_ivl_8", 0 0, L_0000024ded72e770;  1 drivers
v0000024ded68f050_0 .net "ina", 31 0, v0000024ded693a90_0;  alias, 1 drivers
v0000024ded68f550_0 .net "inb", 31 0, L_0000024ded74b700;  alias, 1 drivers
v0000024ded68f0f0_0 .net "inc", 31 0, v0000024ded683ad0_0;  alias, 1 drivers
v0000024ded68fb90_0 .net "ind", 31 0, L_0000024ded6c24a0;  alias, 1 drivers
v0000024ded68e510_0 .net "out", 31 0, L_0000024ded72f730;  alias, 1 drivers
v0000024ded68f230_0 .net "s0", 31 0, L_0000024ded72fc00;  1 drivers
v0000024ded68f2d0_0 .net "s1", 31 0, L_0000024ded72f030;  1 drivers
v0000024ded68f5f0_0 .net "s2", 31 0, L_0000024ded72fb90;  1 drivers
v0000024ded693770_0 .net "s3", 31 0, L_0000024ded72eb60;  1 drivers
v0000024ded693950_0 .net "sel", 1 0, L_0000024ded6c1e60;  alias, 1 drivers
L_0000024ded6c43e0 .part L_0000024ded6c1e60, 1, 1;
LS_0000024ded6c2b80_0_0 .concat [ 1 1 1 1], L_0000024ded72f960, L_0000024ded72f960, L_0000024ded72f960, L_0000024ded72f960;
LS_0000024ded6c2b80_0_4 .concat [ 1 1 1 1], L_0000024ded72f960, L_0000024ded72f960, L_0000024ded72f960, L_0000024ded72f960;
LS_0000024ded6c2b80_0_8 .concat [ 1 1 1 1], L_0000024ded72f960, L_0000024ded72f960, L_0000024ded72f960, L_0000024ded72f960;
LS_0000024ded6c2b80_0_12 .concat [ 1 1 1 1], L_0000024ded72f960, L_0000024ded72f960, L_0000024ded72f960, L_0000024ded72f960;
LS_0000024ded6c2b80_0_16 .concat [ 1 1 1 1], L_0000024ded72f960, L_0000024ded72f960, L_0000024ded72f960, L_0000024ded72f960;
LS_0000024ded6c2b80_0_20 .concat [ 1 1 1 1], L_0000024ded72f960, L_0000024ded72f960, L_0000024ded72f960, L_0000024ded72f960;
LS_0000024ded6c2b80_0_24 .concat [ 1 1 1 1], L_0000024ded72f960, L_0000024ded72f960, L_0000024ded72f960, L_0000024ded72f960;
LS_0000024ded6c2b80_0_28 .concat [ 1 1 1 1], L_0000024ded72f960, L_0000024ded72f960, L_0000024ded72f960, L_0000024ded72f960;
LS_0000024ded6c2b80_1_0 .concat [ 4 4 4 4], LS_0000024ded6c2b80_0_0, LS_0000024ded6c2b80_0_4, LS_0000024ded6c2b80_0_8, LS_0000024ded6c2b80_0_12;
LS_0000024ded6c2b80_1_4 .concat [ 4 4 4 4], LS_0000024ded6c2b80_0_16, LS_0000024ded6c2b80_0_20, LS_0000024ded6c2b80_0_24, LS_0000024ded6c2b80_0_28;
L_0000024ded6c2b80 .concat [ 16 16 0 0], LS_0000024ded6c2b80_1_0, LS_0000024ded6c2b80_1_4;
L_0000024ded6c2fe0 .part L_0000024ded6c1e60, 0, 1;
LS_0000024ded6c3d00_0_0 .concat [ 1 1 1 1], L_0000024ded72e770, L_0000024ded72e770, L_0000024ded72e770, L_0000024ded72e770;
LS_0000024ded6c3d00_0_4 .concat [ 1 1 1 1], L_0000024ded72e770, L_0000024ded72e770, L_0000024ded72e770, L_0000024ded72e770;
LS_0000024ded6c3d00_0_8 .concat [ 1 1 1 1], L_0000024ded72e770, L_0000024ded72e770, L_0000024ded72e770, L_0000024ded72e770;
LS_0000024ded6c3d00_0_12 .concat [ 1 1 1 1], L_0000024ded72e770, L_0000024ded72e770, L_0000024ded72e770, L_0000024ded72e770;
LS_0000024ded6c3d00_0_16 .concat [ 1 1 1 1], L_0000024ded72e770, L_0000024ded72e770, L_0000024ded72e770, L_0000024ded72e770;
LS_0000024ded6c3d00_0_20 .concat [ 1 1 1 1], L_0000024ded72e770, L_0000024ded72e770, L_0000024ded72e770, L_0000024ded72e770;
LS_0000024ded6c3d00_0_24 .concat [ 1 1 1 1], L_0000024ded72e770, L_0000024ded72e770, L_0000024ded72e770, L_0000024ded72e770;
LS_0000024ded6c3d00_0_28 .concat [ 1 1 1 1], L_0000024ded72e770, L_0000024ded72e770, L_0000024ded72e770, L_0000024ded72e770;
LS_0000024ded6c3d00_1_0 .concat [ 4 4 4 4], LS_0000024ded6c3d00_0_0, LS_0000024ded6c3d00_0_4, LS_0000024ded6c3d00_0_8, LS_0000024ded6c3d00_0_12;
LS_0000024ded6c3d00_1_4 .concat [ 4 4 4 4], LS_0000024ded6c3d00_0_16, LS_0000024ded6c3d00_0_20, LS_0000024ded6c3d00_0_24, LS_0000024ded6c3d00_0_28;
L_0000024ded6c3d00 .concat [ 16 16 0 0], LS_0000024ded6c3d00_1_0, LS_0000024ded6c3d00_1_4;
L_0000024ded6c4480 .part L_0000024ded6c1e60, 1, 1;
LS_0000024ded6c2d60_0_0 .concat [ 1 1 1 1], L_0000024ded72fe30, L_0000024ded72fe30, L_0000024ded72fe30, L_0000024ded72fe30;
LS_0000024ded6c2d60_0_4 .concat [ 1 1 1 1], L_0000024ded72fe30, L_0000024ded72fe30, L_0000024ded72fe30, L_0000024ded72fe30;
LS_0000024ded6c2d60_0_8 .concat [ 1 1 1 1], L_0000024ded72fe30, L_0000024ded72fe30, L_0000024ded72fe30, L_0000024ded72fe30;
LS_0000024ded6c2d60_0_12 .concat [ 1 1 1 1], L_0000024ded72fe30, L_0000024ded72fe30, L_0000024ded72fe30, L_0000024ded72fe30;
LS_0000024ded6c2d60_0_16 .concat [ 1 1 1 1], L_0000024ded72fe30, L_0000024ded72fe30, L_0000024ded72fe30, L_0000024ded72fe30;
LS_0000024ded6c2d60_0_20 .concat [ 1 1 1 1], L_0000024ded72fe30, L_0000024ded72fe30, L_0000024ded72fe30, L_0000024ded72fe30;
LS_0000024ded6c2d60_0_24 .concat [ 1 1 1 1], L_0000024ded72fe30, L_0000024ded72fe30, L_0000024ded72fe30, L_0000024ded72fe30;
LS_0000024ded6c2d60_0_28 .concat [ 1 1 1 1], L_0000024ded72fe30, L_0000024ded72fe30, L_0000024ded72fe30, L_0000024ded72fe30;
LS_0000024ded6c2d60_1_0 .concat [ 4 4 4 4], LS_0000024ded6c2d60_0_0, LS_0000024ded6c2d60_0_4, LS_0000024ded6c2d60_0_8, LS_0000024ded6c2d60_0_12;
LS_0000024ded6c2d60_1_4 .concat [ 4 4 4 4], LS_0000024ded6c2d60_0_16, LS_0000024ded6c2d60_0_20, LS_0000024ded6c2d60_0_24, LS_0000024ded6c2d60_0_28;
L_0000024ded6c2d60 .concat [ 16 16 0 0], LS_0000024ded6c2d60_1_0, LS_0000024ded6c2d60_1_4;
L_0000024ded6c2860 .part L_0000024ded6c1e60, 0, 1;
LS_0000024ded6c4840_0_0 .concat [ 1 1 1 1], L_0000024ded6c2860, L_0000024ded6c2860, L_0000024ded6c2860, L_0000024ded6c2860;
LS_0000024ded6c4840_0_4 .concat [ 1 1 1 1], L_0000024ded6c2860, L_0000024ded6c2860, L_0000024ded6c2860, L_0000024ded6c2860;
LS_0000024ded6c4840_0_8 .concat [ 1 1 1 1], L_0000024ded6c2860, L_0000024ded6c2860, L_0000024ded6c2860, L_0000024ded6c2860;
LS_0000024ded6c4840_0_12 .concat [ 1 1 1 1], L_0000024ded6c2860, L_0000024ded6c2860, L_0000024ded6c2860, L_0000024ded6c2860;
LS_0000024ded6c4840_0_16 .concat [ 1 1 1 1], L_0000024ded6c2860, L_0000024ded6c2860, L_0000024ded6c2860, L_0000024ded6c2860;
LS_0000024ded6c4840_0_20 .concat [ 1 1 1 1], L_0000024ded6c2860, L_0000024ded6c2860, L_0000024ded6c2860, L_0000024ded6c2860;
LS_0000024ded6c4840_0_24 .concat [ 1 1 1 1], L_0000024ded6c2860, L_0000024ded6c2860, L_0000024ded6c2860, L_0000024ded6c2860;
LS_0000024ded6c4840_0_28 .concat [ 1 1 1 1], L_0000024ded6c2860, L_0000024ded6c2860, L_0000024ded6c2860, L_0000024ded6c2860;
LS_0000024ded6c4840_1_0 .concat [ 4 4 4 4], LS_0000024ded6c4840_0_0, LS_0000024ded6c4840_0_4, LS_0000024ded6c4840_0_8, LS_0000024ded6c4840_0_12;
LS_0000024ded6c4840_1_4 .concat [ 4 4 4 4], LS_0000024ded6c4840_0_16, LS_0000024ded6c4840_0_20, LS_0000024ded6c4840_0_24, LS_0000024ded6c4840_0_28;
L_0000024ded6c4840 .concat [ 16 16 0 0], LS_0000024ded6c4840_1_0, LS_0000024ded6c4840_1_4;
L_0000024ded6c3080 .part L_0000024ded6c1e60, 1, 1;
LS_0000024ded6c2c20_0_0 .concat [ 1 1 1 1], L_0000024ded6c3080, L_0000024ded6c3080, L_0000024ded6c3080, L_0000024ded6c3080;
LS_0000024ded6c2c20_0_4 .concat [ 1 1 1 1], L_0000024ded6c3080, L_0000024ded6c3080, L_0000024ded6c3080, L_0000024ded6c3080;
LS_0000024ded6c2c20_0_8 .concat [ 1 1 1 1], L_0000024ded6c3080, L_0000024ded6c3080, L_0000024ded6c3080, L_0000024ded6c3080;
LS_0000024ded6c2c20_0_12 .concat [ 1 1 1 1], L_0000024ded6c3080, L_0000024ded6c3080, L_0000024ded6c3080, L_0000024ded6c3080;
LS_0000024ded6c2c20_0_16 .concat [ 1 1 1 1], L_0000024ded6c3080, L_0000024ded6c3080, L_0000024ded6c3080, L_0000024ded6c3080;
LS_0000024ded6c2c20_0_20 .concat [ 1 1 1 1], L_0000024ded6c3080, L_0000024ded6c3080, L_0000024ded6c3080, L_0000024ded6c3080;
LS_0000024ded6c2c20_0_24 .concat [ 1 1 1 1], L_0000024ded6c3080, L_0000024ded6c3080, L_0000024ded6c3080, L_0000024ded6c3080;
LS_0000024ded6c2c20_0_28 .concat [ 1 1 1 1], L_0000024ded6c3080, L_0000024ded6c3080, L_0000024ded6c3080, L_0000024ded6c3080;
LS_0000024ded6c2c20_1_0 .concat [ 4 4 4 4], LS_0000024ded6c2c20_0_0, LS_0000024ded6c2c20_0_4, LS_0000024ded6c2c20_0_8, LS_0000024ded6c2c20_0_12;
LS_0000024ded6c2c20_1_4 .concat [ 4 4 4 4], LS_0000024ded6c2c20_0_16, LS_0000024ded6c2c20_0_20, LS_0000024ded6c2c20_0_24, LS_0000024ded6c2c20_0_28;
L_0000024ded6c2c20 .concat [ 16 16 0 0], LS_0000024ded6c2c20_1_0, LS_0000024ded6c2c20_1_4;
L_0000024ded6c48e0 .part L_0000024ded6c1e60, 0, 1;
LS_0000024ded6c2a40_0_0 .concat [ 1 1 1 1], L_0000024ded72e460, L_0000024ded72e460, L_0000024ded72e460, L_0000024ded72e460;
LS_0000024ded6c2a40_0_4 .concat [ 1 1 1 1], L_0000024ded72e460, L_0000024ded72e460, L_0000024ded72e460, L_0000024ded72e460;
LS_0000024ded6c2a40_0_8 .concat [ 1 1 1 1], L_0000024ded72e460, L_0000024ded72e460, L_0000024ded72e460, L_0000024ded72e460;
LS_0000024ded6c2a40_0_12 .concat [ 1 1 1 1], L_0000024ded72e460, L_0000024ded72e460, L_0000024ded72e460, L_0000024ded72e460;
LS_0000024ded6c2a40_0_16 .concat [ 1 1 1 1], L_0000024ded72e460, L_0000024ded72e460, L_0000024ded72e460, L_0000024ded72e460;
LS_0000024ded6c2a40_0_20 .concat [ 1 1 1 1], L_0000024ded72e460, L_0000024ded72e460, L_0000024ded72e460, L_0000024ded72e460;
LS_0000024ded6c2a40_0_24 .concat [ 1 1 1 1], L_0000024ded72e460, L_0000024ded72e460, L_0000024ded72e460, L_0000024ded72e460;
LS_0000024ded6c2a40_0_28 .concat [ 1 1 1 1], L_0000024ded72e460, L_0000024ded72e460, L_0000024ded72e460, L_0000024ded72e460;
LS_0000024ded6c2a40_1_0 .concat [ 4 4 4 4], LS_0000024ded6c2a40_0_0, LS_0000024ded6c2a40_0_4, LS_0000024ded6c2a40_0_8, LS_0000024ded6c2a40_0_12;
LS_0000024ded6c2a40_1_4 .concat [ 4 4 4 4], LS_0000024ded6c2a40_0_16, LS_0000024ded6c2a40_0_20, LS_0000024ded6c2a40_0_24, LS_0000024ded6c2a40_0_28;
L_0000024ded6c2a40 .concat [ 16 16 0 0], LS_0000024ded6c2a40_1_0, LS_0000024ded6c2a40_1_4;
L_0000024ded6c2cc0 .part L_0000024ded6c1e60, 1, 1;
LS_0000024ded6c3120_0_0 .concat [ 1 1 1 1], L_0000024ded6c2cc0, L_0000024ded6c2cc0, L_0000024ded6c2cc0, L_0000024ded6c2cc0;
LS_0000024ded6c3120_0_4 .concat [ 1 1 1 1], L_0000024ded6c2cc0, L_0000024ded6c2cc0, L_0000024ded6c2cc0, L_0000024ded6c2cc0;
LS_0000024ded6c3120_0_8 .concat [ 1 1 1 1], L_0000024ded6c2cc0, L_0000024ded6c2cc0, L_0000024ded6c2cc0, L_0000024ded6c2cc0;
LS_0000024ded6c3120_0_12 .concat [ 1 1 1 1], L_0000024ded6c2cc0, L_0000024ded6c2cc0, L_0000024ded6c2cc0, L_0000024ded6c2cc0;
LS_0000024ded6c3120_0_16 .concat [ 1 1 1 1], L_0000024ded6c2cc0, L_0000024ded6c2cc0, L_0000024ded6c2cc0, L_0000024ded6c2cc0;
LS_0000024ded6c3120_0_20 .concat [ 1 1 1 1], L_0000024ded6c2cc0, L_0000024ded6c2cc0, L_0000024ded6c2cc0, L_0000024ded6c2cc0;
LS_0000024ded6c3120_0_24 .concat [ 1 1 1 1], L_0000024ded6c2cc0, L_0000024ded6c2cc0, L_0000024ded6c2cc0, L_0000024ded6c2cc0;
LS_0000024ded6c3120_0_28 .concat [ 1 1 1 1], L_0000024ded6c2cc0, L_0000024ded6c2cc0, L_0000024ded6c2cc0, L_0000024ded6c2cc0;
LS_0000024ded6c3120_1_0 .concat [ 4 4 4 4], LS_0000024ded6c3120_0_0, LS_0000024ded6c3120_0_4, LS_0000024ded6c3120_0_8, LS_0000024ded6c3120_0_12;
LS_0000024ded6c3120_1_4 .concat [ 4 4 4 4], LS_0000024ded6c3120_0_16, LS_0000024ded6c3120_0_20, LS_0000024ded6c3120_0_24, LS_0000024ded6c3120_0_28;
L_0000024ded6c3120 .concat [ 16 16 0 0], LS_0000024ded6c3120_1_0, LS_0000024ded6c3120_1_4;
L_0000024ded6c3e40 .part L_0000024ded6c1e60, 0, 1;
LS_0000024ded6c4a20_0_0 .concat [ 1 1 1 1], L_0000024ded6c3e40, L_0000024ded6c3e40, L_0000024ded6c3e40, L_0000024ded6c3e40;
LS_0000024ded6c4a20_0_4 .concat [ 1 1 1 1], L_0000024ded6c3e40, L_0000024ded6c3e40, L_0000024ded6c3e40, L_0000024ded6c3e40;
LS_0000024ded6c4a20_0_8 .concat [ 1 1 1 1], L_0000024ded6c3e40, L_0000024ded6c3e40, L_0000024ded6c3e40, L_0000024ded6c3e40;
LS_0000024ded6c4a20_0_12 .concat [ 1 1 1 1], L_0000024ded6c3e40, L_0000024ded6c3e40, L_0000024ded6c3e40, L_0000024ded6c3e40;
LS_0000024ded6c4a20_0_16 .concat [ 1 1 1 1], L_0000024ded6c3e40, L_0000024ded6c3e40, L_0000024ded6c3e40, L_0000024ded6c3e40;
LS_0000024ded6c4a20_0_20 .concat [ 1 1 1 1], L_0000024ded6c3e40, L_0000024ded6c3e40, L_0000024ded6c3e40, L_0000024ded6c3e40;
LS_0000024ded6c4a20_0_24 .concat [ 1 1 1 1], L_0000024ded6c3e40, L_0000024ded6c3e40, L_0000024ded6c3e40, L_0000024ded6c3e40;
LS_0000024ded6c4a20_0_28 .concat [ 1 1 1 1], L_0000024ded6c3e40, L_0000024ded6c3e40, L_0000024ded6c3e40, L_0000024ded6c3e40;
LS_0000024ded6c4a20_1_0 .concat [ 4 4 4 4], LS_0000024ded6c4a20_0_0, LS_0000024ded6c4a20_0_4, LS_0000024ded6c4a20_0_8, LS_0000024ded6c4a20_0_12;
LS_0000024ded6c4a20_1_4 .concat [ 4 4 4 4], LS_0000024ded6c4a20_0_16, LS_0000024ded6c4a20_0_20, LS_0000024ded6c4a20_0_24, LS_0000024ded6c4a20_0_28;
L_0000024ded6c4a20 .concat [ 16 16 0 0], LS_0000024ded6c4a20_1_0, LS_0000024ded6c4a20_1_4;
S_0000024ded68b010 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000024ded68bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024ded72fc00 .functor AND 32, L_0000024ded6c2b80, L_0000024ded6c3d00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024ded68bf90_0 .net "in1", 31 0, L_0000024ded6c2b80;  1 drivers
v0000024ded68ed30_0 .net "in2", 31 0, L_0000024ded6c3d00;  1 drivers
v0000024ded68e8d0_0 .net "out", 31 0, L_0000024ded72fc00;  alias, 1 drivers
S_0000024ded68b970 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000024ded68bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024ded72f030 .functor AND 32, L_0000024ded6c2d60, L_0000024ded6c4840, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024ded68ec90_0 .net "in1", 31 0, L_0000024ded6c2d60;  1 drivers
v0000024ded68e6f0_0 .net "in2", 31 0, L_0000024ded6c4840;  1 drivers
v0000024ded68ea10_0 .net "out", 31 0, L_0000024ded72f030;  alias, 1 drivers
S_0000024ded68acf0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000024ded68bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024ded72fb90 .functor AND 32, L_0000024ded6c2c20, L_0000024ded6c2a40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024ded68efb0_0 .net "in1", 31 0, L_0000024ded6c2c20;  1 drivers
v0000024ded68e5b0_0 .net "in2", 31 0, L_0000024ded6c2a40;  1 drivers
v0000024ded68f410_0 .net "out", 31 0, L_0000024ded72fb90;  alias, 1 drivers
S_0000024ded690670 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000024ded68bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000024ded72eb60 .functor AND 32, L_0000024ded6c3120, L_0000024ded6c4a20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000024ded68e790_0 .net "in1", 31 0, L_0000024ded6c3120;  1 drivers
v0000024ded68e650_0 .net "in2", 31 0, L_0000024ded6c4a20;  1 drivers
v0000024ded68f7d0_0 .net "out", 31 0, L_0000024ded72eb60;  alias, 1 drivers
S_0000024ded6901c0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000024ded449f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000024ded695ce0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024ded695d18 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024ded695d50 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024ded695d88 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024ded695dc0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024ded695df8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024ded695e30 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024ded695e68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024ded695ea0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024ded695ed8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024ded695f10 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024ded695f48 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024ded695f80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024ded695fb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024ded695ff0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024ded696028 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024ded696060 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024ded696098 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024ded6960d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024ded696108 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024ded696140 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024ded696178 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024ded6961b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024ded6961e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024ded696220 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024ded692410_0 .var "EX1_PC", 31 0;
v0000024ded692af0_0 .var "EX1_PFC", 31 0;
v0000024ded693b30_0 .var "EX1_forward_to_B", 31 0;
v0000024ded692a50_0 .var "EX1_is_beq", 0 0;
v0000024ded693f90_0 .var "EX1_is_bne", 0 0;
v0000024ded693d10_0 .var "EX1_is_jal", 0 0;
v0000024ded692d70_0 .var "EX1_is_jr", 0 0;
v0000024ded6924b0_0 .var "EX1_is_oper2_immed", 0 0;
v0000024ded693c70_0 .var "EX1_memread", 0 0;
v0000024ded691d30_0 .var "EX1_memwrite", 0 0;
v0000024ded694030_0 .var "EX1_opcode", 11 0;
v0000024ded693590_0 .var "EX1_predicted", 0 0;
v0000024ded693630_0 .var "EX1_rd_ind", 4 0;
v0000024ded693bd0_0 .var "EX1_rd_indzero", 0 0;
v0000024ded6922d0_0 .var "EX1_regwrite", 0 0;
v0000024ded6938b0_0 .var "EX1_rs1", 31 0;
v0000024ded693db0_0 .var "EX1_rs1_ind", 4 0;
v0000024ded693a90_0 .var "EX1_rs2", 31 0;
v0000024ded6940d0_0 .var "EX1_rs2_ind", 4 0;
v0000024ded692b90_0 .net "FLUSH", 0 0, v0000024ded699180_0;  alias, 1 drivers
v0000024ded692550_0 .net "ID_PC", 31 0, v0000024ded698d20_0;  alias, 1 drivers
v0000024ded694170_0 .net "ID_PFC_to_EX", 31 0, L_0000024ded6c0c40;  alias, 1 drivers
v0000024ded694210_0 .net "ID_forward_to_B", 31 0, L_0000024ded6c16e0;  alias, 1 drivers
v0000024ded6942b0_0 .net "ID_is_beq", 0 0, L_0000024ded6bffc0;  alias, 1 drivers
v0000024ded692c30_0 .net "ID_is_bne", 0 0, L_0000024ded6c0100;  alias, 1 drivers
v0000024ded691e70_0 .net "ID_is_jal", 0 0, L_0000024ded6c4160;  alias, 1 drivers
v0000024ded693450_0 .net "ID_is_jr", 0 0, L_0000024ded6c01a0;  alias, 1 drivers
v0000024ded6931d0_0 .net "ID_is_oper2_immed", 0 0, L_0000024ded6c6230;  alias, 1 drivers
v0000024ded6943f0_0 .net "ID_memread", 0 0, L_0000024ded6c3da0;  alias, 1 drivers
v0000024ded6936d0_0 .net "ID_memwrite", 0 0, L_0000024ded6c4660;  alias, 1 drivers
v0000024ded692690_0 .net "ID_opcode", 11 0, v0000024ded6acd90_0;  alias, 1 drivers
v0000024ded693090_0 .net "ID_predicted", 0 0, v0000024ded69a580_0;  alias, 1 drivers
v0000024ded694350_0 .net "ID_rd_ind", 4 0, v0000024ded6ab0d0_0;  alias, 1 drivers
v0000024ded692730_0 .net "ID_rd_indzero", 0 0, L_0000024ded6c3800;  1 drivers
v0000024ded691dd0_0 .net "ID_regwrite", 0 0, L_0000024ded6c4020;  alias, 1 drivers
v0000024ded694490_0 .net "ID_rs1", 31 0, v0000024ded69e040_0;  alias, 1 drivers
v0000024ded692cd0_0 .net "ID_rs1_ind", 4 0, v0000024ded6ab350_0;  alias, 1 drivers
v0000024ded691fb0_0 .net "ID_rs2", 31 0, v0000024ded69e4a0_0;  alias, 1 drivers
v0000024ded692050_0 .net "ID_rs2_ind", 4 0, v0000024ded6abad0_0;  alias, 1 drivers
v0000024ded6920f0_0 .net "clk", 0 0, L_0000024ded6c5f20;  1 drivers
v0000024ded692eb0_0 .net "rst", 0 0, v0000024ded6be6c0_0;  alias, 1 drivers
E_0000024ded609d60 .event posedge, v0000024ded682450_0, v0000024ded6920f0_0;
S_0000024ded6912f0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000024ded449f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000024ded696260 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024ded696298 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024ded6962d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024ded696308 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024ded696340 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024ded696378 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024ded6963b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024ded6963e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024ded696420 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024ded696458 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024ded696490 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024ded6964c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024ded696500 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024ded696538 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024ded696570 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024ded6965a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024ded6965e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024ded696618 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024ded696650 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024ded696688 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024ded6966c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024ded6966f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024ded696730 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024ded696768 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024ded6967a0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024ded6929b0_0 .net "EX1_ALU_OPER1", 31 0, L_0000024ded6c7260;  alias, 1 drivers
v0000024ded692e10_0 .net "EX1_ALU_OPER2", 31 0, L_0000024ded72fab0;  alias, 1 drivers
v0000024ded692f50_0 .net "EX1_PC", 31 0, v0000024ded692410_0;  alias, 1 drivers
v0000024ded692ff0_0 .net "EX1_PFC_to_IF", 31 0, L_0000024ded6c3f80;  alias, 1 drivers
v0000024ded693130_0 .net "EX1_forward_to_B", 31 0, v0000024ded693b30_0;  alias, 1 drivers
v0000024ded695070_0 .net "EX1_is_beq", 0 0, v0000024ded692a50_0;  alias, 1 drivers
v0000024ded695430_0 .net "EX1_is_bne", 0 0, v0000024ded693f90_0;  alias, 1 drivers
v0000024ded6954d0_0 .net "EX1_is_jal", 0 0, v0000024ded693d10_0;  alias, 1 drivers
v0000024ded695930_0 .net "EX1_is_jr", 0 0, v0000024ded692d70_0;  alias, 1 drivers
v0000024ded694cb0_0 .net "EX1_is_oper2_immed", 0 0, v0000024ded6924b0_0;  alias, 1 drivers
v0000024ded694850_0 .net "EX1_memread", 0 0, v0000024ded693c70_0;  alias, 1 drivers
v0000024ded6947b0_0 .net "EX1_memwrite", 0 0, v0000024ded691d30_0;  alias, 1 drivers
v0000024ded695570_0 .net "EX1_opcode", 11 0, v0000024ded694030_0;  alias, 1 drivers
v0000024ded6959d0_0 .net "EX1_predicted", 0 0, v0000024ded693590_0;  alias, 1 drivers
v0000024ded6951b0_0 .net "EX1_rd_ind", 4 0, v0000024ded693630_0;  alias, 1 drivers
v0000024ded695250_0 .net "EX1_rd_indzero", 0 0, v0000024ded693bd0_0;  alias, 1 drivers
v0000024ded694c10_0 .net "EX1_regwrite", 0 0, v0000024ded6922d0_0;  alias, 1 drivers
v0000024ded694670_0 .net "EX1_rs1", 31 0, v0000024ded6938b0_0;  alias, 1 drivers
v0000024ded6948f0_0 .net "EX1_rs1_ind", 4 0, v0000024ded693db0_0;  alias, 1 drivers
v0000024ded6957f0_0 .net "EX1_rs2_ind", 4 0, v0000024ded6940d0_0;  alias, 1 drivers
v0000024ded695a70_0 .net "EX1_rs2_out", 31 0, L_0000024ded72f730;  alias, 1 drivers
v0000024ded694b70_0 .var "EX2_ALU_OPER1", 31 0;
v0000024ded695610_0 .var "EX2_ALU_OPER2", 31 0;
v0000024ded694fd0_0 .var "EX2_PC", 31 0;
v0000024ded694710_0 .var "EX2_PFC_to_IF", 31 0;
v0000024ded6945d0_0 .var "EX2_forward_to_B", 31 0;
v0000024ded695bb0_0 .var "EX2_is_beq", 0 0;
v0000024ded694ad0_0 .var "EX2_is_bne", 0 0;
v0000024ded694990_0 .var "EX2_is_jal", 0 0;
v0000024ded694e90_0 .var "EX2_is_jr", 0 0;
v0000024ded6956b0_0 .var "EX2_is_oper2_immed", 0 0;
v0000024ded695750_0 .var "EX2_memread", 0 0;
v0000024ded695110_0 .var "EX2_memwrite", 0 0;
v0000024ded694d50_0 .var "EX2_opcode", 11 0;
v0000024ded695390_0 .var "EX2_predicted", 0 0;
v0000024ded695890_0 .var "EX2_rd_ind", 4 0;
v0000024ded694df0_0 .var "EX2_rd_indzero", 0 0;
v0000024ded695b10_0 .var "EX2_regwrite", 0 0;
v0000024ded694530_0 .var "EX2_rs1", 31 0;
v0000024ded694a30_0 .var "EX2_rs1_ind", 4 0;
v0000024ded6952f0_0 .var "EX2_rs2_ind", 4 0;
v0000024ded694f30_0 .var "EX2_rs2_out", 31 0;
v0000024ded699ae0_0 .net "FLUSH", 0 0, v0000024ded699fe0_0;  alias, 1 drivers
v0000024ded69a4e0_0 .net "clk", 0 0, L_0000024ded72f3b0;  1 drivers
v0000024ded69a1c0_0 .net "rst", 0 0, v0000024ded6be6c0_0;  alias, 1 drivers
E_0000024ded60a760 .event posedge, v0000024ded682450_0, v0000024ded69a4e0_0;
S_0000024ded6904e0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000024ded449f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000024ded69e7f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024ded69e828 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024ded69e860 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024ded69e898 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024ded69e8d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024ded69e908 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024ded69e940 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024ded69e978 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024ded69e9b0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024ded69e9e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024ded69ea20 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024ded69ea58 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024ded69ea90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024ded69eac8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024ded69eb00 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024ded69eb38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024ded69eb70 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024ded69eba8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024ded69ebe0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024ded69ec18 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024ded69ec50 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024ded69ec88 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024ded69ecc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024ded69ecf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024ded69ed30 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024ded6c65b0 .functor OR 1, L_0000024ded6bffc0, L_0000024ded6c0100, C4<0>, C4<0>;
L_0000024ded6c6d20 .functor AND 1, L_0000024ded6c65b0, L_0000024ded6c6700, C4<1>, C4<1>;
L_0000024ded6c6620 .functor OR 1, L_0000024ded6bffc0, L_0000024ded6c0100, C4<0>, C4<0>;
L_0000024ded6c5d60 .functor AND 1, L_0000024ded6c6620, L_0000024ded6c6700, C4<1>, C4<1>;
L_0000024ded6c5b30 .functor OR 1, L_0000024ded6bffc0, L_0000024ded6c0100, C4<0>, C4<0>;
L_0000024ded6c5890 .functor AND 1, L_0000024ded6c5b30, v0000024ded69a580_0, C4<1>, C4<1>;
v0000024ded6972e0_0 .net "EX1_memread", 0 0, v0000024ded693c70_0;  alias, 1 drivers
v0000024ded6974c0_0 .net "EX1_opcode", 11 0, v0000024ded694030_0;  alias, 1 drivers
v0000024ded698460_0 .net "EX1_rd_ind", 4 0, v0000024ded693630_0;  alias, 1 drivers
v0000024ded697d80_0 .net "EX1_rd_indzero", 0 0, v0000024ded693bd0_0;  alias, 1 drivers
v0000024ded697240_0 .net "EX2_memread", 0 0, v0000024ded695750_0;  alias, 1 drivers
v0000024ded698140_0 .net "EX2_opcode", 11 0, v0000024ded694d50_0;  alias, 1 drivers
v0000024ded6988c0_0 .net "EX2_rd_ind", 4 0, v0000024ded695890_0;  alias, 1 drivers
v0000024ded698fa0_0 .net "EX2_rd_indzero", 0 0, v0000024ded694df0_0;  alias, 1 drivers
v0000024ded697100_0 .net "ID_EX1_flush", 0 0, v0000024ded699180_0;  alias, 1 drivers
v0000024ded696980_0 .net "ID_EX2_flush", 0 0, v0000024ded699fe0_0;  alias, 1 drivers
v0000024ded697e20_0 .net "ID_is_beq", 0 0, L_0000024ded6bffc0;  alias, 1 drivers
v0000024ded697ce0_0 .net "ID_is_bne", 0 0, L_0000024ded6c0100;  alias, 1 drivers
v0000024ded698f00_0 .net "ID_is_j", 0 0, L_0000024ded6c2680;  alias, 1 drivers
v0000024ded697ec0_0 .net "ID_is_jal", 0 0, L_0000024ded6c4160;  alias, 1 drivers
v0000024ded696e80_0 .net "ID_is_jr", 0 0, L_0000024ded6c01a0;  alias, 1 drivers
v0000024ded696a20_0 .net "ID_opcode", 11 0, v0000024ded6acd90_0;  alias, 1 drivers
v0000024ded696fc0_0 .net "ID_rs1_ind", 4 0, v0000024ded6ab350_0;  alias, 1 drivers
v0000024ded697380_0 .net "ID_rs2_ind", 4 0, v0000024ded6abad0_0;  alias, 1 drivers
v0000024ded697b00_0 .net "IF_ID_flush", 0 0, v0000024ded69d8c0_0;  alias, 1 drivers
v0000024ded696ca0_0 .net "IF_ID_write", 0 0, v0000024ded69c600_0;  alias, 1 drivers
v0000024ded696ac0_0 .net "PC_src", 2 0, L_0000024ded6c0560;  alias, 1 drivers
v0000024ded697420_0 .net "PFC_to_EX", 31 0, L_0000024ded6c0c40;  alias, 1 drivers
v0000024ded697a60_0 .net "PFC_to_IF", 31 0, L_0000024ded6c1000;  alias, 1 drivers
v0000024ded696b60_0 .net "WB_rd_ind", 4 0, v0000024ded6af090_0;  alias, 1 drivers
v0000024ded697560_0 .net "Wrong_prediction", 0 0, L_0000024ded730140;  alias, 1 drivers
v0000024ded6986e0_0 .net *"_ivl_11", 0 0, L_0000024ded6c5d60;  1 drivers
v0000024ded6983c0_0 .net *"_ivl_13", 9 0, L_0000024ded6c0f60;  1 drivers
v0000024ded697600_0 .net *"_ivl_15", 9 0, L_0000024ded6c1fa0;  1 drivers
v0000024ded697f60_0 .net *"_ivl_16", 9 0, L_0000024ded6c1be0;  1 drivers
v0000024ded696840_0 .net *"_ivl_19", 9 0, L_0000024ded6c2040;  1 drivers
v0000024ded697740_0 .net *"_ivl_20", 9 0, L_0000024ded6c0740;  1 drivers
v0000024ded6971a0_0 .net *"_ivl_25", 0 0, L_0000024ded6c5b30;  1 drivers
v0000024ded697060_0 .net *"_ivl_27", 0 0, L_0000024ded6c5890;  1 drivers
v0000024ded698000_0 .net *"_ivl_29", 9 0, L_0000024ded6c1d20;  1 drivers
v0000024ded6980a0_0 .net *"_ivl_3", 0 0, L_0000024ded6c65b0;  1 drivers
L_0000024ded6e01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000024ded696f20_0 .net/2u *"_ivl_30", 9 0, L_0000024ded6e01f0;  1 drivers
v0000024ded697ba0_0 .net *"_ivl_32", 9 0, L_0000024ded6c1960;  1 drivers
v0000024ded6976a0_0 .net *"_ivl_35", 9 0, L_0000024ded6c0ba0;  1 drivers
v0000024ded6981e0_0 .net *"_ivl_37", 9 0, L_0000024ded6c0240;  1 drivers
v0000024ded698280_0 .net *"_ivl_38", 9 0, L_0000024ded6c20e0;  1 drivers
v0000024ded6977e0_0 .net *"_ivl_40", 9 0, L_0000024ded6c0920;  1 drivers
L_0000024ded6e0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ded698dc0_0 .net/2s *"_ivl_45", 21 0, L_0000024ded6e0238;  1 drivers
L_0000024ded6e0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ded698e60_0 .net/2s *"_ivl_50", 21 0, L_0000024ded6e0280;  1 drivers
v0000024ded698320_0 .net *"_ivl_9", 0 0, L_0000024ded6c6620;  1 drivers
v0000024ded6979c0_0 .net "clk", 0 0, L_0000024ded6013f0;  alias, 1 drivers
v0000024ded697880_0 .net "forward_to_B", 31 0, L_0000024ded6c16e0;  alias, 1 drivers
v0000024ded698be0_0 .net "imm", 31 0, v0000024ded69ddc0_0;  1 drivers
v0000024ded696c00_0 .net "inst", 31 0, v0000024ded698b40_0;  alias, 1 drivers
v0000024ded696d40_0 .net "is_branch_and_taken", 0 0, L_0000024ded6c6d20;  alias, 1 drivers
v0000024ded696de0_0 .net "is_oper2_immed", 0 0, L_0000024ded6c6230;  alias, 1 drivers
v0000024ded697920_0 .net "mem_read", 0 0, L_0000024ded6c3da0;  alias, 1 drivers
v0000024ded697c40_0 .net "mem_write", 0 0, L_0000024ded6c4660;  alias, 1 drivers
v0000024ded698500_0 .net "pc", 31 0, v0000024ded698d20_0;  alias, 1 drivers
v0000024ded698960_0 .net "pc_write", 0 0, v0000024ded69c6a0_0;  alias, 1 drivers
v0000024ded6968e0_0 .net "predicted", 0 0, L_0000024ded6c6700;  1 drivers
v0000024ded6985a0_0 .net "predicted_to_EX", 0 0, v0000024ded69a580_0;  alias, 1 drivers
v0000024ded698640_0 .net "reg_write", 0 0, L_0000024ded6c4020;  alias, 1 drivers
v0000024ded698780_0 .net "reg_write_from_wb", 0 0, v0000024ded6adab0_0;  alias, 1 drivers
v0000024ded698820_0 .net "rs1", 31 0, v0000024ded69e040_0;  alias, 1 drivers
v0000024ded698c80_0 .net "rs2", 31 0, v0000024ded69e4a0_0;  alias, 1 drivers
v0000024ded698a00_0 .net "rst", 0 0, v0000024ded6be6c0_0;  alias, 1 drivers
v0000024ded698aa0_0 .net "wr_reg_data", 31 0, L_0000024ded74b700;  alias, 1 drivers
L_0000024ded6c16e0 .functor MUXZ 32, v0000024ded69e4a0_0, v0000024ded69ddc0_0, L_0000024ded6c6230, C4<>;
L_0000024ded6c0f60 .part v0000024ded698d20_0, 0, 10;
L_0000024ded6c1fa0 .part v0000024ded698b40_0, 0, 10;
L_0000024ded6c1be0 .arith/sum 10, L_0000024ded6c0f60, L_0000024ded6c1fa0;
L_0000024ded6c2040 .part v0000024ded698b40_0, 0, 10;
L_0000024ded6c0740 .functor MUXZ 10, L_0000024ded6c2040, L_0000024ded6c1be0, L_0000024ded6c5d60, C4<>;
L_0000024ded6c1d20 .part v0000024ded698d20_0, 0, 10;
L_0000024ded6c1960 .arith/sum 10, L_0000024ded6c1d20, L_0000024ded6e01f0;
L_0000024ded6c0ba0 .part v0000024ded698d20_0, 0, 10;
L_0000024ded6c0240 .part v0000024ded698b40_0, 0, 10;
L_0000024ded6c20e0 .arith/sum 10, L_0000024ded6c0ba0, L_0000024ded6c0240;
L_0000024ded6c0920 .functor MUXZ 10, L_0000024ded6c20e0, L_0000024ded6c1960, L_0000024ded6c5890, C4<>;
L_0000024ded6c1000 .concat8 [ 10 22 0 0], L_0000024ded6c0740, L_0000024ded6e0238;
L_0000024ded6c0c40 .concat8 [ 10 22 0 0], L_0000024ded6c0920, L_0000024ded6e0280;
S_0000024ded68fd10 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000024ded6904e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000024ded69ed70 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024ded69eda8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024ded69ede0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024ded69ee18 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024ded69ee50 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024ded69ee88 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024ded69eec0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024ded69eef8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024ded69ef30 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024ded69ef68 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024ded69efa0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024ded69efd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024ded69f010 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024ded69f048 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024ded69f080 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024ded69f0b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024ded69f0f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024ded69f128 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024ded69f160 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024ded69f198 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024ded69f1d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024ded69f208 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024ded69f240 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024ded69f278 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024ded69f2b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024ded6c6a10 .functor OR 1, L_0000024ded6c6700, L_0000024ded6c0d80, C4<0>, C4<0>;
L_0000024ded6c6ee0 .functor OR 1, L_0000024ded6c6a10, L_0000024ded6c10a0, C4<0>, C4<0>;
v0000024ded69b660_0 .net "EX1_opcode", 11 0, v0000024ded694030_0;  alias, 1 drivers
v0000024ded699cc0_0 .net "EX2_opcode", 11 0, v0000024ded694d50_0;  alias, 1 drivers
v0000024ded699b80_0 .net "ID_opcode", 11 0, v0000024ded6acd90_0;  alias, 1 drivers
v0000024ded69ac60_0 .net "PC_src", 2 0, L_0000024ded6c0560;  alias, 1 drivers
v0000024ded6992c0_0 .net "Wrong_prediction", 0 0, L_0000024ded730140;  alias, 1 drivers
L_0000024ded6e03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000024ded69a760_0 .net/2u *"_ivl_0", 2 0, L_0000024ded6e03e8;  1 drivers
v0000024ded69b5c0_0 .net *"_ivl_10", 0 0, L_0000024ded6c07e0;  1 drivers
L_0000024ded6e0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000024ded69a800_0 .net/2u *"_ivl_12", 2 0, L_0000024ded6e0508;  1 drivers
L_0000024ded6e0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69b480_0 .net/2u *"_ivl_14", 11 0, L_0000024ded6e0550;  1 drivers
v0000024ded699e00_0 .net *"_ivl_16", 0 0, L_0000024ded6c0d80;  1 drivers
v0000024ded699540_0 .net *"_ivl_19", 0 0, L_0000024ded6c6a10;  1 drivers
L_0000024ded6e0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69ab20_0 .net/2u *"_ivl_2", 11 0, L_0000024ded6e0430;  1 drivers
L_0000024ded6e0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69aee0_0 .net/2u *"_ivl_20", 11 0, L_0000024ded6e0598;  1 drivers
v0000024ded69b2a0_0 .net *"_ivl_22", 0 0, L_0000024ded6c10a0;  1 drivers
v0000024ded69a8a0_0 .net *"_ivl_25", 0 0, L_0000024ded6c6ee0;  1 drivers
L_0000024ded6e05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000024ded69a300_0 .net/2u *"_ivl_26", 2 0, L_0000024ded6e05e0;  1 drivers
L_0000024ded6e0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024ded6995e0_0 .net/2u *"_ivl_28", 2 0, L_0000024ded6e0628;  1 drivers
v0000024ded69a9e0_0 .net *"_ivl_30", 2 0, L_0000024ded6c1820;  1 drivers
v0000024ded69aa80_0 .net *"_ivl_32", 2 0, L_0000024ded6c1a00;  1 drivers
v0000024ded699040_0 .net *"_ivl_34", 2 0, L_0000024ded6bfde0;  1 drivers
v0000024ded699ea0_0 .net *"_ivl_4", 0 0, L_0000024ded6c04c0;  1 drivers
L_0000024ded6e0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000024ded699360_0 .net/2u *"_ivl_6", 2 0, L_0000024ded6e0478;  1 drivers
L_0000024ded6e04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000024ded699f40_0 .net/2u *"_ivl_8", 11 0, L_0000024ded6e04c0;  1 drivers
v0000024ded69ad00_0 .net "clk", 0 0, L_0000024ded6013f0;  alias, 1 drivers
v0000024ded69b3e0_0 .net "predicted", 0 0, L_0000024ded6c6700;  alias, 1 drivers
v0000024ded69b700_0 .net "predicted_to_EX", 0 0, v0000024ded69a580_0;  alias, 1 drivers
v0000024ded69ada0_0 .net "rst", 0 0, v0000024ded6be6c0_0;  alias, 1 drivers
v0000024ded699900_0 .net "state", 1 0, v0000024ded69a3a0_0;  1 drivers
L_0000024ded6c04c0 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0430;
L_0000024ded6c07e0 .cmp/eq 12, v0000024ded694030_0, L_0000024ded6e04c0;
L_0000024ded6c0d80 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0550;
L_0000024ded6c10a0 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0598;
L_0000024ded6c1820 .functor MUXZ 3, L_0000024ded6e0628, L_0000024ded6e05e0, L_0000024ded6c6ee0, C4<>;
L_0000024ded6c1a00 .functor MUXZ 3, L_0000024ded6c1820, L_0000024ded6e0508, L_0000024ded6c07e0, C4<>;
L_0000024ded6bfde0 .functor MUXZ 3, L_0000024ded6c1a00, L_0000024ded6e0478, L_0000024ded6c04c0, C4<>;
L_0000024ded6c0560 .functor MUXZ 3, L_0000024ded6bfde0, L_0000024ded6e03e8, L_0000024ded730140, C4<>;
S_0000024ded690800 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000024ded68fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000024ded69f2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024ded69f328 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024ded69f360 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024ded69f398 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024ded69f3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024ded69f408 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024ded69f440 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024ded69f478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024ded69f4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024ded69f4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024ded69f520 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024ded69f558 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024ded69f590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024ded69f5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024ded69f600 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024ded69f638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024ded69f670 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024ded69f6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024ded69f6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024ded69f718 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024ded69f750 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024ded69f788 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024ded69f7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024ded69f7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024ded69f830 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024ded6c6690 .functor OR 1, L_0000024ded6c2180, L_0000024ded6c0ce0, C4<0>, C4<0>;
L_0000024ded6c5c10 .functor OR 1, L_0000024ded6c11e0, L_0000024ded6c1780, C4<0>, C4<0>;
L_0000024ded6c5eb0 .functor AND 1, L_0000024ded6c6690, L_0000024ded6c5c10, C4<1>, C4<1>;
L_0000024ded6c5580 .functor NOT 1, L_0000024ded6c5eb0, C4<0>, C4<0>, C4<0>;
L_0000024ded6c5900 .functor OR 1, v0000024ded6be6c0_0, L_0000024ded6c5580, C4<0>, C4<0>;
L_0000024ded6c6700 .functor NOT 1, L_0000024ded6c5900, C4<0>, C4<0>, C4<0>;
v0000024ded69a440_0 .net "EX_opcode", 11 0, v0000024ded694d50_0;  alias, 1 drivers
v0000024ded69a120_0 .net "ID_opcode", 11 0, v0000024ded6acd90_0;  alias, 1 drivers
v0000024ded699c20_0 .net "Wrong_prediction", 0 0, L_0000024ded730140;  alias, 1 drivers
L_0000024ded6e02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000024ded699220_0 .net/2u *"_ivl_0", 11 0, L_0000024ded6e02c8;  1 drivers
L_0000024ded6e0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024ded69b0c0_0 .net/2u *"_ivl_10", 1 0, L_0000024ded6e0358;  1 drivers
v0000024ded69a620_0 .net *"_ivl_12", 0 0, L_0000024ded6c11e0;  1 drivers
L_0000024ded6e03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000024ded69a080_0 .net/2u *"_ivl_14", 1 0, L_0000024ded6e03a0;  1 drivers
v0000024ded69af80_0 .net *"_ivl_16", 0 0, L_0000024ded6c1780;  1 drivers
v0000024ded69a6c0_0 .net *"_ivl_19", 0 0, L_0000024ded6c5c10;  1 drivers
v0000024ded69b020_0 .net *"_ivl_2", 0 0, L_0000024ded6c2180;  1 drivers
v0000024ded69b160_0 .net *"_ivl_21", 0 0, L_0000024ded6c5eb0;  1 drivers
v0000024ded699a40_0 .net *"_ivl_22", 0 0, L_0000024ded6c5580;  1 drivers
v0000024ded69b340_0 .net *"_ivl_25", 0 0, L_0000024ded6c5900;  1 drivers
L_0000024ded6e0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69a940_0 .net/2u *"_ivl_4", 11 0, L_0000024ded6e0310;  1 drivers
v0000024ded6994a0_0 .net *"_ivl_6", 0 0, L_0000024ded6c0ce0;  1 drivers
v0000024ded69a260_0 .net *"_ivl_9", 0 0, L_0000024ded6c6690;  1 drivers
v0000024ded69b200_0 .net "clk", 0 0, L_0000024ded6013f0;  alias, 1 drivers
v0000024ded69abc0_0 .net "predicted", 0 0, L_0000024ded6c6700;  alias, 1 drivers
v0000024ded69a580_0 .var "predicted_to_EX", 0 0;
v0000024ded699d60_0 .net "rst", 0 0, v0000024ded6be6c0_0;  alias, 1 drivers
v0000024ded69a3a0_0 .var "state", 1 0;
E_0000024ded609e20 .event posedge, v0000024ded69b200_0, v0000024ded682450_0;
L_0000024ded6c2180 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e02c8;
L_0000024ded6c0ce0 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0310;
L_0000024ded6c11e0 .cmp/eq 2, v0000024ded69a3a0_0, L_0000024ded6e0358;
L_0000024ded6c1780 .cmp/eq 2, v0000024ded69a3a0_0, L_0000024ded6e03a0;
S_0000024ded68fea0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000024ded6904e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000024ded6a9890 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024ded6a98c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024ded6a9900 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024ded6a9938 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024ded6a9970 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024ded6a99a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024ded6a99e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024ded6a9a18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024ded6a9a50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024ded6a9a88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024ded6a9ac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024ded6a9af8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024ded6a9b30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024ded6a9b68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024ded6a9ba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024ded6a9bd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024ded6a9c10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024ded6a9c48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024ded6a9c80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024ded6a9cb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024ded6a9cf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024ded6a9d28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024ded6a9d60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024ded6a9d98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024ded6a9dd0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024ded6990e0_0 .net "EX1_memread", 0 0, v0000024ded693c70_0;  alias, 1 drivers
v0000024ded699720_0 .net "EX1_rd_ind", 4 0, v0000024ded693630_0;  alias, 1 drivers
v0000024ded69ae40_0 .net "EX1_rd_indzero", 0 0, v0000024ded693bd0_0;  alias, 1 drivers
v0000024ded69b520_0 .net "EX2_memread", 0 0, v0000024ded695750_0;  alias, 1 drivers
v0000024ded6997c0_0 .net "EX2_rd_ind", 4 0, v0000024ded695890_0;  alias, 1 drivers
v0000024ded69b7a0_0 .net "EX2_rd_indzero", 0 0, v0000024ded694df0_0;  alias, 1 drivers
v0000024ded699180_0 .var "ID_EX1_flush", 0 0;
v0000024ded699fe0_0 .var "ID_EX2_flush", 0 0;
v0000024ded699400_0 .net "ID_opcode", 11 0, v0000024ded6acd90_0;  alias, 1 drivers
v0000024ded699860_0 .net "ID_rs1_ind", 4 0, v0000024ded6ab350_0;  alias, 1 drivers
v0000024ded6999a0_0 .net "ID_rs2_ind", 4 0, v0000024ded6abad0_0;  alias, 1 drivers
v0000024ded69c600_0 .var "IF_ID_Write", 0 0;
v0000024ded69d8c0_0 .var "IF_ID_flush", 0 0;
v0000024ded69c6a0_0 .var "PC_Write", 0 0;
v0000024ded69be80_0 .net "Wrong_prediction", 0 0, L_0000024ded730140;  alias, 1 drivers
E_0000024ded60a4e0/0 .event anyedge, v0000024ded6881c0_0, v0000024ded693c70_0, v0000024ded693bd0_0, v0000024ded692cd0_0;
E_0000024ded60a4e0/1 .event anyedge, v0000024ded693630_0, v0000024ded692050_0, v0000024ded5a4270_0, v0000024ded694df0_0;
E_0000024ded60a4e0/2 .event anyedge, v0000024ded684570_0, v0000024ded692690_0;
E_0000024ded60a4e0 .event/or E_0000024ded60a4e0/0, E_0000024ded60a4e0/1, E_0000024ded60a4e0/2;
S_0000024ded690030 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000024ded6904e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000024ded6a9e10 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024ded6a9e48 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024ded6a9e80 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024ded6a9eb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024ded6a9ef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024ded6a9f28 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024ded6a9f60 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024ded6a9f98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024ded6a9fd0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024ded6aa008 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024ded6aa040 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024ded6aa078 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024ded6aa0b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024ded6aa0e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024ded6aa120 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024ded6aa158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024ded6aa190 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024ded6aa1c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024ded6aa200 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024ded6aa238 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024ded6aa270 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024ded6aa2a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024ded6aa2e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024ded6aa318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024ded6aa350 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000024ded6c56d0 .functor OR 1, L_0000024ded6c1aa0, L_0000024ded6c0600, C4<0>, C4<0>;
L_0000024ded6c6fc0 .functor OR 1, L_0000024ded6c56d0, L_0000024ded6c1140, C4<0>, C4<0>;
L_0000024ded6c5cf0 .functor OR 1, L_0000024ded6c6fc0, L_0000024ded6c22c0, C4<0>, C4<0>;
L_0000024ded6c5970 .functor OR 1, L_0000024ded6c5cf0, L_0000024ded6c2400, C4<0>, C4<0>;
L_0000024ded6c6000 .functor OR 1, L_0000024ded6c5970, L_0000024ded6c0060, C4<0>, C4<0>;
L_0000024ded6c6f50 .functor OR 1, L_0000024ded6c6000, L_0000024ded6c02e0, C4<0>, C4<0>;
L_0000024ded6c67e0 .functor OR 1, L_0000024ded6c6f50, L_0000024ded6bfca0, C4<0>, C4<0>;
L_0000024ded6c6230 .functor OR 1, L_0000024ded6c67e0, L_0000024ded6bfd40, C4<0>, C4<0>;
L_0000024ded6c6770 .functor OR 1, L_0000024ded6c38a0, L_0000024ded6c3620, C4<0>, C4<0>;
L_0000024ded6c6850 .functor OR 1, L_0000024ded6c6770, L_0000024ded6c2900, C4<0>, C4<0>;
L_0000024ded6c5740 .functor OR 1, L_0000024ded6c6850, L_0000024ded6c29a0, C4<0>, C4<0>;
L_0000024ded6c5e40 .functor OR 1, L_0000024ded6c5740, L_0000024ded6c36c0, C4<0>, C4<0>;
v0000024ded69cc40_0 .net "ID_opcode", 11 0, v0000024ded6acd90_0;  alias, 1 drivers
L_0000024ded6e0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69d140_0 .net/2u *"_ivl_0", 11 0, L_0000024ded6e0670;  1 drivers
L_0000024ded6e0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69dfa0_0 .net/2u *"_ivl_10", 11 0, L_0000024ded6e0700;  1 drivers
L_0000024ded6e0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69c100_0 .net/2u *"_ivl_102", 11 0, L_0000024ded6e0bc8;  1 drivers
L_0000024ded6e0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69cd80_0 .net/2u *"_ivl_106", 11 0, L_0000024ded6e0c10;  1 drivers
v0000024ded69df00_0 .net *"_ivl_12", 0 0, L_0000024ded6c1140;  1 drivers
v0000024ded69ce20_0 .net *"_ivl_15", 0 0, L_0000024ded6c6fc0;  1 drivers
L_0000024ded6e0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69bf20_0 .net/2u *"_ivl_16", 11 0, L_0000024ded6e0748;  1 drivers
v0000024ded69cba0_0 .net *"_ivl_18", 0 0, L_0000024ded6c22c0;  1 drivers
v0000024ded69c1a0_0 .net *"_ivl_2", 0 0, L_0000024ded6c1aa0;  1 drivers
v0000024ded69bde0_0 .net *"_ivl_21", 0 0, L_0000024ded6c5cf0;  1 drivers
L_0000024ded6e0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69b8e0_0 .net/2u *"_ivl_22", 11 0, L_0000024ded6e0790;  1 drivers
v0000024ded69c880_0 .net *"_ivl_24", 0 0, L_0000024ded6c2400;  1 drivers
v0000024ded69c740_0 .net *"_ivl_27", 0 0, L_0000024ded6c5970;  1 drivers
L_0000024ded6e07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69da00_0 .net/2u *"_ivl_28", 11 0, L_0000024ded6e07d8;  1 drivers
v0000024ded69bfc0_0 .net *"_ivl_30", 0 0, L_0000024ded6c0060;  1 drivers
v0000024ded69c7e0_0 .net *"_ivl_33", 0 0, L_0000024ded6c6000;  1 drivers
L_0000024ded6e0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69c2e0_0 .net/2u *"_ivl_34", 11 0, L_0000024ded6e0820;  1 drivers
v0000024ded69daa0_0 .net *"_ivl_36", 0 0, L_0000024ded6c02e0;  1 drivers
v0000024ded69dbe0_0 .net *"_ivl_39", 0 0, L_0000024ded6c6f50;  1 drivers
L_0000024ded6e06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69c560_0 .net/2u *"_ivl_4", 11 0, L_0000024ded6e06b8;  1 drivers
L_0000024ded6e0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000024ded69c920_0 .net/2u *"_ivl_40", 11 0, L_0000024ded6e0868;  1 drivers
v0000024ded69ba20_0 .net *"_ivl_42", 0 0, L_0000024ded6bfca0;  1 drivers
v0000024ded69c240_0 .net *"_ivl_45", 0 0, L_0000024ded6c67e0;  1 drivers
L_0000024ded6e08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69c060_0 .net/2u *"_ivl_46", 11 0, L_0000024ded6e08b0;  1 drivers
v0000024ded69c380_0 .net *"_ivl_48", 0 0, L_0000024ded6bfd40;  1 drivers
L_0000024ded6e08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69d960_0 .net/2u *"_ivl_52", 11 0, L_0000024ded6e08f8;  1 drivers
L_0000024ded6e0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69b840_0 .net/2u *"_ivl_56", 11 0, L_0000024ded6e0940;  1 drivers
v0000024ded69cb00_0 .net *"_ivl_6", 0 0, L_0000024ded6c0600;  1 drivers
L_0000024ded6e0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000024ded69dd20_0 .net/2u *"_ivl_60", 11 0, L_0000024ded6e0988;  1 drivers
L_0000024ded6e09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69cec0_0 .net/2u *"_ivl_64", 11 0, L_0000024ded6e09d0;  1 drivers
L_0000024ded6e0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69d280_0 .net/2u *"_ivl_68", 11 0, L_0000024ded6e0a18;  1 drivers
L_0000024ded6e0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000024ded69b980_0 .net/2u *"_ivl_72", 11 0, L_0000024ded6e0a60;  1 drivers
v0000024ded69bac0_0 .net *"_ivl_74", 0 0, L_0000024ded6c38a0;  1 drivers
L_0000024ded6e0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69d0a0_0 .net/2u *"_ivl_76", 11 0, L_0000024ded6e0aa8;  1 drivers
v0000024ded69c9c0_0 .net *"_ivl_78", 0 0, L_0000024ded6c3620;  1 drivers
v0000024ded69db40_0 .net *"_ivl_81", 0 0, L_0000024ded6c6770;  1 drivers
L_0000024ded6e0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69c420_0 .net/2u *"_ivl_82", 11 0, L_0000024ded6e0af0;  1 drivers
v0000024ded69ca60_0 .net *"_ivl_84", 0 0, L_0000024ded6c2900;  1 drivers
v0000024ded69d1e0_0 .net *"_ivl_87", 0 0, L_0000024ded6c6850;  1 drivers
L_0000024ded6e0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69cce0_0 .net/2u *"_ivl_88", 11 0, L_0000024ded6e0b38;  1 drivers
v0000024ded69bb60_0 .net *"_ivl_9", 0 0, L_0000024ded6c56d0;  1 drivers
v0000024ded69cf60_0 .net *"_ivl_90", 0 0, L_0000024ded6c29a0;  1 drivers
v0000024ded69bc00_0 .net *"_ivl_93", 0 0, L_0000024ded6c5740;  1 drivers
L_0000024ded6e0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000024ded69d000_0 .net/2u *"_ivl_94", 11 0, L_0000024ded6e0b80;  1 drivers
v0000024ded69bca0_0 .net *"_ivl_96", 0 0, L_0000024ded6c36c0;  1 drivers
v0000024ded69c4c0_0 .net *"_ivl_99", 0 0, L_0000024ded6c5e40;  1 drivers
v0000024ded69d320_0 .net "is_beq", 0 0, L_0000024ded6bffc0;  alias, 1 drivers
v0000024ded69d3c0_0 .net "is_bne", 0 0, L_0000024ded6c0100;  alias, 1 drivers
v0000024ded69d460_0 .net "is_j", 0 0, L_0000024ded6c2680;  alias, 1 drivers
v0000024ded69d500_0 .net "is_jal", 0 0, L_0000024ded6c4160;  alias, 1 drivers
v0000024ded69bd40_0 .net "is_jr", 0 0, L_0000024ded6c01a0;  alias, 1 drivers
v0000024ded69d5a0_0 .net "is_oper2_immed", 0 0, L_0000024ded6c6230;  alias, 1 drivers
v0000024ded69d640_0 .net "memread", 0 0, L_0000024ded6c3da0;  alias, 1 drivers
v0000024ded69d6e0_0 .net "memwrite", 0 0, L_0000024ded6c4660;  alias, 1 drivers
v0000024ded69d780_0 .net "regwrite", 0 0, L_0000024ded6c4020;  alias, 1 drivers
L_0000024ded6c1aa0 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0670;
L_0000024ded6c0600 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e06b8;
L_0000024ded6c1140 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0700;
L_0000024ded6c22c0 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0748;
L_0000024ded6c2400 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0790;
L_0000024ded6c0060 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e07d8;
L_0000024ded6c02e0 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0820;
L_0000024ded6bfca0 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0868;
L_0000024ded6bfd40 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e08b0;
L_0000024ded6bffc0 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e08f8;
L_0000024ded6c0100 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0940;
L_0000024ded6c01a0 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0988;
L_0000024ded6c4160 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e09d0;
L_0000024ded6c2680 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0a18;
L_0000024ded6c38a0 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0a60;
L_0000024ded6c3620 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0aa8;
L_0000024ded6c2900 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0af0;
L_0000024ded6c29a0 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0b38;
L_0000024ded6c36c0 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0b80;
L_0000024ded6c4020 .reduce/nor L_0000024ded6c5e40;
L_0000024ded6c3da0 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0bc8;
L_0000024ded6c4660 .cmp/eq 12, v0000024ded6acd90_0, L_0000024ded6e0c10;
S_0000024ded690fd0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000024ded6904e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000024ded6aa390 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024ded6aa3c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024ded6aa400 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024ded6aa438 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024ded6aa470 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024ded6aa4a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024ded6aa4e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024ded6aa518 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024ded6aa550 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024ded6aa588 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024ded6aa5c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024ded6aa5f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024ded6aa630 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024ded6aa668 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024ded6aa6a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024ded6aa6d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024ded6aa710 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024ded6aa748 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024ded6aa780 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024ded6aa7b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024ded6aa7f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024ded6aa828 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024ded6aa860 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024ded6aa898 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024ded6aa8d0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024ded69ddc0_0 .var "Immed", 31 0;
v0000024ded69d820_0 .net "Inst", 31 0, v0000024ded698b40_0;  alias, 1 drivers
v0000024ded69dc80_0 .net "opcode", 11 0, v0000024ded6acd90_0;  alias, 1 drivers
E_0000024ded60a160 .event anyedge, v0000024ded692690_0, v0000024ded69d820_0;
S_0000024ded690cb0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000024ded6904e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000024ded69e040_0 .var "Read_data1", 31 0;
v0000024ded69e4a0_0 .var "Read_data2", 31 0;
v0000024ded69e360_0 .net "Read_reg1", 4 0, v0000024ded6ab350_0;  alias, 1 drivers
v0000024ded69e0e0_0 .net "Read_reg2", 4 0, v0000024ded6abad0_0;  alias, 1 drivers
v0000024ded69e400_0 .net "Write_data", 31 0, L_0000024ded74b700;  alias, 1 drivers
v0000024ded69e220_0 .net "Write_en", 0 0, v0000024ded6adab0_0;  alias, 1 drivers
v0000024ded69e540_0 .net "Write_reg", 4 0, v0000024ded6af090_0;  alias, 1 drivers
v0000024ded69e5e0_0 .net "clk", 0 0, L_0000024ded6013f0;  alias, 1 drivers
v0000024ded69e680_0 .var/i "i", 31 0;
v0000024ded69e2c0 .array "reg_file", 0 31, 31 0;
v0000024ded69e180_0 .net "rst", 0 0, v0000024ded6be6c0_0;  alias, 1 drivers
E_0000024ded60a620 .event posedge, v0000024ded69b200_0;
S_0000024ded690e40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000024ded690cb0;
 .timescale 0 0;
v0000024ded69e720_0 .var/i "i", 31 0;
S_0000024ded691610 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000024ded449f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000024ded6aa910 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024ded6aa948 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024ded6aa980 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024ded6aa9b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024ded6aa9f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024ded6aaa28 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024ded6aaa60 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024ded6aaa98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024ded6aaad0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024ded6aab08 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024ded6aab40 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024ded6aab78 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024ded6aabb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024ded6aabe8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024ded6aac20 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024ded6aac58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024ded6aac90 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024ded6aacc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024ded6aad00 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024ded6aad38 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024ded6aad70 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024ded6aada8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024ded6aade0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024ded6aae18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024ded6aae50 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024ded698b40_0 .var "ID_INST", 31 0;
v0000024ded698d20_0 .var "ID_PC", 31 0;
v0000024ded6acd90_0 .var "ID_opcode", 11 0;
v0000024ded6ab0d0_0 .var "ID_rd_ind", 4 0;
v0000024ded6ab350_0 .var "ID_rs1_ind", 4 0;
v0000024ded6abad0_0 .var "ID_rs2_ind", 4 0;
v0000024ded6acc50_0 .net "IF_FLUSH", 0 0, v0000024ded69d8c0_0;  alias, 1 drivers
v0000024ded6abd50_0 .net "IF_INST", 31 0, L_0000024ded6c6bd0;  alias, 1 drivers
v0000024ded6ab990_0 .net "IF_PC", 31 0, v0000024ded6ac6b0_0;  alias, 1 drivers
v0000024ded6ad5b0_0 .net "clk", 0 0, L_0000024ded6c6310;  1 drivers
v0000024ded6abcb0_0 .net "if_id_Write", 0 0, v0000024ded69c600_0;  alias, 1 drivers
v0000024ded6ab210_0 .net "rst", 0 0, v0000024ded6be6c0_0;  alias, 1 drivers
E_0000024ded609f20 .event posedge, v0000024ded682450_0, v0000024ded6ad5b0_0;
S_0000024ded691160 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000024ded449f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000024ded6ae5f0_0 .net "EX1_PFC", 31 0, L_0000024ded6c3f80;  alias, 1 drivers
v0000024ded6af9f0_0 .net "EX2_PFC", 31 0, v0000024ded694710_0;  alias, 1 drivers
v0000024ded6aeeb0_0 .net "ID_PFC", 31 0, L_0000024ded6c1000;  alias, 1 drivers
v0000024ded6adbf0_0 .net "PC_src", 2 0, L_0000024ded6c0560;  alias, 1 drivers
v0000024ded6aed70_0 .net "PC_write", 0 0, v0000024ded69c6a0_0;  alias, 1 drivers
L_0000024ded6e0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024ded6ae410_0 .net/2u *"_ivl_0", 31 0, L_0000024ded6e0088;  1 drivers
v0000024ded6af450_0 .net "clk", 0 0, L_0000024ded6013f0;  alias, 1 drivers
v0000024ded6ae230_0 .net "inst", 31 0, L_0000024ded6c6bd0;  alias, 1 drivers
v0000024ded6addd0_0 .net "inst_mem_in", 31 0, v0000024ded6ac6b0_0;  alias, 1 drivers
v0000024ded6af810_0 .net "pc_reg_in", 31 0, L_0000024ded6c6b60;  1 drivers
v0000024ded6aec30_0 .net "rst", 0 0, v0000024ded6be6c0_0;  alias, 1 drivers
L_0000024ded6c1500 .arith/sum 32, v0000024ded6ac6b0_0, L_0000024ded6e0088;
S_0000024ded691480 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000024ded691160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000024ded6c6bd0 .functor BUFZ 32, L_0000024ded6c0a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024ded6ab030_0 .net "Data_Out", 31 0, L_0000024ded6c6bd0;  alias, 1 drivers
v0000024ded6ac930 .array "InstMem", 0 1023, 31 0;
v0000024ded6abb70_0 .net *"_ivl_0", 31 0, L_0000024ded6c0a60;  1 drivers
v0000024ded6ad1f0_0 .net *"_ivl_3", 9 0, L_0000024ded6c0b00;  1 drivers
v0000024ded6abfd0_0 .net *"_ivl_4", 11 0, L_0000024ded6c1640;  1 drivers
L_0000024ded6e01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024ded6ac430_0 .net *"_ivl_7", 1 0, L_0000024ded6e01a8;  1 drivers
v0000024ded6ab170_0 .net "addr", 31 0, v0000024ded6ac6b0_0;  alias, 1 drivers
v0000024ded6accf0_0 .net "clk", 0 0, L_0000024ded6013f0;  alias, 1 drivers
v0000024ded6ac110_0 .var/i "i", 31 0;
L_0000024ded6c0a60 .array/port v0000024ded6ac930, L_0000024ded6c1640;
L_0000024ded6c0b00 .part v0000024ded6ac6b0_0, 0, 10;
L_0000024ded6c1640 .concat [ 10 2 0 0], L_0000024ded6c0b00, L_0000024ded6e01a8;
S_0000024ded691ac0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000024ded691160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000024ded609b60 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000024ded6ab8f0_0 .net "DataIn", 31 0, L_0000024ded6c6b60;  alias, 1 drivers
v0000024ded6ac6b0_0 .var "DataOut", 31 0;
v0000024ded6ab3f0_0 .net "PC_Write", 0 0, v0000024ded69c6a0_0;  alias, 1 drivers
v0000024ded6ab490_0 .net "clk", 0 0, L_0000024ded6013f0;  alias, 1 drivers
v0000024ded6ace30_0 .net "rst", 0 0, v0000024ded6be6c0_0;  alias, 1 drivers
S_0000024ded691930 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000024ded691160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000024ded60a320 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000024ded6023b0 .functor NOT 1, L_0000024ded6c1280, C4<0>, C4<0>, C4<0>;
L_0000024ded602420 .functor NOT 1, L_0000024ded6c0420, C4<0>, C4<0>, C4<0>;
L_0000024ded602500 .functor AND 1, L_0000024ded6023b0, L_0000024ded602420, C4<1>, C4<1>;
L_0000024ded59ee90 .functor NOT 1, L_0000024ded6c1320, C4<0>, C4<0>, C4<0>;
L_0000024ded59e2c0 .functor AND 1, L_0000024ded602500, L_0000024ded59ee90, C4<1>, C4<1>;
L_0000024ded59e330 .functor AND 32, L_0000024ded6c09c0, L_0000024ded6c1500, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded59e640 .functor NOT 1, L_0000024ded6c06a0, C4<0>, C4<0>, C4<0>;
L_0000024ded6c5510 .functor NOT 1, L_0000024ded6c0ec0, C4<0>, C4<0>, C4<0>;
L_0000024ded6c5a50 .functor AND 1, L_0000024ded59e640, L_0000024ded6c5510, C4<1>, C4<1>;
L_0000024ded6c61c0 .functor AND 1, L_0000024ded6c5a50, L_0000024ded6c18c0, C4<1>, C4<1>;
L_0000024ded6c5dd0 .functor AND 32, L_0000024ded6bfe80, L_0000024ded6c1000, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded6c6a80 .functor OR 32, L_0000024ded59e330, L_0000024ded6c5dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024ded6c5ba0 .functor NOT 1, L_0000024ded6c1dc0, C4<0>, C4<0>, C4<0>;
L_0000024ded6c57b0 .functor AND 1, L_0000024ded6c5ba0, L_0000024ded6c15a0, C4<1>, C4<1>;
L_0000024ded6c6380 .functor NOT 1, L_0000024ded6c1c80, C4<0>, C4<0>, C4<0>;
L_0000024ded6c5f90 .functor AND 1, L_0000024ded6c57b0, L_0000024ded6c6380, C4<1>, C4<1>;
L_0000024ded6c63f0 .functor AND 32, L_0000024ded6c0380, v0000024ded6ac6b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded6c5c80 .functor OR 32, L_0000024ded6c6a80, L_0000024ded6c63f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024ded6c6460 .functor NOT 1, L_0000024ded6c2220, C4<0>, C4<0>, C4<0>;
L_0000024ded6c5ac0 .functor AND 1, L_0000024ded6c6460, L_0000024ded6c2360, C4<1>, C4<1>;
L_0000024ded6c59e0 .functor AND 1, L_0000024ded6c5ac0, L_0000024ded6c0880, C4<1>, C4<1>;
L_0000024ded6c55f0 .functor AND 32, L_0000024ded6c1f00, L_0000024ded6c3f80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded6c62a0 .functor OR 32, L_0000024ded6c5c80, L_0000024ded6c55f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024ded6c6e00 .functor NOT 1, L_0000024ded6c1460, C4<0>, C4<0>, C4<0>;
L_0000024ded6c5660 .functor AND 1, L_0000024ded6c0e20, L_0000024ded6c6e00, C4<1>, C4<1>;
L_0000024ded6c64d0 .functor NOT 1, L_0000024ded6c13c0, C4<0>, C4<0>, C4<0>;
L_0000024ded6c5820 .functor AND 1, L_0000024ded6c5660, L_0000024ded6c64d0, C4<1>, C4<1>;
L_0000024ded6c6540 .functor AND 32, L_0000024ded6bff20, v0000024ded694710_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded6c6b60 .functor OR 32, L_0000024ded6c62a0, L_0000024ded6c6540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024ded6ab530_0 .net *"_ivl_1", 0 0, L_0000024ded6c1280;  1 drivers
v0000024ded6ad510_0 .net *"_ivl_11", 0 0, L_0000024ded6c1320;  1 drivers
v0000024ded6abc10_0 .net *"_ivl_12", 0 0, L_0000024ded59ee90;  1 drivers
v0000024ded6ab5d0_0 .net *"_ivl_14", 0 0, L_0000024ded59e2c0;  1 drivers
v0000024ded6aca70_0 .net *"_ivl_16", 31 0, L_0000024ded6c09c0;  1 drivers
v0000024ded6acb10_0 .net *"_ivl_18", 31 0, L_0000024ded59e330;  1 drivers
v0000024ded6abe90_0 .net *"_ivl_2", 0 0, L_0000024ded6023b0;  1 drivers
v0000024ded6ad650_0 .net *"_ivl_21", 0 0, L_0000024ded6c06a0;  1 drivers
v0000024ded6ab7b0_0 .net *"_ivl_22", 0 0, L_0000024ded59e640;  1 drivers
v0000024ded6abf30_0 .net *"_ivl_25", 0 0, L_0000024ded6c0ec0;  1 drivers
v0000024ded6aced0_0 .net *"_ivl_26", 0 0, L_0000024ded6c5510;  1 drivers
v0000024ded6ac9d0_0 .net *"_ivl_28", 0 0, L_0000024ded6c5a50;  1 drivers
v0000024ded6acf70_0 .net *"_ivl_31", 0 0, L_0000024ded6c18c0;  1 drivers
v0000024ded6ad150_0 .net *"_ivl_32", 0 0, L_0000024ded6c61c0;  1 drivers
v0000024ded6ac070_0 .net *"_ivl_34", 31 0, L_0000024ded6bfe80;  1 drivers
v0000024ded6ad3d0_0 .net *"_ivl_36", 31 0, L_0000024ded6c5dd0;  1 drivers
v0000024ded6acbb0_0 .net *"_ivl_38", 31 0, L_0000024ded6c6a80;  1 drivers
v0000024ded6ac390_0 .net *"_ivl_41", 0 0, L_0000024ded6c1dc0;  1 drivers
v0000024ded6aaef0_0 .net *"_ivl_42", 0 0, L_0000024ded6c5ba0;  1 drivers
v0000024ded6ac4d0_0 .net *"_ivl_45", 0 0, L_0000024ded6c15a0;  1 drivers
v0000024ded6ad010_0 .net *"_ivl_46", 0 0, L_0000024ded6c57b0;  1 drivers
v0000024ded6ab2b0_0 .net *"_ivl_49", 0 0, L_0000024ded6c1c80;  1 drivers
v0000024ded6ab670_0 .net *"_ivl_5", 0 0, L_0000024ded6c0420;  1 drivers
v0000024ded6aaf90_0 .net *"_ivl_50", 0 0, L_0000024ded6c6380;  1 drivers
v0000024ded6ab850_0 .net *"_ivl_52", 0 0, L_0000024ded6c5f90;  1 drivers
v0000024ded6ab710_0 .net *"_ivl_54", 31 0, L_0000024ded6c0380;  1 drivers
v0000024ded6aba30_0 .net *"_ivl_56", 31 0, L_0000024ded6c63f0;  1 drivers
v0000024ded6ad0b0_0 .net *"_ivl_58", 31 0, L_0000024ded6c5c80;  1 drivers
v0000024ded6ac570_0 .net *"_ivl_6", 0 0, L_0000024ded602420;  1 drivers
v0000024ded6ac1b0_0 .net *"_ivl_61", 0 0, L_0000024ded6c2220;  1 drivers
v0000024ded6ac250_0 .net *"_ivl_62", 0 0, L_0000024ded6c6460;  1 drivers
v0000024ded6ad290_0 .net *"_ivl_65", 0 0, L_0000024ded6c2360;  1 drivers
v0000024ded6ad330_0 .net *"_ivl_66", 0 0, L_0000024ded6c5ac0;  1 drivers
v0000024ded6ac2f0_0 .net *"_ivl_69", 0 0, L_0000024ded6c0880;  1 drivers
v0000024ded6ac610_0 .net *"_ivl_70", 0 0, L_0000024ded6c59e0;  1 drivers
v0000024ded6ac750_0 .net *"_ivl_72", 31 0, L_0000024ded6c1f00;  1 drivers
v0000024ded6ac7f0_0 .net *"_ivl_74", 31 0, L_0000024ded6c55f0;  1 drivers
v0000024ded6ac890_0 .net *"_ivl_76", 31 0, L_0000024ded6c62a0;  1 drivers
v0000024ded6ad470_0 .net *"_ivl_79", 0 0, L_0000024ded6c0e20;  1 drivers
v0000024ded6afd10_0 .net *"_ivl_8", 0 0, L_0000024ded602500;  1 drivers
v0000024ded6add30_0 .net *"_ivl_81", 0 0, L_0000024ded6c1460;  1 drivers
v0000024ded6aea50_0 .net *"_ivl_82", 0 0, L_0000024ded6c6e00;  1 drivers
v0000024ded6adfb0_0 .net *"_ivl_84", 0 0, L_0000024ded6c5660;  1 drivers
v0000024ded6aecd0_0 .net *"_ivl_87", 0 0, L_0000024ded6c13c0;  1 drivers
v0000024ded6aef50_0 .net *"_ivl_88", 0 0, L_0000024ded6c64d0;  1 drivers
v0000024ded6ae550_0 .net *"_ivl_90", 0 0, L_0000024ded6c5820;  1 drivers
v0000024ded6afc70_0 .net *"_ivl_92", 31 0, L_0000024ded6bff20;  1 drivers
v0000024ded6af310_0 .net *"_ivl_94", 31 0, L_0000024ded6c6540;  1 drivers
v0000024ded6ae2d0_0 .net "ina", 31 0, L_0000024ded6c1500;  1 drivers
v0000024ded6afdb0_0 .net "inb", 31 0, L_0000024ded6c1000;  alias, 1 drivers
v0000024ded6ae050_0 .net "inc", 31 0, v0000024ded6ac6b0_0;  alias, 1 drivers
v0000024ded6afb30_0 .net "ind", 31 0, L_0000024ded6c3f80;  alias, 1 drivers
v0000024ded6ae730_0 .net "ine", 31 0, v0000024ded694710_0;  alias, 1 drivers
L_0000024ded6e00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ded6adb50_0 .net "inf", 31 0, L_0000024ded6e00d0;  1 drivers
L_0000024ded6e0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ded6ae370_0 .net "ing", 31 0, L_0000024ded6e0118;  1 drivers
L_0000024ded6e0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ded6af270_0 .net "inh", 31 0, L_0000024ded6e0160;  1 drivers
v0000024ded6af3b0_0 .net "out", 31 0, L_0000024ded6c6b60;  alias, 1 drivers
v0000024ded6af950_0 .net "sel", 2 0, L_0000024ded6c0560;  alias, 1 drivers
L_0000024ded6c1280 .part L_0000024ded6c0560, 2, 1;
L_0000024ded6c0420 .part L_0000024ded6c0560, 1, 1;
L_0000024ded6c1320 .part L_0000024ded6c0560, 0, 1;
LS_0000024ded6c09c0_0_0 .concat [ 1 1 1 1], L_0000024ded59e2c0, L_0000024ded59e2c0, L_0000024ded59e2c0, L_0000024ded59e2c0;
LS_0000024ded6c09c0_0_4 .concat [ 1 1 1 1], L_0000024ded59e2c0, L_0000024ded59e2c0, L_0000024ded59e2c0, L_0000024ded59e2c0;
LS_0000024ded6c09c0_0_8 .concat [ 1 1 1 1], L_0000024ded59e2c0, L_0000024ded59e2c0, L_0000024ded59e2c0, L_0000024ded59e2c0;
LS_0000024ded6c09c0_0_12 .concat [ 1 1 1 1], L_0000024ded59e2c0, L_0000024ded59e2c0, L_0000024ded59e2c0, L_0000024ded59e2c0;
LS_0000024ded6c09c0_0_16 .concat [ 1 1 1 1], L_0000024ded59e2c0, L_0000024ded59e2c0, L_0000024ded59e2c0, L_0000024ded59e2c0;
LS_0000024ded6c09c0_0_20 .concat [ 1 1 1 1], L_0000024ded59e2c0, L_0000024ded59e2c0, L_0000024ded59e2c0, L_0000024ded59e2c0;
LS_0000024ded6c09c0_0_24 .concat [ 1 1 1 1], L_0000024ded59e2c0, L_0000024ded59e2c0, L_0000024ded59e2c0, L_0000024ded59e2c0;
LS_0000024ded6c09c0_0_28 .concat [ 1 1 1 1], L_0000024ded59e2c0, L_0000024ded59e2c0, L_0000024ded59e2c0, L_0000024ded59e2c0;
LS_0000024ded6c09c0_1_0 .concat [ 4 4 4 4], LS_0000024ded6c09c0_0_0, LS_0000024ded6c09c0_0_4, LS_0000024ded6c09c0_0_8, LS_0000024ded6c09c0_0_12;
LS_0000024ded6c09c0_1_4 .concat [ 4 4 4 4], LS_0000024ded6c09c0_0_16, LS_0000024ded6c09c0_0_20, LS_0000024ded6c09c0_0_24, LS_0000024ded6c09c0_0_28;
L_0000024ded6c09c0 .concat [ 16 16 0 0], LS_0000024ded6c09c0_1_0, LS_0000024ded6c09c0_1_4;
L_0000024ded6c06a0 .part L_0000024ded6c0560, 2, 1;
L_0000024ded6c0ec0 .part L_0000024ded6c0560, 1, 1;
L_0000024ded6c18c0 .part L_0000024ded6c0560, 0, 1;
LS_0000024ded6bfe80_0_0 .concat [ 1 1 1 1], L_0000024ded6c61c0, L_0000024ded6c61c0, L_0000024ded6c61c0, L_0000024ded6c61c0;
LS_0000024ded6bfe80_0_4 .concat [ 1 1 1 1], L_0000024ded6c61c0, L_0000024ded6c61c0, L_0000024ded6c61c0, L_0000024ded6c61c0;
LS_0000024ded6bfe80_0_8 .concat [ 1 1 1 1], L_0000024ded6c61c0, L_0000024ded6c61c0, L_0000024ded6c61c0, L_0000024ded6c61c0;
LS_0000024ded6bfe80_0_12 .concat [ 1 1 1 1], L_0000024ded6c61c0, L_0000024ded6c61c0, L_0000024ded6c61c0, L_0000024ded6c61c0;
LS_0000024ded6bfe80_0_16 .concat [ 1 1 1 1], L_0000024ded6c61c0, L_0000024ded6c61c0, L_0000024ded6c61c0, L_0000024ded6c61c0;
LS_0000024ded6bfe80_0_20 .concat [ 1 1 1 1], L_0000024ded6c61c0, L_0000024ded6c61c0, L_0000024ded6c61c0, L_0000024ded6c61c0;
LS_0000024ded6bfe80_0_24 .concat [ 1 1 1 1], L_0000024ded6c61c0, L_0000024ded6c61c0, L_0000024ded6c61c0, L_0000024ded6c61c0;
LS_0000024ded6bfe80_0_28 .concat [ 1 1 1 1], L_0000024ded6c61c0, L_0000024ded6c61c0, L_0000024ded6c61c0, L_0000024ded6c61c0;
LS_0000024ded6bfe80_1_0 .concat [ 4 4 4 4], LS_0000024ded6bfe80_0_0, LS_0000024ded6bfe80_0_4, LS_0000024ded6bfe80_0_8, LS_0000024ded6bfe80_0_12;
LS_0000024ded6bfe80_1_4 .concat [ 4 4 4 4], LS_0000024ded6bfe80_0_16, LS_0000024ded6bfe80_0_20, LS_0000024ded6bfe80_0_24, LS_0000024ded6bfe80_0_28;
L_0000024ded6bfe80 .concat [ 16 16 0 0], LS_0000024ded6bfe80_1_0, LS_0000024ded6bfe80_1_4;
L_0000024ded6c1dc0 .part L_0000024ded6c0560, 2, 1;
L_0000024ded6c15a0 .part L_0000024ded6c0560, 1, 1;
L_0000024ded6c1c80 .part L_0000024ded6c0560, 0, 1;
LS_0000024ded6c0380_0_0 .concat [ 1 1 1 1], L_0000024ded6c5f90, L_0000024ded6c5f90, L_0000024ded6c5f90, L_0000024ded6c5f90;
LS_0000024ded6c0380_0_4 .concat [ 1 1 1 1], L_0000024ded6c5f90, L_0000024ded6c5f90, L_0000024ded6c5f90, L_0000024ded6c5f90;
LS_0000024ded6c0380_0_8 .concat [ 1 1 1 1], L_0000024ded6c5f90, L_0000024ded6c5f90, L_0000024ded6c5f90, L_0000024ded6c5f90;
LS_0000024ded6c0380_0_12 .concat [ 1 1 1 1], L_0000024ded6c5f90, L_0000024ded6c5f90, L_0000024ded6c5f90, L_0000024ded6c5f90;
LS_0000024ded6c0380_0_16 .concat [ 1 1 1 1], L_0000024ded6c5f90, L_0000024ded6c5f90, L_0000024ded6c5f90, L_0000024ded6c5f90;
LS_0000024ded6c0380_0_20 .concat [ 1 1 1 1], L_0000024ded6c5f90, L_0000024ded6c5f90, L_0000024ded6c5f90, L_0000024ded6c5f90;
LS_0000024ded6c0380_0_24 .concat [ 1 1 1 1], L_0000024ded6c5f90, L_0000024ded6c5f90, L_0000024ded6c5f90, L_0000024ded6c5f90;
LS_0000024ded6c0380_0_28 .concat [ 1 1 1 1], L_0000024ded6c5f90, L_0000024ded6c5f90, L_0000024ded6c5f90, L_0000024ded6c5f90;
LS_0000024ded6c0380_1_0 .concat [ 4 4 4 4], LS_0000024ded6c0380_0_0, LS_0000024ded6c0380_0_4, LS_0000024ded6c0380_0_8, LS_0000024ded6c0380_0_12;
LS_0000024ded6c0380_1_4 .concat [ 4 4 4 4], LS_0000024ded6c0380_0_16, LS_0000024ded6c0380_0_20, LS_0000024ded6c0380_0_24, LS_0000024ded6c0380_0_28;
L_0000024ded6c0380 .concat [ 16 16 0 0], LS_0000024ded6c0380_1_0, LS_0000024ded6c0380_1_4;
L_0000024ded6c2220 .part L_0000024ded6c0560, 2, 1;
L_0000024ded6c2360 .part L_0000024ded6c0560, 1, 1;
L_0000024ded6c0880 .part L_0000024ded6c0560, 0, 1;
LS_0000024ded6c1f00_0_0 .concat [ 1 1 1 1], L_0000024ded6c59e0, L_0000024ded6c59e0, L_0000024ded6c59e0, L_0000024ded6c59e0;
LS_0000024ded6c1f00_0_4 .concat [ 1 1 1 1], L_0000024ded6c59e0, L_0000024ded6c59e0, L_0000024ded6c59e0, L_0000024ded6c59e0;
LS_0000024ded6c1f00_0_8 .concat [ 1 1 1 1], L_0000024ded6c59e0, L_0000024ded6c59e0, L_0000024ded6c59e0, L_0000024ded6c59e0;
LS_0000024ded6c1f00_0_12 .concat [ 1 1 1 1], L_0000024ded6c59e0, L_0000024ded6c59e0, L_0000024ded6c59e0, L_0000024ded6c59e0;
LS_0000024ded6c1f00_0_16 .concat [ 1 1 1 1], L_0000024ded6c59e0, L_0000024ded6c59e0, L_0000024ded6c59e0, L_0000024ded6c59e0;
LS_0000024ded6c1f00_0_20 .concat [ 1 1 1 1], L_0000024ded6c59e0, L_0000024ded6c59e0, L_0000024ded6c59e0, L_0000024ded6c59e0;
LS_0000024ded6c1f00_0_24 .concat [ 1 1 1 1], L_0000024ded6c59e0, L_0000024ded6c59e0, L_0000024ded6c59e0, L_0000024ded6c59e0;
LS_0000024ded6c1f00_0_28 .concat [ 1 1 1 1], L_0000024ded6c59e0, L_0000024ded6c59e0, L_0000024ded6c59e0, L_0000024ded6c59e0;
LS_0000024ded6c1f00_1_0 .concat [ 4 4 4 4], LS_0000024ded6c1f00_0_0, LS_0000024ded6c1f00_0_4, LS_0000024ded6c1f00_0_8, LS_0000024ded6c1f00_0_12;
LS_0000024ded6c1f00_1_4 .concat [ 4 4 4 4], LS_0000024ded6c1f00_0_16, LS_0000024ded6c1f00_0_20, LS_0000024ded6c1f00_0_24, LS_0000024ded6c1f00_0_28;
L_0000024ded6c1f00 .concat [ 16 16 0 0], LS_0000024ded6c1f00_1_0, LS_0000024ded6c1f00_1_4;
L_0000024ded6c0e20 .part L_0000024ded6c0560, 2, 1;
L_0000024ded6c1460 .part L_0000024ded6c0560, 1, 1;
L_0000024ded6c13c0 .part L_0000024ded6c0560, 0, 1;
LS_0000024ded6bff20_0_0 .concat [ 1 1 1 1], L_0000024ded6c5820, L_0000024ded6c5820, L_0000024ded6c5820, L_0000024ded6c5820;
LS_0000024ded6bff20_0_4 .concat [ 1 1 1 1], L_0000024ded6c5820, L_0000024ded6c5820, L_0000024ded6c5820, L_0000024ded6c5820;
LS_0000024ded6bff20_0_8 .concat [ 1 1 1 1], L_0000024ded6c5820, L_0000024ded6c5820, L_0000024ded6c5820, L_0000024ded6c5820;
LS_0000024ded6bff20_0_12 .concat [ 1 1 1 1], L_0000024ded6c5820, L_0000024ded6c5820, L_0000024ded6c5820, L_0000024ded6c5820;
LS_0000024ded6bff20_0_16 .concat [ 1 1 1 1], L_0000024ded6c5820, L_0000024ded6c5820, L_0000024ded6c5820, L_0000024ded6c5820;
LS_0000024ded6bff20_0_20 .concat [ 1 1 1 1], L_0000024ded6c5820, L_0000024ded6c5820, L_0000024ded6c5820, L_0000024ded6c5820;
LS_0000024ded6bff20_0_24 .concat [ 1 1 1 1], L_0000024ded6c5820, L_0000024ded6c5820, L_0000024ded6c5820, L_0000024ded6c5820;
LS_0000024ded6bff20_0_28 .concat [ 1 1 1 1], L_0000024ded6c5820, L_0000024ded6c5820, L_0000024ded6c5820, L_0000024ded6c5820;
LS_0000024ded6bff20_1_0 .concat [ 4 4 4 4], LS_0000024ded6bff20_0_0, LS_0000024ded6bff20_0_4, LS_0000024ded6bff20_0_8, LS_0000024ded6bff20_0_12;
LS_0000024ded6bff20_1_4 .concat [ 4 4 4 4], LS_0000024ded6bff20_0_16, LS_0000024ded6bff20_0_20, LS_0000024ded6bff20_0_24, LS_0000024ded6bff20_0_28;
L_0000024ded6bff20 .concat [ 16 16 0 0], LS_0000024ded6bff20_1_0, LS_0000024ded6bff20_1_4;
S_0000024ded690350 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000024ded449f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000024ded6af4f0_0 .net "Write_Data", 31 0, v0000024ded683490_0;  alias, 1 drivers
v0000024ded6ae690_0 .net "addr", 31 0, v0000024ded683ad0_0;  alias, 1 drivers
v0000024ded6ad790_0 .net "clk", 0 0, L_0000024ded6013f0;  alias, 1 drivers
v0000024ded6ae4b0_0 .net "mem_out", 31 0, v0000024ded6ae190_0;  alias, 1 drivers
v0000024ded6ae7d0_0 .net "mem_read", 0 0, v0000024ded683b70_0;  alias, 1 drivers
v0000024ded6af8b0_0 .net "mem_write", 0 0, v0000024ded6835d0_0;  alias, 1 drivers
S_0000024ded6917a0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000024ded690350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000024ded6afe50 .array "DataMem", 1023 0, 31 0;
v0000024ded6ae0f0_0 .net "Data_In", 31 0, v0000024ded683490_0;  alias, 1 drivers
v0000024ded6ae190_0 .var "Data_Out", 31 0;
v0000024ded6aee10_0 .net "Write_en", 0 0, v0000024ded6835d0_0;  alias, 1 drivers
v0000024ded6ad6f0_0 .net "addr", 31 0, v0000024ded683ad0_0;  alias, 1 drivers
v0000024ded6adc90_0 .net "clk", 0 0, L_0000024ded6013f0;  alias, 1 drivers
v0000024ded6ad830_0 .var/i "i", 31 0;
S_0000024ded690990 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000024ded449f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000024ded6bcec0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000024ded6bcef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000024ded6bcf30 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000024ded6bcf68 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000024ded6bcfa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000024ded6bcfd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000024ded6bd010 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000024ded6bd048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000024ded6bd080 .param/l "j" 0 9 19, C4<000010000000>;
P_0000024ded6bd0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000024ded6bd0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000024ded6bd128 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000024ded6bd160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000024ded6bd198 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000024ded6bd1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000024ded6bd208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000024ded6bd240 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000024ded6bd278 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000024ded6bd2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000024ded6bd2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000024ded6bd320 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000024ded6bd358 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000024ded6bd390 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000024ded6bd3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000024ded6bd400 .param/l "xori" 0 9 12, C4<001110000000>;
v0000024ded6ae870_0 .net "MEM_ALU_OUT", 31 0, v0000024ded683ad0_0;  alias, 1 drivers
v0000024ded6ae910_0 .net "MEM_Data_mem_out", 31 0, v0000024ded6ae190_0;  alias, 1 drivers
v0000024ded6ae9b0_0 .net "MEM_memread", 0 0, v0000024ded683b70_0;  alias, 1 drivers
v0000024ded6ade70_0 .net "MEM_opcode", 11 0, v0000024ded684110_0;  alias, 1 drivers
v0000024ded6af770_0 .net "MEM_rd_ind", 4 0, v0000024ded682630_0;  alias, 1 drivers
v0000024ded6adf10_0 .net "MEM_rd_indzero", 0 0, v0000024ded6841b0_0;  alias, 1 drivers
v0000024ded6aeaf0_0 .net "MEM_regwrite", 0 0, v0000024ded684610_0;  alias, 1 drivers
v0000024ded6aeb90_0 .var "WB_ALU_OUT", 31 0;
v0000024ded6aeff0_0 .var "WB_Data_mem_out", 31 0;
v0000024ded6ad8d0_0 .var "WB_memread", 0 0;
v0000024ded6af090_0 .var "WB_rd_ind", 4 0;
v0000024ded6ad970_0 .var "WB_rd_indzero", 0 0;
v0000024ded6adab0_0 .var "WB_regwrite", 0 0;
v0000024ded6ada10_0 .net "clk", 0 0, L_0000024ded7301b0;  1 drivers
v0000024ded6af130_0 .var "hlt", 0 0;
v0000024ded6af1d0_0 .net "rst", 0 0, v0000024ded6be6c0_0;  alias, 1 drivers
E_0000024ded60a520 .event posedge, v0000024ded682450_0, v0000024ded6ada10_0;
S_0000024ded690b20 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000024ded449f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000024ded730290 .functor AND 32, v0000024ded6aeff0_0, L_0000024ded736eb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded7300d0 .functor NOT 1, v0000024ded6ad8d0_0, C4<0>, C4<0>, C4<0>;
L_0000024ded730220 .functor AND 32, v0000024ded6aeb90_0, L_0000024ded736410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000024ded74b700 .functor OR 32, L_0000024ded730290, L_0000024ded730220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024ded6af590_0 .net "Write_Data_RegFile", 31 0, L_0000024ded74b700;  alias, 1 drivers
v0000024ded6af630_0 .net *"_ivl_0", 31 0, L_0000024ded736eb0;  1 drivers
v0000024ded6af6d0_0 .net *"_ivl_2", 31 0, L_0000024ded730290;  1 drivers
v0000024ded6afa90_0 .net *"_ivl_4", 0 0, L_0000024ded7300d0;  1 drivers
v0000024ded6afbd0_0 .net *"_ivl_6", 31 0, L_0000024ded736410;  1 drivers
v0000024ded6b1f70_0 .net *"_ivl_8", 31 0, L_0000024ded730220;  1 drivers
v0000024ded6b0c10_0 .net "alu_out", 31 0, v0000024ded6aeb90_0;  alias, 1 drivers
v0000024ded6b0f30_0 .net "mem_out", 31 0, v0000024ded6aeff0_0;  alias, 1 drivers
v0000024ded6b1e30_0 .net "mem_read", 0 0, v0000024ded6ad8d0_0;  alias, 1 drivers
LS_0000024ded736eb0_0_0 .concat [ 1 1 1 1], v0000024ded6ad8d0_0, v0000024ded6ad8d0_0, v0000024ded6ad8d0_0, v0000024ded6ad8d0_0;
LS_0000024ded736eb0_0_4 .concat [ 1 1 1 1], v0000024ded6ad8d0_0, v0000024ded6ad8d0_0, v0000024ded6ad8d0_0, v0000024ded6ad8d0_0;
LS_0000024ded736eb0_0_8 .concat [ 1 1 1 1], v0000024ded6ad8d0_0, v0000024ded6ad8d0_0, v0000024ded6ad8d0_0, v0000024ded6ad8d0_0;
LS_0000024ded736eb0_0_12 .concat [ 1 1 1 1], v0000024ded6ad8d0_0, v0000024ded6ad8d0_0, v0000024ded6ad8d0_0, v0000024ded6ad8d0_0;
LS_0000024ded736eb0_0_16 .concat [ 1 1 1 1], v0000024ded6ad8d0_0, v0000024ded6ad8d0_0, v0000024ded6ad8d0_0, v0000024ded6ad8d0_0;
LS_0000024ded736eb0_0_20 .concat [ 1 1 1 1], v0000024ded6ad8d0_0, v0000024ded6ad8d0_0, v0000024ded6ad8d0_0, v0000024ded6ad8d0_0;
LS_0000024ded736eb0_0_24 .concat [ 1 1 1 1], v0000024ded6ad8d0_0, v0000024ded6ad8d0_0, v0000024ded6ad8d0_0, v0000024ded6ad8d0_0;
LS_0000024ded736eb0_0_28 .concat [ 1 1 1 1], v0000024ded6ad8d0_0, v0000024ded6ad8d0_0, v0000024ded6ad8d0_0, v0000024ded6ad8d0_0;
LS_0000024ded736eb0_1_0 .concat [ 4 4 4 4], LS_0000024ded736eb0_0_0, LS_0000024ded736eb0_0_4, LS_0000024ded736eb0_0_8, LS_0000024ded736eb0_0_12;
LS_0000024ded736eb0_1_4 .concat [ 4 4 4 4], LS_0000024ded736eb0_0_16, LS_0000024ded736eb0_0_20, LS_0000024ded736eb0_0_24, LS_0000024ded736eb0_0_28;
L_0000024ded736eb0 .concat [ 16 16 0 0], LS_0000024ded736eb0_1_0, LS_0000024ded736eb0_1_4;
LS_0000024ded736410_0_0 .concat [ 1 1 1 1], L_0000024ded7300d0, L_0000024ded7300d0, L_0000024ded7300d0, L_0000024ded7300d0;
LS_0000024ded736410_0_4 .concat [ 1 1 1 1], L_0000024ded7300d0, L_0000024ded7300d0, L_0000024ded7300d0, L_0000024ded7300d0;
LS_0000024ded736410_0_8 .concat [ 1 1 1 1], L_0000024ded7300d0, L_0000024ded7300d0, L_0000024ded7300d0, L_0000024ded7300d0;
LS_0000024ded736410_0_12 .concat [ 1 1 1 1], L_0000024ded7300d0, L_0000024ded7300d0, L_0000024ded7300d0, L_0000024ded7300d0;
LS_0000024ded736410_0_16 .concat [ 1 1 1 1], L_0000024ded7300d0, L_0000024ded7300d0, L_0000024ded7300d0, L_0000024ded7300d0;
LS_0000024ded736410_0_20 .concat [ 1 1 1 1], L_0000024ded7300d0, L_0000024ded7300d0, L_0000024ded7300d0, L_0000024ded7300d0;
LS_0000024ded736410_0_24 .concat [ 1 1 1 1], L_0000024ded7300d0, L_0000024ded7300d0, L_0000024ded7300d0, L_0000024ded7300d0;
LS_0000024ded736410_0_28 .concat [ 1 1 1 1], L_0000024ded7300d0, L_0000024ded7300d0, L_0000024ded7300d0, L_0000024ded7300d0;
LS_0000024ded736410_1_0 .concat [ 4 4 4 4], LS_0000024ded736410_0_0, LS_0000024ded736410_0_4, LS_0000024ded736410_0_8, LS_0000024ded736410_0_12;
LS_0000024ded736410_1_4 .concat [ 4 4 4 4], LS_0000024ded736410_0_16, LS_0000024ded736410_0_20, LS_0000024ded736410_0_24, LS_0000024ded736410_0_28;
L_0000024ded736410 .concat [ 16 16 0 0], LS_0000024ded736410_1_0, LS_0000024ded736410_1_4;
    .scope S_0000024ded691ac0;
T_0 ;
    %wait E_0000024ded609e20;
    %load/vec4 v0000024ded6ace30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024ded6ac6b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024ded6ab3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000024ded6ab8f0_0;
    %assign/vec4 v0000024ded6ac6b0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024ded691480;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024ded6ac110_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000024ded6ac110_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024ded6ac110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %load/vec4 v0000024ded6ac110_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024ded6ac110_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6ac930, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000024ded691610;
T_2 ;
    %wait E_0000024ded609f20;
    %load/vec4 v0000024ded6ab210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000024ded698d20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded698b40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded6ab0d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded6abad0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded6ab350_0, 0;
    %assign/vec4 v0000024ded6acd90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024ded6abcb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000024ded6acc50_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000024ded698d20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded698b40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded6ab0d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded6abad0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded6ab350_0, 0;
    %assign/vec4 v0000024ded6acd90_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000024ded6abcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000024ded6abd50_0;
    %assign/vec4 v0000024ded698b40_0, 0;
    %load/vec4 v0000024ded6ab990_0;
    %assign/vec4 v0000024ded698d20_0, 0;
    %load/vec4 v0000024ded6abd50_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000024ded6abad0_0, 0;
    %load/vec4 v0000024ded6abd50_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024ded6acd90_0, 4, 5;
    %load/vec4 v0000024ded6abd50_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000024ded6abd50_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000024ded6acd90_0, 4, 5;
    %load/vec4 v0000024ded6abd50_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000024ded6abd50_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024ded6abd50_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000024ded6abd50_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000024ded6abd50_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000024ded6abd50_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000024ded6ab350_0, 0;
    %load/vec4 v0000024ded6abd50_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000024ded6abd50_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000024ded6ab0d0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000024ded6abd50_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000024ded6ab0d0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000024ded6abd50_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000024ded6ab0d0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024ded690cb0;
T_3 ;
    %wait E_0000024ded609e20;
    %load/vec4 v0000024ded69e180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024ded69e680_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000024ded69e680_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024ded69e680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded69e2c0, 0, 4;
    %load/vec4 v0000024ded69e680_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024ded69e680_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000024ded69e540_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000024ded69e220_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000024ded69e400_0;
    %load/vec4 v0000024ded69e540_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded69e2c0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded69e2c0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024ded690cb0;
T_4 ;
    %wait E_0000024ded60a620;
    %load/vec4 v0000024ded69e540_0;
    %load/vec4 v0000024ded69e360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000024ded69e540_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000024ded69e220_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000024ded69e400_0;
    %assign/vec4 v0000024ded69e040_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024ded69e360_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000024ded69e2c0, 4;
    %assign/vec4 v0000024ded69e040_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024ded690cb0;
T_5 ;
    %wait E_0000024ded60a620;
    %load/vec4 v0000024ded69e540_0;
    %load/vec4 v0000024ded69e0e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000024ded69e540_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000024ded69e220_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000024ded69e400_0;
    %assign/vec4 v0000024ded69e4a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000024ded69e0e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000024ded69e2c0, 4;
    %assign/vec4 v0000024ded69e4a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000024ded690cb0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000024ded690e40;
    %jmp t_0;
    .scope S_0000024ded690e40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024ded69e720_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000024ded69e720_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000024ded69e720_0;
    %ix/getv/s 4, v0000024ded69e720_0;
    %load/vec4a v0000024ded69e2c0, 4;
    %ix/getv/s 4, v0000024ded69e720_0;
    %load/vec4a v0000024ded69e2c0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000024ded69e720_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024ded69e720_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000024ded690cb0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000024ded690fd0;
T_7 ;
    %wait E_0000024ded60a160;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024ded69ddc0_0, 0, 32;
    %load/vec4 v0000024ded69dc80_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024ded69dc80_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024ded69d820_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000024ded69ddc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000024ded69dc80_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024ded69dc80_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024ded69dc80_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024ded69d820_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000024ded69ddc0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000024ded69d820_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000024ded69d820_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000024ded69ddc0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000024ded690800;
T_8 ;
    %wait E_0000024ded609e20;
    %load/vec4 v0000024ded699d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024ded69a3a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000024ded69a440_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024ded69a440_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000024ded69a3a0_0;
    %load/vec4 v0000024ded699c20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024ded69a3a0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024ded69a3a0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024ded69a3a0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000024ded69a3a0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024ded69a3a0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024ded69a3a0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024ded690800;
T_9 ;
    %wait E_0000024ded609e20;
    %load/vec4 v0000024ded699d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ded69a580_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000024ded69abc0_0;
    %assign/vec4 v0000024ded69a580_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000024ded68fea0;
T_10 ;
    %wait E_0000024ded60a4e0;
    %load/vec4 v0000024ded69be80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024ded69c6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024ded69c600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ded69d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024ded699180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024ded699fe0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024ded6990e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000024ded69ae40_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000024ded699860_0;
    %load/vec4 v0000024ded699720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000024ded6999a0_0;
    %load/vec4 v0000024ded699720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000024ded69b520_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000024ded69b7a0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000024ded699860_0;
    %load/vec4 v0000024ded6997c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000024ded6999a0_0;
    %load/vec4 v0000024ded6997c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ded69c6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ded69c600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ded69d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024ded699180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ded699fe0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000024ded699400_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ded69c6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024ded69c600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024ded69d8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ded699180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ded699fe0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024ded69c6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024ded69c600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ded69d8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ded699180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ded699fe0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000024ded6901c0;
T_11 ;
    %wait E_0000024ded609d60;
    %load/vec4 v0000024ded692eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000024ded693bd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded693b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded693d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded692d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded693f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded692a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded6924b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded693590_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded692af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded691d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded693c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded6922d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded693a90_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded6938b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded692410_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded693630_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded6940d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded693db0_0, 0;
    %assign/vec4 v0000024ded694030_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000024ded692b90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000024ded692690_0;
    %assign/vec4 v0000024ded694030_0, 0;
    %load/vec4 v0000024ded692cd0_0;
    %assign/vec4 v0000024ded693db0_0, 0;
    %load/vec4 v0000024ded692050_0;
    %assign/vec4 v0000024ded6940d0_0, 0;
    %load/vec4 v0000024ded694350_0;
    %assign/vec4 v0000024ded693630_0, 0;
    %load/vec4 v0000024ded692550_0;
    %assign/vec4 v0000024ded692410_0, 0;
    %load/vec4 v0000024ded694490_0;
    %assign/vec4 v0000024ded6938b0_0, 0;
    %load/vec4 v0000024ded691fb0_0;
    %assign/vec4 v0000024ded693a90_0, 0;
    %load/vec4 v0000024ded691dd0_0;
    %assign/vec4 v0000024ded6922d0_0, 0;
    %load/vec4 v0000024ded6943f0_0;
    %assign/vec4 v0000024ded693c70_0, 0;
    %load/vec4 v0000024ded6936d0_0;
    %assign/vec4 v0000024ded691d30_0, 0;
    %load/vec4 v0000024ded694170_0;
    %assign/vec4 v0000024ded692af0_0, 0;
    %load/vec4 v0000024ded693090_0;
    %assign/vec4 v0000024ded693590_0, 0;
    %load/vec4 v0000024ded6931d0_0;
    %assign/vec4 v0000024ded6924b0_0, 0;
    %load/vec4 v0000024ded6942b0_0;
    %assign/vec4 v0000024ded692a50_0, 0;
    %load/vec4 v0000024ded692c30_0;
    %assign/vec4 v0000024ded693f90_0, 0;
    %load/vec4 v0000024ded693450_0;
    %assign/vec4 v0000024ded692d70_0, 0;
    %load/vec4 v0000024ded691e70_0;
    %assign/vec4 v0000024ded693d10_0, 0;
    %load/vec4 v0000024ded694210_0;
    %assign/vec4 v0000024ded693b30_0, 0;
    %load/vec4 v0000024ded692730_0;
    %assign/vec4 v0000024ded693bd0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000024ded693bd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded693b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded693d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded692d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded693f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded692a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded6924b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded693590_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded692af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded691d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded693c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded6922d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded693a90_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded6938b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded692410_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded693630_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded6940d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded693db0_0, 0;
    %assign/vec4 v0000024ded694030_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000024ded6912f0;
T_12 ;
    %wait E_0000024ded60a760;
    %load/vec4 v0000024ded69a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000024ded694df0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded694710_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded6945d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded694990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded694e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded694ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded695bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded6956b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded695390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded695110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded695750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded695b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded694f30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded694530_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded694fd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded695890_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded6952f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded694a30_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000024ded694d50_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded695610_0, 0;
    %assign/vec4 v0000024ded694b70_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000024ded699ae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000024ded6929b0_0;
    %assign/vec4 v0000024ded694b70_0, 0;
    %load/vec4 v0000024ded692e10_0;
    %assign/vec4 v0000024ded695610_0, 0;
    %load/vec4 v0000024ded695570_0;
    %assign/vec4 v0000024ded694d50_0, 0;
    %load/vec4 v0000024ded6948f0_0;
    %assign/vec4 v0000024ded694a30_0, 0;
    %load/vec4 v0000024ded6957f0_0;
    %assign/vec4 v0000024ded6952f0_0, 0;
    %load/vec4 v0000024ded6951b0_0;
    %assign/vec4 v0000024ded695890_0, 0;
    %load/vec4 v0000024ded692f50_0;
    %assign/vec4 v0000024ded694fd0_0, 0;
    %load/vec4 v0000024ded694670_0;
    %assign/vec4 v0000024ded694530_0, 0;
    %load/vec4 v0000024ded695a70_0;
    %assign/vec4 v0000024ded694f30_0, 0;
    %load/vec4 v0000024ded694c10_0;
    %assign/vec4 v0000024ded695b10_0, 0;
    %load/vec4 v0000024ded694850_0;
    %assign/vec4 v0000024ded695750_0, 0;
    %load/vec4 v0000024ded6947b0_0;
    %assign/vec4 v0000024ded695110_0, 0;
    %load/vec4 v0000024ded6959d0_0;
    %assign/vec4 v0000024ded695390_0, 0;
    %load/vec4 v0000024ded694cb0_0;
    %assign/vec4 v0000024ded6956b0_0, 0;
    %load/vec4 v0000024ded695070_0;
    %assign/vec4 v0000024ded695bb0_0, 0;
    %load/vec4 v0000024ded695430_0;
    %assign/vec4 v0000024ded694ad0_0, 0;
    %load/vec4 v0000024ded695930_0;
    %assign/vec4 v0000024ded694e90_0, 0;
    %load/vec4 v0000024ded6954d0_0;
    %assign/vec4 v0000024ded694990_0, 0;
    %load/vec4 v0000024ded693130_0;
    %assign/vec4 v0000024ded6945d0_0, 0;
    %load/vec4 v0000024ded692ff0_0;
    %assign/vec4 v0000024ded694710_0, 0;
    %load/vec4 v0000024ded695250_0;
    %assign/vec4 v0000024ded694df0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000024ded694df0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded694710_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded6945d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded694990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded694e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded694ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded695bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded6956b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded695390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded695110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded695750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded695b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded694f30_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded694530_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded694fd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded695890_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded6952f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded694a30_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000024ded694d50_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded695610_0, 0;
    %assign/vec4 v0000024ded694b70_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024ded480140;
T_13 ;
    %wait E_0000024ded609620;
    %load/vec4 v0000024ded687ea0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000024ded686460_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000024ded439c30;
T_14 ;
    %wait E_0000024ded6089a0;
    %load/vec4 v0000024ded6863c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000024ded686820_0;
    %pad/u 33;
    %load/vec4 v0000024ded6875e0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000024ded686f00_0, 0;
    %assign/vec4 v0000024ded687720_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000024ded686820_0;
    %pad/u 33;
    %load/vec4 v0000024ded6875e0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000024ded686f00_0, 0;
    %assign/vec4 v0000024ded687720_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000024ded686820_0;
    %pad/u 33;
    %load/vec4 v0000024ded6875e0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000024ded686f00_0, 0;
    %assign/vec4 v0000024ded687720_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000024ded686820_0;
    %pad/u 33;
    %load/vec4 v0000024ded6875e0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000024ded686f00_0, 0;
    %assign/vec4 v0000024ded687720_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000024ded686820_0;
    %pad/u 33;
    %load/vec4 v0000024ded6875e0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000024ded686f00_0, 0;
    %assign/vec4 v0000024ded687720_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000024ded686820_0;
    %pad/u 33;
    %load/vec4 v0000024ded6875e0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000024ded686f00_0, 0;
    %assign/vec4 v0000024ded687720_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000024ded6875e0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000024ded687720_0;
    %load/vec4 v0000024ded6875e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000024ded686820_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000024ded6875e0_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000024ded6875e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000024ded687720_0, 0;
    %load/vec4 v0000024ded686820_0;
    %ix/getv 4, v0000024ded6875e0_0;
    %shiftl 4;
    %assign/vec4 v0000024ded686f00_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000024ded6875e0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000024ded687720_0;
    %load/vec4 v0000024ded6875e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000024ded686820_0;
    %load/vec4 v0000024ded6875e0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000024ded6875e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000024ded687720_0, 0;
    %load/vec4 v0000024ded686820_0;
    %ix/getv 4, v0000024ded6875e0_0;
    %shiftr 4;
    %assign/vec4 v0000024ded686f00_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ded687720_0, 0;
    %load/vec4 v0000024ded686820_0;
    %load/vec4 v0000024ded6875e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000024ded686f00_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024ded687720_0, 0;
    %load/vec4 v0000024ded6875e0_0;
    %load/vec4 v0000024ded686820_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000024ded686f00_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000024ded4161c0;
T_15 ;
    %wait E_0000024ded6095e0;
    %load/vec4 v0000024ded682450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000024ded6841b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded684610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded6835d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded683b70_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000024ded684110_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded682630_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded683490_0, 0;
    %assign/vec4 v0000024ded683ad0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000024ded5a41d0_0;
    %assign/vec4 v0000024ded683ad0_0, 0;
    %load/vec4 v0000024ded6823b0_0;
    %assign/vec4 v0000024ded683490_0, 0;
    %load/vec4 v0000024ded684570_0;
    %assign/vec4 v0000024ded682630_0, 0;
    %load/vec4 v0000024ded58fa80_0;
    %assign/vec4 v0000024ded684110_0, 0;
    %load/vec4 v0000024ded5a4270_0;
    %assign/vec4 v0000024ded683b70_0, 0;
    %load/vec4 v0000024ded58f9e0_0;
    %assign/vec4 v0000024ded6835d0_0, 0;
    %load/vec4 v0000024ded683530_0;
    %assign/vec4 v0000024ded684610_0, 0;
    %load/vec4 v0000024ded682b30_0;
    %assign/vec4 v0000024ded6841b0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000024ded6917a0;
T_16 ;
    %wait E_0000024ded60a620;
    %load/vec4 v0000024ded6aee10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000024ded6ae0f0_0;
    %load/vec4 v0000024ded6ad6f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6afe50, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000024ded6917a0;
T_17 ;
    %wait E_0000024ded60a620;
    %load/vec4 v0000024ded6ad6f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024ded6afe50, 4;
    %assign/vec4 v0000024ded6ae190_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000024ded6917a0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024ded6ad830_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000024ded6ad830_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024ded6ad830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6afe50, 0, 4;
    %load/vec4 v0000024ded6ad830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024ded6ad830_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6afe50, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6afe50, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6afe50, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6afe50, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6afe50, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6afe50, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6afe50, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6afe50, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6afe50, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6afe50, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6afe50, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024ded6afe50, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000024ded6917a0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024ded6ad830_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000024ded6ad830_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000024ded6ad830_0;
    %load/vec4a v0000024ded6afe50, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000024ded6ad830_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000024ded6ad830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024ded6ad830_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000024ded690990;
T_20 ;
    %wait E_0000024ded60a520;
    %load/vec4 v0000024ded6af1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000024ded6ad970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded6af130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded6adab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024ded6ad8d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000024ded6af090_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000024ded6aeff0_0, 0;
    %assign/vec4 v0000024ded6aeb90_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000024ded6ae870_0;
    %assign/vec4 v0000024ded6aeb90_0, 0;
    %load/vec4 v0000024ded6ae910_0;
    %assign/vec4 v0000024ded6aeff0_0, 0;
    %load/vec4 v0000024ded6ae9b0_0;
    %assign/vec4 v0000024ded6ad8d0_0, 0;
    %load/vec4 v0000024ded6af770_0;
    %assign/vec4 v0000024ded6af090_0, 0;
    %load/vec4 v0000024ded6aeaf0_0;
    %assign/vec4 v0000024ded6adab0_0, 0;
    %load/vec4 v0000024ded6adf10_0;
    %assign/vec4 v0000024ded6ad970_0, 0;
    %load/vec4 v0000024ded6ade70_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000024ded6af130_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000024ded449f50;
T_21 ;
    %wait E_0000024ded6092a0;
    %load/vec4 v0000024ded6bdd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024ded6be8a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000024ded6be8a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024ded6be8a0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000024ded62ca90;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024ded6be4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024ded6be6c0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000024ded62ca90;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000024ded6be4e0_0;
    %inv;
    %assign/vec4 v0000024ded6be4e0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000024ded62ca90;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BinarySearch/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024ded6be6c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024ded6be6c0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000024ded6bf7a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
