<<<<<<< 646da2cf1faef1427dfaedfeca3ef2991c497034
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/sources_1/new/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/sim_1/new/debouncer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_tb
=======
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/sources_1/new/SPI_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/sources_1/new/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/sources_1/new/delay100ms.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay100ms
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/sources_1/new/oledCtrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oledCtrl
INFO: [VRFC 10-2458] undeclared symbol delay_done, assumed default net type wire [F:/Xilinx/Project/FFT_OLED/FFT_OLED/FFT_OLED.srcs/sources_1/new/oledCtrl.sv:55]
>>>>>>> OLED ctrl
