DEFINED_PHASES=install prepare
DEPEND=>=sys-devel/autoconf-2.53 dev-util/gperf app-arch/bzip2 sys-libs/readline:0= sys-libs/zlib:=
DESCRIPTION=A Verilog simulation and synthesis tool
EAPI=7
HOMEPAGE=http://iverilog.icarus.com/
IUSE=examples
KEYWORDS=~alpha ~amd64 ~arm ~arm64 ~hppa ~ia64 ~m68k ~mips ~ppc ~ppc64 ~riscv ~s390 ~sh ~sparc ~x86
LICENSE=LGPL-2.1
RDEPEND=app-arch/bzip2 sys-libs/readline:0= sys-libs/zlib:=
SLOT=0
SRC_URI=https://github.com/steveicarus/iverilog/archive/v10_3.tar.gz -> iverilog-10.3.tar.gz
_md5_=ffff79b5f59df54a6f99e651cf9d499e
