Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Nov 04 22:05:58 2021
| Host         : DESKTOP-PQJ8FTT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Counter8_control_sets_placed.rpt
| Design       : Counter8
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |            7 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+-----------------------+------------------+----------------+
|    Clock Signal    | Enable Signal |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------+---------------+-----------------------+------------------+----------------+
|  genblk1.D1/Q1_reg |               | genblk1.JK_1/Q1_reg_0 |                1 |              3 |
|  CLK_IBUF_BUFG     |               |                       |                7 |             32 |
+--------------------+---------------+-----------------------+------------------+----------------+


