"use strict";(self.webpackChunknotes=self.webpackChunknotes||[]).push([[3982],{24164:(e,n,i)=>{i.r(n),i.d(n,{assets:()=>s,contentTitle:()=>l,default:()=>g,frontMatter:()=>o,metadata:()=>t,toc:()=>c});const t=JSON.parse('{"id":"language/verilog/timing","title":"Timing","description":"Combination Circuit","source":"@site/content/language/verilog/timing.md","sourceDirName":"language/verilog","slug":"/language/verilog/timing","permalink":"/notes/language/verilog/timing","draft":false,"unlisted":false,"editUrl":"https://github.com/sabertazimi/notes/edit/main/content/language/verilog/timing.md","tags":[{"inline":true,"label":"Language","permalink":"/notes/tags/language"},{"inline":true,"label":"Verilog","permalink":"/notes/tags/verilog"},{"inline":true,"label":"Timing","permalink":"/notes/tags/timing"}],"version":"current","lastUpdatedBy":"Sabertaz","lastUpdatedAt":1769518084000,"sidebarPosition":2,"frontMatter":{"sidebar_position":2,"tags":["Language","Verilog","Timing"]},"sidebar":"tutorialSidebar","previous":{"title":"Workflow","permalink":"/notes/language/verilog/workflow"},"next":{"title":"Module","permalink":"/notes/language/verilog/module"}}');var a=i(35656),r=i(86145);const o={sidebar_position:2,tags:["Language","Verilog","Timing"]},l="Timing",s={},c=[{value:"Combination Circuit",id:"combination-circuit",level:2},{value:"Sequential Circuit",id:"sequential-circuit",level:2}];function u(e){const n={code:"code",h1:"h1",h2:"h2",header:"header",li:"li",p:"p",pre:"pre",strong:"strong",ul:"ul",...(0,r.R)(),...e.components};return(0,a.jsxs)(a.Fragment,{children:[(0,a.jsx)(n.header,{children:(0,a.jsx)(n.h1,{id:"timing",children:"Timing"})}),"\n",(0,a.jsx)(n.h2,{id:"combination-circuit",children:"Combination Circuit"}),"\n",(0,a.jsxs)(n.ul,{children:["\n",(0,a.jsxs)(n.li,{children:["contamination delay (",(0,a.jsx)(n.code,{children:"t_cd"}),"): minimum path in circuits, outputs start to change"]}),"\n",(0,a.jsxs)(n.li,{children:["propagation delay (",(0,a.jsx)(n.code,{children:"t_pd"}),"): maximum path in circuits, outputs complete change"]}),"\n",(0,a.jsxs)(n.li,{children:["(delay) heavy dependence on ",(0,a.jsx)(n.strong,{children:"voltage"})," and ",(0,a.jsx)(n.strong,{children:"temperature"})]}),"\n"]}),"\n",(0,a.jsx)(n.h2,{id:"sequential-circuit",children:"Sequential Circuit"}),"\n",(0,a.jsxs)(n.p,{children:["minimize clock skew time:\nrequires intelligent ",(0,a.jsx)(n.strong,{children:"clock network"})," across a chip,\nmaking clock arrives at all locations at roughly the same time."]}),"\n",(0,a.jsx)(n.pre,{children:(0,a.jsx)(n.code,{className:"language-verilog",children:"T_clock >= T_pcq + T_pd + (T_setup + T_skew)\nT_ccq + T_cd > (T_hold + T_skew)\n"})})]})}function g(e={}){const{wrapper:n}={...(0,r.R)(),...e.components};return n?(0,a.jsx)(n,{...e,children:(0,a.jsx)(u,{...e})}):u(e)}},86145:(e,n,i)=>{i.d(n,{R:()=>o,x:()=>l});var t=i(57140);const a={},r=t.createContext(a);function o(e){const n=t.useContext(r);return t.useMemo((function(){return"function"==typeof e?e(n):{...n,...e}}),[n,e])}function l(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(a):e.components||a:o(e.components),t.createElement(r.Provider,{value:n},e.children)}}}]);