written lot software many different language also written hardware use using verilog vhdl tend enjoy writing hardware software think one primary reason possible write hardware done never need modified define interface functionality write test bench implement hardware module test heck using simulator rely hardware module building block create something bigger better need add feature module create second module add functionality never throw away original module since working fine still useful one frustration software never done always another feature add often adding feature introduces bug somewhere else working fine happen hardware long interface violated clear advocating building one version something list feature forever favor iteration multiple release time add new feature want poke left find bug right seems happen adding new feature possible write software similar way hardware written good software development methodology allows forward progress always made allows new functionality added without needing rewrite existing introduce new bug