
---------- Begin Simulation Statistics ----------
simSeconds                                   1.046275                       # Number of seconds simulated (Second)
simTicks                                 1046274589148                       # Number of ticks simulated (Tick)
finalTick                                1046274589148                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    548.22                       # Real time elapsed on the host (Second)
hostTickRate                               1908478733                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8631608                       # Number of bytes of host memory used (Byte)
simInsts                                     96191062                       # Number of instructions simulated (Count)
simOps                                      152961043                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   175459                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     279012                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         78472557                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.815799                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.225792                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       250115284                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2639                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      217556968                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                1919614                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             97156869                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         158696263                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 252                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            78453553                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.773067                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.590879                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  25729933     32.80%     32.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   7899347     10.07%     42.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6802888      8.67%     51.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   7092109      9.04%     60.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   6670068      8.50%     69.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   6896659      8.79%     77.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   9988884     12.73%     90.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   5310673      6.77%     97.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   2062992      2.63%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              78453553                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 7746444     98.84%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      2      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    112      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      2      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    235      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    30      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   24      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     98.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  36444      0.46%     99.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 44542      0.57%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              2716      0.03%     99.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             7053      0.09%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       455142      0.21%      0.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     185253311     85.15%     85.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          261      0.00%     85.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         43090      0.02%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       296081      0.14%     85.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     85.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1648      0.00%     85.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     85.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     85.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     85.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     85.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7353      0.00%     85.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        16815      0.01%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           46      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        16037      0.01%     85.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       296036      0.14%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3851      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd           29      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           59      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv           29      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     21375612      9.83%     95.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      8172377      3.76%     99.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       250527      0.12%     99.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1368664      0.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      217556968                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.772396                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             7837604                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.036026                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                518626946                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               344082742                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       209961716                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   4697761                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  3201603                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          2269122                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   222589365                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      2350065                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   3500914                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            5666                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           19004                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       26047364                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11831478                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      4871419                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      3480624                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1767      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         66120      0.19%      0.19% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        67956      0.19%      0.39% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1316      0.00%      0.39% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     31454739     89.51%     89.90% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      3528617     10.04%     99.94% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.94% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        20154      0.06%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       35140669                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1483      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        24750      0.13%      0.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        27198      0.15%      0.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          699      0.00%      0.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     17105373     91.45%     91.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      1530364      8.18%     99.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        14522      0.08%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      18704389                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          439      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           15      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          893      0.05%      0.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          253      0.01%      0.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      1871705     96.00%     96.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        75038      3.85%     99.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1269      0.07%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      1949612                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          284      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        41369      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        40757      0.25%      0.50% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          617      0.00%      0.51% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     14349366     87.30%     87.81% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      1998253     12.16%     99.97% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.97% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         5632      0.03%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     16436278                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          284      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          539      0.03%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          228      0.01%      0.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      1567007     97.67%     97.74% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        35055      2.19%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1209      0.08%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      1604322                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     13874663     39.48%     39.48% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     21192483     60.31%     99.79% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        66118      0.19%     99.98% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         7405      0.02%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     35140669                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       917518     47.11%     47.11% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      1029764     52.88%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           15      0.00%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          154      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      1947451                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          31456506                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     17629189                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           1949612                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           2465                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted      1048884                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        900728                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             35140669                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              1046908                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                31846523                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.906258                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            3731                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           21470                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7405                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            14065                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1767      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        66120      0.19%      0.19% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        67956      0.19%      0.39% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1316      0.00%      0.39% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     31454739     89.51%     89.90% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      3528617     10.04%     99.94% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.94% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        20154      0.06%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     35140669                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          386      0.01%      0.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        66120      2.01%      2.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1342      0.04%      2.06% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1316      0.04%      2.10% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      3203460     97.25%     99.35% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1368      0.04%     99.39% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.39% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        20154      0.61%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       3294146                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          893      0.09%      0.09% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.09% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       970977     92.75%     92.83% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        75038      7.17%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      1046908                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          893      0.09%      0.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       970977     92.75%     92.83% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        75038      7.17%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      1046908                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1046274589148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        21470                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         7405                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        14065                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1522                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        22992                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                94022                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  94017                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              52647                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  41369                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               41369                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        97249383                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2387                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1818196                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     64504122                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.371337                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.012843                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        28009934     43.42%     43.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        11145228     17.28%     60.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         3203202      4.97%     65.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         4747043      7.36%     73.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         2059598      3.19%     76.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1792665      2.78%     79.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1445814      2.24%     81.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1513423      2.35%     83.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        10587215     16.41%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     64504122                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         988                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 41374                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       238500      0.16%      0.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    129891782     84.92%     85.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          179      0.00%     85.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        39169      0.03%     85.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       175248      0.11%     85.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     85.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1600      0.00%     85.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     85.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     85.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     85.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     85.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6582      0.00%     85.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        13407      0.01%     85.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           30      0.00%     85.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13700      0.01%     85.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       199644      0.13%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1997      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd           29      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt           58      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv           29      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     85.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     14606319      9.55%     94.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6220117      4.07%     98.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       201006      0.13%     99.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1351647      0.88%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    152961043                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      10587215                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             96191062                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              152961043                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       96191062                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        152961043                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.815799                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.225792                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           22379089                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            2025851                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         152384941                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         14807325                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         7571764                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       238500      0.16%      0.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    129891782     84.92%     85.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          179      0.00%     85.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        39169      0.03%     85.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       175248      0.11%     85.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     85.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1600      0.00%     85.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     85.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     85.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     85.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     85.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     85.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6582      0.00%     85.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     85.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        13407      0.01%     85.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           30      0.00%     85.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        13700      0.01%     85.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       199644      0.13%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1997      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd           29      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt           58      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv           29      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     85.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     14606319      9.55%     94.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      6220117      4.07%     98.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       201006      0.13%     99.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      1351647      0.88%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    152961043                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     16436278                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     16388376                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        47618                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     14349366                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      2086628                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        41374                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        41369                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  9225039                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              28366193                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  31407731                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               7627888                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1826702                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             19416371                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                135620                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              279659773                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                591164                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           214056054                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         21939866                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        20914851                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        9285277                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.727782                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      100838240                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      91975251                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        1989309                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        905732                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     247177642                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    161768887                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          30200128                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     79114905                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          900                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           21266006                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      72491776                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 3916710                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  302                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2798                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  25449083                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 91444                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           78453553                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.895841                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.375403                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 25973166     33.11%     33.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3133367      3.99%     37.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3749298      4.78%     41.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  4257181      5.43%     47.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  6818179      8.69%     56.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  2934339      3.74%     59.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  5098945      6.50%     66.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  2211609      2.82%     69.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 24277469     30.95%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             78453553                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             186135002                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.371976                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           35140669                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.447808                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      4000322                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1826702                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   12201116                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   900068                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              250117923                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                79826                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 26047364                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                11831478                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1482                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     19304                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   837937                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          10033                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        1017857                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      1053868                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              2071725                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                213029435                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               212230838                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 168256226                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 240803375                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.704523                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.698729                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          21682008                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             21682008                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         21682008                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            21682008                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data         5748806                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total            5748806                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data        5748806                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total           5748806                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 1570240809311                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  1570240809311                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 1570240809311                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 1570240809311                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      27430814                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         27430814                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     27430814                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        27430814                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.209575                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.209575                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.209575                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.209575                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 273142.076687                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 273142.076687                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 273142.076687                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 273142.076687                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs         828464                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets          107                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs         451949                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            9                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          1.833092                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets       11.888889                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks         2029742                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total              2029742                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data       2043438                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total          2043438                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data      2043438                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total         2043438                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data      3705368                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total        3705368                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data      3705368                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher      1765401                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total       5470769                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 1106331860746                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 1106331860746                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 1106331860746                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher 565109467292                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 1671441328038                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.135080                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.135080                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.135080                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.199439                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 298575.434544                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 298575.434544                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 298575.434544                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 320102.609714                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 305522.190397                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                   5470754                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher      1765401                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total      1765401                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher 565109467292                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total 565109467292                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 320102.609714                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 320102.609714                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          439                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          439                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           55                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           55                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     11746373                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     11746373                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          494                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          494                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.111336                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.111336                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 213570.418182                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 213570.418182                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           55                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           55                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     57011908                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     57011908                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.111336                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.111336                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 1036580.145455                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 1036580.145455                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          494                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          494                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          494                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          494                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        15392787                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           15392787                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data       4454678                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total          4454678                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 1314284982054                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 1314284982054                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     19847465                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       19847465                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.224446                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.224446                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 295034.788610                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 295034.788610                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data      1532368                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total        1532368                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data      2922310                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total      2922310                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 926430891982                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 926430891982                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.147238                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.147238                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 317020.060152                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 317020.060152                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data        6289221                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total           6289221                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data      1294128                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total         1294128                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data 255955827257                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total 255955827257                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data      7583349                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total       7583349                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.170654                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.170654                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 197782.466075                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 197782.466075                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data       511070                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total        511070                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data       783058                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total       783058                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data 179900968764                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total 179900968764                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.103260                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.103260                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 229741.562903                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 229741.562903                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 1046274589148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses      3705368                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued            3375713                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused             162112                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful             457982                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.135670                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.110003                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache         592748                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR         1016792                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB               772                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate              1610312                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified        5589499                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit          559466                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand      1019500                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull            21                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage          6939217                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage       542375                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1046274589148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.999499                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                27152932                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs               5470754                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  4.963289                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 559986                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    48.831075                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    15.168424                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.762986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.237007                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999992                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022           23                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           41                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::0               4                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::1              19                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              28                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              13                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.359375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.640625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              60334422                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             60334422                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1046274589148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          25214165                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             25214165                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         25214165                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            25214165                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst          234918                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total             234918                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst         234918                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total            234918                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst  48936789883                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total   48936789883                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst  48936789883                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total  48936789883                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      25449083                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         25449083                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     25449083                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        25449083                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.009231                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.009231                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.009231                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.009231                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 208314.347487                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 208314.347487                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 208314.347487                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 208314.347487                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst         14562                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total            14562                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst        14562                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total           14562                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst       220356                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total         220356                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst       220356                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total        220356                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst  44733028313                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total  44733028313                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst  44733028313                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total  44733028313                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.008659                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.008659                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.008659                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.008659                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 203003.450385                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 203003.450385                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 203003.450385                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 203003.450385                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                    220285                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        25214165                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           25214165                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst        234918                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total           234918                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst  48936789883                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total  48936789883                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     25449083                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       25449083                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.009231                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.009231                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 208314.347487                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 208314.347487                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst        14562                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total          14562                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst       220356                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total       220356                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst  44733028313                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total  44733028313                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.008659                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.008659                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 203003.450385                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 203003.450385                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 1046274589148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses       220356                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued                  0                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUseful                  0                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy                nan                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage                  0                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache              0                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR               0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate                    0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified              0                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1046274589148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.997487                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                25282357                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                220291                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                114.767998                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.997487                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999961                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999961                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              32                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1               9                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::3               7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses              51118521                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses             51118521                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1046274589148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      816543                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                11240038                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 6825                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               10033                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                4259713                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  156                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 156340                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           14807325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              7.375978                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            10.357321                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11357297     76.70%     76.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              1535114     10.37%     87.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               805658      5.44%     92.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               974459      6.58%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               129600      0.88%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 4728      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  414      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   50      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               88                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             14807325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                20750908                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 9297635                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    122307                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      6749                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1046274589148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                25449423                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       768                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1046274589148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1046274589148                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1826702                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 12540047                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                14431778                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          13863                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  35002934                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              14638229                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              269044804                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1313061                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1622186                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  93744                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                9621488                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              18                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           515038631                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   934039873                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                328728729                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   2359388                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             304811447                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                210227176                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     978                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 965                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  29313445                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        304118155                       # The number of ROB reads (Count)
system.cpu.rob.writes                       514484682                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 96191062                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  152961043                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   128                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples   1758140.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    220350.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   3317662.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples   1724177.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.012421055300                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         98265                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         98265                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             12739707                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1664303                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      5691168                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     2029742                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    5691168                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   2029742                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  428979                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 271602                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.18                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.07                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                5691168                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               2029742                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  4103575                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  1001777                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    94961                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    36418                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                    17159                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     7114                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      949                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      232                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   89969                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   92990                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   96644                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   98377                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   98591                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   98827                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   98569                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   98613                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   98474                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   98464                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   98781                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   98387                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   98372                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   98345                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   98323                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   98302                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   98295                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   98310                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                    1121                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                     327                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      44                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        98265                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       53.550908                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      32.639219                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     147.168486                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127          92761     94.40%     94.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255         2448      2.49%     96.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383         2153      2.19%     99.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511           68      0.07%     99.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639           83      0.08%     99.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767           52      0.05%     99.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895           39      0.04%     99.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023           48      0.05%     99.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1151           37      0.04%     99.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1279           94      0.10%     99.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1407          100      0.10%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1408-1535           55      0.06%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1663           56      0.06%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1664-1791           45      0.05%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-1919           48      0.05%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1920-2047           59      0.06%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2175           16      0.02%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2176-2303           36      0.04%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2431           28      0.03%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2432-2559           10      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2687            5      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2688-2815           11      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2816-2943           12      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          98265                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        98265                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.891660                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.882812                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.548515                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              6408      6.52%      6.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1220      1.24%      7.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             87429     88.97%     96.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              3070      3.12%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               105      0.11%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                23      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 9      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          98265                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 27454656                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                364234752                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             129903488                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               348125392.49051511                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               124158121.91881934                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1046274469151                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      135511.81                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     14102400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    212330368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher    110347328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks    112519936                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 13478679.637516412884                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 202939429.287778437138                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 105466890.952458068728                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 107543408.935915157199                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       220350                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      3705417                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher      1765401                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      2029742                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst   6502076244                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  98339448209                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher  46572172518                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 25544871556180                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29507.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26539.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     26380.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  12585280.08                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     14102400                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    237146688                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher    112985664                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       364234752                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     14102400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     14102400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    129903488                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    129903488                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        220350                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       3705417                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher      1765401                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          5691168                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      2029742                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         2029742                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        13478680                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       226658174                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher    107988539                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          348125392                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     13478680                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       13478680                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    124158122                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         124158122                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    124158122                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       13478680                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      226658174                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher    107988539                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         472283514                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               5262189                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1758124                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        484317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        275921                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        223938                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        136364                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        132873                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        316027                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        512627                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        170591                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        232654                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        236126                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       303758                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       317885                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       415454                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       379604                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       606507                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       517543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        135493                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        100468                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         73554                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         44741                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         48243                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         51778                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         62863                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         58245                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        108033                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        109994                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       172447                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       168959                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       160031                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       166342                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       136456                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       160477                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              52747653221                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            26310945000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        151413696971                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10023.90                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28773.90                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              4135877                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1622817                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             78.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.30                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1261609                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   356.130624                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   230.430295                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   311.747410                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       336051     26.64%     26.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       267724     21.22%     47.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       149286     11.83%     59.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        75660      6.00%     65.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       210364     16.67%     82.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        34916      2.77%     85.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        35866      2.84%     87.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        22174      1.76%     89.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       129568     10.27%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1261609                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          336780096                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten       112519936                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               321.885000                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               107.543409                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.35                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.51                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.84                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                82.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1046274589148                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       3478529460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1848855690                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     16083978120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     3003509700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 82591635360.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 351208039920                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 106015303680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   564229851930                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    539.275117                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 272485698148                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  34937240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 738851651000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       5529430200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       2938950465                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     21488051340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     6173897580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 82591635360.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 424548794220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  44254668480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   587525427645                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    561.540377                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 111154630184                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  34937240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 900182718964                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1046274589148                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             4906678                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2029742                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3661297                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 6                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             784495                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            784495                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        4906679                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     16412396                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total     16412396                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       660990                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total       660990                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17073386                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port    480035840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total    480035840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     14102336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total     14102336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                494138176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                6                       # Total snoops (Count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5691180                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000640                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.025289                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5687538     99.94%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     3642      0.06%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5691180                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1046274589148                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        264805920872                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       367935437248                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy        15154985583                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11382219                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5691040                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests         3641                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.036561                       # Number of seconds simulated (Second)
simTicks                                  36561192614                       # Number of ticks simulated (Tick)
finalTick                                1082835781762                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     19.08                       # Real time elapsed on the host (Second)
hostTickRate                               1915709871                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8631608                       # Number of bytes of host memory used (Byte)
simInsts                                     99537506                       # Number of instructions simulated (Count)
simOps                                      158268939                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  5215155                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    8292319                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          2742158                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.819424                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.220369                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8742470                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        7591902                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  68317                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              3434567                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           5602799                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             2741500                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.769251                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.592122                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    902863     32.93%     32.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    276100     10.07%     43.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    236744      8.64%     51.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    244912      8.93%     60.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    231914      8.46%     69.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    241172      8.80%     77.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    351330     12.82%     90.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    185638      6.77%     97.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     70827      2.58%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               2741500                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  273511     99.15%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     99.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    727      0.26%     99.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  1337      0.48%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                73      0.03%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              213      0.08%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        15228      0.20%      0.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       6478155     85.33%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        10254      0.14%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        10048      0.13%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       739781      9.74%     95.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       282389      3.72%     99.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         8009      0.11%     99.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        48037      0.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        7591902                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.768587                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              275861                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.036336                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 18110631                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                12069824                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         7327012                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    158850                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   107638                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            76994                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     7773099                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        79436                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    123663                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             162                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             658                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         903976                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        411542                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       173276                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       126447                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          1794      0.15%      0.15% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         1717      0.14%      0.28% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%      0.28% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1106071     89.53%     89.81% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       125305     10.14%     99.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          570      0.05%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        1235457                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          771      0.12%      0.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          695      0.10%      0.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%      0.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       606348     91.48%     91.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        54466      8.22%     99.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          564      0.09%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        662844                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            1      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        66172     96.14%     96.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         2652      3.85%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            1      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        68826                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         1023      0.18%      0.18% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         1023      0.18%      0.36% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%      0.36% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       499722     87.27%     87.63% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        70839     12.37%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond            6      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       572613                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            2      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        55404     97.80%     97.81% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         1242      2.19%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            1      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        56649                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       486712     39.40%     39.40% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       746879     60.45%     99.85% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         1794      0.15%     99.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           72      0.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      1235457                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        32333     46.98%     46.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        36490     53.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        68823                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1106071                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       620779                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             68826                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss             14                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        36980                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         31846                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              1235457                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                36979                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1152736                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.933044                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted              20                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             570                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 72                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              498                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         1794      0.15%      0.15% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         1717      0.14%      0.28% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%      0.28% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1106071     89.53%     89.81% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       125305     10.14%     99.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond          570      0.05%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      1235457                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         1794      2.17%      2.17% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            1      0.00%      2.17% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%      2.17% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        80350     97.13%     99.30% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            6      0.01%     99.31% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.31% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond          570      0.69%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         82721                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            1      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        34326     92.83%     92.83% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         2652      7.17%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        36979                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            1      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        34326     92.83%     92.83% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         2652      7.17%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        36979                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  36561192614                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          570                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           72                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          498                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            1                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          571                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 2488                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   2489                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1466                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   1023                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                1023                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         3438187                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             64175                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      2248318                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.360830                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.009170                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          981008     43.63%     43.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          387682     17.24%     60.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          111176      4.94%     65.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          163637      7.28%     73.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           72437      3.22%     76.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           63049      2.80%     79.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           51251      2.28%     81.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           50172      2.23%     83.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          367906     16.36%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      2248318                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                  1023                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         7932      0.15%      0.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      4517943     85.12%     85.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            1      0.00%     85.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     85.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         5995      0.11%     85.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     85.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     85.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     85.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     85.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     85.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     85.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     85.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     85.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     85.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     85.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         6645      0.13%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     85.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       500948      9.44%     94.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       214257      4.04%     98.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         6526      0.12%     99.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        47649      0.90%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      5307896                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        367906                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              3346444                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                5307896                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        3346444                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          5307896                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.819424                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.220369                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             769380                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              68850                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           5290061                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           507474                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          261906                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         7932      0.15%      0.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      4517943     85.12%     85.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            1      0.00%     85.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     85.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         5995      0.11%     85.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     85.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     85.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     85.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     85.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     85.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     85.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     85.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     85.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     85.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     85.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     85.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     85.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         6645      0.13%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     85.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       500948      9.44%     94.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       214257      4.04%     98.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         6526      0.12%     99.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        47649      0.90%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      5307896                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       572613                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       571584                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1029                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       499722                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        72891                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         1023                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         1023                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                   315890                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                994830                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1101072                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                265181                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  64527                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               683742                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  4783                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                9788180                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 20811                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             7468238                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           767708                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          722604                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         321446                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.723489                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        3510793                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       3206415                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads          65388                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         29292                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       8605625                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      5641969                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           1044050                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      2758553                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             748745                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2542143                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  138356                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    899139                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  2993                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            2741500                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.905533                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.371599                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   901276     32.88%     32.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   109558      4.00%     36.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   132945      4.85%     41.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   149518      5.45%     47.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   239304      8.73%     55.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   102778      3.75%     59.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   179946      6.56%     66.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    77164      2.81%     69.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   849011     30.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              2741500                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               6528113                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.380648                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            1235457                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.450542                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       130179                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     64527                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     430496                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    31410                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                8742471                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2782                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   903976                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  411542                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       564                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    29381                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            444                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          36003                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        37142                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                73145                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  7432054                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 7404006                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   5872149                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   8364745                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.700065                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.702012                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data            747044                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total               747044                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data           747044                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total              747044                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          201549                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             201549                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         201549                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            201549                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  55170247365                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   55170247365                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  55170247365                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  55170247365                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data        948593                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total           948593                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data       948593                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total          948593                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.212472                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.212472                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.212472                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.212472                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 273731.188768                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 273731.188768                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 273731.188768                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 273731.188768                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs          29442                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs          15965                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          1.844159                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           71976                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                71976                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         71275                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            71275                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        71275                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           71275                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       130274                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         130274                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       130274                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher        62355                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total        192629                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data  39011078024                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total  39011078024                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data  39011078024                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher  19960633676                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total  58971711700                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.137334                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.137334                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.137334                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.203068                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 299454.058554                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 299454.058554                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 299454.058554                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 320112.800513                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 306141.399789                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                    192628                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher        62355                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total        62355                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher  19960633676                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total  19960633676                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 320112.800513                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 320112.800513                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.hits::cpu.data          530540                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total             530540                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data        155716                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total           155716                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  46114900432                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  46114900432                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data       686256                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total         686256                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.226907                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.226907                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 296147.476380                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 296147.476380                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        53049                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          53049                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data       102667                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total       102667                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data  32652930323                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total  32652930323                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.149605                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.149605                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 318046.990007                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 318046.990007                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data         216504                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total            216504                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        45833                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           45833                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   9055346933                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   9055346933                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data       262337                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total        262337                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.174710                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.174710                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 197572.642703                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 197572.642703                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data        18226                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total         18226                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        27607                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        27607                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   6358147701                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   6358147701                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.105235                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.105235                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 230309.258558                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 230309.258558                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED  36561192614                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses       130274                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued             118385                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused               5256                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful              16107                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.136056                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.110035                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache          20353                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR           35647                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB                30                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate                56030                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified         196306                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit           19403                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand        36233                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull             5                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage           247242                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage        19259                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  36561192614                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                  939264                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                192628                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  4.876051                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    48.836921                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    15.163079                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.763077                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.236923                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022           33                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           31                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::0               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1022::1              30                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              29                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.515625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.484375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses               2089814                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses              2089814                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36561192614                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst            891744                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total               891744                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst           891744                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total              891744                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            7395                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               7395                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           7395                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              7395                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst   1535961600                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total    1535961600                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst   1535961600                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total   1535961600                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst        899139                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total           899139                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst       899139                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total          899139                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.008225                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.008225                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.008225                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.008225                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 207702.718053                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 207702.718053                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 207702.718053                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 207702.718053                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           466                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              466                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          466                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             466                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         6929                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           6929                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         6929                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          6929                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst   1404791546                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total   1404791546                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst   1404791546                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total   1404791546                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.007706                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.007706                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.007706                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.007706                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 202740.878337                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 202740.878337                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 202740.878337                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 202740.878337                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      6929                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst          891744                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total             891744                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          7395                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             7395                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst   1535961600                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total   1535961600                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst       899139                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total         899139                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.008225                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.008225                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 207702.718053                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 207702.718053                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          466                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            466                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         6929                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         6929                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst   1404791546                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total   1404791546                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.007706                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.007706                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 202740.878337                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 202740.878337                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED  36561192614                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses         6929                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued                  0                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUseful                  0                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy                nan                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage                  0                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache              0                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR               0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate                    0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified              0                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  36561192614                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                  777473                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  6929                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                112.205657                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              22                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::3              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              26                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses               1805207                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses              1805207                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36561192614                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       27489                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  396500                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  237                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 444                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 149633                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   5594                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             507474                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              7.497350                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            10.480178                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 387041     76.27%     76.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                52930     10.43%     86.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                28190      5.55%     92.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                34384      6.78%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 4734      0.93%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  177      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               74                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               507474                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  716754                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  321886                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      4244                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        75                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36561192614                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  899139                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36561192614                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  36561192614                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  64527                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   431701                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  508381                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1225040                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                511851                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                9411860                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 46459                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  50772                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   2639                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 342689                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            18000965                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    32629435                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 11487183                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     76697                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              10568482                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  7432473                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1019418                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         10626495                       # The number of ROB reads (Count)
system.cpu.rob.writes                        17989428                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  3346444                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    5307896                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     62575.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      6929.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    116810.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples     60904.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.004288965274                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          3496                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          3496                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               447619                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               59280                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       199558                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       71976                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     199558                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     71976                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   14915                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   9401                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.84                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 199558                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 71976                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   143880                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    35217                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     3330                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     1293                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      621                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      262                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       31                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    3220                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    3317                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    3438                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    3497                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    3503                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    3511                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    3508                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    3519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    3507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    3506                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    3514                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    3507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    3498                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    3497                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    3497                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    3498                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    3497                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    3498                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      33                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         3496                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       52.814645                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      32.479595                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     145.377372                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127           3305     94.54%     94.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           83      2.37%     96.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383           76      2.17%     99.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            3      0.09%     99.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            3      0.09%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767            2      0.06%     99.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895            2      0.06%     99.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023            4      0.11%     99.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1151            1      0.03%     99.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1279            2      0.06%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1407            2      0.06%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1408-1535            2      0.06%     99.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1663            1      0.03%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-1919            3      0.09%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1920-2047            1      0.03%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2176-2303            5      0.14%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2688-2815            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           3496                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         3496                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.897883                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.889483                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.533980                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               217      6.21%      6.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                42      1.20%      7.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              3120     89.24%     96.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               115      3.29%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 2      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           3496                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   954560                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 12771712                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               4606464                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               349324272.18223345                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               125993264.18679498                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    36561285945                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      134647.17                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       443456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      7475840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher      3897856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      4004544                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 12129144.819805247709                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 204474730.322045147419                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 106611839.530295684934                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 109529906.266421437263                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         6929                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       130274                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher        62355                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        71976                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    205597560                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   3454614842                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher   1646681217                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 887088547808                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29672.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26518.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     26408.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  12324782.54                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       443456                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      8337472                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher      3990720                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        12771648                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       443456                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       443456                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      4606464                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      4606464                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          6929                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        130273                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher        62355                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           199557                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        71976                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           71976                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        12129145                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       228041576                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher    109151800                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          349322522                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     12129145                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       12129145                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    125993264                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         125993264                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    125993264                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       12129145                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      228041576                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher    109151800                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         475315786                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                184643                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                62571                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         17207                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          9712                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          8044                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          4530                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          4570                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         11155                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         18086                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          5995                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          7784                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          8180                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        10746                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        11061                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        14648                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        13348                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        21401                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        18176                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          4804                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          3617                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          2665                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1707                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1832                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          2234                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          2064                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3840                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3914                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         6157                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         6006                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         5702                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         5900                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         4826                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         5719                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1844837369                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              923215000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          5306893619                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9991.37                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28741.37                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               145816                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               57760                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             78.97                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.31                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        43641                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   362.574276                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   236.039484                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   312.713209                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        11192     25.65%     25.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         9187     21.05%     46.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         5201     11.92%     58.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         2670      6.12%     64.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         7440     17.05%     81.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         1282      2.94%     84.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1323      3.03%     87.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          776      1.78%     89.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         4570     10.47%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        43641                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           11817152                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         4004544                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               323.215715                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               109.529906                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.38                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.53                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.86                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                82.35                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  36561192614                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        120501780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         64063395                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       566194860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      107046540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 2886349440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  12191813220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   3772707840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    19708677075                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    539.060016                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   9699105017                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1220960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  25641127597                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        191073540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        101554200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       752156160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      219574080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 2886349440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  14849191410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1534915680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    20534814510                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    561.656036                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3853981342                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1220960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  31486251272                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  36561192614                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              171897                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         71976                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            127581                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              27660                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             27660                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         171898                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       577885                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       577885                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        20787                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total        20787                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  598672                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     16934656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total     16934656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       443456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total       443456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 17378112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             199558                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000596                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.024412                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   199439     99.94%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::1                      119      0.06%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               199558                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36561192614                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          9328944618                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        12954083471                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          476678700                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         399115                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       199556                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.208901                       # Number of seconds simulated (Second)
simTicks                                 208900617354                       # Number of ticks simulated (Tick)
finalTick                                1291736399116                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     66.18                       # Real time elapsed on the host (Second)
hostTickRate                               3156439388                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8650040                       # Number of bytes of host memory used (Byte)
simInsts                                    113870103                       # Number of instructions simulated (Count)
simOps                                      185476920                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1720525                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2802472                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         15667938                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.093168                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.914772                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        28233479                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1641                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       27929541                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  26832                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1027152                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1709230                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 559                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            15569427                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.793871                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.373530                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   8062663     51.79%     51.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1332145      8.56%     60.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1547832      9.94%     70.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    905382      5.82%     76.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    938199      6.03%     82.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    931600      5.98%     88.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    954802      6.13%     94.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    528454      3.39%     97.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    368350      2.37%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              15569427                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  378812     75.95%     75.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     75.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     75.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     75.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     75.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     75.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     75.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     75.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     75.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     75.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     75.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                  13111      2.63%     78.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     78.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      4      0.00%     78.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     78.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                  38498      7.72%     86.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                  1136      0.23%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     86.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  17085      3.43%     89.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   514      0.10%     90.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               143      0.03%     90.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            49479      9.92%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       349021      1.25%      1.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      20728969     74.22%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        70863      0.25%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           675      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       147852      0.53%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          444      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       230176      0.82%     77.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     77.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       191542      0.69%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       157940      0.57%     78.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       783395      2.80%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          725      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2688183      9.62%     90.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1878347      6.73%     97.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       175858      0.63%     98.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       525545      1.88%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       27929541                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.782592                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              498782                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.017859                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 66721758                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                26691578                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        25275191                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   5232366                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  2570849                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          2563122                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    25412158                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      2667144                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     66756                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           21648                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           98511                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        2896485                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       2429727                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        20032                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         5968                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           23      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        221295      7.99%      7.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       165462      5.97%     13.96% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        49405      1.78%     15.74% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      2085105     75.25%     90.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       181735      6.56%     97.55% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.55% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        67974      2.45%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        2770999                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           21      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         7434      3.98%      3.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          858      0.46%      4.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          147      0.08%      4.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       175325     93.85%     98.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          989      0.53%     98.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         2039      1.09%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        186813                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            7      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            3      0.01%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          362      1.04%      1.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           96      0.28%      1.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        33713     97.11%     98.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          220      0.63%     99.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          316      0.91%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        34717                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       213862      8.28%      8.28% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       164604      6.37%     14.65% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        49258      1.91%     16.55% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      1909777     73.90%     90.45% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       180746      6.99%     97.45% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.45% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        65935      2.55%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      2584184                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          187      0.55%      0.55% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           93      0.27%      0.82% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        33570     97.95%     98.77% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          127      0.37%     99.14% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.14% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          295      0.86%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        34274                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1184687     42.75%     42.75% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1250126     45.11%     87.87% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       221295      7.99%     95.85% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       114891      4.15%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      2770999                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        19137     55.18%     55.18% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        15525     44.77%     99.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            3      0.01%     99.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           14      0.04%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        34679                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           2085128                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       905152                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             34717                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            724                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        19216                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         15501                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              2770999                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                18794                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1620452                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.584790                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             976                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          117379                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             114891                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2488                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           23      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       221295      7.99%      7.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       165462      5.97%     13.96% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        49405      1.78%     15.74% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      2085105     75.25%     90.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       181735      6.56%     97.55% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.55% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        67974      2.45%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      2770999                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           14      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       221294     19.23%     19.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          486      0.04%     19.28% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        49405      4.29%     23.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       811050     70.49%     94.06% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          324      0.03%     94.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     94.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        67974      5.91%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1150547                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          362      1.93%      1.93% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      1.93% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        18212     96.90%     98.83% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          220      1.17%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        18794                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          362      1.93%      1.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        18212     96.90%     98.83% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          220      1.17%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        18794                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 208900617354                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       117379                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       114891                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2488                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          412                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       117791                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               222301                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 222300                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               8439                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 213862                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              213862                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         1019385                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1082                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             34222                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     15422019                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.764230                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.587614                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         8427546     54.65%     54.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1518555      9.85%     64.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1082912      7.02%     71.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1437897      9.32%     80.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          558728      3.62%     84.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          395731      2.57%     87.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          365054      2.37%     89.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          278748      1.81%     91.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1356848      8.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     15422019                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         518                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                213862                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       346037      1.27%      1.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     20141090     74.03%     75.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        70844      0.26%     75.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          496      0.00%     75.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       147795      0.54%     76.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          416      0.00%     76.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       230132      0.85%     76.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       191442      0.70%     77.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     77.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       157912      0.58%     78.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       783358      2.88%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          686      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2578229      9.48%     90.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1860600      6.84%     97.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       175250      0.64%     98.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       523689      1.92%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     27207981                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1356848                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             14332597                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               27207981                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       14332597                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         27207981                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.093168                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.914772                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            5137768                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            2561941                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          25179340                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          2753479                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         2384289                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       346037      1.27%      1.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     20141090     74.03%     75.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        70844      0.26%     75.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          496      0.00%     75.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       147795      0.54%     76.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          416      0.00%     76.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd       230132      0.85%     76.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       191442      0.70%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     77.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       157912      0.58%     78.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       783358      2.88%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          686      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2578229      9.48%     90.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1860600      6.84%     97.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       175250      0.64%     98.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       523689      1.92%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     27207981                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      2584184                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2255127                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       329055                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      1909777                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       674405                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       213862                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       213862                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 10776148                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                230596                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4442521                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 85514                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  34648                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1245355                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   600                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               28595772                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2909                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            27862786                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          2636762                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         2839611                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        2398069                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.778331                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       14051849                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       8682813                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        4196398                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       1972770                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      31369547                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     18530120                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           5237680                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     10640148                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          234                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            1586312                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       4859425                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   70478                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1054                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   2009162                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 12535                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           15569427                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.847337                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.097024                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 10890163     69.95%     69.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   290963      1.87%     71.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   198994      1.28%     73.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   340493      2.19%     75.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   432000      2.77%     78.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   375015      2.41%     80.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   321471      2.06%     82.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   242969      1.56%     84.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2477359     15.91%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             15569427                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              15109412                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.964352                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            2770999                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.176858                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     10673591                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     34648                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     114476                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      680                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               28235120                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2619                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2896485                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 2429727                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   760                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       403                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      105                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            156                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          15697                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        19685                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                35382                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 27856179                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                27838313                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  19343071                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  31581328                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.776769                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.612484                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data           4962841                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total              4962841                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data          4962841                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total             4962841                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          125965                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             125965                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         125965                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            125965                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  27382502087                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   27382502087                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  27382502087                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  27382502087                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data       5088806                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total          5088806                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data      5088806                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total         5088806                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.024753                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.024753                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.024753                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.024753                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 217381.828976                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 217381.828976                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 217381.828976                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 217381.828976                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs             17                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           33                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              5                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            5                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.400000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets        6.600000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           37663                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                37663                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         15650                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            15650                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        15650                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           15650                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       110315                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         110315                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       110315                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.l1d.prefetcher        51407                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total        161722                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data  23152514506                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total  23152514506                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data  23152514506                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.l1d.prefetcher  13491361868                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total  36643876374                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.021678                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.021678                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.021678                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.031780                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 209876.394924                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 209876.394924                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 209876.394924                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.l1d.prefetcher 262442.116210                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 226585.599819                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                    161776                       # number of replacements (Count)
system.cpu.l1d.HardPFReq.mshrMisses::cpu.l1d.prefetcher        51407                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMisses::total        51407                       # number of HardPFReq MSHR misses (Count)
system.cpu.l1d.HardPFReq.mshrMissLatency::cpu.l1d.prefetcher  13491361868                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissLatency::total  13491361868                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l1d.HardPFReq.mshrMissRate::cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l1d.HardPFReq.avgMshrMissLatency::cpu.l1d.prefetcher 262442.116210                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.HardPFReq.avgMshrMissLatency::total 262442.116210                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          205                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          205                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           54                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           54                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     10559736                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     10559736                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          259                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          259                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.208494                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.208494                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 195550.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 195550.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           54                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           54                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     40798980                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     40798980                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.208494                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.208494                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 755536.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 755536.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          259                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          259                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          259                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          259                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data         2597856                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total            2597856                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data        106914                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total           106914                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  24032999160                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  24032999160                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data      2704770                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total        2704770                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.039528                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.039528                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 224788.139626                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 224788.139626                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        14546                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          14546                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        92368                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        92368                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data  20124456876                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total  20124456876                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.034150                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.034150                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 217872.606054                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 217872.606054                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data        2364985                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total           2364985                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        19051                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           19051                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   3349502927                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   3349502927                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data      2384036                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total       2384036                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.007991                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.007991                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 175817.696026                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 175817.696026                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data         1104                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total          1104                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        17947                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        17947                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   3028057630                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   3028057630                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.007528                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.007528                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 168722.217084                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 168722.217084                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 208900617354                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.prefetcher.demandMshrMisses       110315                       # demands not covered by prefetchs (Count)
system.cpu.l1d.prefetcher.pfIssued             173630                       # number of hwpf issued (Count)
system.cpu.l1d.prefetcher.pfUnused              18915                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l1d.prefetcher.pfUseful              31131                       # number of useful prefetch (Count)
system.cpu.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1d.prefetcher.accuracy           0.179295                       # accuracy of the prefetcher (Count)
system.cpu.l1d.prefetcher.coverage           0.220091                       # coverage brought by this prefetcher (Count)
system.cpu.l1d.prefetcher.pfHitInCache          95933                       # number of prefetches hitting in cache (Count)
system.cpu.l1d.prefetcher.pfHitInMSHR           26246                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1d.prefetcher.pfHitInWB                44                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1d.prefetcher.pfLate               122223                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1d.prefetcher.pfIdentified         180425                       # number of prefetch candidates identified (Count)
system.cpu.l1d.prefetcher.pfBufferHit            4977                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1d.prefetcher.pfRemovedDemand          276                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1d.prefetcher.pfSpanPage            10711                       # number of prefetches that crossed the page (Count)
system.cpu.l1d.prefetcher.pfUsefulSpanPage         4788                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 208900617354                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                 5126333                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                161840                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 31.675315                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    31.837722                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.occupancies::cpu.l1d.prefetcher    32.162278                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.497464                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::cpu.l1d.prefetcher     0.502536                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1022            1                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1022::1               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              21                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              39                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1022     0.015625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.ratioOccsTaskId::1024     0.984375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              10340424                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             10340424                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 208900617354                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst           1273003                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total              1273003                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst          1273003                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total             1273003                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst          736159                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total             736159                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst         736159                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total            736159                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst 154015776176                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total  154015776176                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst 154015776176                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total 154015776176                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst       2009162                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total          2009162                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst      2009162                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total         2009162                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.366401                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.366401                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.366401                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.366401                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 209215.368115                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 209215.368115                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 209215.368115                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 209215.368115                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst         10841                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total            10841                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst        10841                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total           10841                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst       725318                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total         725318                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst       725318                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total        725318                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst 143469106516                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total 143469106516                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst 143469106516                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total 143469106516                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.361005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.361005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.361005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.361005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 197801.662879                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 197801.662879                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 197801.662879                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 197801.662879                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                    725318                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst         1273003                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total            1273003                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst        736159                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total           736159                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst 154015776176                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total 154015776176                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst      2009162                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total        2009162                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.366401                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.366401                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 209215.368115                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 209215.368115                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst        10841                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total          10841                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst       725318                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total       725318                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst 143469106516                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total 143469106516                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.361005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.361005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 197801.662879                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 197801.662879                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 208900617354                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.prefetcher.demandMshrMisses       725318                       # demands not covered by prefetchs (Count)
system.cpu.l1i.prefetcher.pfIssued                  0                       # number of hwpf issued (Count)
system.cpu.l1i.prefetcher.pfUseful                  0                       # number of useful prefetch (Count)
system.cpu.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l1i.prefetcher.accuracy                nan                       # accuracy of the prefetcher (Count)
system.cpu.l1i.prefetcher.coverage                  0                       # coverage brought by this prefetcher (Count)
system.cpu.l1i.prefetcher.pfHitInCache              0                       # number of prefetches hitting in cache (Count)
system.cpu.l1i.prefetcher.pfHitInMSHR               0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l1i.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l1i.prefetcher.pfLate                    0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l1i.prefetcher.pfIdentified              0                       # number of prefetch candidates identified (Count)
system.cpu.l1i.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l1i.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l1i.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l1i.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l1i.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page (Count)
system.cpu.l1i.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 208900617354                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.999999                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 2271685                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                725383                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                  3.131704                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              26                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              38                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses               4743643                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses              4743643                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 208900617354                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      134503                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  143009                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 156                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  45442                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   19                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      5                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2753479                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.792024                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.109375                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2650930     96.28%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                74521      2.71%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                26162      0.95%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1742      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  110      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               56                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2753479                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2839622                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2398081                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       650                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      4944                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 208900617354                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 2009297                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       364                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 208900617354                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 208900617354                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  34648                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 10812063                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  121540                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           3360                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4482320                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                115496                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               28467896                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   643                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  56339                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    946                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  46133                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            45967490                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    94354578                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 32285907                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   4205948                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              43463331                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  2504158                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     235                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 235                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    356623                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         42288754                       # The number of ROB reads (Count)
system.cpu.rob.writes                        56602180                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 14332597                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   27207981                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    15                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     21805.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    725317.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     93349.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l1d.prefetcher::samples     51331.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.013830692142                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1232                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1232                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1829961                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               20645                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       887092                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       37663                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     887092                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     37663                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   17095                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  15858                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.76                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 887092                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 37663                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   799265                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    59085                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    10046                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     1263                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      212                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       93                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       33                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     920                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1047                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1196                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1270                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1253                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1260                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1240                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1256                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1233                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1234                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1232                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1232                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1232                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1232                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1232                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       8                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1232                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      706.136364                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      71.112834                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1427.289926                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255            987     80.11%     80.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511            5      0.41%     80.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-1023            1      0.08%     80.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1535            1      0.08%     80.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1791            3      0.24%     80.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-2047           15      1.22%     82.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2303           12      0.97%     83.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2559           18      1.46%     84.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2815           16      1.30%     85.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2816-3071           13      1.06%     86.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3327           31      2.52%     89.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3583           21      1.70%     91.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-3839           21      1.70%     92.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3840-4095           27      2.19%     95.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351           14      1.14%     96.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4352-4607           18      1.46%     97.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-4863           16      1.30%     98.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5375            6      0.49%     99.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5376-5631            2      0.16%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5632-5887            2      0.16%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5888-6143            1      0.08%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-6399            1      0.08%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-7423            1      0.08%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1232                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1232                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.698864                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.674140                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.920600                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               242     19.64%     19.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                35      2.84%     22.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               809     65.67%     88.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               144     11.69%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 2      0.16%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1232                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  1094080                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 56773888                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               2410432                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               271774630.05670196                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               11538654.26790633                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   208900444025                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      225898.15                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     46420288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      5974336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l1d.prefetcher      3285184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      1395520                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 222212306.444919884205                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 28598938.938873384148                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l1d.prefetcher 15726061.711119666696                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 6680305.772553901188                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       725317                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       110368                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l1d.prefetcher        51407                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        37663                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  20934374586                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   3432910551                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l1d.prefetcher   1554199415                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 5035168451641                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28862.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     31104.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l1d.prefetcher     30233.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 133690052.62                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     46420288                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      7063616                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l1d.prefetcher      3290048                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        56773952                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     46420288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     46420288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      2410432                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      2410432                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        725317                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        110369                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l1d.prefetcher        51407                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           887093                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        37663                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           37663                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       222212306                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        33813284                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l1d.prefetcher     15749346                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          271774936                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    222212306                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      222212306                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     11538654                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          11538654                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     11538654                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      222212306                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       33813284                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l1d.prefetcher     15749346                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         283313591                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                869997                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                21805                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         38168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         69237                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        151056                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          5617                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         86257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          4237                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          4127                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          3953                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          5053                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        267080                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        24905                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       120021                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        70704                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         6994                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         8155                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         4433                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1960                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1371                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1059                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1036                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1349                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1484                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1515                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1483                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1398                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1415                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1380                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1390                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1400                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1394                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1182                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          989                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               9609040802                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             4349985000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         25921484552                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11044.91                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29794.91                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               574511                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               20013                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             66.04                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.78                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       297279                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   191.991173                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   143.232547                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   172.299346                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       107509     36.16%     36.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        99938     33.62%     69.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        56344     18.95%     88.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        14216      4.78%     93.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         6298      2.12%     95.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         3354      1.13%     96.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         6079      2.04%     98.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         1673      0.56%     99.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1868      0.63%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       297279                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           55679808                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         1395520                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               266.537307                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 6.680306                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.13                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.08                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.05                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                66.67                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 208900617354                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       1215877740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        646250550                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      2589335280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       58761540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 16490176560.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  82978091430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  10341549600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   114320042700                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    547.246074                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  26059738225                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   6975540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 175865339129                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        906687180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        481923255                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3622443300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       55060560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 16490176560.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  86579390760                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   7308876480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   115444558095                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    552.629090                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  18260176744                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   6975540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 183664900610                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 208900617354                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              869093                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         37663                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            849431                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              18002                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             18002                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         869091                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       485328                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       485328                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      2175954                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total      2175954                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2661282                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     12764096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total     12764096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     46420352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total     46420352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 59184448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                1                       # Total snoops (Count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             887094                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000038                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.006191                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   887060    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       34      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               887094                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 208900617354                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         25938599236                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        10950839853                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy        49363748036                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1774188                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       887096                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
