;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB #0, -40
	SUB 0, 0
	SUB #0, -41
	ADD #270, <1
	JMP @12, #203
	DJN 12, #15
	DJN 12, #15
	SPL -100, -300
	CMP <12, @10
	CMP -277, <-126
	DJN 12, #15
	DJN 12, #15
	JMP @12, #203
	SUB 20, @12
	CMP #0, -40
	JMP @12, #203
	ADD 12, @15
	SLT 20, @12
	SLT 20, @12
	SUB 20, @12
	SUB <12, @10
	JMP @12, #203
	DJN 12, #15
	ADD #270, <1
	SLT #270, <1
	ADD #270, <1
	ADD #270, <1
	JMP 12, #15
	SUB 20, @12
	ADD 12, @15
	SLT #270, <1
	ADD #270, <1
	SLT 20, @12
	SUB #0, -40
	ADD #270, <1
	SLT 20, @12
	SUB <12, @10
	SUB <12, @10
	SUB 300, 90
	CMP <12, @10
	DJN -1, @-20
	SLT 20, @12
	SLT 20, @12
	SPL 0, <402
	SPL 0, 402
	CMP -277, <-126
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB #0, -40
	SUB 0, 0
	SUB #0, -41
