Version 3.2 HI-TECH Software Intermediate Code
"44 /opt/microchip/xc8/v1.01/include/pic18f4550.h
[v _SPPDATA `Vuc ~T0 0 e@3938 ]
[s S2 :8 `uc 1 ]
[n S2 . DATA ]
[u S1 `S2 1 ]
[n S1 . . ]
"53
[v _SPPDATAbits `VS1 ~T0 0 e@3938 ]
"60
[v _SPPCFG `Vuc ~T0 0 e@3939 ]
[s S4 :4 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 ]
[n S4 . WS CLK1EN CSEN CLKCFG ]
[s S5 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S5 . WS0 WS1 WS2 WS3 . CLKCFG0 CLKCFG1 ]
[u S3 `S4 1 `S5 1 ]
[n S3 . . . ]
"81
[v _SPPCFGbits `VS3 ~T0 0 e@3939 ]
"115
[v _SPPEPS `Vuc ~T0 0 e@3940 ]
[s S7 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S7 . ADDR SPPBUSY . WRSPP RDSPP ]
[s S8 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S8 . ADDR0 ADDR1 ADDR2 ADDR3 ]
[s S9 :4 `uc 1 :1 `uc 1 ]
[n S9 . . BUSY ]
[u S6 `S7 1 `S8 1 `S9 1 ]
[n S6 . . . . ]
"138
[v _SPPEPSbits `VS6 ~T0 0 e@3940 ]
"169
[v _SPPCON `Vuc ~T0 0 e@3941 ]
[s S11 :1 `uc 1 :1 `uc 1 ]
[n S11 . SPPEN SPPOWN ]
[u S10 `S11 1 ]
[n S10 . . ]
"179
[v _SPPCONbits `VS10 ~T0 0 e@3941 ]
"189
[v _UFRM `Vus ~T0 0 e@3942 ]
"195
[v _UFRML `Vuc ~T0 0 e@3942 ]
[s S13 :8 `uc 1 ]
[n S13 . FRM ]
[s S14 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S14 . FRM0 FRM1 FRM2 FRM3 FRM4 FRM5 FRM6 FRM7 ]
[s S15 :8 `uc 1 ]
[n S15 . FRML ]
[u S12 `S13 1 `S14 1 `S15 1 ]
[n S12 . . . . ]
"217
[v _UFRMLbits `VS12 ~T0 0 e@3942 ]
"251
[v _UFRMH `Vuc ~T0 0 e@3943 ]
[s S17 :3 `uc 1 ]
[n S17 . FRM ]
[s S18 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S18 . FRM8 FRM9 FRM10 ]
[u S16 `S17 1 `S18 1 ]
[n S16 . . . ]
"265
[v _UFRMHbits `VS16 ~T0 0 e@3943 ]
"281
[v _UIR `Vuc ~T0 0 e@3944 ]
[s S20 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S20 . URSTIF UERRIF ACTVIF TRNIF IDLEIF STALLIF SOFIF ]
[u S19 `S20 1 ]
[n S19 . . ]
"296
[v _UIRbits `VS19 ~T0 0 e@3944 ]
"321
[v _UIE `Vuc ~T0 0 e@3945 ]
[s S22 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S22 . URSTIE UERRIE ACTVIE TRNIE IDLEIE STALLIE SOFIE ]
[u S21 `S22 1 ]
[n S21 . . ]
"336
[v _UIEbits `VS21 ~T0 0 e@3945 ]
"361
[v _UEIR `Vuc ~T0 0 e@3946 ]
[s S24 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S24 . PIDEF CRC5EF CRC16EF DFN8EF BTOEF . BTSEF ]
[u S23 `S24 1 ]
[n S23 . . ]
"376
[v _UEIRbits `VS23 ~T0 0 e@3946 ]
"398
[v _UEIE `Vuc ~T0 0 e@3947 ]
[s S26 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S26 . PIDEE CRC5EE CRC16EE DFN8EE BTOEE . BTSEE ]
[u S25 `S26 1 ]
[n S25 . . ]
"413
[v _UEIEbits `VS25 ~T0 0 e@3947 ]
"435
[v _USTAT `Vuc ~T0 0 e@3948 ]
[s S28 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S28 . . PPBI DIR ENDP ]
[s S29 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S29 . . ENDP0 ENDP1 ENDP2 ENDP3 ]
[u S27 `S28 1 `S29 1 ]
[n S27 . . . ]
"454
[v _USTATbits `VS27 ~T0 0 e@3948 ]
"479
[v _UCON `Vuc ~T0 0 e@3949 ]
[s S31 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S31 . . SUSPND RESUME USBEN PKTDIS SE0 PPBRST ]
[u S30 `S31 1 ]
[n S30 . . ]
"494
[v _UCONbits `VS30 ~T0 0 e@3949 ]
"516
[v _UADDR `Vuc ~T0 0 e@3950 ]
[s S33 :7 `uc 1 ]
[n S33 . ADDR ]
[s S34 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S34 . ADDR0 ADDR1 ADDR2 ADDR3 ADDR4 ADDR5 ADDR6 ]
[u S32 `S33 1 `S34 1 ]
[n S32 . . . ]
"534
[v _UADDRbits `VS32 ~T0 0 e@3950 ]
"562
[v _UCFG `Vuc ~T0 0 e@3951 ]
[s S36 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S36 . PPB FSEN UTRDIS UPUEN . UOEMON UTEYE ]
[s S37 :1 `uc 1 :1 `uc 1 ]
[n S37 . PPB0 PPB1 ]
[s S38 :1 `uc 1 ]
[n S38 . UPP0 ]
[s S39 :1 `uc 1 :1 `uc 1 ]
[n S39 . . UPP1 ]
[u S35 `S36 1 `S37 1 `S38 1 `S39 1 ]
[n S35 . . . . . ]
"588
[v _UCFGbits `VS35 ~T0 0 e@3951 ]
"622
[v _UEP0 `Vuc ~T0 0 e@3952 ]
[s S41 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S41 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S42 :3 `uc 1 :1 `uc 1 ]
[n S42 . . EP0CONDIS ]
[s S43 :4 `uc 1 :1 `uc 1 ]
[n S43 . . EP0HSHK ]
[s S44 :1 `uc 1 :1 `uc 1 ]
[n S44 . . EP0INEN ]
[s S45 :2 `uc 1 :1 `uc 1 ]
[n S45 . . EP0OUTEN ]
[s S46 :1 `uc 1 ]
[n S46 . EP0STALL ]
[s S47 :3 `uc 1 :1 `uc 1 ]
[n S47 . . EPCONDIS0 ]
[s S48 :4 `uc 1 :1 `uc 1 ]
[n S48 . . EPHSHK0 ]
[s S49 :1 `uc 1 :1 `uc 1 ]
[n S49 . . EPINEN0 ]
[s S50 :2 `uc 1 :1 `uc 1 ]
[n S50 . . EPOUTEN0 ]
[s S51 :1 `uc 1 ]
[n S51 . EPSTALL0 ]
[u S40 `S41 1 `S42 1 `S43 1 `S44 1 `S45 1 `S46 1 `S47 1 `S48 1 `S49 1 `S50 1 `S51 1 ]
[n S40 . . . . . . . . . . . . ]
"673
[v _UEP0bits `VS40 ~T0 0 e@3952 ]
"722
[v _UEP1 `Vuc ~T0 0 e@3953 ]
[s S53 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S53 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S54 :3 `uc 1 :1 `uc 1 ]
[n S54 . . EP1CONDIS ]
[s S55 :4 `uc 1 :1 `uc 1 ]
[n S55 . . EP1HSHK ]
[s S56 :1 `uc 1 :1 `uc 1 ]
[n S56 . . EP1INEN ]
[s S57 :2 `uc 1 :1 `uc 1 ]
[n S57 . . EP1OUTEN ]
[s S58 :1 `uc 1 ]
[n S58 . EP1STALL ]
[s S59 :3 `uc 1 :1 `uc 1 ]
[n S59 . . EPCONDIS1 ]
[s S60 :4 `uc 1 :1 `uc 1 ]
[n S60 . . EPHSHK1 ]
[s S61 :1 `uc 1 :1 `uc 1 ]
[n S61 . . EPINEN1 ]
[s S62 :2 `uc 1 :1 `uc 1 ]
[n S62 . . EPOUTEN1 ]
[s S63 :1 `uc 1 ]
[n S63 . EPSTALL1 ]
[u S52 `S53 1 `S54 1 `S55 1 `S56 1 `S57 1 `S58 1 `S59 1 `S60 1 `S61 1 `S62 1 `S63 1 ]
[n S52 . . . . . . . . . . . . ]
"773
[v _UEP1bits `VS52 ~T0 0 e@3953 ]
"822
[v _UEP2 `Vuc ~T0 0 e@3954 ]
[s S65 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S65 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S66 :3 `uc 1 :1 `uc 1 ]
[n S66 . . EP2CONDIS ]
[s S67 :4 `uc 1 :1 `uc 1 ]
[n S67 . . EP2HSHK ]
[s S68 :1 `uc 1 :1 `uc 1 ]
[n S68 . . EP2INEN ]
[s S69 :2 `uc 1 :1 `uc 1 ]
[n S69 . . EP2OUTEN ]
[s S70 :1 `uc 1 ]
[n S70 . EP2STALL ]
[s S71 :3 `uc 1 :1 `uc 1 ]
[n S71 . . EPCONDIS2 ]
[s S72 :4 `uc 1 :1 `uc 1 ]
[n S72 . . EPHSHK2 ]
[s S73 :1 `uc 1 :1 `uc 1 ]
[n S73 . . EPINEN2 ]
[s S74 :2 `uc 1 :1 `uc 1 ]
[n S74 . . EPOUTEN2 ]
[s S75 :1 `uc 1 ]
[n S75 . EPSTALL2 ]
[u S64 `S65 1 `S66 1 `S67 1 `S68 1 `S69 1 `S70 1 `S71 1 `S72 1 `S73 1 `S74 1 `S75 1 ]
[n S64 . . . . . . . . . . . . ]
"873
[v _UEP2bits `VS64 ~T0 0 e@3954 ]
"922
[v _UEP3 `Vuc ~T0 0 e@3955 ]
[s S77 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S77 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S78 :3 `uc 1 :1 `uc 1 ]
[n S78 . . EP3CONDIS ]
[s S79 :4 `uc 1 :1 `uc 1 ]
[n S79 . . EP3HSHK ]
[s S80 :1 `uc 1 :1 `uc 1 ]
[n S80 . . EP3INEN ]
[s S81 :2 `uc 1 :1 `uc 1 ]
[n S81 . . EP3OUTEN ]
[s S82 :1 `uc 1 ]
[n S82 . EP3STALL ]
[s S83 :3 `uc 1 :1 `uc 1 ]
[n S83 . . EPCONDIS3 ]
[s S84 :4 `uc 1 :1 `uc 1 ]
[n S84 . . EPHSHK3 ]
[s S85 :1 `uc 1 :1 `uc 1 ]
[n S85 . . EPINEN3 ]
[s S86 :2 `uc 1 :1 `uc 1 ]
[n S86 . . EPOUTEN3 ]
[s S87 :1 `uc 1 ]
[n S87 . EPSTALL3 ]
[u S76 `S77 1 `S78 1 `S79 1 `S80 1 `S81 1 `S82 1 `S83 1 `S84 1 `S85 1 `S86 1 `S87 1 ]
[n S76 . . . . . . . . . . . . ]
"973
[v _UEP3bits `VS76 ~T0 0 e@3955 ]
"1022
[v _UEP4 `Vuc ~T0 0 e@3956 ]
[s S89 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S89 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S90 :3 `uc 1 :1 `uc 1 ]
[n S90 . . EP4CONDIS ]
[s S91 :4 `uc 1 :1 `uc 1 ]
[n S91 . . EP4HSHK ]
[s S92 :1 `uc 1 :1 `uc 1 ]
[n S92 . . EP4INEN ]
[s S93 :2 `uc 1 :1 `uc 1 ]
[n S93 . . EP4OUTEN ]
[s S94 :1 `uc 1 ]
[n S94 . EP4STALL ]
[s S95 :3 `uc 1 :1 `uc 1 ]
[n S95 . . EPCONDIS4 ]
[s S96 :4 `uc 1 :1 `uc 1 ]
[n S96 . . EPHSHK4 ]
[s S97 :1 `uc 1 :1 `uc 1 ]
[n S97 . . EPINEN4 ]
[s S98 :2 `uc 1 :1 `uc 1 ]
[n S98 . . EPOUTEN4 ]
[s S99 :1 `uc 1 ]
[n S99 . EPSTALL4 ]
[u S88 `S89 1 `S90 1 `S91 1 `S92 1 `S93 1 `S94 1 `S95 1 `S96 1 `S97 1 `S98 1 `S99 1 ]
[n S88 . . . . . . . . . . . . ]
"1073
[v _UEP4bits `VS88 ~T0 0 e@3956 ]
"1122
[v _UEP5 `Vuc ~T0 0 e@3957 ]
[s S101 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S101 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S102 :3 `uc 1 :1 `uc 1 ]
[n S102 . . EP5CONDIS ]
[s S103 :4 `uc 1 :1 `uc 1 ]
[n S103 . . EP5HSHK ]
[s S104 :1 `uc 1 :1 `uc 1 ]
[n S104 . . EP5INEN ]
[s S105 :2 `uc 1 :1 `uc 1 ]
[n S105 . . EP5OUTEN ]
[s S106 :1 `uc 1 ]
[n S106 . EP5STALL ]
[s S107 :3 `uc 1 :1 `uc 1 ]
[n S107 . . EPCONDIS5 ]
[s S108 :4 `uc 1 :1 `uc 1 ]
[n S108 . . EPHSHK5 ]
[s S109 :1 `uc 1 :1 `uc 1 ]
[n S109 . . EPINEN5 ]
[s S110 :2 `uc 1 :1 `uc 1 ]
[n S110 . . EPOUTEN5 ]
[s S111 :1 `uc 1 ]
[n S111 . EPSTALL5 ]
[u S100 `S101 1 `S102 1 `S103 1 `S104 1 `S105 1 `S106 1 `S107 1 `S108 1 `S109 1 `S110 1 `S111 1 ]
[n S100 . . . . . . . . . . . . ]
"1173
[v _UEP5bits `VS100 ~T0 0 e@3957 ]
"1222
[v _UEP6 `Vuc ~T0 0 e@3958 ]
[s S113 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S113 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S114 :3 `uc 1 :1 `uc 1 ]
[n S114 . . EP6CONDIS ]
[s S115 :4 `uc 1 :1 `uc 1 ]
[n S115 . . EP6HSHK ]
[s S116 :1 `uc 1 :1 `uc 1 ]
[n S116 . . EP6INEN ]
[s S117 :2 `uc 1 :1 `uc 1 ]
[n S117 . . EP6OUTEN ]
[s S118 :1 `uc 1 ]
[n S118 . EP6STALL ]
[s S119 :3 `uc 1 :1 `uc 1 ]
[n S119 . . EPCONDIS6 ]
[s S120 :4 `uc 1 :1 `uc 1 ]
[n S120 . . EPHSHK6 ]
[s S121 :1 `uc 1 :1 `uc 1 ]
[n S121 . . EPINEN6 ]
[s S122 :2 `uc 1 :1 `uc 1 ]
[n S122 . . EPOUTEN6 ]
[s S123 :1 `uc 1 ]
[n S123 . EPSTALL6 ]
[u S112 `S113 1 `S114 1 `S115 1 `S116 1 `S117 1 `S118 1 `S119 1 `S120 1 `S121 1 `S122 1 `S123 1 ]
[n S112 . . . . . . . . . . . . ]
"1273
[v _UEP6bits `VS112 ~T0 0 e@3958 ]
"1322
[v _UEP7 `Vuc ~T0 0 e@3959 ]
[s S125 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S125 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S126 :3 `uc 1 :1 `uc 1 ]
[n S126 . . EP7CONDIS ]
[s S127 :4 `uc 1 :1 `uc 1 ]
[n S127 . . EP7HSHK ]
[s S128 :1 `uc 1 :1 `uc 1 ]
[n S128 . . EP7INEN ]
[s S129 :2 `uc 1 :1 `uc 1 ]
[n S129 . . EP7OUTEN ]
[s S130 :1 `uc 1 ]
[n S130 . EP7STALL ]
[s S131 :3 `uc 1 :1 `uc 1 ]
[n S131 . . EPCONDIS7 ]
[s S132 :4 `uc 1 :1 `uc 1 ]
[n S132 . . EPHSHK7 ]
[s S133 :1 `uc 1 :1 `uc 1 ]
[n S133 . . EPINEN7 ]
[s S134 :2 `uc 1 :1 `uc 1 ]
[n S134 . . EPOUTEN7 ]
[s S135 :1 `uc 1 ]
[n S135 . EPSTALL7 ]
[u S124 `S125 1 `S126 1 `S127 1 `S128 1 `S129 1 `S130 1 `S131 1 `S132 1 `S133 1 `S134 1 `S135 1 ]
[n S124 . . . . . . . . . . . . ]
"1373
[v _UEP7bits `VS124 ~T0 0 e@3959 ]
"1422
[v _UEP8 `Vuc ~T0 0 e@3960 ]
[s S137 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S137 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S138 :3 `uc 1 :1 `uc 1 ]
[n S138 . . EPCONDIS8 ]
[s S139 :4 `uc 1 :1 `uc 1 ]
[n S139 . . EPHSHK8 ]
[s S140 :1 `uc 1 :1 `uc 1 ]
[n S140 . . EPINEN8 ]
[s S141 :2 `uc 1 :1 `uc 1 ]
[n S141 . . EPOUTEN8 ]
[s S142 :1 `uc 1 ]
[n S142 . EPSTALL8 ]
[u S136 `S137 1 `S138 1 `S139 1 `S140 1 `S141 1 `S142 1 ]
[n S136 . . . . . . . ]
"1454
[v _UEP8bits `VS136 ~T0 0 e@3960 ]
"1488
[v _UEP9 `Vuc ~T0 0 e@3961 ]
[s S144 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S144 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S145 :3 `uc 1 :1 `uc 1 ]
[n S145 . . EPCONDIS9 ]
[s S146 :4 `uc 1 :1 `uc 1 ]
[n S146 . . EPHSHK9 ]
[s S147 :1 `uc 1 :1 `uc 1 ]
[n S147 . . EPINEN9 ]
[s S148 :2 `uc 1 :1 `uc 1 ]
[n S148 . . EPOUTEN9 ]
[s S149 :1 `uc 1 ]
[n S149 . EPSTALL9 ]
[u S143 `S144 1 `S145 1 `S146 1 `S147 1 `S148 1 `S149 1 ]
[n S143 . . . . . . . ]
"1520
[v _UEP9bits `VS143 ~T0 0 e@3961 ]
"1554
[v _UEP10 `Vuc ~T0 0 e@3962 ]
[s S151 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S151 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S152 :3 `uc 1 :1 `uc 1 ]
[n S152 . . EPCONDIS10 ]
[s S153 :4 `uc 1 :1 `uc 1 ]
[n S153 . . EPHSHK10 ]
[s S154 :1 `uc 1 :1 `uc 1 ]
[n S154 . . EPINEN10 ]
[s S155 :2 `uc 1 :1 `uc 1 ]
[n S155 . . EPOUTEN10 ]
[s S156 :1 `uc 1 ]
[n S156 . EPSTALL10 ]
[u S150 `S151 1 `S152 1 `S153 1 `S154 1 `S155 1 `S156 1 ]
[n S150 . . . . . . . ]
"1586
[v _UEP10bits `VS150 ~T0 0 e@3962 ]
"1620
[v _UEP11 `Vuc ~T0 0 e@3963 ]
[s S158 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S158 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S159 :3 `uc 1 :1 `uc 1 ]
[n S159 . . EPCONDIS11 ]
[s S160 :4 `uc 1 :1 `uc 1 ]
[n S160 . . EPHSHK11 ]
[s S161 :1 `uc 1 :1 `uc 1 ]
[n S161 . . EPINEN11 ]
[s S162 :2 `uc 1 :1 `uc 1 ]
[n S162 . . EPOUTEN11 ]
[s S163 :1 `uc 1 ]
[n S163 . EPSTALL11 ]
[u S157 `S158 1 `S159 1 `S160 1 `S161 1 `S162 1 `S163 1 ]
[n S157 . . . . . . . ]
"1652
[v _UEP11bits `VS157 ~T0 0 e@3963 ]
"1686
[v _UEP12 `Vuc ~T0 0 e@3964 ]
[s S165 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S165 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S166 :3 `uc 1 :1 `uc 1 ]
[n S166 . . EPCONDIS12 ]
[s S167 :4 `uc 1 :1 `uc 1 ]
[n S167 . . EPHSHK12 ]
[s S168 :1 `uc 1 :1 `uc 1 ]
[n S168 . . EPINEN12 ]
[s S169 :2 `uc 1 :1 `uc 1 ]
[n S169 . . EPOUTEN12 ]
[s S170 :1 `uc 1 ]
[n S170 . EPSTALL12 ]
[u S164 `S165 1 `S166 1 `S167 1 `S168 1 `S169 1 `S170 1 ]
[n S164 . . . . . . . ]
"1718
[v _UEP12bits `VS164 ~T0 0 e@3964 ]
"1752
[v _UEP13 `Vuc ~T0 0 e@3965 ]
[s S172 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S172 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S173 :3 `uc 1 :1 `uc 1 ]
[n S173 . . EPCONDIS13 ]
[s S174 :4 `uc 1 :1 `uc 1 ]
[n S174 . . EPHSHK13 ]
[s S175 :1 `uc 1 :1 `uc 1 ]
[n S175 . . EPINEN13 ]
[s S176 :2 `uc 1 :1 `uc 1 ]
[n S176 . . EPOUTEN13 ]
[s S177 :1 `uc 1 ]
[n S177 . EPSTALL13 ]
[u S171 `S172 1 `S173 1 `S174 1 `S175 1 `S176 1 `S177 1 ]
[n S171 . . . . . . . ]
"1784
[v _UEP13bits `VS171 ~T0 0 e@3965 ]
"1818
[v _UEP14 `Vuc ~T0 0 e@3966 ]
[s S179 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S179 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S180 :3 `uc 1 :1 `uc 1 ]
[n S180 . . EPCONDIS14 ]
[s S181 :4 `uc 1 :1 `uc 1 ]
[n S181 . . EPHSHK14 ]
[s S182 :1 `uc 1 :1 `uc 1 ]
[n S182 . . EPINEN14 ]
[s S183 :2 `uc 1 :1 `uc 1 ]
[n S183 . . EPOUTEN14 ]
[s S184 :1 `uc 1 ]
[n S184 . EPSTALL14 ]
[u S178 `S179 1 `S180 1 `S181 1 `S182 1 `S183 1 `S184 1 ]
[n S178 . . . . . . . ]
"1850
[v _UEP14bits `VS178 ~T0 0 e@3966 ]
"1884
[v _UEP15 `Vuc ~T0 0 e@3967 ]
[s S186 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S186 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S187 :3 `uc 1 :1 `uc 1 ]
[n S187 . . EPCONDIS15 ]
[s S188 :4 `uc 1 :1 `uc 1 ]
[n S188 . . EPHSHK15 ]
[s S189 :1 `uc 1 :1 `uc 1 ]
[n S189 . . EPINEN15 ]
[s S190 :2 `uc 1 :1 `uc 1 ]
[n S190 . . EPOUTEN15 ]
[s S191 :1 `uc 1 ]
[n S191 . EPSTALL15 ]
[u S185 `S186 1 `S187 1 `S188 1 `S189 1 `S190 1 `S191 1 ]
[n S185 . . . . . . . ]
"1916
[v _UEP15bits `VS185 ~T0 0 e@3967 ]
"1950
[v _PORTA `Vuc ~T0 0 e@3968 ]
[s S193 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S193 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 ]
[s S194 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S194 . AN0 AN1 AN2 AN3 T0CKI AN4 OSC2 ]
[s S195 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S195 . . VREFM VREFP . LVDIN ]
[s S196 :5 `uc 1 :1 `uc 1 ]
[n S196 . . HLVDIN ]
[s S197 :7 `uc 1 :1 `uc 1 ]
[n S197 . . RA7 ]
[s S198 :7 `uc 1 :1 `uc 1 ]
[n S198 . . RJPU ]
[s S199 :1 `uc 1 ]
[n S199 . ULPWUIN ]
[u S192 `S193 1 `S194 1 `S195 1 `S196 1 `S197 1 `S198 1 `S199 1 ]
[n S192 . . . . . . . . ]
"1996
[v _PORTAbits `VS192 ~T0 0 e@3968 ]
"2063
[v _PORTB `Vuc ~T0 0 e@3969 ]
[s S201 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S201 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
[s S202 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S202 . INT0 INT1 INT2 . PGM PGC PGD ]
[s S203 :3 `uc 1 :1 `uc 1 ]
[n S203 . . CCP2_PA2 ]
[u S200 `S201 1 `S202 1 `S203 1 ]
[n S200 . . . . ]
"2092
[v _PORTBbits `VS200 ~T0 0 e@3969 ]
"2141
[v _PORTC `Vuc ~T0 0 e@3970 ]
[s S205 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S205 . RC0 RC1 RC2 . RC4 RC5 RC6 RC7 ]
[s S206 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S206 . T1OSO T1OSI CCP1 . TX RX ]
[s S207 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S207 . T13CKI . P1A . CK DT ]
[s S208 :1 `uc 1 :1 `uc 1 ]
[n S208 . . CCP2 ]
[s S209 :2 `uc 1 :1 `uc 1 ]
[n S209 . . PA1 ]
[s S210 :1 `uc 1 :1 `uc 1 ]
[n S210 . . PA2 ]
[s S211 :3 `uc 1 :1 `uc 1 ]
[n S211 . . RC3 ]
[u S204 `S205 1 `S206 1 `S207 1 `S208 1 `S209 1 `S210 1 `S211 1 ]
[n S204 . . . . . . . . ]
"2189
[v _PORTCbits `VS204 ~T0 0 e@3970 ]
"2253
[v _PORTD `Vuc ~T0 0 e@3971 ]
[s S213 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S213 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
[s S214 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S214 . SPP0 SPP1 SPP2 SPP3 SPP4 SPP5 SPP6 SPP7 ]
[s S215 :7 `uc 1 :1 `uc 1 ]
[n S215 . . SS2 ]
[u S212 `S213 1 `S214 1 `S215 1 ]
[n S212 . . . . ]
"2283
[v _PORTDbits `VS212 ~T0 0 e@3971 ]
"2338
[v _PORTE `Vuc ~T0 0 e@3972 ]
[s S217 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S217 . RE0 RE1 RE2 RE3 . RDPU ]
[s S218 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S218 . CK1SPP CK2SPP OESPP ]
[s S219 :2 `uc 1 :1 `uc 1 ]
[n S219 . . CCP10 ]
[s S220 :7 `uc 1 :1 `uc 1 ]
[n S220 . . CCP2E ]
[s S221 :6 `uc 1 :1 `uc 1 ]
[n S221 . . CCP6E ]
[s S222 :5 `uc 1 :1 `uc 1 ]
[n S222 . . CCP7E ]
[s S223 :4 `uc 1 :1 `uc 1 ]
[n S223 . . CCP8E ]
[s S224 :3 `uc 1 :1 `uc 1 ]
[n S224 . . CCP9E ]
[s S225 :2 `uc 1 :1 `uc 1 ]
[n S225 . . CS ]
[s S226 :7 `uc 1 :1 `uc 1 ]
[n S226 . . PA2E ]
[s S227 :6 `uc 1 :1 `uc 1 ]
[n S227 . . PB1E ]
[s S228 :2 `uc 1 :1 `uc 1 ]
[n S228 . . PB2 ]
[s S229 :4 `uc 1 :1 `uc 1 ]
[n S229 . . PB3E ]
[s S230 :5 `uc 1 :1 `uc 1 ]
[n S230 . . PC1E ]
[s S231 :1 `uc 1 :1 `uc 1 ]
[n S231 . . PC2 ]
[s S232 :3 `uc 1 :1 `uc 1 ]
[n S232 . . PC3E ]
[s S233 :1 `uc 1 ]
[n S233 . PD2 ]
[s S234 :1 `uc 1 ]
[n S234 . RDE ]
[s S235 :4 `uc 1 :1 `uc 1 ]
[n S235 . . RE4 ]
[s S236 :5 `uc 1 :1 `uc 1 ]
[n S236 . . RE5 ]
[s S237 :6 `uc 1 :1 `uc 1 ]
[n S237 . . RE6 ]
[s S238 :7 `uc 1 :1 `uc 1 ]
[n S238 . . RE7 ]
[s S239 :1 `uc 1 :1 `uc 1 ]
[n S239 . . WRE ]
[u S216 `S217 1 `S218 1 `S219 1 `S220 1 `S221 1 `S222 1 `S223 1 `S224 1 `S225 1 `S226 1 `S227 1 `S228 1 `S229 1 `S230 1 `S231 1 `S232 1 `S233 1 `S234 1 `S235 1 `S236 1 `S237 1 `S238 1 `S239 1 ]
[n S216 . . . . . . . . . . . . . . . . . . . . . . . . ]
"2439
[v _PORTEbits `VS216 ~T0 0 e@3972 ]
"2530
[v _LATA `Vuc ~T0 0 e@3977 ]
[s S241 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S241 . LATA0 LATA1 LATA2 LATA3 LATA4 LATA5 LATA6 ]
[s S242 :1 `uc 1 ]
[n S242 . LA0 ]
[s S243 :1 `uc 1 :1 `uc 1 ]
[n S243 . . LA1 ]
[s S244 :2 `uc 1 :1 `uc 1 ]
[n S244 . . LA2 ]
[s S245 :3 `uc 1 :1 `uc 1 ]
[n S245 . . LA3 ]
[s S246 :4 `uc 1 :1 `uc 1 ]
[n S246 . . LA4 ]
[s S247 :5 `uc 1 :1 `uc 1 ]
[n S247 . . LA5 ]
[s S248 :6 `uc 1 :1 `uc 1 ]
[n S248 . . LA6 ]
[s S249 :7 `uc 1 :1 `uc 1 ]
[n S249 . . LA7 ]
[s S250 :7 `uc 1 :1 `uc 1 ]
[n S250 . . LATA7 ]
[u S240 `S241 1 `S242 1 `S243 1 `S244 1 `S245 1 `S246 1 `S247 1 `S248 1 `S249 1 `S250 1 ]
[n S240 . . . . . . . . . . . ]
"2580
[v _LATAbits `VS240 ~T0 0 e@3977 ]
"2632
[v _LATB `Vuc ~T0 0 e@3978 ]
[s S252 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S252 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
[s S253 :1 `uc 1 ]
[n S253 . LB0 ]
[s S254 :1 `uc 1 :1 `uc 1 ]
[n S254 . . LB1 ]
[s S255 :2 `uc 1 :1 `uc 1 ]
[n S255 . . LB2 ]
[s S256 :3 `uc 1 :1 `uc 1 ]
[n S256 . . LB3 ]
[s S257 :4 `uc 1 :1 `uc 1 ]
[n S257 . . LB4 ]
[s S258 :5 `uc 1 :1 `uc 1 ]
[n S258 . . LB5 ]
[s S259 :6 `uc 1 :1 `uc 1 ]
[n S259 . . LB6 ]
[s S260 :7 `uc 1 :1 `uc 1 ]
[n S260 . . LB7 ]
[u S251 `S252 1 `S253 1 `S254 1 `S255 1 `S256 1 `S257 1 `S258 1 `S259 1 `S260 1 ]
[n S251 . . . . . . . . . . ]
"2679
[v _LATBbits `VS251 ~T0 0 e@3978 ]
"2731
[v _LATC `Vuc ~T0 0 e@3979 ]
[s S262 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S262 . LATC0 LATC1 LATC2 . LATC6 LATC7 ]
[s S263 :1 `uc 1 ]
[n S263 . LC0 ]
[s S264 :1 `uc 1 :1 `uc 1 ]
[n S264 . . LC1 ]
[s S265 :2 `uc 1 :1 `uc 1 ]
[n S265 . . LC2 ]
[s S266 :3 `uc 1 :1 `uc 1 ]
[n S266 . . LC3 ]
[s S267 :4 `uc 1 :1 `uc 1 ]
[n S267 . . LC4 ]
[s S268 :5 `uc 1 :1 `uc 1 ]
[n S268 . . LC5 ]
[s S269 :6 `uc 1 :1 `uc 1 ]
[n S269 . . LC6 ]
[s S270 :7 `uc 1 :1 `uc 1 ]
[n S270 . . LC7 ]
[u S261 `S262 1 `S263 1 `S264 1 `S265 1 `S266 1 `S267 1 `S268 1 `S269 1 `S270 1 ]
[n S261 . . . . . . . . . . ]
"2776
[v _LATCbits `VS261 ~T0 0 e@3979 ]
"2819
[v _LATD `Vuc ~T0 0 e@3980 ]
[s S272 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S272 . LATD0 LATD1 LATD2 LATD3 LATD4 LATD5 LATD6 LATD7 ]
[s S273 :1 `uc 1 ]
[n S273 . LD0 ]
[s S274 :1 `uc 1 :1 `uc 1 ]
[n S274 . . LD1 ]
[s S275 :2 `uc 1 :1 `uc 1 ]
[n S275 . . LD2 ]
[s S276 :3 `uc 1 :1 `uc 1 ]
[n S276 . . LD3 ]
[s S277 :4 `uc 1 :1 `uc 1 ]
[n S277 . . LD4 ]
[s S278 :5 `uc 1 :1 `uc 1 ]
[n S278 . . LD5 ]
[s S279 :6 `uc 1 :1 `uc 1 ]
[n S279 . . LD6 ]
[s S280 :7 `uc 1 :1 `uc 1 ]
[n S280 . . LD7 ]
[u S271 `S272 1 `S273 1 `S274 1 `S275 1 `S276 1 `S277 1 `S278 1 `S279 1 `S280 1 ]
[n S271 . . . . . . . . . . ]
"2866
[v _LATDbits `VS271 ~T0 0 e@3980 ]
"2918
[v _LATE `Vuc ~T0 0 e@3981 ]
[s S282 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S282 . LATE0 LATE1 LATE2 ]
[s S283 :1 `uc 1 ]
[n S283 . LE0 ]
[s S284 :1 `uc 1 :1 `uc 1 ]
[n S284 . . LE1 ]
[s S285 :2 `uc 1 :1 `uc 1 ]
[n S285 . . LE2 ]
[s S286 :3 `uc 1 :1 `uc 1 ]
[n S286 . . LE3 ]
[s S287 :4 `uc 1 :1 `uc 1 ]
[n S287 . . LE4 ]
[s S288 :5 `uc 1 :1 `uc 1 ]
[n S288 . . LE5 ]
[s S289 :6 `uc 1 :1 `uc 1 ]
[n S289 . . LE6 ]
[s S290 :7 `uc 1 :1 `uc 1 ]
[n S290 . . LE7 ]
[u S281 `S282 1 `S283 1 `S284 1 `S285 1 `S286 1 `S287 1 `S288 1 `S289 1 `S290 1 ]
[n S281 . . . . . . . . . . ]
"2960
[v _LATEbits `VS281 ~T0 0 e@3981 ]
"2997
[v _TRISA `Vuc ~T0 0 e@3986 ]
"3002
[v _DDRA `Vuc ~T0 0 e@3986 ]
[s S292 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S292 . TRISA0 TRISA1 TRISA2 TRISA3 TRISA4 TRISA5 TRISA6 ]
[s S293 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S293 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 ]
[u S291 `S292 1 `S293 1 ]
[n S291 . . . ]
"3026
[v _TRISAbits `VS291 ~T0 0 e@3986 ]
[s S295 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S295 . TRISA0 TRISA1 TRISA2 TRISA3 TRISA4 TRISA5 TRISA6 ]
[s S296 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S296 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 ]
[u S294 `S295 1 `S296 1 ]
[n S294 . . . ]
"3090
[v _DDRAbits `VS294 ~T0 0 e@3986 ]
"3136
[v _TRISB `Vuc ~T0 0 e@3987 ]
"3141
[v _DDRB `Vuc ~T0 0 e@3987 ]
[s S298 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S298 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
[s S299 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S299 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
[u S297 `S298 1 `S299 1 ]
[n S297 . . . ]
"3167
[v _TRISBbits `VS297 ~T0 0 e@3987 ]
[s S301 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S301 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
[s S302 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S302 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
[u S300 `S301 1 `S302 1 ]
[n S300 . . . ]
"3239
[v _DDRBbits `VS300 ~T0 0 e@3987 ]
"3291
[v _TRISC `Vuc ~T0 0 e@3988 ]
"3296
[v _DDRC `Vuc ~T0 0 e@3988 ]
[s S304 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S304 . TRISC0 TRISC1 TRISC2 . TRISC6 TRISC7 ]
[s S305 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S305 . RC0 RC1 RC2 . RC6 RC7 ]
[s S306 :3 `uc 1 :1 `uc 1 ]
[n S306 . . TRISC3 ]
[u S303 `S304 1 `S305 1 `S306 1 ]
[n S303 . . . . ]
"3322
[v _TRISCbits `VS303 ~T0 0 e@3988 ]
[s S308 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S308 . TRISC0 TRISC1 TRISC2 . TRISC6 TRISC7 ]
[s S309 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S309 . RC0 RC1 RC2 . RC6 RC7 ]
[s S310 :3 `uc 1 :1 `uc 1 ]
[n S310 . . TRISC3 ]
[u S307 `S308 1 `S309 1 `S310 1 ]
[n S307 . . . . ]
"3379
[v _DDRCbits `VS307 ~T0 0 e@3988 ]
"3416
[v _TRISD `Vuc ~T0 0 e@3989 ]
"3421
[v _DDRD `Vuc ~T0 0 e@3989 ]
[s S312 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S312 . TRISD0 TRISD1 TRISD2 TRISD3 TRISD4 TRISD5 TRISD6 TRISD7 ]
[s S313 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S313 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
[u S311 `S312 1 `S313 1 ]
[n S311 . . . ]
"3447
[v _TRISDbits `VS311 ~T0 0 e@3989 ]
[s S315 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S315 . TRISD0 TRISD1 TRISD2 TRISD3 TRISD4 TRISD5 TRISD6 TRISD7 ]
[s S316 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S316 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
[u S314 `S315 1 `S316 1 ]
[n S314 . . . ]
"3519
[v _DDRDbits `VS314 ~T0 0 e@3989 ]
"3571
[v _TRISE `Vuc ~T0 0 e@3990 ]
"3576
[v _DDRE `Vuc ~T0 0 e@3990 ]
[s S318 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S318 . TRISE0 TRISE1 TRISE2 ]
[s S319 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S319 . RE0 RE1 RE2 ]
[u S317 `S318 1 `S319 1 ]
[n S317 . . . ]
"3592
[v _TRISEbits `VS317 ~T0 0 e@3990 ]
[s S321 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S321 . TRISE0 TRISE1 TRISE2 ]
[s S322 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S322 . RE0 RE1 RE2 ]
[u S320 `S321 1 `S322 1 ]
[n S320 . . . ]
"3624
[v _DDREbits `VS320 ~T0 0 e@3990 ]
"3646
[v _OSCTUNE `Vuc ~T0 0 e@3995 ]
[s S324 :5 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S324 . TUN . INTSRC ]
[s S325 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S325 . TUN0 TUN1 TUN2 TUN3 TUN4 ]
[u S323 `S324 1 `S325 1 ]
[n S323 . . . ]
"3664
[v _OSCTUNEbits `VS323 ~T0 0 e@3995 ]
"3689
[v _PIE1 `Vuc ~T0 0 e@3997 ]
[s S327 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S327 . TMR1IE TMR2IE CCP1IE SSPIE TXIE RCIE ADIE SPPIE ]
[s S328 :7 `uc 1 :1 `uc 1 ]
[n S328 . . PSPIE ]
[s S329 :5 `uc 1 :1 `uc 1 ]
[n S329 . . RC1IE ]
[s S330 :4 `uc 1 :1 `uc 1 ]
[n S330 . . TX1IE ]
[u S326 `S327 1 `S328 1 `S329 1 `S330 1 ]
[n S326 . . . . . ]
"3717
[v _PIE1bits `VS326 ~T0 0 e@3997 ]
"3754
[v _PIR1 `Vuc ~T0 0 e@3998 ]
[s S332 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S332 . TMR1IF TMR2IF CCP1IF SSPIF TXIF RCIF ADIF SPPIF ]
[s S333 :7 `uc 1 :1 `uc 1 ]
[n S333 . . PSPIF ]
[s S334 :5 `uc 1 :1 `uc 1 ]
[n S334 . . RC1IF ]
[s S335 :4 `uc 1 :1 `uc 1 ]
[n S335 . . TX1IF ]
[u S331 `S332 1 `S333 1 `S334 1 `S335 1 ]
[n S331 . . . . . ]
"3782
[v _PIR1bits `VS331 ~T0 0 e@3998 ]
"3819
[v _IPR1 `Vuc ~T0 0 e@3999 ]
[s S337 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S337 . TMR1IP TMR2IP CCP1IP SSPIP TXIP RCIP ADIP SPPIP ]
[s S338 :7 `uc 1 :1 `uc 1 ]
[n S338 . . PSPIP ]
[s S339 :5 `uc 1 :1 `uc 1 ]
[n S339 . . RC1IP ]
[s S340 :4 `uc 1 :1 `uc 1 ]
[n S340 . . TX1IP ]
[u S336 `S337 1 `S338 1 `S339 1 `S340 1 ]
[n S336 . . . . . ]
"3847
[v _IPR1bits `VS336 ~T0 0 e@3999 ]
"3884
[v _PIE2 `Vuc ~T0 0 e@4000 ]
[s S342 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S342 . CCP2IE TMR3IE HLVDIE BCLIE EEIE USBIE CMIE OSCFIE ]
[s S343 :2 `uc 1 :1 `uc 1 ]
[n S343 . . LVDIE ]
[u S341 `S342 1 `S343 1 ]
[n S341 . . . ]
"3904
[v _PIE2bits `VS341 ~T0 0 e@4000 ]
"3935
[v _PIR2 `Vuc ~T0 0 e@4001 ]
[s S345 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S345 . CCP2IF TMR3IF HLVDIF BCLIF EEIF USBIF CMIF OSCFIF ]
[s S346 :2 `uc 1 :1 `uc 1 ]
[n S346 . . LVDIF ]
[u S344 `S345 1 `S346 1 ]
[n S344 . . . ]
"3955
[v _PIR2bits `VS344 ~T0 0 e@4001 ]
"3986
[v _IPR2 `Vuc ~T0 0 e@4002 ]
[s S348 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S348 . CCP2IP TMR3IP HLVDIP BCLIP EEIP USBIP CMIP OSCFIP ]
[s S349 :2 `uc 1 :1 `uc 1 ]
[n S349 . . LVDIP ]
[u S347 `S348 1 `S349 1 ]
[n S347 . . . ]
"4006
[v _IPR2bits `VS347 ~T0 0 e@4002 ]
"4037
[v _EECON1 `Vuc ~T0 0 e@4006 ]
[s S351 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S351 . RD WR WREN WRERR FREE . CFGS EEPGD ]
[s S352 :6 `uc 1 :1 `uc 1 ]
[n S352 . . EEFS ]
[u S350 `S351 1 `S352 1 ]
[n S350 . . . ]
"4057
[v _EECON1bits `VS350 ~T0 0 e@4006 ]
"4085
[v _EECON2 `Vuc ~T0 0 e@4007 ]
"4091
[v _EEDATA `Vuc ~T0 0 e@4008 ]
"4097
[v _EEADR `Vuc ~T0 0 e@4009 ]
"4103
[v _RCSTA `Vuc ~T0 0 e@4011 ]
"4108
[v _RCSTA1 `Vuc ~T0 0 e@4011 ]
[s S354 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S354 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
[s S355 :3 `uc 1 :1 `uc 1 ]
[n S355 . . ADEN ]
[s S356 :5 `uc 1 :1 `uc 1 ]
[n S356 . . SRENA ]
[u S353 `S354 1 `S355 1 `S356 1 ]
[n S353 . . . . ]
"4132
[v _RCSTAbits `VS353 ~T0 0 e@4011 ]
[s S358 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S358 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
[s S359 :3 `uc 1 :1 `uc 1 ]
[n S359 . . ADEN ]
[s S360 :5 `uc 1 :1 `uc 1 ]
[n S360 . . SRENA ]
[u S357 `S358 1 `S359 1 `S360 1 ]
[n S357 . . . . ]
"4184
[v _RCSTA1bits `VS357 ~T0 0 e@4011 ]
"4218
[v _TXSTA `Vuc ~T0 0 e@4012 ]
"4223
[v _TXSTA1 `Vuc ~T0 0 e@4012 ]
[s S362 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S362 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
[s S363 :2 `uc 1 :1 `uc 1 ]
[n S363 . . BRGH1 ]
[s S364 :7 `uc 1 :1 `uc 1 ]
[n S364 . . CSRC1 ]
[s S365 :3 `uc 1 :1 `uc 1 ]
[n S365 . . SENDB1 ]
[s S366 :4 `uc 1 :1 `uc 1 ]
[n S366 . . SYNC1 ]
[s S367 :1 `uc 1 :1 `uc 1 ]
[n S367 . . TRMT1 ]
[s S368 :6 `uc 1 :1 `uc 1 ]
[n S368 . . TX91 ]
[s S369 :1 `uc 1 ]
[n S369 . TX9D1 ]
[s S370 :5 `uc 1 :1 `uc 1 ]
[n S370 . . TXEN1 ]
[u S361 `S362 1 `S363 1 `S364 1 `S365 1 `S366 1 `S367 1 `S368 1 `S369 1 `S370 1 ]
[n S361 . . . . . . . . . . ]
"4270
[v _TXSTAbits `VS361 ~T0 0 e@4012 ]
[s S372 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S372 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
[s S373 :2 `uc 1 :1 `uc 1 ]
[n S373 . . BRGH1 ]
[s S374 :7 `uc 1 :1 `uc 1 ]
[n S374 . . CSRC1 ]
[s S375 :3 `uc 1 :1 `uc 1 ]
[n S375 . . SENDB1 ]
[s S376 :4 `uc 1 :1 `uc 1 ]
[n S376 . . SYNC1 ]
[s S377 :1 `uc 1 :1 `uc 1 ]
[n S377 . . TRMT1 ]
[s S378 :6 `uc 1 :1 `uc 1 ]
[n S378 . . TX91 ]
[s S379 :1 `uc 1 ]
[n S379 . TX9D1 ]
[s S380 :5 `uc 1 :1 `uc 1 ]
[n S380 . . TXEN1 ]
[u S371 `S372 1 `S373 1 `S374 1 `S375 1 `S376 1 `S377 1 `S378 1 `S379 1 `S380 1 ]
[n S371 . . . . . . . . . . ]
"4363
[v _TXSTA1bits `VS371 ~T0 0 e@4012 ]
"4415
[v _TXREG `Vuc ~T0 0 e@4013 ]
"4420
[v _TXREG1 `Vuc ~T0 0 e@4013 ]
"4426
[v _RCREG `Vuc ~T0 0 e@4014 ]
"4431
[v _RCREG1 `Vuc ~T0 0 e@4014 ]
"4437
[v _SPBRG `Vuc ~T0 0 e@4015 ]
"4442
[v _SPBRG1 `Vuc ~T0 0 e@4015 ]
"4448
[v _SPBRGH `Vuc ~T0 0 e@4016 ]
"4454
[v _T3CON `Vuc ~T0 0 e@4017 ]
[s S382 :2 `uc 1 :1 `uc 1 ]
[n S382 . . NOT_T3SYNC ]
[s S383 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S383 . TMR3ON TMR3CS nT3SYNC T3CCP1 T3CKPS T3CCP2 RD16 ]
[s S384 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S384 . . T3SYNC . T3CKPS0 T3CKPS1 ]
[s S385 :2 `uc 1 :1 `uc 1 ]
[n S385 . . T3NSYNC ]
[s S386 :7 `uc 1 :1 `uc 1 ]
[n S386 . . RD163 ]
[s S387 :3 `uc 1 :1 `uc 1 ]
[n S387 . . SOSCEN3 ]
[s S388 :7 `uc 1 :1 `uc 1 ]
[n S388 . . T3RD16 ]
[u S381 `S382 1 `S383 1 `S384 1 `S385 1 `S386 1 `S387 1 `S388 1 ]
[n S381 . . . . . . . . ]
"4496
[v _T3CONbits `VS381 ~T0 0 e@4017 ]
"4545
[v _TMR3 `Vus ~T0 0 e@4018 ]
"4551
[v _TMR3L `Vuc ~T0 0 e@4018 ]
"4557
[v _TMR3H `Vuc ~T0 0 e@4019 ]
"4563
[v _CMCON `Vuc ~T0 0 e@4020 ]
[s S390 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S390 . CM CIS C1INV C2INV C1OUT C2OUT ]
[s S391 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S391 . CM0 CM1 CM2 ]
[s S392 :1 `uc 1 ]
[n S392 . CMEN0 ]
[s S393 :1 `uc 1 :1 `uc 1 ]
[n S393 . . CMEN1 ]
[s S394 :2 `uc 1 :1 `uc 1 ]
[n S394 . . CMEN2 ]
[u S389 `S390 1 `S391 1 `S392 1 `S393 1 `S394 1 ]
[n S389 . . . . . . ]
"4593
[v _CMCONbits `VS389 ~T0 0 e@4020 ]
"4633
[v _CVRCON `Vuc ~T0 0 e@4021 ]
[s S396 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S396 . CVR CVRSS CVRR CVROE CVREN ]
[s S397 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S397 . CVR0 CVR1 CVR2 CVR3 CVREF ]
[s S398 :6 `uc 1 :1 `uc 1 ]
[n S398 . . CVROEN ]
[u S395 `S396 1 `S397 1 `S398 1 ]
[n S395 . . . . ]
"4657
[v _CVRCONbits `VS395 ~T0 0 e@4021 ]
"4694
[v _ECCP1AS `Vuc ~T0 0 e@4022 ]
"4699
[v _CCP1AS `Vuc ~T0 0 e@4022 ]
[s S400 :2 `uc 1 :2 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S400 . PSSBD PSSAC ECCPAS ECCPASE ]
[s S401 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S401 . PSSBD0 PSSBD1 PSSAC0 PSSAC1 ECCPAS0 ECCPAS1 ECCPAS2 ]
[u S399 `S400 1 `S401 1 ]
[n S399 . . . ]
"4720
[v _ECCP1ASbits `VS399 ~T0 0 e@4022 ]
[s S403 :2 `uc 1 :2 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S403 . PSSBD PSSAC ECCPAS ECCPASE ]
[s S404 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S404 . PSSBD0 PSSBD1 PSSAC0 PSSAC1 ECCPAS0 ECCPAS1 ECCPAS2 ]
[u S402 `S403 1 `S404 1 ]
[n S402 . . . ]
"4772
[v _CCP1ASbits `VS402 ~T0 0 e@4022 ]
"4809
[v _ECCP1DEL `Vuc ~T0 0 e@4023 ]
"4814
[v _CCP1DEL `Vuc ~T0 0 e@4023 ]
[s S406 :7 `uc 1 :1 `uc 1 ]
[n S406 . PDC PRSEN ]
[s S407 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S407 . PDC0 PDC1 PDC2 PDC3 PDC4 PDC5 PDC6 ]
[u S405 `S406 1 `S407 1 ]
[n S405 . . . ]
"4833
[v _ECCP1DELbits `VS405 ~T0 0 e@4023 ]
[s S409 :7 `uc 1 :1 `uc 1 ]
[n S409 . PDC PRSEN ]
[s S410 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S410 . PDC0 PDC1 PDC2 PDC3 PDC4 PDC5 PDC6 ]
[u S408 `S409 1 `S410 1 ]
[n S408 . . . ]
"4877
[v _CCP1DELbits `VS408 ~T0 0 e@4023 ]
"4908
[v _BAUDCON `Vuc ~T0 0 e@4024 ]
"4913
[v _BAUDCTL `Vuc ~T0 0 e@4024 ]
[s S412 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S412 . ABDEN WUE . BRG16 TXCKP RXDTP RCIDL ABDOVF ]
[s S413 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S413 . . SCKP . RCMT ]
[s S414 :5 `uc 1 :1 `uc 1 ]
[n S414 . . RXCKP ]
[s S415 :1 `uc 1 :1 `uc 1 ]
[n S415 . . W4E ]
[u S411 `S412 1 `S413 1 `S414 1 `S415 1 ]
[n S411 . . . . . ]
"4943
[v _BAUDCONbits `VS411 ~T0 0 e@4024 ]
[s S417 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S417 . ABDEN WUE . BRG16 TXCKP RXDTP RCIDL ABDOVF ]
[s S418 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S418 . . SCKP . RCMT ]
[s S419 :5 `uc 1 :1 `uc 1 ]
[n S419 . . RXCKP ]
[s S420 :1 `uc 1 :1 `uc 1 ]
[n S420 . . W4E ]
[u S416 `S417 1 `S418 1 `S419 1 `S420 1 ]
[n S416 . . . . . ]
"5004
[v _BAUDCTLbits `VS416 ~T0 0 e@4024 ]
"5041
[v _CCP2CON `Vuc ~T0 0 e@4026 ]
[s S422 :4 `uc 1 :2 `uc 1 ]
[n S422 . CCP2M DC2B ]
[s S423 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S423 . CCP2M0 CCP2M1 CCP2M2 CCP2M3 DC2B0 DC2B1 ]
[u S421 `S422 1 `S423 1 ]
[n S421 . . . ]
"5059
[v _CCP2CONbits `VS421 ~T0 0 e@4026 ]
"5087
[v _CCPR2 `Vus ~T0 0 e@4027 ]
"5093
[v _CCPR2L `Vuc ~T0 0 e@4027 ]
"5099
[v _CCPR2H `Vuc ~T0 0 e@4028 ]
"5105
[v _CCP1CON `Vuc ~T0 0 e@4029 ]
"5110
[v _ECCP1CON `Vuc ~T0 0 e@4029 ]
[s S425 :4 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S425 . CCP1M DC1B P1M ]
[s S426 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S426 . CCP1M0 CCP1M1 CCP1M2 CCP1M3 DC1B0 DC1B1 P1M0 P1M1 ]
[u S424 `S425 1 `S426 1 ]
[n S424 . . . ]
"5131
[v _CCP1CONbits `VS424 ~T0 0 e@4029 ]
[s S428 :4 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S428 . CCP1M DC1B P1M ]
[s S429 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S429 . CCP1M0 CCP1M1 CCP1M2 CCP1M3 DC1B0 DC1B1 P1M0 P1M1 ]
[u S427 `S428 1 `S429 1 ]
[n S427 . . . ]
"5183
[v _ECCP1CONbits `VS427 ~T0 0 e@4029 ]
"5220
[v _CCPR1 `Vus ~T0 0 e@4030 ]
"5226
[v _CCPR1L `Vuc ~T0 0 e@4030 ]
"5232
[v _CCPR1H `Vuc ~T0 0 e@4031 ]
"5238
[v _ADCON2 `Vuc ~T0 0 e@4032 ]
[s S431 :3 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S431 . ADCS ACQT . ADFM ]
[s S432 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S432 . ADCS0 ADCS1 ADCS2 ACQT0 ACQT1 ACQT2 ]
[u S430 `S431 1 `S432 1 ]
[n S430 . . . ]
"5258
[v _ADCON2bits `VS430 ~T0 0 e@4032 ]
"5289
[v _ADCON1 `Vuc ~T0 0 e@4033 ]
[s S434 :4 `uc 1 :2 `uc 1 ]
[n S434 . PCFG VCFG ]
[s S435 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S435 . PCFG0 PCFG1 PCFG2 PCFG3 VCFG0 VCFG1 ]
[s S436 :3 `uc 1 :1 `uc 1 ]
[n S436 . . CHSN3 ]
[s S437 :4 `uc 1 :1 `uc 1 ]
[n S437 . . VCFG01 ]
[s S438 :5 `uc 1 :1 `uc 1 ]
[n S438 . . VCFG11 ]
[u S433 `S434 1 `S435 1 `S436 1 `S437 1 `S438 1 ]
[n S433 . . . . . . ]
"5319
[v _ADCON1bits `VS433 ~T0 0 e@4033 ]
"5356
[v _ADCON0 `Vuc ~T0 0 e@4034 ]
[s S440 :1 `uc 1 :1 `uc 1 ]
[n S440 . . GO_NOT_DONE ]
[s S441 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S441 . ADON GO_nDONE CHS ]
[s S442 :1 `uc 1 :1 `uc 1 ]
[n S442 . . GO_NOT_DONE ]
[s S443 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S443 . . GO_DONE CHS0 CHS1 CHS2 CHS3 ]
[s S444 :1 `uc 1 :1 `uc 1 ]
[n S444 . . DONE ]
[s S445 :1 `uc 1 :1 `uc 1 ]
[n S445 . . GO ]
[s S446 :1 `uc 1 :1 `uc 1 ]
[n S446 . . NOT_DONE ]
[s S447 :1 `uc 1 :1 `uc 1 ]
[n S447 . . nDONE ]
[s S448 :1 `uc 1 :1 `uc 1 ]
[n S448 . . GODONE ]
[u S439 `S440 1 `S441 1 `S442 1 `S443 1 `S444 1 `S445 1 `S446 1 `S447 1 `S448 1 ]
[n S439 . . . . . . . . . . ]
"5403
[v _ADCON0bits `VS439 ~T0 0 e@4034 ]
"5449
[v _ADRES `Vus ~T0 0 e@4035 ]
"5455
[v _ADRESL `Vuc ~T0 0 e@4035 ]
"5461
[v _ADRESH `Vuc ~T0 0 e@4036 ]
"5467
[v _SSPCON2 `Vuc ~T0 0 e@4037 ]
[s S450 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S450 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
[u S449 `S450 1 ]
[n S449 . . ]
"5483
[v _SSPCON2bits `VS449 ~T0 0 e@4037 ]
"5511
[v _SSPCON1 `Vuc ~T0 0 e@4038 ]
[s S452 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S452 . SSPM CKP SSPEN SSPOV WCOL ]
[s S453 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S453 . SSPM0 SSPM1 SSPM2 SSPM3 ]
[u S451 `S452 1 `S453 1 ]
[n S451 . . . ]
"5530
[v _SSPCON1bits `VS451 ~T0 0 e@4038 ]
"5561
[v _SSPSTAT `Vuc ~T0 0 e@4039 ]
[s S455 :2 `uc 1 :1 `uc 1 ]
[n S455 . . R_NOT_W ]
[s S456 :5 `uc 1 :1 `uc 1 ]
[n S456 . . D_NOT_A ]
[s S457 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S457 . BF UA R_nW S P D_nA CKE SMP ]
[s S458 :2 `uc 1 :1 `uc 1 ]
[n S458 . . R_NOT_W ]
[s S459 :5 `uc 1 :1 `uc 1 ]
[n S459 . . D_NOT_A ]
[s S460 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S460 . . R_W . D_A ]
[s S461 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S461 . . I2C_READ I2C_START I2C_STOP I2C_DAT ]
[s S462 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S462 . . nW . nA ]
[s S463 :2 `uc 1 :1 `uc 1 ]
[n S463 . . NOT_WRITE ]
[s S464 :5 `uc 1 :1 `uc 1 ]
[n S464 . . NOT_ADDRESS ]
[s S465 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S465 . . nWRITE . nADDRESS ]
[s S466 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S466 . . READ_WRITE . DATA_ADDRESS ]
[s S467 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S467 . . R . D ]
[s S468 :5 `uc 1 :1 `uc 1 ]
[n S468 . . DA ]
[s S469 :2 `uc 1 :1 `uc 1 ]
[n S469 . . RW ]
[s S470 :3 `uc 1 :1 `uc 1 ]
[n S470 . . START ]
[s S471 :4 `uc 1 :1 `uc 1 ]
[n S471 . . STOP ]
[s S472 :2 `uc 1 :1 `uc 1 ]
[n S472 . . NOT_W ]
[s S473 :5 `uc 1 :1 `uc 1 ]
[n S473 . . NOT_A ]
[u S454 `S455 1 `S456 1 `S457 1 `S458 1 `S459 1 `S460 1 `S461 1 `S462 1 `S463 1 `S464 1 `S465 1 `S466 1 `S467 1 `S468 1 `S469 1 `S470 1 `S471 1 `S472 1 `S473 1 ]
[n S454 . . . . . . . . . . . . . . . . . . . . ]
"5662
[v _SSPSTATbits `VS454 ~T0 0 e@4039 ]
"5762
[v _SSPADD `Vuc ~T0 0 e@4040 ]
"5768
[v _SSPBUF `Vuc ~T0 0 e@4041 ]
"5774
[v _T2CON `Vuc ~T0 0 e@4042 ]
[s S475 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S475 . T2CKPS TMR2ON TOUTPS ]
[s S476 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S476 . T2CKPS0 T2CKPS1 . T2OUTPS0 T2OUTPS1 T2OUTPS2 T2OUTPS3 ]
[s S477 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S477 . . TOUTPS0 TOUTPS1 TOUTPS2 TOUTPS3 ]
[u S474 `S475 1 `S476 1 `S477 1 ]
[n S474 . . . . ]
"5801
[v _T2CONbits `VS474 ~T0 0 e@4042 ]
"5844
[v _PR2 `Vuc ~T0 0 e@4043 ]
"5849
[v _MEMCON `Vuc ~T0 0 e@4043 ]
"5855
[v _TMR2 `Vuc ~T0 0 e@4044 ]
"5861
[v _T1CON `Vuc ~T0 0 e@4045 ]
[s S479 :2 `uc 1 :1 `uc 1 ]
[n S479 . . NOT_T1SYNC ]
[s S480 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S480 . TMR1ON TMR1CS nT1SYNC T1OSCEN T1CKPS T1RUN RD16 ]
[s S481 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S481 . . T1SYNC . T1CKPS0 T1CKPS1 ]
[s S482 :3 `uc 1 :1 `uc 1 ]
[n S482 . . SOSCEN ]
[s S483 :7 `uc 1 :1 `uc 1 ]
[n S483 . . T1RD16 ]
[u S478 `S479 1 `S480 1 `S481 1 `S482 1 `S483 1 ]
[n S478 . . . . . . ]
"5895
[v _T1CONbits `VS478 ~T0 0 e@4045 ]
"5938
[v _TMR1 `Vus ~T0 0 e@4046 ]
"5944
[v _TMR1L `Vuc ~T0 0 e@4046 ]
"5950
[v _TMR1H `Vuc ~T0 0 e@4047 ]
"5956
[v _RCON `Vuc ~T0 0 e@4048 ]
[s S485 :1 `uc 1 ]
[n S485 . NOT_BOR ]
[s S486 :1 `uc 1 :1 `uc 1 ]
[n S486 . . NOT_POR ]
[s S487 :2 `uc 1 :1 `uc 1 ]
[n S487 . . NOT_PD ]
[s S488 :3 `uc 1 :1 `uc 1 ]
[n S488 . . NOT_TO ]
[s S489 :4 `uc 1 :1 `uc 1 ]
[n S489 . . NOT_RI ]
[s S490 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S490 . nBOR nPOR nPD nTO nRI . SBOREN IPEN ]
[s S491 :7 `uc 1 :1 `uc 1 ]
[n S491 . . NOT_IPEN ]
[s S492 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S492 . BOR POR PD TO RI . nIPEN ]
[u S484 `S485 1 `S486 1 `S487 1 `S488 1 `S489 1 `S490 1 `S491 1 `S492 1 ]
[n S484 . . . . . . . . . ]
"6004
[v _RCONbits `VS484 ~T0 0 e@4048 ]
"6065
[v _WDTCON `Vuc ~T0 0 e@4049 ]
[s S494 :1 `uc 1 ]
[n S494 . SWDTEN ]
[s S495 :1 `uc 1 ]
[n S495 . SWDTE ]
[u S493 `S494 1 `S495 1 ]
[n S493 . . . ]
"6077
[v _WDTCONbits `VS493 ~T0 0 e@4049 ]
"6087
[v _HLVDCON `Vuc ~T0 0 e@4050 ]
"6092
[v _LVDCON `Vuc ~T0 0 e@4050 ]
[s S497 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S497 . HLVDL HLVDEN IRVST . VDIRMAG ]
[s S498 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S498 . HLVDL0 HLVDL1 HLVDL2 HLVDL3 ]
[s S499 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S499 . LVDL0 LVDL1 LVDL2 LVDL3 LVDEN IVRST ]
[s S500 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S500 . LVV0 LVV1 LVV2 LVV3 . BGST ]
[u S496 `S497 1 `S498 1 `S499 1 `S500 1 ]
[n S496 . . . . . ]
"6127
[v _HLVDCONbits `VS496 ~T0 0 e@4050 ]
[s S502 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S502 . HLVDL HLVDEN IRVST . VDIRMAG ]
[s S503 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S503 . HLVDL0 HLVDL1 HLVDL2 HLVDL3 ]
[s S504 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S504 . LVDL0 LVDL1 LVDL2 LVDL3 LVDEN IVRST ]
[s S505 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S505 . LVV0 LVV1 LVV2 LVV3 . BGST ]
[u S501 `S502 1 `S503 1 `S504 1 `S505 1 ]
[n S501 . . . . . ]
"6217
[v _LVDCONbits `VS501 ~T0 0 e@4050 ]
"6278
[v _OSCCON `Vuc ~T0 0 e@4051 ]
[s S507 :2 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S507 . SCS IOFS OSTS IRCF IDLEN ]
[s S508 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S508 . SCS0 SCS1 FLTS . IRCF0 IRCF1 IRCF2 ]
[u S506 `S507 1 `S508 1 ]
[n S506 . . . ]
"6300
[v _OSCCONbits `VS506 ~T0 0 e@4051 ]
"6337
[v _T0CON `Vuc ~T0 0 e@4053 ]
[s S510 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S510 . T0PS PSA T0SE T0CS T08BIT TMR0ON ]
[s S511 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S511 . T0PS0 T0PS1 T0PS2 ]
[u S509 `S510 1 `S511 1 ]
[n S509 . . . ]
"6356
[v _T0CONbits `VS509 ~T0 0 e@4053 ]
"6387
[v _TMR0 `Vus ~T0 0 e@4054 ]
"6393
[v _TMR0L `Vuc ~T0 0 e@4054 ]
"6399
[v _TMR0H `Vuc ~T0 0 e@4055 ]
"6405
[v _STATUS `Vuc ~T0 0 e@4056 ]
[s S513 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S513 . C DC Z OV N ]
[s S514 :1 `uc 1 ]
[n S514 . CARRY ]
[s S515 :4 `uc 1 :1 `uc 1 ]
[n S515 . . NEGATIVE ]
[s S516 :3 `uc 1 :1 `uc 1 ]
[n S516 . . OVERFLOW ]
[s S517 :2 `uc 1 :1 `uc 1 ]
[n S517 . . ZERO ]
[u S512 `S513 1 `S514 1 `S515 1 `S516 1 `S517 1 ]
[n S512 . . . . . . ]
"6433
[v _STATUSbits `VS512 ~T0 0 e@4056 ]
"6464
[v _FSR2 `Vus ~T0 0 e@4057 ]
"6470
[v _FSR2L `Vuc ~T0 0 e@4057 ]
"6476
[v _FSR2H `Vuc ~T0 0 e@4058 ]
"6482
[v _PLUSW2 `Vuc ~T0 0 e@4059 ]
"6488
[v _PREINC2 `Vuc ~T0 0 e@4060 ]
"6494
[v _POSTDEC2 `Vuc ~T0 0 e@4061 ]
"6500
[v _POSTINC2 `Vuc ~T0 0 e@4062 ]
"6506
[v _INDF2 `Vuc ~T0 0 e@4063 ]
"6512
[v _BSR `Vuc ~T0 0 e@4064 ]
"6518
[v _FSR1 `Vus ~T0 0 e@4065 ]
"6524
[v _FSR1L `Vuc ~T0 0 e@4065 ]
"6530
[v _FSR1H `Vuc ~T0 0 e@4066 ]
"6536
[v _PLUSW1 `Vuc ~T0 0 e@4067 ]
"6542
[v _PREINC1 `Vuc ~T0 0 e@4068 ]
"6548
[v _POSTDEC1 `Vuc ~T0 0 e@4069 ]
"6554
[v _POSTINC1 `Vuc ~T0 0 e@4070 ]
"6560
[v _INDF1 `Vuc ~T0 0 e@4071 ]
"6566
[v _WREG `Vuc ~T0 0 e@4072 ]
"6572
[v _FSR0 `Vus ~T0 0 e@4073 ]
"6578
[v _FSR0L `Vuc ~T0 0 e@4073 ]
"6584
[v _FSR0H `Vuc ~T0 0 e@4074 ]
"6590
[v _PLUSW0 `Vuc ~T0 0 e@4075 ]
"6596
[v _PREINC0 `Vuc ~T0 0 e@4076 ]
"6602
[v _POSTDEC0 `Vuc ~T0 0 e@4077 ]
"6608
[v _POSTINC0 `Vuc ~T0 0 e@4078 ]
"6614
[v _INDF0 `Vuc ~T0 0 e@4079 ]
"6620
[v _INTCON3 `Vuc ~T0 0 e@4080 ]
[s S519 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S519 . INT1IF INT2IF . INT1IE INT2IE . INT1IP INT2IP ]
[s S520 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S520 . INT1F INT2F . INT1E INT2E . INT1P INT2P ]
[u S518 `S519 1 `S520 1 ]
[n S518 . . . ]
"6646
[v _INTCON3bits `VS518 ~T0 0 e@4080 ]
"6686
[v _INTCON2 `Vuc ~T0 0 e@4081 ]
[s S522 :7 `uc 1 :1 `uc 1 ]
[n S522 . . NOT_RBPU ]
[s S523 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S523 . RBIP . TMR0IP . INTEDG2 INTEDG1 INTEDG0 nRBPU ]
[s S524 :2 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S524 . . T0IP . RBPU ]
[u S521 `S522 1 `S523 1 `S524 1 ]
[n S521 . . . . ]
"6712
[v _INTCON2bits `VS521 ~T0 0 e@4081 ]
"6743
[v _INTCON `Vuc ~T0 0 e@4082 ]
[s S526 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S526 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
[s S527 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S527 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE GIE ]
[s S528 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S528 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE GIEL GIEH ]
[s S529 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S529 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
[s S530 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S530 . . GIEL GIEH ]
[u S525 `S526 1 `S527 1 `S528 1 `S529 1 `S530 1 ]
[n S525 . . . . . . ]
"6794
[v _INTCONbits `VS525 ~T0 0 e@4082 ]
"6846
[v _PROD `Vus ~T0 0 e@4083 ]
"6852
[v _PRODL `Vuc ~T0 0 e@4083 ]
"6858
[v _PRODH `Vuc ~T0 0 e@4084 ]
"6864
[v _TABLAT `Vuc ~T0 0 e@4085 ]
"6870
[v _TBLPTR `Vum ~T0 0 e@4086 ]
"6876
[v _TBLPTRL `Vuc ~T0 0 e@4086 ]
"6882
[v _TBLPTRH `Vuc ~T0 0 e@4087 ]
"6888
[v _TBLPTRU `Vuc ~T0 0 e@4088 ]
"6894
[v _PCLAT `Vum ~T0 0 e@4089 ]
"6899
[v _PC `Vum ~T0 0 e@4089 ]
"6905
[v _PCL `Vuc ~T0 0 e@4089 ]
"6911
[v _PCLATH `Vuc ~T0 0 e@4090 ]
"6917
[v _PCLATU `Vuc ~T0 0 e@4091 ]
"6923
[v _STKPTR `Vuc ~T0 0 e@4092 ]
[s S532 :5 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S532 . STKPTR . STKUNF STKFUL ]
[s S533 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S533 . STKPTR0 STKPTR1 STKPTR2 STKPTR3 STKPTR4 ]
[s S534 :7 `uc 1 :1 `uc 1 ]
[n S534 . . STKOVF ]
[u S531 `S532 1 `S533 1 `S534 1 ]
[n S531 . . . . ]
"6946
[v _STKPTRbits `VS531 ~T0 0 e@4092 ]
"6977
[v _TOS `Vum ~T0 0 e@4093 ]
"6983
[v _TOSL `Vuc ~T0 0 e@4093 ]
"6989
[v _TOSH `Vuc ~T0 0 e@4094 ]
"6995
[v _TOSU `Vuc ~T0 0 e@4095 ]
"7004
[v _ABDEN `Vb ~T0 0 e@32192 ]
"7006
[v _ABDOVF `Vb ~T0 0 e@32199 ]
"7008
[v _ACKDT `Vb ~T0 0 e@32301 ]
"7010
[v _ACKEN `Vb ~T0 0 e@32300 ]
"7012
[v _ACKSTAT `Vb ~T0 0 e@32302 ]
"7014
[v _ACQT0 `Vb ~T0 0 e@32259 ]
"7016
[v _ACQT1 `Vb ~T0 0 e@32260 ]
"7018
[v _ACQT2 `Vb ~T0 0 e@32261 ]
"7020
[v _ACTVIE `Vb ~T0 0 e@31562 ]
"7022
[v _ACTVIF `Vb ~T0 0 e@31554 ]
"7024
[v _ADCS0 `Vb ~T0 0 e@32256 ]
"7026
[v _ADCS1 `Vb ~T0 0 e@32257 ]
"7028
[v _ADCS2 `Vb ~T0 0 e@32258 ]
"7030
[v _ADDEN `Vb ~T0 0 e@32091 ]
[t ~ __deprecated__ ]
[t T1 __deprecated__ ]
"7032
[v _ADDR0 `Vb ~T1 0 e@31520 ]
"7034
[v _ADDR1 `Vb ~T1 0 e@31521 ]
"7036
[v _ADDR2 `Vb ~T1 0 e@31522 ]
"7038
[v _ADDR3 `Vb ~T1 0 e@31523 ]
"7040
[v _ADDR4 `Vb ~T0 0 e@31604 ]
"7042
[v _ADDR5 `Vb ~T0 0 e@31605 ]
"7044
[v _ADDR6 `Vb ~T0 0 e@31606 ]
"7046
[v _ADEN `Vb ~T0 0 e@32091 ]
"7048
[v _ADFM `Vb ~T0 0 e@32263 ]
"7050
[v _ADIE `Vb ~T0 0 e@31982 ]
"7052
[v _ADIF `Vb ~T0 0 e@31990 ]
"7054
[v _ADIP `Vb ~T0 0 e@31998 ]
"7056
[v _ADON `Vb ~T0 0 e@32272 ]
"7058
[v _AN0 `Vb ~T0 0 e@31744 ]
"7060
[v _AN1 `Vb ~T0 0 e@31745 ]
"7062
[v _AN2 `Vb ~T0 0 e@31746 ]
"7064
[v _AN3 `Vb ~T0 0 e@31747 ]
"7066
[v _AN4 `Vb ~T0 0 e@31749 ]
"7068
[v _BCLIE `Vb ~T0 0 e@32003 ]
"7070
[v _BCLIF `Vb ~T0 0 e@32011 ]
"7072
[v _BCLIP `Vb ~T0 0 e@32019 ]
"7074
[v _BF `Vb ~T0 0 e@32312 ]
"7076
[v _BGST `Vb ~T0 0 e@32405 ]
"7078
[v _BOR `Vb ~T0 0 e@32384 ]
"7080
[v _BRG16 `Vb ~T0 0 e@32195 ]
"7082
[v _BRGH `Vb ~T0 0 e@32098 ]
"7084
[v _BRGH1 `Vb ~T0 0 e@32098 ]
"7086
[v _BTOEE `Vb ~T0 0 e@31580 ]
"7088
[v _BTOEF `Vb ~T0 0 e@31572 ]
"7090
[v _BTSEE `Vb ~T0 0 e@31583 ]
"7092
[v _BTSEF `Vb ~T0 0 e@31575 ]
"7094
[v _BUSY `Vb ~T0 0 e@31524 ]
"7096
[v _C1INV `Vb ~T0 0 e@32164 ]
"7098
[v _C1OUT `Vb ~T0 0 e@32166 ]
"7100
[v _C2INV `Vb ~T0 0 e@32165 ]
"7102
[v _C2OUT `Vb ~T0 0 e@32167 ]
"7104
[v _CARRY `Vb ~T0 0 e@32448 ]
"7106
[v _CCP1 `Vb ~T0 0 e@31762 ]
"7108
[v _CCP10 `Vb ~T0 0 e@31778 ]
"7110
[v _CCP1IE `Vb ~T0 0 e@31978 ]
"7112
[v _CCP1IF `Vb ~T0 0 e@31986 ]
"7114
[v _CCP1IP `Vb ~T0 0 e@31994 ]
"7116
[v _CCP1M0 `Vb ~T0 0 e@32232 ]
"7118
[v _CCP1M1 `Vb ~T0 0 e@32233 ]
"7120
[v _CCP1M2 `Vb ~T0 0 e@32234 ]
"7122
[v _CCP1M3 `Vb ~T0 0 e@32235 ]
"7124
[v _CCP2 `Vb ~T0 0 e@31761 ]
"7126
[v _CCP2E `Vb ~T0 0 e@31783 ]
"7128
[v _CCP2IE `Vb ~T0 0 e@32000 ]
"7130
[v _CCP2IF `Vb ~T0 0 e@32008 ]
"7132
[v _CCP2IP `Vb ~T0 0 e@32016 ]
"7134
[v _CCP2M0 `Vb ~T0 0 e@32208 ]
"7136
[v _CCP2M1 `Vb ~T0 0 e@32209 ]
"7138
[v _CCP2M2 `Vb ~T0 0 e@32210 ]
"7140
[v _CCP2M3 `Vb ~T0 0 e@32211 ]
"7142
[v _CCP2_PA2 `Vb ~T0 0 e@31755 ]
"7144
[v _CCP6E `Vb ~T0 0 e@31782 ]
"7146
[v _CCP7E `Vb ~T0 0 e@31781 ]
"7148
[v _CCP8E `Vb ~T0 0 e@31780 ]
"7150
[v _CCP9E `Vb ~T0 0 e@31779 ]
"7152
[v _CFGS `Vb ~T0 0 e@32054 ]
"7154
[v _CHS0 `Vb ~T0 0 e@32274 ]
"7156
[v _CHS1 `Vb ~T0 0 e@32275 ]
"7158
[v _CHS2 `Vb ~T0 0 e@32276 ]
"7160
[v _CHS3 `Vb ~T0 0 e@32277 ]
"7162
[v _CHSN3 `Vb ~T0 0 e@32267 ]
"7164
[v _CIS `Vb ~T0 0 e@32163 ]
"7166
[v _CK `Vb ~T0 0 e@31766 ]
"7168
[v _CK1SPP `Vb ~T0 0 e@31776 ]
"7170
[v _CK2SPP `Vb ~T0 0 e@31777 ]
"7172
[v _CKE `Vb ~T0 0 e@32318 ]
"7174
[v _CKP `Vb ~T0 0 e@32308 ]
"7176
[v _CLK1EN `Vb ~T0 0 e@31516 ]
"7178
[v _CLKCFG0 `Vb ~T0 0 e@31518 ]
"7180
[v _CLKCFG1 `Vb ~T0 0 e@31519 ]
"7182
[v _CM0 `Vb ~T0 0 e@32160 ]
"7184
[v _CM1 `Vb ~T0 0 e@32161 ]
"7186
[v _CM2 `Vb ~T0 0 e@32162 ]
"7188
[v _CMEN0 `Vb ~T0 0 e@32160 ]
"7190
[v _CMEN1 `Vb ~T0 0 e@32161 ]
"7192
[v _CMEN2 `Vb ~T0 0 e@32162 ]
"7194
[v _CMIE `Vb ~T0 0 e@32006 ]
"7196
[v _CMIF `Vb ~T0 0 e@32014 ]
"7198
[v _CMIP `Vb ~T0 0 e@32022 ]
"7200
[v _CRC16EE `Vb ~T0 0 e@31578 ]
"7202
[v _CRC16EF `Vb ~T0 0 e@31570 ]
"7204
[v _CRC5EE `Vb ~T0 0 e@31577 ]
"7206
[v _CRC5EF `Vb ~T0 0 e@31569 ]
"7208
[v _CREN `Vb ~T0 0 e@32092 ]
"7210
[v _CS `Vb ~T0 0 e@31778 ]
"7212
[v _CSEN `Vb ~T0 0 e@31517 ]
"7214
[v _CSRC `Vb ~T0 0 e@32103 ]
"7216
[v _CSRC1 `Vb ~T0 0 e@32103 ]
"7218
[v _CVR0 `Vb ~T0 0 e@32168 ]
"7220
[v _CVR1 `Vb ~T0 0 e@32169 ]
"7222
[v _CVR2 `Vb ~T0 0 e@32170 ]
"7224
[v _CVR3 `Vb ~T0 0 e@32171 ]
"7226
[v _CVREF `Vb ~T0 0 e@32172 ]
"7228
[v _CVREN `Vb ~T0 0 e@32175 ]
"7230
[v _CVROE `Vb ~T0 0 e@32174 ]
"7232
[v _CVROEN `Vb ~T0 0 e@32174 ]
"7234
[v _CVRR `Vb ~T0 0 e@32173 ]
"7236
[v _CVRSS `Vb ~T0 0 e@32172 ]
"7238
[v _DA `Vb ~T0 0 e@32317 ]
"7240
[v _DATA_ADDRESS `Vb ~T0 0 e@32317 ]
"7242
[v _DC `Vb ~T0 0 e@32449 ]
"7244
[v _DC1B0 `Vb ~T0 0 e@32236 ]
"7246
[v _DC1B1 `Vb ~T0 0 e@32237 ]
"7248
[v _DC2B0 `Vb ~T0 0 e@32212 ]
"7250
[v _DC2B1 `Vb ~T0 0 e@32213 ]
"7252
[v _DFN8EE `Vb ~T0 0 e@31579 ]
"7254
[v _DFN8EF `Vb ~T0 0 e@31571 ]
"7256
[v _DIR `Vb ~T0 0 e@31586 ]
"7258
[v _DONE `Vb ~T0 0 e@32273 ]
"7260
[v _DT `Vb ~T0 0 e@31767 ]
"7262
[v _D_A `Vb ~T0 0 e@32317 ]
"7264
[v _D_NOT_A `Vb ~T0 0 e@32317 ]
"7266
[v _D_nA `Vb ~T0 0 e@32317 ]
"7268
[v _ECCPAS0 `Vb ~T0 0 e@32180 ]
"7270
[v _ECCPAS1 `Vb ~T0 0 e@32181 ]
"7272
[v _ECCPAS2 `Vb ~T0 0 e@32182 ]
"7274
[v _ECCPASE `Vb ~T0 0 e@32183 ]
"7276
[v _EEFS `Vb ~T0 0 e@32054 ]
"7278
[v _EEIE `Vb ~T0 0 e@32004 ]
"7280
[v _EEIF `Vb ~T0 0 e@32012 ]
"7282
[v _EEIP `Vb ~T0 0 e@32020 ]
"7284
[v _EEPGD `Vb ~T0 0 e@32055 ]
"7286
[v _ENDP0 `Vb ~T0 0 e@31587 ]
"7288
[v _ENDP1 `Vb ~T0 0 e@31588 ]
"7290
[v _ENDP2 `Vb ~T0 0 e@31589 ]
"7292
[v _ENDP3 `Vb ~T0 0 e@31590 ]
"7294
[v _EP0CONDIS `Vb ~T0 0 e@31619 ]
"7296
[v _EP0HSHK `Vb ~T0 0 e@31620 ]
"7298
[v _EP0INEN `Vb ~T0 0 e@31617 ]
"7300
[v _EP0OUTEN `Vb ~T0 0 e@31618 ]
"7302
[v _EP0STALL `Vb ~T0 0 e@31616 ]
"7304
[v _EP1CONDIS `Vb ~T0 0 e@31627 ]
"7306
[v _EP1HSHK `Vb ~T0 0 e@31628 ]
"7308
[v _EP1INEN `Vb ~T0 0 e@31625 ]
"7310
[v _EP1OUTEN `Vb ~T0 0 e@31626 ]
"7312
[v _EP1STALL `Vb ~T0 0 e@31624 ]
"7314
[v _EP2CONDIS `Vb ~T0 0 e@31635 ]
"7316
[v _EP2HSHK `Vb ~T0 0 e@31636 ]
"7318
[v _EP2INEN `Vb ~T0 0 e@31633 ]
"7320
[v _EP2OUTEN `Vb ~T0 0 e@31634 ]
"7322
[v _EP2STALL `Vb ~T0 0 e@31632 ]
"7324
[v _EP3CONDIS `Vb ~T0 0 e@31643 ]
"7326
[v _EP3HSHK `Vb ~T0 0 e@31644 ]
"7328
[v _EP3INEN `Vb ~T0 0 e@31641 ]
"7330
[v _EP3OUTEN `Vb ~T0 0 e@31642 ]
"7332
[v _EP3STALL `Vb ~T0 0 e@31640 ]
"7334
[v _EP4CONDIS `Vb ~T0 0 e@31651 ]
"7336
[v _EP4HSHK `Vb ~T0 0 e@31652 ]
"7338
[v _EP4INEN `Vb ~T0 0 e@31649 ]
"7340
[v _EP4OUTEN `Vb ~T0 0 e@31650 ]
"7342
[v _EP4STALL `Vb ~T0 0 e@31648 ]
"7344
[v _EP5CONDIS `Vb ~T0 0 e@31659 ]
"7346
[v _EP5HSHK `Vb ~T0 0 e@31660 ]
"7348
[v _EP5INEN `Vb ~T0 0 e@31657 ]
"7350
[v _EP5OUTEN `Vb ~T0 0 e@31658 ]
"7352
[v _EP5STALL `Vb ~T0 0 e@31656 ]
"7354
[v _EP6CONDIS `Vb ~T0 0 e@31667 ]
"7356
[v _EP6HSHK `Vb ~T0 0 e@31668 ]
"7358
[v _EP6INEN `Vb ~T0 0 e@31665 ]
"7360
[v _EP6OUTEN `Vb ~T0 0 e@31666 ]
"7362
[v _EP6STALL `Vb ~T0 0 e@31664 ]
"7364
[v _EP7CONDIS `Vb ~T0 0 e@31675 ]
"7366
[v _EP7HSHK `Vb ~T0 0 e@31676 ]
"7368
[v _EP7INEN `Vb ~T0 0 e@31673 ]
"7370
[v _EP7OUTEN `Vb ~T0 0 e@31674 ]
"7372
[v _EP7STALL `Vb ~T0 0 e@31672 ]
"7374
[v _EPCONDIS0 `Vb ~T0 0 e@31619 ]
"7376
[v _EPCONDIS1 `Vb ~T0 0 e@31627 ]
"7378
[v _EPCONDIS10 `Vb ~T0 0 e@31699 ]
"7380
[v _EPCONDIS11 `Vb ~T0 0 e@31707 ]
"7382
[v _EPCONDIS12 `Vb ~T0 0 e@31715 ]
"7384
[v _EPCONDIS13 `Vb ~T0 0 e@31723 ]
"7386
[v _EPCONDIS14 `Vb ~T0 0 e@31731 ]
"7388
[v _EPCONDIS15 `Vb ~T0 0 e@31739 ]
"7390
[v _EPCONDIS2 `Vb ~T0 0 e@31635 ]
"7392
[v _EPCONDIS3 `Vb ~T0 0 e@31643 ]
"7394
[v _EPCONDIS4 `Vb ~T0 0 e@31651 ]
"7396
[v _EPCONDIS5 `Vb ~T0 0 e@31659 ]
"7398
[v _EPCONDIS6 `Vb ~T0 0 e@31667 ]
"7400
[v _EPCONDIS7 `Vb ~T0 0 e@31675 ]
"7402
[v _EPCONDIS8 `Vb ~T0 0 e@31683 ]
"7404
[v _EPCONDIS9 `Vb ~T0 0 e@31691 ]
"7406
[v _EPHSHK0 `Vb ~T0 0 e@31620 ]
"7408
[v _EPHSHK1 `Vb ~T0 0 e@31628 ]
"7410
[v _EPHSHK10 `Vb ~T0 0 e@31700 ]
"7412
[v _EPHSHK11 `Vb ~T0 0 e@31708 ]
"7414
[v _EPHSHK12 `Vb ~T0 0 e@31716 ]
"7416
[v _EPHSHK13 `Vb ~T0 0 e@31724 ]
"7418
[v _EPHSHK14 `Vb ~T0 0 e@31732 ]
"7420
[v _EPHSHK15 `Vb ~T0 0 e@31740 ]
"7422
[v _EPHSHK2 `Vb ~T0 0 e@31636 ]
"7424
[v _EPHSHK3 `Vb ~T0 0 e@31644 ]
"7426
[v _EPHSHK4 `Vb ~T0 0 e@31652 ]
"7428
[v _EPHSHK5 `Vb ~T0 0 e@31660 ]
"7430
[v _EPHSHK6 `Vb ~T0 0 e@31668 ]
"7432
[v _EPHSHK7 `Vb ~T0 0 e@31676 ]
"7434
[v _EPHSHK8 `Vb ~T0 0 e@31684 ]
"7436
[v _EPHSHK9 `Vb ~T0 0 e@31692 ]
"7438
[v _EPINEN0 `Vb ~T0 0 e@31617 ]
"7440
[v _EPINEN1 `Vb ~T0 0 e@31625 ]
"7442
[v _EPINEN10 `Vb ~T0 0 e@31697 ]
"7444
[v _EPINEN11 `Vb ~T0 0 e@31705 ]
"7446
[v _EPINEN12 `Vb ~T0 0 e@31713 ]
"7448
[v _EPINEN13 `Vb ~T0 0 e@31721 ]
"7450
[v _EPINEN14 `Vb ~T0 0 e@31729 ]
"7452
[v _EPINEN15 `Vb ~T0 0 e@31737 ]
"7454
[v _EPINEN2 `Vb ~T0 0 e@31633 ]
"7456
[v _EPINEN3 `Vb ~T0 0 e@31641 ]
"7458
[v _EPINEN4 `Vb ~T0 0 e@31649 ]
"7460
[v _EPINEN5 `Vb ~T0 0 e@31657 ]
"7462
[v _EPINEN6 `Vb ~T0 0 e@31665 ]
"7464
[v _EPINEN7 `Vb ~T0 0 e@31673 ]
"7466
[v _EPINEN8 `Vb ~T0 0 e@31681 ]
"7468
[v _EPINEN9 `Vb ~T0 0 e@31689 ]
"7470
[v _EPOUTEN0 `Vb ~T0 0 e@31618 ]
"7472
[v _EPOUTEN1 `Vb ~T0 0 e@31626 ]
"7474
[v _EPOUTEN10 `Vb ~T0 0 e@31698 ]
"7476
[v _EPOUTEN11 `Vb ~T0 0 e@31706 ]
"7478
[v _EPOUTEN12 `Vb ~T0 0 e@31714 ]
"7480
[v _EPOUTEN13 `Vb ~T0 0 e@31722 ]
"7482
[v _EPOUTEN14 `Vb ~T0 0 e@31730 ]
"7484
[v _EPOUTEN15 `Vb ~T0 0 e@31738 ]
"7486
[v _EPOUTEN2 `Vb ~T0 0 e@31634 ]
"7488
[v _EPOUTEN3 `Vb ~T0 0 e@31642 ]
"7490
[v _EPOUTEN4 `Vb ~T0 0 e@31650 ]
"7492
[v _EPOUTEN5 `Vb ~T0 0 e@31658 ]
"7494
[v _EPOUTEN6 `Vb ~T0 0 e@31666 ]
"7496
[v _EPOUTEN7 `Vb ~T0 0 e@31674 ]
"7498
[v _EPOUTEN8 `Vb ~T0 0 e@31682 ]
"7500
[v _EPOUTEN9 `Vb ~T0 0 e@31690 ]
"7502
[v _EPSTALL0 `Vb ~T0 0 e@31616 ]
"7504
[v _EPSTALL1 `Vb ~T0 0 e@31624 ]
"7506
[v _EPSTALL10 `Vb ~T0 0 e@31696 ]
"7508
[v _EPSTALL11 `Vb ~T0 0 e@31704 ]
"7510
[v _EPSTALL12 `Vb ~T0 0 e@31712 ]
"7512
[v _EPSTALL13 `Vb ~T0 0 e@31720 ]
"7514
[v _EPSTALL14 `Vb ~T0 0 e@31728 ]
"7516
[v _EPSTALL15 `Vb ~T0 0 e@31736 ]
"7518
[v _EPSTALL2 `Vb ~T0 0 e@31632 ]
"7520
[v _EPSTALL3 `Vb ~T0 0 e@31640 ]
"7522
[v _EPSTALL4 `Vb ~T0 0 e@31648 ]
"7524
[v _EPSTALL5 `Vb ~T0 0 e@31656 ]
"7526
[v _EPSTALL6 `Vb ~T0 0 e@31664 ]
"7528
[v _EPSTALL7 `Vb ~T0 0 e@31672 ]
"7530
[v _EPSTALL8 `Vb ~T0 0 e@31680 ]
"7532
[v _EPSTALL9 `Vb ~T0 0 e@31688 ]
"7534
[v _FERR `Vb ~T0 0 e@32090 ]
"7536
[v _FLTS `Vb ~T0 0 e@32410 ]
"7538
[v _FREE `Vb ~T0 0 e@32052 ]
"7540
[v _FRM0 `Vb ~T0 0 e@31536 ]
"7542
[v _FRM1 `Vb ~T0 0 e@31537 ]
"7544
[v _FRM10 `Vb ~T0 0 e@31546 ]
"7546
[v _FRM2 `Vb ~T0 0 e@31538 ]
"7548
[v _FRM3 `Vb ~T0 0 e@31539 ]
"7550
[v _FRM4 `Vb ~T0 0 e@31540 ]
"7552
[v _FRM5 `Vb ~T0 0 e@31541 ]
"7554
[v _FRM6 `Vb ~T0 0 e@31542 ]
"7556
[v _FRM7 `Vb ~T0 0 e@31543 ]
"7558
[v _FRM8 `Vb ~T0 0 e@31544 ]
"7560
[v _FRM9 `Vb ~T0 0 e@31545 ]
"7562
[v _FSEN `Vb ~T0 0 e@31610 ]
"7564
[v _GCEN `Vb ~T0 0 e@32303 ]
"7566
[v _GIE `Vb ~T0 0 e@32663 ]
"7568
[v _GIEH `Vb ~T0 0 e@32663 ]
"7570
[v _GIEL `Vb ~T0 0 e@32662 ]
"7572
[v _GIE_GIEH `Vb ~T0 0 e@32663 ]
"7574
[v _GO `Vb ~T0 0 e@32273 ]
"7576
[v _GODONE `Vb ~T0 0 e@32273 ]
"7578
[v _GO_DONE `Vb ~T0 0 e@32273 ]
"7580
[v _GO_NOT_DONE `Vb ~T0 0 e@32273 ]
"7582
[v _GO_nDONE `Vb ~T0 0 e@32273 ]
"7584
[v _HLVDEN `Vb ~T0 0 e@32404 ]
"7586
[v _HLVDIE `Vb ~T0 0 e@32002 ]
"7588
[v _HLVDIF `Vb ~T0 0 e@32010 ]
"7590
[v _HLVDIN `Vb ~T0 0 e@31749 ]
"7592
[v _HLVDIP `Vb ~T0 0 e@32018 ]
"7594
[v _HLVDL0 `Vb ~T0 0 e@32400 ]
"7596
[v _HLVDL1 `Vb ~T0 0 e@32401 ]
"7598
[v _HLVDL2 `Vb ~T0 0 e@32402 ]
"7600
[v _HLVDL3 `Vb ~T0 0 e@32403 ]
"7602
[v _I2C_DAT `Vb ~T0 0 e@32317 ]
"7604
[v _I2C_READ `Vb ~T0 0 e@32314 ]
"7606
[v _I2C_START `Vb ~T0 0 e@32315 ]
"7608
[v _I2C_STOP `Vb ~T0 0 e@32316 ]
"7610
[v _IDLEIE `Vb ~T0 0 e@31564 ]
"7612
[v _IDLEIF `Vb ~T0 0 e@31556 ]
"7614
[v _IDLEN `Vb ~T0 0 e@32415 ]
"7616
[v _INT0 `Vb ~T0 0 e@31752 ]
"7618
[v _INT0E `Vb ~T0 0 e@32660 ]
"7620
[v _INT0F `Vb ~T0 0 e@32657 ]
"7622
[v _INT0IE `Vb ~T0 0 e@32660 ]
"7624
[v _INT0IF `Vb ~T0 0 e@32657 ]
"7626
[v _INT1 `Vb ~T0 0 e@31753 ]
"7628
[v _INT1E `Vb ~T0 0 e@32643 ]
"7630
[v _INT1F `Vb ~T0 0 e@32640 ]
"7632
[v _INT1IE `Vb ~T0 0 e@32643 ]
"7634
[v _INT1IF `Vb ~T0 0 e@32640 ]
"7636
[v _INT1IP `Vb ~T0 0 e@32646 ]
"7638
[v _INT1P `Vb ~T0 0 e@32646 ]
"7640
[v _INT2 `Vb ~T0 0 e@31754 ]
"7642
[v _INT2E `Vb ~T0 0 e@32644 ]
"7644
[v _INT2F `Vb ~T0 0 e@32641 ]
"7646
[v _INT2IE `Vb ~T0 0 e@32644 ]
"7648
[v _INT2IF `Vb ~T0 0 e@32641 ]
"7650
[v _INT2IP `Vb ~T0 0 e@32647 ]
"7652
[v _INT2P `Vb ~T0 0 e@32647 ]
"7654
[v _INTEDG0 `Vb ~T0 0 e@32654 ]
"7656
[v _INTEDG1 `Vb ~T0 0 e@32653 ]
"7658
[v _INTEDG2 `Vb ~T0 0 e@32652 ]
"7660
[v _INTSRC `Vb ~T0 0 e@31967 ]
"7662
[v _IOFS `Vb ~T0 0 e@32410 ]
"7664
[v _IPEN `Vb ~T0 0 e@32391 ]
"7666
[v _IRCF0 `Vb ~T0 0 e@32412 ]
"7668
[v _IRCF1 `Vb ~T0 0 e@32413 ]
"7670
[v _IRCF2 `Vb ~T0 0 e@32414 ]
"7672
[v _IRVST `Vb ~T0 0 e@32405 ]
"7674
[v _IVRST `Vb ~T0 0 e@32405 ]
"7676
[v _LA0 `Vb ~T0 0 e@31816 ]
"7678
[v _LA1 `Vb ~T0 0 e@31817 ]
"7680
[v _LA2 `Vb ~T0 0 e@31818 ]
"7682
[v _LA3 `Vb ~T0 0 e@31819 ]
"7684
[v _LA4 `Vb ~T0 0 e@31820 ]
"7686
[v _LA5 `Vb ~T0 0 e@31821 ]
"7688
[v _LA6 `Vb ~T0 0 e@31822 ]
"7690
[v _LA7 `Vb ~T0 0 e@31823 ]
"7692
[v _LATA0 `Vb ~T0 0 e@31816 ]
"7694
[v _LATA1 `Vb ~T0 0 e@31817 ]
"7696
[v _LATA2 `Vb ~T0 0 e@31818 ]
"7698
[v _LATA3 `Vb ~T0 0 e@31819 ]
"7700
[v _LATA4 `Vb ~T0 0 e@31820 ]
"7702
[v _LATA5 `Vb ~T0 0 e@31821 ]
"7704
[v _LATA6 `Vb ~T0 0 e@31822 ]
"7706
[v _LATA7 `Vb ~T0 0 e@31823 ]
"7708
[v _LATB0 `Vb ~T0 0 e@31824 ]
"7710
[v _LATB1 `Vb ~T0 0 e@31825 ]
"7712
[v _LATB2 `Vb ~T0 0 e@31826 ]
"7714
[v _LATB3 `Vb ~T0 0 e@31827 ]
"7716
[v _LATB4 `Vb ~T0 0 e@31828 ]
"7718
[v _LATB5 `Vb ~T0 0 e@31829 ]
"7720
[v _LATB6 `Vb ~T0 0 e@31830 ]
"7722
[v _LATB7 `Vb ~T0 0 e@31831 ]
"7724
[v _LATC0 `Vb ~T0 0 e@31832 ]
"7726
[v _LATC1 `Vb ~T0 0 e@31833 ]
"7728
[v _LATC2 `Vb ~T0 0 e@31834 ]
"7730
[v _LATC6 `Vb ~T0 0 e@31838 ]
"7732
[v _LATC7 `Vb ~T0 0 e@31839 ]
"7734
[v _LATD0 `Vb ~T0 0 e@31840 ]
"7736
[v _LATD1 `Vb ~T0 0 e@31841 ]
"7738
[v _LATD2 `Vb ~T0 0 e@31842 ]
"7740
[v _LATD3 `Vb ~T0 0 e@31843 ]
"7742
[v _LATD4 `Vb ~T0 0 e@31844 ]
"7744
[v _LATD5 `Vb ~T0 0 e@31845 ]
"7746
[v _LATD6 `Vb ~T0 0 e@31846 ]
"7748
[v _LATD7 `Vb ~T0 0 e@31847 ]
"7750
[v _LATE0 `Vb ~T0 0 e@31848 ]
"7752
[v _LATE1 `Vb ~T0 0 e@31849 ]
"7754
[v _LATE2 `Vb ~T0 0 e@31850 ]
"7756
[v _LB0 `Vb ~T0 0 e@31824 ]
"7758
[v _LB1 `Vb ~T0 0 e@31825 ]
"7760
[v _LB2 `Vb ~T0 0 e@31826 ]
"7762
[v _LB3 `Vb ~T0 0 e@31827 ]
"7764
[v _LB4 `Vb ~T0 0 e@31828 ]
"7766
[v _LB5 `Vb ~T0 0 e@31829 ]
"7768
[v _LB6 `Vb ~T0 0 e@31830 ]
"7770
[v _LB7 `Vb ~T0 0 e@31831 ]
"7772
[v _LC0 `Vb ~T0 0 e@31832 ]
"7774
[v _LC1 `Vb ~T0 0 e@31833 ]
"7776
[v _LC2 `Vb ~T0 0 e@31834 ]
"7778
[v _LC3 `Vb ~T0 0 e@31835 ]
"7780
[v _LC4 `Vb ~T0 0 e@31836 ]
"7782
[v _LC5 `Vb ~T0 0 e@31837 ]
"7784
[v _LC6 `Vb ~T0 0 e@31838 ]
"7786
[v _LC7 `Vb ~T0 0 e@31839 ]
"7788
[v _LD0 `Vb ~T0 0 e@31840 ]
"7790
[v _LD1 `Vb ~T0 0 e@31841 ]
"7792
[v _LD2 `Vb ~T0 0 e@31842 ]
"7794
[v _LD3 `Vb ~T0 0 e@31843 ]
"7796
[v _LD4 `Vb ~T0 0 e@31844 ]
"7798
[v _LD5 `Vb ~T0 0 e@31845 ]
"7800
[v _LD6 `Vb ~T0 0 e@31846 ]
"7802
[v _LD7 `Vb ~T0 0 e@31847 ]
"7804
[v _LE0 `Vb ~T0 0 e@31848 ]
"7806
[v _LE1 `Vb ~T0 0 e@31849 ]
"7808
[v _LE2 `Vb ~T0 0 e@31850 ]
"7810
[v _LE3 `Vb ~T0 0 e@31851 ]
"7812
[v _LE4 `Vb ~T0 0 e@31852 ]
"7814
[v _LE5 `Vb ~T0 0 e@31853 ]
"7816
[v _LE6 `Vb ~T0 0 e@31854 ]
"7818
[v _LE7 `Vb ~T0 0 e@31855 ]
"7820
[v _LVDEN `Vb ~T0 0 e@32404 ]
"7822
[v _LVDIE `Vb ~T0 0 e@32002 ]
"7824
[v _LVDIF `Vb ~T0 0 e@32010 ]
"7826
[v _LVDIN `Vb ~T0 0 e@31749 ]
"7828
[v _LVDIP `Vb ~T0 0 e@32018 ]
"7830
[v _LVDL0 `Vb ~T0 0 e@32400 ]
"7832
[v _LVDL1 `Vb ~T0 0 e@32401 ]
"7834
[v _LVDL2 `Vb ~T0 0 e@32402 ]
"7836
[v _LVDL3 `Vb ~T0 0 e@32403 ]
"7838
[v _LVV0 `Vb ~T0 0 e@32400 ]
"7840
[v _LVV1 `Vb ~T0 0 e@32401 ]
"7842
[v _LVV2 `Vb ~T0 0 e@32402 ]
"7844
[v _LVV3 `Vb ~T0 0 e@32403 ]
"7846
[v _NEGATIVE `Vb ~T0 0 e@32452 ]
"7848
[v _NOT_A `Vb ~T0 0 e@32317 ]
"7850
[v _NOT_ADDRESS `Vb ~T0 0 e@32317 ]
"7852
[v _NOT_BOR `Vb ~T0 0 e@32384 ]
"7854
[v _NOT_DONE `Vb ~T0 0 e@32273 ]
"7856
[v _NOT_IPEN `Vb ~T0 0 e@32391 ]
"7858
[v _NOT_PD `Vb ~T0 0 e@32386 ]
"7860
[v _NOT_POR `Vb ~T0 0 e@32385 ]
"7862
[v _NOT_RBPU `Vb ~T0 0 e@32655 ]
"7864
[v _NOT_RI `Vb ~T0 0 e@32388 ]
"7866
[v _NOT_T1SYNC `Vb ~T0 0 e@32362 ]
"7868
[v _NOT_T3SYNC `Vb ~T0 0 e@32138 ]
"7870
[v _NOT_TO `Vb ~T0 0 e@32387 ]
"7872
[v _NOT_W `Vb ~T0 0 e@32314 ]
"7874
[v _NOT_WRITE `Vb ~T0 0 e@32314 ]
"7876
[v _OERR `Vb ~T0 0 e@32089 ]
"7878
[v _OESPP `Vb ~T0 0 e@31778 ]
"7880
[v _OSC2 `Vb ~T0 0 e@31750 ]
"7882
[v _OSCFIE `Vb ~T0 0 e@32007 ]
"7884
[v _OSCFIF `Vb ~T0 0 e@32015 ]
"7886
[v _OSCFIP `Vb ~T0 0 e@32023 ]
"7888
[v _OSTS `Vb ~T0 0 e@32411 ]
"7890
[v _OV `Vb ~T0 0 e@32451 ]
"7892
[v _OVERFLOW `Vb ~T0 0 e@32451 ]
"7894
[v _P1A `Vb ~T0 0 e@31762 ]
"7896
[v _P1M0 `Vb ~T0 0 e@32238 ]
"7898
[v _P1M1 `Vb ~T0 0 e@32239 ]
"7900
[v _PA1 `Vb ~T0 0 e@31762 ]
"7902
[v _PA2 `Vb ~T0 0 e@31761 ]
"7904
[v _PA2E `Vb ~T0 0 e@31783 ]
"7906
[v _PB1E `Vb ~T0 0 e@31782 ]
"7908
[v _PB2 `Vb ~T0 0 e@31778 ]
"7910
[v _PB3E `Vb ~T0 0 e@31780 ]
"7912
[v _PC1E `Vb ~T0 0 e@31781 ]
"7914
[v _PC2 `Vb ~T0 0 e@31777 ]
"7916
[v _PC3E `Vb ~T0 0 e@31779 ]
"7918
[v _PCFG0 `Vb ~T0 0 e@32264 ]
"7920
[v _PCFG1 `Vb ~T0 0 e@32265 ]
"7922
[v _PCFG2 `Vb ~T0 0 e@32266 ]
"7924
[v _PCFG3 `Vb ~T0 0 e@32267 ]
"7926
[v _PD `Vb ~T0 0 e@32386 ]
"7928
[v _PD2 `Vb ~T0 0 e@31776 ]
"7930
[v _PDC0 `Vb ~T0 0 e@32184 ]
"7932
[v _PDC1 `Vb ~T0 0 e@32185 ]
"7934
[v _PDC2 `Vb ~T0 0 e@32186 ]
"7936
[v _PDC3 `Vb ~T0 0 e@32187 ]
"7938
[v _PDC4 `Vb ~T0 0 e@32188 ]
"7940
[v _PDC5 `Vb ~T0 0 e@32189 ]
"7942
[v _PDC6 `Vb ~T0 0 e@32190 ]
"7944
[v _PEIE `Vb ~T0 0 e@32662 ]
"7946
[v _PEIE_GIEL `Vb ~T0 0 e@32662 ]
"7948
[v _PEN `Vb ~T0 0 e@32298 ]
"7950
[v _PGC `Vb ~T0 0 e@31758 ]
"7952
[v _PGD `Vb ~T0 0 e@31759 ]
"7954
[v _PGM `Vb ~T0 0 e@31757 ]
"7956
[v _PIDEE `Vb ~T0 0 e@31576 ]
"7958
[v _PIDEF `Vb ~T0 0 e@31568 ]
"7960
[v _PKTDIS `Vb ~T0 0 e@31596 ]
"7962
[v _POR `Vb ~T0 0 e@32385 ]
"7964
[v _PPB0 `Vb ~T0 0 e@31608 ]
"7966
[v _PPB1 `Vb ~T0 0 e@31609 ]
"7968
[v _PPBI `Vb ~T0 0 e@31585 ]
"7970
[v _PPBRST `Vb ~T0 0 e@31598 ]
"7972
[v _PRSEN `Vb ~T0 0 e@32191 ]
"7974
[v _PSA `Vb ~T0 0 e@32427 ]
"7976
[v _PSPIE `Vb ~T0 0 e@31983 ]
"7978
[v _PSPIF `Vb ~T0 0 e@31991 ]
"7980
[v _PSPIP `Vb ~T0 0 e@31999 ]
"7982
[v _PSSAC0 `Vb ~T0 0 e@32178 ]
"7984
[v _PSSAC1 `Vb ~T0 0 e@32179 ]
"7986
[v _PSSBD0 `Vb ~T0 0 e@32176 ]
"7988
[v _PSSBD1 `Vb ~T0 0 e@32177 ]
"7990
[v _RA0 `Vb ~T1 0 e@31744 ]
"7992
[v _RA1 `Vb ~T1 0 e@31745 ]
"7994
[v _RA2 `Vb ~T1 0 e@31746 ]
"7996
[v _RA3 `Vb ~T1 0 e@31747 ]
"7998
[v _RA4 `Vb ~T1 0 e@31748 ]
"8000
[v _RA5 `Vb ~T1 0 e@31749 ]
"8002
[v _RA6 `Vb ~T1 0 e@31750 ]
"8004
[v _RA7 `Vb ~T0 0 e@31751 ]
"8006
[v _RB0 `Vb ~T1 0 e@31752 ]
"8008
[v _RB1 `Vb ~T1 0 e@31753 ]
"8010
[v _RB2 `Vb ~T1 0 e@31754 ]
"8012
[v _RB3 `Vb ~T1 0 e@31755 ]
"8014
[v _RB4 `Vb ~T1 0 e@31756 ]
"8016
[v _RB5 `Vb ~T1 0 e@31757 ]
"8018
[v _RB6 `Vb ~T1 0 e@31758 ]
"8020
[v _RB7 `Vb ~T1 0 e@31759 ]
"8022
[v _RBIE `Vb ~T0 0 e@32659 ]
"8024
[v _RBIF `Vb ~T0 0 e@32656 ]
"8026
[v _RBIP `Vb ~T0 0 e@32648 ]
"8028
[v _RBPU `Vb ~T0 0 e@32655 ]
"8030
[v _RC0 `Vb ~T1 0 e@31760 ]
"8032
[v _RC1 `Vb ~T1 0 e@31761 ]
"8034
[v _RC1IE `Vb ~T0 0 e@31981 ]
"8036
[v _RC1IF `Vb ~T0 0 e@31989 ]
"8038
[v _RC1IP `Vb ~T0 0 e@31997 ]
"8040
[v _RC2 `Vb ~T1 0 e@31762 ]
"8042
[v _RC3 `Vb ~T0 0 e@31763 ]
"8044
[v _RC4 `Vb ~T0 0 e@31764 ]
"8046
[v _RC5 `Vb ~T0 0 e@31765 ]
"8048
[v _RC6 `Vb ~T1 0 e@31766 ]
"8050
[v _RC7 `Vb ~T1 0 e@31767 ]
"8052
[v _RCEN `Vb ~T0 0 e@32299 ]
"8054
[v _RCIDL `Vb ~T0 0 e@32198 ]
"8056
[v _RCIE `Vb ~T0 0 e@31981 ]
"8058
[v _RCIF `Vb ~T0 0 e@31989 ]
"8060
[v _RCIP `Vb ~T0 0 e@31997 ]
"8062
[v _RCMT `Vb ~T0 0 e@32198 ]
"8064
[v _RD `Vb ~T0 0 e@32048 ]
"8066
[v _RD0 `Vb ~T1 0 e@31768 ]
"8068
[v _RD1 `Vb ~T1 0 e@31769 ]
"8070
[v _RD163 `Vb ~T0 0 e@32143 ]
"8072
[v _RD2 `Vb ~T1 0 e@31770 ]
"8074
[v _RD3 `Vb ~T1 0 e@31771 ]
"8076
[v _RD4 `Vb ~T1 0 e@31772 ]
"8078
[v _RD5 `Vb ~T1 0 e@31773 ]
"8080
[v _RD6 `Vb ~T1 0 e@31774 ]
"8082
[v _RD7 `Vb ~T1 0 e@31775 ]
"8084
[v _RDE `Vb ~T0 0 e@31776 ]
"8086
[v _RDPU `Vb ~T0 0 e@31783 ]
"8088
[v _RDSPP `Vb ~T0 0 e@31527 ]
"8090
[v _RE0 `Vb ~T1 0 e@31776 ]
"8092
[v _RE1 `Vb ~T1 0 e@31777 ]
"8094
[v _RE2 `Vb ~T1 0 e@31778 ]
"8096
[v _RE3 `Vb ~T0 0 e@31779 ]
"8098
[v _RE4 `Vb ~T0 0 e@31780 ]
"8100
[v _RE5 `Vb ~T0 0 e@31781 ]
"8102
[v _RE6 `Vb ~T0 0 e@31782 ]
"8104
[v _RE7 `Vb ~T0 0 e@31783 ]
"8106
[v _READ_WRITE `Vb ~T0 0 e@32314 ]
"8108
[v _RESUME `Vb ~T0 0 e@31594 ]
"8110
[v _RI `Vb ~T0 0 e@32388 ]
"8112
[v _RJPU `Vb ~T0 0 e@31751 ]
"8114
[v _RSEN `Vb ~T0 0 e@32297 ]
"8116
[v _RW `Vb ~T0 0 e@32314 ]
"8118
[v _RX `Vb ~T0 0 e@31767 ]
"8120
[v _RX9 `Vb ~T0 0 e@32094 ]
"8122
[v _RX9D `Vb ~T0 0 e@32088 ]
"8124
[v _RXCKP `Vb ~T0 0 e@32197 ]
"8126
[v _RXDTP `Vb ~T0 0 e@32197 ]
"8128
[v _R_NOT_W `Vb ~T0 0 e@32314 ]
"8130
[v _R_W `Vb ~T0 0 e@32314 ]
"8132
[v _R_nW `Vb ~T0 0 e@32314 ]
"8134
[v _SBOREN `Vb ~T0 0 e@32390 ]
"8136
[v _SCKP `Vb ~T0 0 e@32196 ]
"8138
[v _SCS0 `Vb ~T0 0 e@32408 ]
"8140
[v _SCS1 `Vb ~T0 0 e@32409 ]
"8142
[v _SE0 `Vb ~T0 0 e@31597 ]
"8144
[v _SEN `Vb ~T0 0 e@32296 ]
"8146
[v _SENDB `Vb ~T0 0 e@32099 ]
"8148
[v _SENDB1 `Vb ~T0 0 e@32099 ]
"8150
[v _SMP `Vb ~T0 0 e@32319 ]
"8152
[v _SOFIE `Vb ~T0 0 e@31566 ]
"8154
[v _SOFIF `Vb ~T0 0 e@31558 ]
"8156
[v _SOSCEN `Vb ~T0 0 e@32363 ]
"8158
[v _SOSCEN3 `Vb ~T0 0 e@32139 ]
"8160
[v _SPEN `Vb ~T0 0 e@32095 ]
"8162
[v _SPP0 `Vb ~T0 0 e@31768 ]
"8164
[v _SPP1 `Vb ~T0 0 e@31769 ]
"8166
[v _SPP2 `Vb ~T0 0 e@31770 ]
"8168
[v _SPP3 `Vb ~T0 0 e@31771 ]
"8170
[v _SPP4 `Vb ~T0 0 e@31772 ]
"8172
[v _SPP5 `Vb ~T0 0 e@31773 ]
"8174
[v _SPP6 `Vb ~T0 0 e@31774 ]
"8176
[v _SPP7 `Vb ~T0 0 e@31775 ]
"8178
[v _SPPBUSY `Vb ~T0 0 e@31524 ]
"8180
[v _SPPEN `Vb ~T0 0 e@31528 ]
"8182
[v _SPPIE `Vb ~T0 0 e@31983 ]
"8184
[v _SPPIF `Vb ~T0 0 e@31991 ]
"8186
[v _SPPIP `Vb ~T0 0 e@31999 ]
"8188
[v _SPPOWN `Vb ~T0 0 e@31529 ]
"8190
[v _SREN `Vb ~T0 0 e@32093 ]
"8192
[v _SRENA `Vb ~T0 0 e@32093 ]
"8194
[v _SS2 `Vb ~T0 0 e@31775 ]
"8196
[v _SSPEN `Vb ~T0 0 e@32309 ]
"8198
[v _SSPIE `Vb ~T0 0 e@31979 ]
"8200
[v _SSPIF `Vb ~T0 0 e@31987 ]
"8202
[v _SSPIP `Vb ~T0 0 e@31995 ]
"8204
[v _SSPM0 `Vb ~T0 0 e@32304 ]
"8206
[v _SSPM1 `Vb ~T0 0 e@32305 ]
"8208
[v _SSPM2 `Vb ~T0 0 e@32306 ]
"8210
[v _SSPM3 `Vb ~T0 0 e@32307 ]
"8212
[v _SSPOV `Vb ~T0 0 e@32310 ]
"8214
[v _STALLIE `Vb ~T0 0 e@31565 ]
"8216
[v _STALLIF `Vb ~T0 0 e@31557 ]
"8218
[v _START `Vb ~T0 0 e@32315 ]
"8220
[v _STKFUL `Vb ~T0 0 e@32743 ]
"8222
[v _STKOVF `Vb ~T0 0 e@32743 ]
"8224
[v _STKPTR0 `Vb ~T0 0 e@32736 ]
"8226
[v _STKPTR1 `Vb ~T0 0 e@32737 ]
"8228
[v _STKPTR2 `Vb ~T0 0 e@32738 ]
"8230
[v _STKPTR3 `Vb ~T0 0 e@32739 ]
"8232
[v _STKPTR4 `Vb ~T0 0 e@32740 ]
"8234
[v _STKUNF `Vb ~T0 0 e@32742 ]
"8236
[v _STOP `Vb ~T0 0 e@32316 ]
"8238
[v _SUSPND `Vb ~T0 0 e@31593 ]
"8240
[v _SWDTE `Vb ~T0 0 e@32392 ]
"8242
[v _SWDTEN `Vb ~T0 0 e@32392 ]
"8244
[v _SYNC `Vb ~T0 0 e@32100 ]
"8246
[v _SYNC1 `Vb ~T0 0 e@32100 ]
"8248
[v _T08BIT `Vb ~T0 0 e@32430 ]
"8250
[v _T0CKI `Vb ~T0 0 e@31748 ]
"8252
[v _T0CS `Vb ~T0 0 e@32429 ]
"8254
[v _T0IE `Vb ~T0 0 e@32661 ]
"8256
[v _T0IF `Vb ~T0 0 e@32658 ]
"8258
[v _T0IP `Vb ~T0 0 e@32650 ]
"8260
[v _T0PS0 `Vb ~T0 0 e@32424 ]
"8262
[v _T0PS1 `Vb ~T0 0 e@32425 ]
"8264
[v _T0PS2 `Vb ~T0 0 e@32426 ]
"8266
[v _T0SE `Vb ~T0 0 e@32428 ]
"8268
[v _T13CKI `Vb ~T0 0 e@31760 ]
"8270
[v _T1CKPS0 `Vb ~T0 0 e@32364 ]
"8272
[v _T1CKPS1 `Vb ~T0 0 e@32365 ]
"8274
[v _T1OSCEN `Vb ~T0 0 e@32363 ]
"8276
[v _T1OSI `Vb ~T0 0 e@31761 ]
"8278
[v _T1OSO `Vb ~T0 0 e@31760 ]
"8280
[v _T1RD16 `Vb ~T0 0 e@32367 ]
"8282
[v _T1RUN `Vb ~T0 0 e@32366 ]
"8284
[v _T1SYNC `Vb ~T0 0 e@32362 ]
"8286
[v _T2CKPS0 `Vb ~T0 0 e@32336 ]
"8288
[v _T2CKPS1 `Vb ~T0 0 e@32337 ]
"8290
[v _T2OUTPS0 `Vb ~T0 0 e@32339 ]
"8292
[v _T2OUTPS1 `Vb ~T0 0 e@32340 ]
"8294
[v _T2OUTPS2 `Vb ~T0 0 e@32341 ]
"8296
[v _T2OUTPS3 `Vb ~T0 0 e@32342 ]
"8298
[v _T3CCP1 `Vb ~T0 0 e@32139 ]
"8300
[v _T3CCP2 `Vb ~T0 0 e@32142 ]
"8302
[v _T3CKPS0 `Vb ~T0 0 e@32140 ]
"8304
[v _T3CKPS1 `Vb ~T0 0 e@32141 ]
"8306
[v _T3NSYNC `Vb ~T0 0 e@32138 ]
"8308
[v _T3RD16 `Vb ~T0 0 e@32143 ]
"8310
[v _T3SYNC `Vb ~T0 0 e@32138 ]
"8312
[v _TMR0IE `Vb ~T0 0 e@32661 ]
"8314
[v _TMR0IF `Vb ~T0 0 e@32658 ]
"8316
[v _TMR0IP `Vb ~T0 0 e@32650 ]
"8318
[v _TMR0ON `Vb ~T0 0 e@32431 ]
"8320
[v _TMR1CS `Vb ~T0 0 e@32361 ]
"8322
[v _TMR1IE `Vb ~T0 0 e@31976 ]
"8324
[v _TMR1IF `Vb ~T0 0 e@31984 ]
"8326
[v _TMR1IP `Vb ~T0 0 e@31992 ]
"8328
[v _TMR1ON `Vb ~T0 0 e@32360 ]
"8330
[v _TMR2IE `Vb ~T0 0 e@31977 ]
"8332
[v _TMR2IF `Vb ~T0 0 e@31985 ]
"8334
[v _TMR2IP `Vb ~T0 0 e@31993 ]
"8336
[v _TMR2ON `Vb ~T0 0 e@32338 ]
"8338
[v _TMR3CS `Vb ~T0 0 e@32137 ]
"8340
[v _TMR3IE `Vb ~T0 0 e@32001 ]
"8342
[v _TMR3IF `Vb ~T0 0 e@32009 ]
"8344
[v _TMR3IP `Vb ~T0 0 e@32017 ]
"8346
[v _TMR3ON `Vb ~T0 0 e@32136 ]
"8348
[v _TO `Vb ~T0 0 e@32387 ]
"8350
[v _TOUTPS0 `Vb ~T0 0 e@32339 ]
"8352
[v _TOUTPS1 `Vb ~T0 0 e@32340 ]
"8354
[v _TOUTPS2 `Vb ~T0 0 e@32341 ]
"8356
[v _TOUTPS3 `Vb ~T0 0 e@32342 ]
"8358
[v _TRISA0 `Vb ~T0 0 e@31888 ]
"8360
[v _TRISA1 `Vb ~T0 0 e@31889 ]
"8362
[v _TRISA2 `Vb ~T0 0 e@31890 ]
"8364
[v _TRISA3 `Vb ~T0 0 e@31891 ]
"8366
[v _TRISA4 `Vb ~T0 0 e@31892 ]
"8368
[v _TRISA5 `Vb ~T0 0 e@31893 ]
"8370
[v _TRISA6 `Vb ~T0 0 e@31894 ]
"8372
[v _TRISB0 `Vb ~T0 0 e@31896 ]
"8374
[v _TRISB1 `Vb ~T0 0 e@31897 ]
"8376
[v _TRISB2 `Vb ~T0 0 e@31898 ]
"8378
[v _TRISB3 `Vb ~T0 0 e@31899 ]
"8380
[v _TRISB4 `Vb ~T0 0 e@31900 ]
"8382
[v _TRISB5 `Vb ~T0 0 e@31901 ]
"8384
[v _TRISB6 `Vb ~T0 0 e@31902 ]
"8386
[v _TRISB7 `Vb ~T0 0 e@31903 ]
"8388
[v _TRISC0 `Vb ~T0 0 e@31904 ]
"8390
[v _TRISC1 `Vb ~T0 0 e@31905 ]
"8392
[v _TRISC2 `Vb ~T0 0 e@31906 ]
"8394
[v _TRISC3 `Vb ~T0 0 e@31907 ]
"8396
[v _TRISC6 `Vb ~T0 0 e@31910 ]
"8398
[v _TRISC7 `Vb ~T0 0 e@31911 ]
"8400
[v _TRISD0 `Vb ~T0 0 e@31912 ]
"8402
[v _TRISD1 `Vb ~T0 0 e@31913 ]
"8404
[v _TRISD2 `Vb ~T0 0 e@31914 ]
"8406
[v _TRISD3 `Vb ~T0 0 e@31915 ]
"8408
[v _TRISD4 `Vb ~T0 0 e@31916 ]
"8410
[v _TRISD5 `Vb ~T0 0 e@31917 ]
"8412
[v _TRISD6 `Vb ~T0 0 e@31918 ]
"8414
[v _TRISD7 `Vb ~T0 0 e@31919 ]
"8416
[v _TRISE0 `Vb ~T0 0 e@31920 ]
"8418
[v _TRISE1 `Vb ~T0 0 e@31921 ]
"8420
[v _TRISE2 `Vb ~T0 0 e@31922 ]
"8422
[v _TRMT `Vb ~T0 0 e@32097 ]
"8424
[v _TRMT1 `Vb ~T0 0 e@32097 ]
"8426
[v _TRNIE `Vb ~T0 0 e@31563 ]
"8428
[v _TRNIF `Vb ~T0 0 e@31555 ]
"8430
[v _TUN0 `Vb ~T0 0 e@31960 ]
"8432
[v _TUN1 `Vb ~T0 0 e@31961 ]
"8434
[v _TUN2 `Vb ~T0 0 e@31962 ]
"8436
[v _TUN3 `Vb ~T0 0 e@31963 ]
"8438
[v _TUN4 `Vb ~T0 0 e@31964 ]
"8440
[v _TX `Vb ~T0 0 e@31766 ]
"8442
[v _TX1IE `Vb ~T0 0 e@31980 ]
"8444
[v _TX1IF `Vb ~T0 0 e@31988 ]
"8446
[v _TX1IP `Vb ~T0 0 e@31996 ]
"8448
[v _TX9 `Vb ~T0 0 e@32102 ]
"8450
[v _TX91 `Vb ~T0 0 e@32102 ]
"8452
[v _TX9D `Vb ~T0 0 e@32096 ]
"8454
[v _TX9D1 `Vb ~T0 0 e@32096 ]
"8456
[v _TXCKP `Vb ~T0 0 e@32196 ]
"8458
[v _TXEN `Vb ~T0 0 e@32101 ]
"8460
[v _TXEN1 `Vb ~T0 0 e@32101 ]
"8462
[v _TXIE `Vb ~T0 0 e@31980 ]
"8464
[v _TXIF `Vb ~T0 0 e@31988 ]
"8466
[v _TXIP `Vb ~T0 0 e@31996 ]
"8468
[v _UA `Vb ~T0 0 e@32313 ]
"8470
[v _UERRIE `Vb ~T0 0 e@31561 ]
"8472
[v _UERRIF `Vb ~T0 0 e@31553 ]
"8474
[v _ULPWUIN `Vb ~T0 0 e@31744 ]
"8476
[v _UOEMON `Vb ~T0 0 e@31614 ]
"8478
[v _UPP0 `Vb ~T0 0 e@31608 ]
"8480
[v _UPP1 `Vb ~T0 0 e@31609 ]
"8482
[v _UPUEN `Vb ~T0 0 e@31612 ]
"8484
[v _URSTIE `Vb ~T0 0 e@31560 ]
"8486
[v _URSTIF `Vb ~T0 0 e@31552 ]
"8488
[v _USBEN `Vb ~T0 0 e@31595 ]
"8490
[v _USBIE `Vb ~T0 0 e@32005 ]
"8492
[v _USBIF `Vb ~T0 0 e@32013 ]
"8494
[v _USBIP `Vb ~T0 0 e@32021 ]
"8496
[v _UTEYE `Vb ~T0 0 e@31615 ]
"8498
[v _UTRDIS `Vb ~T0 0 e@31611 ]
"8500
[v _VCFG0 `Vb ~T0 0 e@32268 ]
"8502
[v _VCFG01 `Vb ~T0 0 e@32268 ]
"8504
[v _VCFG1 `Vb ~T0 0 e@32269 ]
"8506
[v _VCFG11 `Vb ~T0 0 e@32269 ]
"8508
[v _VDIRMAG `Vb ~T0 0 e@32407 ]
"8510
[v _VREFM `Vb ~T0 0 e@31746 ]
"8512
[v _VREFP `Vb ~T0 0 e@31747 ]
"8514
[v _W4E `Vb ~T0 0 e@32193 ]
"8516
[v _WCOL `Vb ~T0 0 e@32311 ]
"8518
[v _WR `Vb ~T0 0 e@32049 ]
"8520
[v _WRE `Vb ~T0 0 e@31777 ]
"8522
[v _WREN `Vb ~T0 0 e@32050 ]
"8524
[v _WRERR `Vb ~T0 0 e@32051 ]
"8526
[v _WRSPP `Vb ~T0 0 e@31526 ]
"8528
[v _WS0 `Vb ~T0 0 e@31512 ]
"8530
[v _WS1 `Vb ~T0 0 e@31513 ]
"8532
[v _WS2 `Vb ~T0 0 e@31514 ]
"8534
[v _WS3 `Vb ~T0 0 e@31515 ]
"8536
[v _WUE `Vb ~T0 0 e@32193 ]
"8538
[v _ZERO `Vb ~T0 0 e@32450 ]
"8540
[v _nA `Vb ~T0 0 e@32317 ]
"8542
[v _nADDRESS `Vb ~T0 0 e@32317 ]
"8544
[v _nBOR `Vb ~T0 0 e@32384 ]
"8546
[v _nDONE `Vb ~T0 0 e@32273 ]
"8548
[v _nIPEN `Vb ~T0 0 e@32391 ]
"8550
[v _nPD `Vb ~T0 0 e@32386 ]
"8552
[v _nPOR `Vb ~T0 0 e@32385 ]
"8554
[v _nRBPU `Vb ~T0 0 e@32655 ]
"8556
[v _nRI `Vb ~T0 0 e@32388 ]
"8558
[v _nT1SYNC `Vb ~T0 0 e@32362 ]
"8560
[v _nT3SYNC `Vb ~T0 0 e@32138 ]
"8562
[v _nTO `Vb ~T0 0 e@32387 ]
"8564
[v _nW `Vb ~T0 0 e@32314 ]
"8566
[v _nWRITE `Vb ~T0 0 e@32314 ]
[s S537 :1 `uc 1 :1 `uc 1 ]
[n S537 . Cap1OVF Cap2OVF ]
[u S536 `S537 1 :8 `uc 1 ]
[n S536 capstatus . . ]
"120 /opt/microchip/xc8/v1.01/include/plib/capture.h
[v _CapStatus `S536 ~T0 0 e ]
"13 /opt/microchip/xc8/v1.01/include/stddef.h
[v _errno `i ~T0 0 e ]
[s S570 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S570 . RX_NINE TX_NINE FRAME_ERROR OVERRUN_ERROR fill ]
[u S569 `uc 1 `S570 1 ]
[n S569 USART val . ]
"404 /opt/microchip/xc8/v1.01/include/plib/usart.h
[v _USART_Status `S569 ~T0 0 e ]
[s S572 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S572 . atFrontLeftEdge atFrontRightEdge atBackLeftEdge atBackRightEdge state first_time searchClockwise ]
[p mainexit ]
"170 thor.h
[v _init_sumo `(v ~T0 0 ef ]
"174
[v _wait_5s `(v ~T0 0 ef ]
"173
[v _get_sensors `(v ~T0 0 ef ]
"171
[v _sumo_move `(v ~T0 0 ef1`uc ]
"36 /opt/microchip/xc8/v1.01/include/delays.h
[v _Delay10KTCYx `(v ~T0 0 ef1`uc ]
"998 /opt/microchip/xc8/v1.01/include/plib/adc.h
[v _OpenADC `(v ~T0 0 ef3`uc`uc`uc ]
"18 /opt/microchip/xc8/v1.01/include/delays.h
[v _Delay10TCYx `(v ~T0 0 ef1`uc ]
"977 /opt/microchip/xc8/v1.01/include/plib/adc.h
[v _BusyADC `(uc ~T0 0 ef ]
"981
[v _ReadADC `(i ~T0 0 ef ]
[s S542 `uc 1 `uc 1 ]
[n S542 . LB HB ]
[s S543 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S543 . b0 b1 b2 b3 b4 b5 b6 b7 b8 b9 b10 b11 b12 b13 b14 b15 ]
[u S541 `us 1 `uc -> 2 `i `S542 1 `S543 1 ]
[n S541 . Val v byte bits ]
[; ;pic18f4550.h: 44: extern volatile unsigned char SPPDATA @ 0xF62;
"46 /opt/microchip/xc8/v1.01/include/pic18f4550.h
[; ;pic18f4550.h: 46: asm("SPPDATA equ 0F62h");
[; <" SPPDATA equ 0F62h ;# ">
[; ;pic18f4550.h: 49: extern volatile union {
[; ;pic18f4550.h: 50: struct {
[; ;pic18f4550.h: 51: unsigned DATA :8;
[; ;pic18f4550.h: 52: };
[; ;pic18f4550.h: 53: } SPPDATAbits @ 0xF62;
[; ;pic18f4550.h: 60: extern volatile unsigned char SPPCFG @ 0xF63;
"62
[; ;pic18f4550.h: 62: asm("SPPCFG equ 0F63h");
[; <" SPPCFG equ 0F63h ;# ">
[; ;pic18f4550.h: 65: extern volatile union {
[; ;pic18f4550.h: 66: struct {
[; ;pic18f4550.h: 67: unsigned WS :4;
[; ;pic18f4550.h: 68: unsigned CLK1EN :1;
[; ;pic18f4550.h: 69: unsigned CSEN :1;
[; ;pic18f4550.h: 70: unsigned CLKCFG :2;
[; ;pic18f4550.h: 71: };
[; ;pic18f4550.h: 72: struct {
[; ;pic18f4550.h: 73: unsigned WS0 :1;
[; ;pic18f4550.h: 74: unsigned WS1 :1;
[; ;pic18f4550.h: 75: unsigned WS2 :1;
[; ;pic18f4550.h: 76: unsigned WS3 :1;
[; ;pic18f4550.h: 77: unsigned :2;
[; ;pic18f4550.h: 78: unsigned CLKCFG0 :1;
[; ;pic18f4550.h: 79: unsigned CLKCFG1 :1;
[; ;pic18f4550.h: 80: };
[; ;pic18f4550.h: 81: } SPPCFGbits @ 0xF63;
[; ;pic18f4550.h: 115: extern volatile unsigned char SPPEPS @ 0xF64;
"117
[; ;pic18f4550.h: 117: asm("SPPEPS equ 0F64h");
[; <" SPPEPS equ 0F64h ;# ">
[; ;pic18f4550.h: 120: extern volatile union {
[; ;pic18f4550.h: 121: struct {
[; ;pic18f4550.h: 122: unsigned ADDR :4;
[; ;pic18f4550.h: 123: unsigned SPPBUSY :1;
[; ;pic18f4550.h: 124: unsigned :1;
[; ;pic18f4550.h: 125: unsigned WRSPP :1;
[; ;pic18f4550.h: 126: unsigned RDSPP :1;
[; ;pic18f4550.h: 127: };
[; ;pic18f4550.h: 128: struct {
[; ;pic18f4550.h: 129: unsigned ADDR0 :1;
[; ;pic18f4550.h: 130: unsigned ADDR1 :1;
[; ;pic18f4550.h: 131: unsigned ADDR2 :1;
[; ;pic18f4550.h: 132: unsigned ADDR3 :1;
[; ;pic18f4550.h: 133: };
[; ;pic18f4550.h: 134: struct {
[; ;pic18f4550.h: 135: unsigned :4;
[; ;pic18f4550.h: 136: unsigned BUSY :1;
[; ;pic18f4550.h: 137: };
[; ;pic18f4550.h: 138: } SPPEPSbits @ 0xF64;
[; ;pic18f4550.h: 169: extern volatile unsigned char SPPCON @ 0xF65;
"171
[; ;pic18f4550.h: 171: asm("SPPCON equ 0F65h");
[; <" SPPCON equ 0F65h ;# ">
[; ;pic18f4550.h: 174: extern volatile union {
[; ;pic18f4550.h: 175: struct {
[; ;pic18f4550.h: 176: unsigned SPPEN :1;
[; ;pic18f4550.h: 177: unsigned SPPOWN :1;
[; ;pic18f4550.h: 178: };
[; ;pic18f4550.h: 179: } SPPCONbits @ 0xF65;
[; ;pic18f4550.h: 189: extern volatile unsigned short UFRM @ 0xF66;
"191
[; ;pic18f4550.h: 191: asm("UFRM equ 0F66h");
[; <" UFRM equ 0F66h ;# ">
[; ;pic18f4550.h: 195: extern volatile unsigned char UFRML @ 0xF66;
"197
[; ;pic18f4550.h: 197: asm("UFRML equ 0F66h");
[; <" UFRML equ 0F66h ;# ">
[; ;pic18f4550.h: 200: extern volatile union {
[; ;pic18f4550.h: 201: struct {
[; ;pic18f4550.h: 202: unsigned FRM :8;
[; ;pic18f4550.h: 203: };
[; ;pic18f4550.h: 204: struct {
[; ;pic18f4550.h: 205: unsigned FRM0 :1;
[; ;pic18f4550.h: 206: unsigned FRM1 :1;
[; ;pic18f4550.h: 207: unsigned FRM2 :1;
[; ;pic18f4550.h: 208: unsigned FRM3 :1;
[; ;pic18f4550.h: 209: unsigned FRM4 :1;
[; ;pic18f4550.h: 210: unsigned FRM5 :1;
[; ;pic18f4550.h: 211: unsigned FRM6 :1;
[; ;pic18f4550.h: 212: unsigned FRM7 :1;
[; ;pic18f4550.h: 213: };
[; ;pic18f4550.h: 214: struct {
[; ;pic18f4550.h: 215: unsigned FRML :8;
[; ;pic18f4550.h: 216: };
[; ;pic18f4550.h: 217: } UFRMLbits @ 0xF66;
[; ;pic18f4550.h: 251: extern volatile unsigned char UFRMH @ 0xF67;
"253
[; ;pic18f4550.h: 253: asm("UFRMH equ 0F67h");
[; <" UFRMH equ 0F67h ;# ">
[; ;pic18f4550.h: 256: extern volatile union {
[; ;pic18f4550.h: 257: struct {
[; ;pic18f4550.h: 258: unsigned FRM :3;
[; ;pic18f4550.h: 259: };
[; ;pic18f4550.h: 260: struct {
[; ;pic18f4550.h: 261: unsigned FRM8 :1;
[; ;pic18f4550.h: 262: unsigned FRM9 :1;
[; ;pic18f4550.h: 263: unsigned FRM10 :1;
[; ;pic18f4550.h: 264: };
[; ;pic18f4550.h: 265: } UFRMHbits @ 0xF67;
[; ;pic18f4550.h: 281: extern volatile unsigned char UIR @ 0xF68;
"283
[; ;pic18f4550.h: 283: asm("UIR equ 0F68h");
[; <" UIR equ 0F68h ;# ">
[; ;pic18f4550.h: 286: extern volatile union {
[; ;pic18f4550.h: 287: struct {
[; ;pic18f4550.h: 288: unsigned URSTIF :1;
[; ;pic18f4550.h: 289: unsigned UERRIF :1;
[; ;pic18f4550.h: 290: unsigned ACTVIF :1;
[; ;pic18f4550.h: 291: unsigned TRNIF :1;
[; ;pic18f4550.h: 292: unsigned IDLEIF :1;
[; ;pic18f4550.h: 293: unsigned STALLIF :1;
[; ;pic18f4550.h: 294: unsigned SOFIF :1;
[; ;pic18f4550.h: 295: };
[; ;pic18f4550.h: 296: } UIRbits @ 0xF68;
[; ;pic18f4550.h: 321: extern volatile unsigned char UIE @ 0xF69;
"323
[; ;pic18f4550.h: 323: asm("UIE equ 0F69h");
[; <" UIE equ 0F69h ;# ">
[; ;pic18f4550.h: 326: extern volatile union {
[; ;pic18f4550.h: 327: struct {
[; ;pic18f4550.h: 328: unsigned URSTIE :1;
[; ;pic18f4550.h: 329: unsigned UERRIE :1;
[; ;pic18f4550.h: 330: unsigned ACTVIE :1;
[; ;pic18f4550.h: 331: unsigned TRNIE :1;
[; ;pic18f4550.h: 332: unsigned IDLEIE :1;
[; ;pic18f4550.h: 333: unsigned STALLIE :1;
[; ;pic18f4550.h: 334: unsigned SOFIE :1;
[; ;pic18f4550.h: 335: };
[; ;pic18f4550.h: 336: } UIEbits @ 0xF69;
[; ;pic18f4550.h: 361: extern volatile unsigned char UEIR @ 0xF6A;
"363
[; ;pic18f4550.h: 363: asm("UEIR equ 0F6Ah");
[; <" UEIR equ 0F6Ah ;# ">
[; ;pic18f4550.h: 366: extern volatile union {
[; ;pic18f4550.h: 367: struct {
[; ;pic18f4550.h: 368: unsigned PIDEF :1;
[; ;pic18f4550.h: 369: unsigned CRC5EF :1;
[; ;pic18f4550.h: 370: unsigned CRC16EF :1;
[; ;pic18f4550.h: 371: unsigned DFN8EF :1;
[; ;pic18f4550.h: 372: unsigned BTOEF :1;
[; ;pic18f4550.h: 373: unsigned :2;
[; ;pic18f4550.h: 374: unsigned BTSEF :1;
[; ;pic18f4550.h: 375: };
[; ;pic18f4550.h: 376: } UEIRbits @ 0xF6A;
[; ;pic18f4550.h: 398: extern volatile unsigned char UEIE @ 0xF6B;
"400
[; ;pic18f4550.h: 400: asm("UEIE equ 0F6Bh");
[; <" UEIE equ 0F6Bh ;# ">
[; ;pic18f4550.h: 403: extern volatile union {
[; ;pic18f4550.h: 404: struct {
[; ;pic18f4550.h: 405: unsigned PIDEE :1;
[; ;pic18f4550.h: 406: unsigned CRC5EE :1;
[; ;pic18f4550.h: 407: unsigned CRC16EE :1;
[; ;pic18f4550.h: 408: unsigned DFN8EE :1;
[; ;pic18f4550.h: 409: unsigned BTOEE :1;
[; ;pic18f4550.h: 410: unsigned :2;
[; ;pic18f4550.h: 411: unsigned BTSEE :1;
[; ;pic18f4550.h: 412: };
[; ;pic18f4550.h: 413: } UEIEbits @ 0xF6B;
[; ;pic18f4550.h: 435: extern volatile unsigned char USTAT @ 0xF6C;
"437
[; ;pic18f4550.h: 437: asm("USTAT equ 0F6Ch");
[; <" USTAT equ 0F6Ch ;# ">
[; ;pic18f4550.h: 440: extern volatile union {
[; ;pic18f4550.h: 441: struct {
[; ;pic18f4550.h: 442: unsigned :1;
[; ;pic18f4550.h: 443: unsigned PPBI :1;
[; ;pic18f4550.h: 444: unsigned DIR :1;
[; ;pic18f4550.h: 445: unsigned ENDP :4;
[; ;pic18f4550.h: 446: };
[; ;pic18f4550.h: 447: struct {
[; ;pic18f4550.h: 448: unsigned :3;
[; ;pic18f4550.h: 449: unsigned ENDP0 :1;
[; ;pic18f4550.h: 450: unsigned ENDP1 :1;
[; ;pic18f4550.h: 451: unsigned ENDP2 :1;
[; ;pic18f4550.h: 452: unsigned ENDP3 :1;
[; ;pic18f4550.h: 453: };
[; ;pic18f4550.h: 454: } USTATbits @ 0xF6C;
[; ;pic18f4550.h: 479: extern volatile unsigned char UCON @ 0xF6D;
"481
[; ;pic18f4550.h: 481: asm("UCON equ 0F6Dh");
[; <" UCON equ 0F6Dh ;# ">
[; ;pic18f4550.h: 484: extern volatile union {
[; ;pic18f4550.h: 485: struct {
[; ;pic18f4550.h: 486: unsigned :1;
[; ;pic18f4550.h: 487: unsigned SUSPND :1;
[; ;pic18f4550.h: 488: unsigned RESUME :1;
[; ;pic18f4550.h: 489: unsigned USBEN :1;
[; ;pic18f4550.h: 490: unsigned PKTDIS :1;
[; ;pic18f4550.h: 491: unsigned SE0 :1;
[; ;pic18f4550.h: 492: unsigned PPBRST :1;
[; ;pic18f4550.h: 493: };
[; ;pic18f4550.h: 494: } UCONbits @ 0xF6D;
[; ;pic18f4550.h: 516: extern volatile unsigned char UADDR @ 0xF6E;
"518
[; ;pic18f4550.h: 518: asm("UADDR equ 0F6Eh");
[; <" UADDR equ 0F6Eh ;# ">
[; ;pic18f4550.h: 521: extern volatile union {
[; ;pic18f4550.h: 522: struct {
[; ;pic18f4550.h: 523: unsigned ADDR :7;
[; ;pic18f4550.h: 524: };
[; ;pic18f4550.h: 525: struct {
[; ;pic18f4550.h: 526: unsigned ADDR0 :1;
[; ;pic18f4550.h: 527: unsigned ADDR1 :1;
[; ;pic18f4550.h: 528: unsigned ADDR2 :1;
[; ;pic18f4550.h: 529: unsigned ADDR3 :1;
[; ;pic18f4550.h: 530: unsigned ADDR4 :1;
[; ;pic18f4550.h: 531: unsigned ADDR5 :1;
[; ;pic18f4550.h: 532: unsigned ADDR6 :1;
[; ;pic18f4550.h: 533: };
[; ;pic18f4550.h: 534: } UADDRbits @ 0xF6E;
[; ;pic18f4550.h: 562: extern volatile unsigned char UCFG @ 0xF6F;
"564
[; ;pic18f4550.h: 564: asm("UCFG equ 0F6Fh");
[; <" UCFG equ 0F6Fh ;# ">
[; ;pic18f4550.h: 567: extern volatile union {
[; ;pic18f4550.h: 568: struct {
[; ;pic18f4550.h: 569: unsigned PPB :2;
[; ;pic18f4550.h: 570: unsigned FSEN :1;
[; ;pic18f4550.h: 571: unsigned UTRDIS :1;
[; ;pic18f4550.h: 572: unsigned UPUEN :1;
[; ;pic18f4550.h: 573: unsigned :1;
[; ;pic18f4550.h: 574: unsigned UOEMON :1;
[; ;pic18f4550.h: 575: unsigned UTEYE :1;
[; ;pic18f4550.h: 576: };
[; ;pic18f4550.h: 577: struct {
[; ;pic18f4550.h: 578: unsigned PPB0 :1;
[; ;pic18f4550.h: 579: unsigned PPB1 :1;
[; ;pic18f4550.h: 580: };
[; ;pic18f4550.h: 581: struct {
[; ;pic18f4550.h: 582: unsigned UPP0 :1;
[; ;pic18f4550.h: 583: };
[; ;pic18f4550.h: 584: struct {
[; ;pic18f4550.h: 585: unsigned :1;
[; ;pic18f4550.h: 586: unsigned UPP1 :1;
[; ;pic18f4550.h: 587: };
[; ;pic18f4550.h: 588: } UCFGbits @ 0xF6F;
[; ;pic18f4550.h: 622: extern volatile unsigned char UEP0 @ 0xF70;
"624
[; ;pic18f4550.h: 624: asm("UEP0 equ 0F70h");
[; <" UEP0 equ 0F70h ;# ">
[; ;pic18f4550.h: 627: extern volatile union {
[; ;pic18f4550.h: 628: struct {
[; ;pic18f4550.h: 629: unsigned EPSTALL :1;
[; ;pic18f4550.h: 630: unsigned EPINEN :1;
[; ;pic18f4550.h: 631: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 632: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 633: unsigned EPHSHK :1;
[; ;pic18f4550.h: 634: };
[; ;pic18f4550.h: 635: struct {
[; ;pic18f4550.h: 636: unsigned :3;
[; ;pic18f4550.h: 637: unsigned EP0CONDIS :1;
[; ;pic18f4550.h: 638: };
[; ;pic18f4550.h: 639: struct {
[; ;pic18f4550.h: 640: unsigned :4;
[; ;pic18f4550.h: 641: unsigned EP0HSHK :1;
[; ;pic18f4550.h: 642: };
[; ;pic18f4550.h: 643: struct {
[; ;pic18f4550.h: 644: unsigned :1;
[; ;pic18f4550.h: 645: unsigned EP0INEN :1;
[; ;pic18f4550.h: 646: };
[; ;pic18f4550.h: 647: struct {
[; ;pic18f4550.h: 648: unsigned :2;
[; ;pic18f4550.h: 649: unsigned EP0OUTEN :1;
[; ;pic18f4550.h: 650: };
[; ;pic18f4550.h: 651: struct {
[; ;pic18f4550.h: 652: unsigned EP0STALL :1;
[; ;pic18f4550.h: 653: };
[; ;pic18f4550.h: 654: struct {
[; ;pic18f4550.h: 655: unsigned :3;
[; ;pic18f4550.h: 656: unsigned EPCONDIS0 :1;
[; ;pic18f4550.h: 657: };
[; ;pic18f4550.h: 658: struct {
[; ;pic18f4550.h: 659: unsigned :4;
[; ;pic18f4550.h: 660: unsigned EPHSHK0 :1;
[; ;pic18f4550.h: 661: };
[; ;pic18f4550.h: 662: struct {
[; ;pic18f4550.h: 663: unsigned :1;
[; ;pic18f4550.h: 664: unsigned EPINEN0 :1;
[; ;pic18f4550.h: 665: };
[; ;pic18f4550.h: 666: struct {
[; ;pic18f4550.h: 667: unsigned :2;
[; ;pic18f4550.h: 668: unsigned EPOUTEN0 :1;
[; ;pic18f4550.h: 669: };
[; ;pic18f4550.h: 670: struct {
[; ;pic18f4550.h: 671: unsigned EPSTALL0 :1;
[; ;pic18f4550.h: 672: };
[; ;pic18f4550.h: 673: } UEP0bits @ 0xF70;
[; ;pic18f4550.h: 722: extern volatile unsigned char UEP1 @ 0xF71;
"724
[; ;pic18f4550.h: 724: asm("UEP1 equ 0F71h");
[; <" UEP1 equ 0F71h ;# ">
[; ;pic18f4550.h: 727: extern volatile union {
[; ;pic18f4550.h: 728: struct {
[; ;pic18f4550.h: 729: unsigned EPSTALL :1;
[; ;pic18f4550.h: 730: unsigned EPINEN :1;
[; ;pic18f4550.h: 731: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 732: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 733: unsigned EPHSHK :1;
[; ;pic18f4550.h: 734: };
[; ;pic18f4550.h: 735: struct {
[; ;pic18f4550.h: 736: unsigned :3;
[; ;pic18f4550.h: 737: unsigned EP1CONDIS :1;
[; ;pic18f4550.h: 738: };
[; ;pic18f4550.h: 739: struct {
[; ;pic18f4550.h: 740: unsigned :4;
[; ;pic18f4550.h: 741: unsigned EP1HSHK :1;
[; ;pic18f4550.h: 742: };
[; ;pic18f4550.h: 743: struct {
[; ;pic18f4550.h: 744: unsigned :1;
[; ;pic18f4550.h: 745: unsigned EP1INEN :1;
[; ;pic18f4550.h: 746: };
[; ;pic18f4550.h: 747: struct {
[; ;pic18f4550.h: 748: unsigned :2;
[; ;pic18f4550.h: 749: unsigned EP1OUTEN :1;
[; ;pic18f4550.h: 750: };
[; ;pic18f4550.h: 751: struct {
[; ;pic18f4550.h: 752: unsigned EP1STALL :1;
[; ;pic18f4550.h: 753: };
[; ;pic18f4550.h: 754: struct {
[; ;pic18f4550.h: 755: unsigned :3;
[; ;pic18f4550.h: 756: unsigned EPCONDIS1 :1;
[; ;pic18f4550.h: 757: };
[; ;pic18f4550.h: 758: struct {
[; ;pic18f4550.h: 759: unsigned :4;
[; ;pic18f4550.h: 760: unsigned EPHSHK1 :1;
[; ;pic18f4550.h: 761: };
[; ;pic18f4550.h: 762: struct {
[; ;pic18f4550.h: 763: unsigned :1;
[; ;pic18f4550.h: 764: unsigned EPINEN1 :1;
[; ;pic18f4550.h: 765: };
[; ;pic18f4550.h: 766: struct {
[; ;pic18f4550.h: 767: unsigned :2;
[; ;pic18f4550.h: 768: unsigned EPOUTEN1 :1;
[; ;pic18f4550.h: 769: };
[; ;pic18f4550.h: 770: struct {
[; ;pic18f4550.h: 771: unsigned EPSTALL1 :1;
[; ;pic18f4550.h: 772: };
[; ;pic18f4550.h: 773: } UEP1bits @ 0xF71;
[; ;pic18f4550.h: 822: extern volatile unsigned char UEP2 @ 0xF72;
"824
[; ;pic18f4550.h: 824: asm("UEP2 equ 0F72h");
[; <" UEP2 equ 0F72h ;# ">
[; ;pic18f4550.h: 827: extern volatile union {
[; ;pic18f4550.h: 828: struct {
[; ;pic18f4550.h: 829: unsigned EPSTALL :1;
[; ;pic18f4550.h: 830: unsigned EPINEN :1;
[; ;pic18f4550.h: 831: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 832: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 833: unsigned EPHSHK :1;
[; ;pic18f4550.h: 834: };
[; ;pic18f4550.h: 835: struct {
[; ;pic18f4550.h: 836: unsigned :3;
[; ;pic18f4550.h: 837: unsigned EP2CONDIS :1;
[; ;pic18f4550.h: 838: };
[; ;pic18f4550.h: 839: struct {
[; ;pic18f4550.h: 840: unsigned :4;
[; ;pic18f4550.h: 841: unsigned EP2HSHK :1;
[; ;pic18f4550.h: 842: };
[; ;pic18f4550.h: 843: struct {
[; ;pic18f4550.h: 844: unsigned :1;
[; ;pic18f4550.h: 845: unsigned EP2INEN :1;
[; ;pic18f4550.h: 846: };
[; ;pic18f4550.h: 847: struct {
[; ;pic18f4550.h: 848: unsigned :2;
[; ;pic18f4550.h: 849: unsigned EP2OUTEN :1;
[; ;pic18f4550.h: 850: };
[; ;pic18f4550.h: 851: struct {
[; ;pic18f4550.h: 852: unsigned EP2STALL :1;
[; ;pic18f4550.h: 853: };
[; ;pic18f4550.h: 854: struct {
[; ;pic18f4550.h: 855: unsigned :3;
[; ;pic18f4550.h: 856: unsigned EPCONDIS2 :1;
[; ;pic18f4550.h: 857: };
[; ;pic18f4550.h: 858: struct {
[; ;pic18f4550.h: 859: unsigned :4;
[; ;pic18f4550.h: 860: unsigned EPHSHK2 :1;
[; ;pic18f4550.h: 861: };
[; ;pic18f4550.h: 862: struct {
[; ;pic18f4550.h: 863: unsigned :1;
[; ;pic18f4550.h: 864: unsigned EPINEN2 :1;
[; ;pic18f4550.h: 865: };
[; ;pic18f4550.h: 866: struct {
[; ;pic18f4550.h: 867: unsigned :2;
[; ;pic18f4550.h: 868: unsigned EPOUTEN2 :1;
[; ;pic18f4550.h: 869: };
[; ;pic18f4550.h: 870: struct {
[; ;pic18f4550.h: 871: unsigned EPSTALL2 :1;
[; ;pic18f4550.h: 872: };
[; ;pic18f4550.h: 873: } UEP2bits @ 0xF72;
[; ;pic18f4550.h: 922: extern volatile unsigned char UEP3 @ 0xF73;
"924
[; ;pic18f4550.h: 924: asm("UEP3 equ 0F73h");
[; <" UEP3 equ 0F73h ;# ">
[; ;pic18f4550.h: 927: extern volatile union {
[; ;pic18f4550.h: 928: struct {
[; ;pic18f4550.h: 929: unsigned EPSTALL :1;
[; ;pic18f4550.h: 930: unsigned EPINEN :1;
[; ;pic18f4550.h: 931: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 932: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 933: unsigned EPHSHK :1;
[; ;pic18f4550.h: 934: };
[; ;pic18f4550.h: 935: struct {
[; ;pic18f4550.h: 936: unsigned :3;
[; ;pic18f4550.h: 937: unsigned EP3CONDIS :1;
[; ;pic18f4550.h: 938: };
[; ;pic18f4550.h: 939: struct {
[; ;pic18f4550.h: 940: unsigned :4;
[; ;pic18f4550.h: 941: unsigned EP3HSHK :1;
[; ;pic18f4550.h: 942: };
[; ;pic18f4550.h: 943: struct {
[; ;pic18f4550.h: 944: unsigned :1;
[; ;pic18f4550.h: 945: unsigned EP3INEN :1;
[; ;pic18f4550.h: 946: };
[; ;pic18f4550.h: 947: struct {
[; ;pic18f4550.h: 948: unsigned :2;
[; ;pic18f4550.h: 949: unsigned EP3OUTEN :1;
[; ;pic18f4550.h: 950: };
[; ;pic18f4550.h: 951: struct {
[; ;pic18f4550.h: 952: unsigned EP3STALL :1;
[; ;pic18f4550.h: 953: };
[; ;pic18f4550.h: 954: struct {
[; ;pic18f4550.h: 955: unsigned :3;
[; ;pic18f4550.h: 956: unsigned EPCONDIS3 :1;
[; ;pic18f4550.h: 957: };
[; ;pic18f4550.h: 958: struct {
[; ;pic18f4550.h: 959: unsigned :4;
[; ;pic18f4550.h: 960: unsigned EPHSHK3 :1;
[; ;pic18f4550.h: 961: };
[; ;pic18f4550.h: 962: struct {
[; ;pic18f4550.h: 963: unsigned :1;
[; ;pic18f4550.h: 964: unsigned EPINEN3 :1;
[; ;pic18f4550.h: 965: };
[; ;pic18f4550.h: 966: struct {
[; ;pic18f4550.h: 967: unsigned :2;
[; ;pic18f4550.h: 968: unsigned EPOUTEN3 :1;
[; ;pic18f4550.h: 969: };
[; ;pic18f4550.h: 970: struct {
[; ;pic18f4550.h: 971: unsigned EPSTALL3 :1;
[; ;pic18f4550.h: 972: };
[; ;pic18f4550.h: 973: } UEP3bits @ 0xF73;
[; ;pic18f4550.h: 1022: extern volatile unsigned char UEP4 @ 0xF74;
"1024
[; ;pic18f4550.h: 1024: asm("UEP4 equ 0F74h");
[; <" UEP4 equ 0F74h ;# ">
[; ;pic18f4550.h: 1027: extern volatile union {
[; ;pic18f4550.h: 1028: struct {
[; ;pic18f4550.h: 1029: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1030: unsigned EPINEN :1;
[; ;pic18f4550.h: 1031: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1032: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1033: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1034: };
[; ;pic18f4550.h: 1035: struct {
[; ;pic18f4550.h: 1036: unsigned :3;
[; ;pic18f4550.h: 1037: unsigned EP4CONDIS :1;
[; ;pic18f4550.h: 1038: };
[; ;pic18f4550.h: 1039: struct {
[; ;pic18f4550.h: 1040: unsigned :4;
[; ;pic18f4550.h: 1041: unsigned EP4HSHK :1;
[; ;pic18f4550.h: 1042: };
[; ;pic18f4550.h: 1043: struct {
[; ;pic18f4550.h: 1044: unsigned :1;
[; ;pic18f4550.h: 1045: unsigned EP4INEN :1;
[; ;pic18f4550.h: 1046: };
[; ;pic18f4550.h: 1047: struct {
[; ;pic18f4550.h: 1048: unsigned :2;
[; ;pic18f4550.h: 1049: unsigned EP4OUTEN :1;
[; ;pic18f4550.h: 1050: };
[; ;pic18f4550.h: 1051: struct {
[; ;pic18f4550.h: 1052: unsigned EP4STALL :1;
[; ;pic18f4550.h: 1053: };
[; ;pic18f4550.h: 1054: struct {
[; ;pic18f4550.h: 1055: unsigned :3;
[; ;pic18f4550.h: 1056: unsigned EPCONDIS4 :1;
[; ;pic18f4550.h: 1057: };
[; ;pic18f4550.h: 1058: struct {
[; ;pic18f4550.h: 1059: unsigned :4;
[; ;pic18f4550.h: 1060: unsigned EPHSHK4 :1;
[; ;pic18f4550.h: 1061: };
[; ;pic18f4550.h: 1062: struct {
[; ;pic18f4550.h: 1063: unsigned :1;
[; ;pic18f4550.h: 1064: unsigned EPINEN4 :1;
[; ;pic18f4550.h: 1065: };
[; ;pic18f4550.h: 1066: struct {
[; ;pic18f4550.h: 1067: unsigned :2;
[; ;pic18f4550.h: 1068: unsigned EPOUTEN4 :1;
[; ;pic18f4550.h: 1069: };
[; ;pic18f4550.h: 1070: struct {
[; ;pic18f4550.h: 1071: unsigned EPSTALL4 :1;
[; ;pic18f4550.h: 1072: };
[; ;pic18f4550.h: 1073: } UEP4bits @ 0xF74;
[; ;pic18f4550.h: 1122: extern volatile unsigned char UEP5 @ 0xF75;
"1124
[; ;pic18f4550.h: 1124: asm("UEP5 equ 0F75h");
[; <" UEP5 equ 0F75h ;# ">
[; ;pic18f4550.h: 1127: extern volatile union {
[; ;pic18f4550.h: 1128: struct {
[; ;pic18f4550.h: 1129: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1130: unsigned EPINEN :1;
[; ;pic18f4550.h: 1131: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1132: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1133: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1134: };
[; ;pic18f4550.h: 1135: struct {
[; ;pic18f4550.h: 1136: unsigned :3;
[; ;pic18f4550.h: 1137: unsigned EP5CONDIS :1;
[; ;pic18f4550.h: 1138: };
[; ;pic18f4550.h: 1139: struct {
[; ;pic18f4550.h: 1140: unsigned :4;
[; ;pic18f4550.h: 1141: unsigned EP5HSHK :1;
[; ;pic18f4550.h: 1142: };
[; ;pic18f4550.h: 1143: struct {
[; ;pic18f4550.h: 1144: unsigned :1;
[; ;pic18f4550.h: 1145: unsigned EP5INEN :1;
[; ;pic18f4550.h: 1146: };
[; ;pic18f4550.h: 1147: struct {
[; ;pic18f4550.h: 1148: unsigned :2;
[; ;pic18f4550.h: 1149: unsigned EP5OUTEN :1;
[; ;pic18f4550.h: 1150: };
[; ;pic18f4550.h: 1151: struct {
[; ;pic18f4550.h: 1152: unsigned EP5STALL :1;
[; ;pic18f4550.h: 1153: };
[; ;pic18f4550.h: 1154: struct {
[; ;pic18f4550.h: 1155: unsigned :3;
[; ;pic18f4550.h: 1156: unsigned EPCONDIS5 :1;
[; ;pic18f4550.h: 1157: };
[; ;pic18f4550.h: 1158: struct {
[; ;pic18f4550.h: 1159: unsigned :4;
[; ;pic18f4550.h: 1160: unsigned EPHSHK5 :1;
[; ;pic18f4550.h: 1161: };
[; ;pic18f4550.h: 1162: struct {
[; ;pic18f4550.h: 1163: unsigned :1;
[; ;pic18f4550.h: 1164: unsigned EPINEN5 :1;
[; ;pic18f4550.h: 1165: };
[; ;pic18f4550.h: 1166: struct {
[; ;pic18f4550.h: 1167: unsigned :2;
[; ;pic18f4550.h: 1168: unsigned EPOUTEN5 :1;
[; ;pic18f4550.h: 1169: };
[; ;pic18f4550.h: 1170: struct {
[; ;pic18f4550.h: 1171: unsigned EPSTALL5 :1;
[; ;pic18f4550.h: 1172: };
[; ;pic18f4550.h: 1173: } UEP5bits @ 0xF75;
[; ;pic18f4550.h: 1222: extern volatile unsigned char UEP6 @ 0xF76;
"1224
[; ;pic18f4550.h: 1224: asm("UEP6 equ 0F76h");
[; <" UEP6 equ 0F76h ;# ">
[; ;pic18f4550.h: 1227: extern volatile union {
[; ;pic18f4550.h: 1228: struct {
[; ;pic18f4550.h: 1229: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1230: unsigned EPINEN :1;
[; ;pic18f4550.h: 1231: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1232: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1233: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1234: };
[; ;pic18f4550.h: 1235: struct {
[; ;pic18f4550.h: 1236: unsigned :3;
[; ;pic18f4550.h: 1237: unsigned EP6CONDIS :1;
[; ;pic18f4550.h: 1238: };
[; ;pic18f4550.h: 1239: struct {
[; ;pic18f4550.h: 1240: unsigned :4;
[; ;pic18f4550.h: 1241: unsigned EP6HSHK :1;
[; ;pic18f4550.h: 1242: };
[; ;pic18f4550.h: 1243: struct {
[; ;pic18f4550.h: 1244: unsigned :1;
[; ;pic18f4550.h: 1245: unsigned EP6INEN :1;
[; ;pic18f4550.h: 1246: };
[; ;pic18f4550.h: 1247: struct {
[; ;pic18f4550.h: 1248: unsigned :2;
[; ;pic18f4550.h: 1249: unsigned EP6OUTEN :1;
[; ;pic18f4550.h: 1250: };
[; ;pic18f4550.h: 1251: struct {
[; ;pic18f4550.h: 1252: unsigned EP6STALL :1;
[; ;pic18f4550.h: 1253: };
[; ;pic18f4550.h: 1254: struct {
[; ;pic18f4550.h: 1255: unsigned :3;
[; ;pic18f4550.h: 1256: unsigned EPCONDIS6 :1;
[; ;pic18f4550.h: 1257: };
[; ;pic18f4550.h: 1258: struct {
[; ;pic18f4550.h: 1259: unsigned :4;
[; ;pic18f4550.h: 1260: unsigned EPHSHK6 :1;
[; ;pic18f4550.h: 1261: };
[; ;pic18f4550.h: 1262: struct {
[; ;pic18f4550.h: 1263: unsigned :1;
[; ;pic18f4550.h: 1264: unsigned EPINEN6 :1;
[; ;pic18f4550.h: 1265: };
[; ;pic18f4550.h: 1266: struct {
[; ;pic18f4550.h: 1267: unsigned :2;
[; ;pic18f4550.h: 1268: unsigned EPOUTEN6 :1;
[; ;pic18f4550.h: 1269: };
[; ;pic18f4550.h: 1270: struct {
[; ;pic18f4550.h: 1271: unsigned EPSTALL6 :1;
[; ;pic18f4550.h: 1272: };
[; ;pic18f4550.h: 1273: } UEP6bits @ 0xF76;
[; ;pic18f4550.h: 1322: extern volatile unsigned char UEP7 @ 0xF77;
"1324
[; ;pic18f4550.h: 1324: asm("UEP7 equ 0F77h");
[; <" UEP7 equ 0F77h ;# ">
[; ;pic18f4550.h: 1327: extern volatile union {
[; ;pic18f4550.h: 1328: struct {
[; ;pic18f4550.h: 1329: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1330: unsigned EPINEN :1;
[; ;pic18f4550.h: 1331: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1332: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1333: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1334: };
[; ;pic18f4550.h: 1335: struct {
[; ;pic18f4550.h: 1336: unsigned :3;
[; ;pic18f4550.h: 1337: unsigned EP7CONDIS :1;
[; ;pic18f4550.h: 1338: };
[; ;pic18f4550.h: 1339: struct {
[; ;pic18f4550.h: 1340: unsigned :4;
[; ;pic18f4550.h: 1341: unsigned EP7HSHK :1;
[; ;pic18f4550.h: 1342: };
[; ;pic18f4550.h: 1343: struct {
[; ;pic18f4550.h: 1344: unsigned :1;
[; ;pic18f4550.h: 1345: unsigned EP7INEN :1;
[; ;pic18f4550.h: 1346: };
[; ;pic18f4550.h: 1347: struct {
[; ;pic18f4550.h: 1348: unsigned :2;
[; ;pic18f4550.h: 1349: unsigned EP7OUTEN :1;
[; ;pic18f4550.h: 1350: };
[; ;pic18f4550.h: 1351: struct {
[; ;pic18f4550.h: 1352: unsigned EP7STALL :1;
[; ;pic18f4550.h: 1353: };
[; ;pic18f4550.h: 1354: struct {
[; ;pic18f4550.h: 1355: unsigned :3;
[; ;pic18f4550.h: 1356: unsigned EPCONDIS7 :1;
[; ;pic18f4550.h: 1357: };
[; ;pic18f4550.h: 1358: struct {
[; ;pic18f4550.h: 1359: unsigned :4;
[; ;pic18f4550.h: 1360: unsigned EPHSHK7 :1;
[; ;pic18f4550.h: 1361: };
[; ;pic18f4550.h: 1362: struct {
[; ;pic18f4550.h: 1363: unsigned :1;
[; ;pic18f4550.h: 1364: unsigned EPINEN7 :1;
[; ;pic18f4550.h: 1365: };
[; ;pic18f4550.h: 1366: struct {
[; ;pic18f4550.h: 1367: unsigned :2;
[; ;pic18f4550.h: 1368: unsigned EPOUTEN7 :1;
[; ;pic18f4550.h: 1369: };
[; ;pic18f4550.h: 1370: struct {
[; ;pic18f4550.h: 1371: unsigned EPSTALL7 :1;
[; ;pic18f4550.h: 1372: };
[; ;pic18f4550.h: 1373: } UEP7bits @ 0xF77;
[; ;pic18f4550.h: 1422: extern volatile unsigned char UEP8 @ 0xF78;
"1424
[; ;pic18f4550.h: 1424: asm("UEP8 equ 0F78h");
[; <" UEP8 equ 0F78h ;# ">
[; ;pic18f4550.h: 1427: extern volatile union {
[; ;pic18f4550.h: 1428: struct {
[; ;pic18f4550.h: 1429: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1430: unsigned EPINEN :1;
[; ;pic18f4550.h: 1431: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1432: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1433: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1434: };
[; ;pic18f4550.h: 1435: struct {
[; ;pic18f4550.h: 1436: unsigned :3;
[; ;pic18f4550.h: 1437: unsigned EPCONDIS8 :1;
[; ;pic18f4550.h: 1438: };
[; ;pic18f4550.h: 1439: struct {
[; ;pic18f4550.h: 1440: unsigned :4;
[; ;pic18f4550.h: 1441: unsigned EPHSHK8 :1;
[; ;pic18f4550.h: 1442: };
[; ;pic18f4550.h: 1443: struct {
[; ;pic18f4550.h: 1444: unsigned :1;
[; ;pic18f4550.h: 1445: unsigned EPINEN8 :1;
[; ;pic18f4550.h: 1446: };
[; ;pic18f4550.h: 1447: struct {
[; ;pic18f4550.h: 1448: unsigned :2;
[; ;pic18f4550.h: 1449: unsigned EPOUTEN8 :1;
[; ;pic18f4550.h: 1450: };
[; ;pic18f4550.h: 1451: struct {
[; ;pic18f4550.h: 1452: unsigned EPSTALL8 :1;
[; ;pic18f4550.h: 1453: };
[; ;pic18f4550.h: 1454: } UEP8bits @ 0xF78;
[; ;pic18f4550.h: 1488: extern volatile unsigned char UEP9 @ 0xF79;
"1490
[; ;pic18f4550.h: 1490: asm("UEP9 equ 0F79h");
[; <" UEP9 equ 0F79h ;# ">
[; ;pic18f4550.h: 1493: extern volatile union {
[; ;pic18f4550.h: 1494: struct {
[; ;pic18f4550.h: 1495: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1496: unsigned EPINEN :1;
[; ;pic18f4550.h: 1497: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1498: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1499: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1500: };
[; ;pic18f4550.h: 1501: struct {
[; ;pic18f4550.h: 1502: unsigned :3;
[; ;pic18f4550.h: 1503: unsigned EPCONDIS9 :1;
[; ;pic18f4550.h: 1504: };
[; ;pic18f4550.h: 1505: struct {
[; ;pic18f4550.h: 1506: unsigned :4;
[; ;pic18f4550.h: 1507: unsigned EPHSHK9 :1;
[; ;pic18f4550.h: 1508: };
[; ;pic18f4550.h: 1509: struct {
[; ;pic18f4550.h: 1510: unsigned :1;
[; ;pic18f4550.h: 1511: unsigned EPINEN9 :1;
[; ;pic18f4550.h: 1512: };
[; ;pic18f4550.h: 1513: struct {
[; ;pic18f4550.h: 1514: unsigned :2;
[; ;pic18f4550.h: 1515: unsigned EPOUTEN9 :1;
[; ;pic18f4550.h: 1516: };
[; ;pic18f4550.h: 1517: struct {
[; ;pic18f4550.h: 1518: unsigned EPSTALL9 :1;
[; ;pic18f4550.h: 1519: };
[; ;pic18f4550.h: 1520: } UEP9bits @ 0xF79;
[; ;pic18f4550.h: 1554: extern volatile unsigned char UEP10 @ 0xF7A;
"1556
[; ;pic18f4550.h: 1556: asm("UEP10 equ 0F7Ah");
[; <" UEP10 equ 0F7Ah ;# ">
[; ;pic18f4550.h: 1559: extern volatile union {
[; ;pic18f4550.h: 1560: struct {
[; ;pic18f4550.h: 1561: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1562: unsigned EPINEN :1;
[; ;pic18f4550.h: 1563: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1564: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1565: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1566: };
[; ;pic18f4550.h: 1567: struct {
[; ;pic18f4550.h: 1568: unsigned :3;
[; ;pic18f4550.h: 1569: unsigned EPCONDIS10 :1;
[; ;pic18f4550.h: 1570: };
[; ;pic18f4550.h: 1571: struct {
[; ;pic18f4550.h: 1572: unsigned :4;
[; ;pic18f4550.h: 1573: unsigned EPHSHK10 :1;
[; ;pic18f4550.h: 1574: };
[; ;pic18f4550.h: 1575: struct {
[; ;pic18f4550.h: 1576: unsigned :1;
[; ;pic18f4550.h: 1577: unsigned EPINEN10 :1;
[; ;pic18f4550.h: 1578: };
[; ;pic18f4550.h: 1579: struct {
[; ;pic18f4550.h: 1580: unsigned :2;
[; ;pic18f4550.h: 1581: unsigned EPOUTEN10 :1;
[; ;pic18f4550.h: 1582: };
[; ;pic18f4550.h: 1583: struct {
[; ;pic18f4550.h: 1584: unsigned EPSTALL10 :1;
[; ;pic18f4550.h: 1585: };
[; ;pic18f4550.h: 1586: } UEP10bits @ 0xF7A;
[; ;pic18f4550.h: 1620: extern volatile unsigned char UEP11 @ 0xF7B;
"1622
[; ;pic18f4550.h: 1622: asm("UEP11 equ 0F7Bh");
[; <" UEP11 equ 0F7Bh ;# ">
[; ;pic18f4550.h: 1625: extern volatile union {
[; ;pic18f4550.h: 1626: struct {
[; ;pic18f4550.h: 1627: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1628: unsigned EPINEN :1;
[; ;pic18f4550.h: 1629: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1630: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1631: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1632: };
[; ;pic18f4550.h: 1633: struct {
[; ;pic18f4550.h: 1634: unsigned :3;
[; ;pic18f4550.h: 1635: unsigned EPCONDIS11 :1;
[; ;pic18f4550.h: 1636: };
[; ;pic18f4550.h: 1637: struct {
[; ;pic18f4550.h: 1638: unsigned :4;
[; ;pic18f4550.h: 1639: unsigned EPHSHK11 :1;
[; ;pic18f4550.h: 1640: };
[; ;pic18f4550.h: 1641: struct {
[; ;pic18f4550.h: 1642: unsigned :1;
[; ;pic18f4550.h: 1643: unsigned EPINEN11 :1;
[; ;pic18f4550.h: 1644: };
[; ;pic18f4550.h: 1645: struct {
[; ;pic18f4550.h: 1646: unsigned :2;
[; ;pic18f4550.h: 1647: unsigned EPOUTEN11 :1;
[; ;pic18f4550.h: 1648: };
[; ;pic18f4550.h: 1649: struct {
[; ;pic18f4550.h: 1650: unsigned EPSTALL11 :1;
[; ;pic18f4550.h: 1651: };
[; ;pic18f4550.h: 1652: } UEP11bits @ 0xF7B;
[; ;pic18f4550.h: 1686: extern volatile unsigned char UEP12 @ 0xF7C;
"1688
[; ;pic18f4550.h: 1688: asm("UEP12 equ 0F7Ch");
[; <" UEP12 equ 0F7Ch ;# ">
[; ;pic18f4550.h: 1691: extern volatile union {
[; ;pic18f4550.h: 1692: struct {
[; ;pic18f4550.h: 1693: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1694: unsigned EPINEN :1;
[; ;pic18f4550.h: 1695: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1696: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1697: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1698: };
[; ;pic18f4550.h: 1699: struct {
[; ;pic18f4550.h: 1700: unsigned :3;
[; ;pic18f4550.h: 1701: unsigned EPCONDIS12 :1;
[; ;pic18f4550.h: 1702: };
[; ;pic18f4550.h: 1703: struct {
[; ;pic18f4550.h: 1704: unsigned :4;
[; ;pic18f4550.h: 1705: unsigned EPHSHK12 :1;
[; ;pic18f4550.h: 1706: };
[; ;pic18f4550.h: 1707: struct {
[; ;pic18f4550.h: 1708: unsigned :1;
[; ;pic18f4550.h: 1709: unsigned EPINEN12 :1;
[; ;pic18f4550.h: 1710: };
[; ;pic18f4550.h: 1711: struct {
[; ;pic18f4550.h: 1712: unsigned :2;
[; ;pic18f4550.h: 1713: unsigned EPOUTEN12 :1;
[; ;pic18f4550.h: 1714: };
[; ;pic18f4550.h: 1715: struct {
[; ;pic18f4550.h: 1716: unsigned EPSTALL12 :1;
[; ;pic18f4550.h: 1717: };
[; ;pic18f4550.h: 1718: } UEP12bits @ 0xF7C;
[; ;pic18f4550.h: 1752: extern volatile unsigned char UEP13 @ 0xF7D;
"1754
[; ;pic18f4550.h: 1754: asm("UEP13 equ 0F7Dh");
[; <" UEP13 equ 0F7Dh ;# ">
[; ;pic18f4550.h: 1757: extern volatile union {
[; ;pic18f4550.h: 1758: struct {
[; ;pic18f4550.h: 1759: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1760: unsigned EPINEN :1;
[; ;pic18f4550.h: 1761: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1762: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1763: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1764: };
[; ;pic18f4550.h: 1765: struct {
[; ;pic18f4550.h: 1766: unsigned :3;
[; ;pic18f4550.h: 1767: unsigned EPCONDIS13 :1;
[; ;pic18f4550.h: 1768: };
[; ;pic18f4550.h: 1769: struct {
[; ;pic18f4550.h: 1770: unsigned :4;
[; ;pic18f4550.h: 1771: unsigned EPHSHK13 :1;
[; ;pic18f4550.h: 1772: };
[; ;pic18f4550.h: 1773: struct {
[; ;pic18f4550.h: 1774: unsigned :1;
[; ;pic18f4550.h: 1775: unsigned EPINEN13 :1;
[; ;pic18f4550.h: 1776: };
[; ;pic18f4550.h: 1777: struct {
[; ;pic18f4550.h: 1778: unsigned :2;
[; ;pic18f4550.h: 1779: unsigned EPOUTEN13 :1;
[; ;pic18f4550.h: 1780: };
[; ;pic18f4550.h: 1781: struct {
[; ;pic18f4550.h: 1782: unsigned EPSTALL13 :1;
[; ;pic18f4550.h: 1783: };
[; ;pic18f4550.h: 1784: } UEP13bits @ 0xF7D;
[; ;pic18f4550.h: 1818: extern volatile unsigned char UEP14 @ 0xF7E;
"1820
[; ;pic18f4550.h: 1820: asm("UEP14 equ 0F7Eh");
[; <" UEP14 equ 0F7Eh ;# ">
[; ;pic18f4550.h: 1823: extern volatile union {
[; ;pic18f4550.h: 1824: struct {
[; ;pic18f4550.h: 1825: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1826: unsigned EPINEN :1;
[; ;pic18f4550.h: 1827: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1828: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1829: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1830: };
[; ;pic18f4550.h: 1831: struct {
[; ;pic18f4550.h: 1832: unsigned :3;
[; ;pic18f4550.h: 1833: unsigned EPCONDIS14 :1;
[; ;pic18f4550.h: 1834: };
[; ;pic18f4550.h: 1835: struct {
[; ;pic18f4550.h: 1836: unsigned :4;
[; ;pic18f4550.h: 1837: unsigned EPHSHK14 :1;
[; ;pic18f4550.h: 1838: };
[; ;pic18f4550.h: 1839: struct {
[; ;pic18f4550.h: 1840: unsigned :1;
[; ;pic18f4550.h: 1841: unsigned EPINEN14 :1;
[; ;pic18f4550.h: 1842: };
[; ;pic18f4550.h: 1843: struct {
[; ;pic18f4550.h: 1844: unsigned :2;
[; ;pic18f4550.h: 1845: unsigned EPOUTEN14 :1;
[; ;pic18f4550.h: 1846: };
[; ;pic18f4550.h: 1847: struct {
[; ;pic18f4550.h: 1848: unsigned EPSTALL14 :1;
[; ;pic18f4550.h: 1849: };
[; ;pic18f4550.h: 1850: } UEP14bits @ 0xF7E;
[; ;pic18f4550.h: 1884: extern volatile unsigned char UEP15 @ 0xF7F;
"1886
[; ;pic18f4550.h: 1886: asm("UEP15 equ 0F7Fh");
[; <" UEP15 equ 0F7Fh ;# ">
[; ;pic18f4550.h: 1889: extern volatile union {
[; ;pic18f4550.h: 1890: struct {
[; ;pic18f4550.h: 1891: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1892: unsigned EPINEN :1;
[; ;pic18f4550.h: 1893: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1894: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1895: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1896: };
[; ;pic18f4550.h: 1897: struct {
[; ;pic18f4550.h: 1898: unsigned :3;
[; ;pic18f4550.h: 1899: unsigned EPCONDIS15 :1;
[; ;pic18f4550.h: 1900: };
[; ;pic18f4550.h: 1901: struct {
[; ;pic18f4550.h: 1902: unsigned :4;
[; ;pic18f4550.h: 1903: unsigned EPHSHK15 :1;
[; ;pic18f4550.h: 1904: };
[; ;pic18f4550.h: 1905: struct {
[; ;pic18f4550.h: 1906: unsigned :1;
[; ;pic18f4550.h: 1907: unsigned EPINEN15 :1;
[; ;pic18f4550.h: 1908: };
[; ;pic18f4550.h: 1909: struct {
[; ;pic18f4550.h: 1910: unsigned :2;
[; ;pic18f4550.h: 1911: unsigned EPOUTEN15 :1;
[; ;pic18f4550.h: 1912: };
[; ;pic18f4550.h: 1913: struct {
[; ;pic18f4550.h: 1914: unsigned EPSTALL15 :1;
[; ;pic18f4550.h: 1915: };
[; ;pic18f4550.h: 1916: } UEP15bits @ 0xF7F;
[; ;pic18f4550.h: 1950: extern volatile unsigned char PORTA @ 0xF80;
"1952
[; ;pic18f4550.h: 1952: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4550.h: 1955: extern volatile union {
[; ;pic18f4550.h: 1956: struct {
[; ;pic18f4550.h: 1957: unsigned RA0 :1;
[; ;pic18f4550.h: 1958: unsigned RA1 :1;
[; ;pic18f4550.h: 1959: unsigned RA2 :1;
[; ;pic18f4550.h: 1960: unsigned RA3 :1;
[; ;pic18f4550.h: 1961: unsigned RA4 :1;
[; ;pic18f4550.h: 1962: unsigned RA5 :1;
[; ;pic18f4550.h: 1963: unsigned RA6 :1;
[; ;pic18f4550.h: 1964: };
[; ;pic18f4550.h: 1965: struct {
[; ;pic18f4550.h: 1966: unsigned AN0 :1;
[; ;pic18f4550.h: 1967: unsigned AN1 :1;
[; ;pic18f4550.h: 1968: unsigned AN2 :1;
[; ;pic18f4550.h: 1969: unsigned AN3 :1;
[; ;pic18f4550.h: 1970: unsigned T0CKI :1;
[; ;pic18f4550.h: 1971: unsigned AN4 :1;
[; ;pic18f4550.h: 1972: unsigned OSC2 :1;
[; ;pic18f4550.h: 1973: };
[; ;pic18f4550.h: 1974: struct {
[; ;pic18f4550.h: 1975: unsigned :2;
[; ;pic18f4550.h: 1976: unsigned VREFM :1;
[; ;pic18f4550.h: 1977: unsigned VREFP :1;
[; ;pic18f4550.h: 1978: unsigned :1;
[; ;pic18f4550.h: 1979: unsigned LVDIN :1;
[; ;pic18f4550.h: 1980: };
[; ;pic18f4550.h: 1981: struct {
[; ;pic18f4550.h: 1982: unsigned :5;
[; ;pic18f4550.h: 1983: unsigned HLVDIN :1;
[; ;pic18f4550.h: 1984: };
[; ;pic18f4550.h: 1985: struct {
[; ;pic18f4550.h: 1986: unsigned :7;
[; ;pic18f4550.h: 1987: unsigned RA7 :1;
[; ;pic18f4550.h: 1988: };
[; ;pic18f4550.h: 1989: struct {
[; ;pic18f4550.h: 1990: unsigned :7;
[; ;pic18f4550.h: 1991: unsigned RJPU :1;
[; ;pic18f4550.h: 1992: };
[; ;pic18f4550.h: 1993: struct {
[; ;pic18f4550.h: 1994: unsigned ULPWUIN :1;
[; ;pic18f4550.h: 1995: };
[; ;pic18f4550.h: 1996: } PORTAbits @ 0xF80;
[; ;pic18f4550.h: 2063: extern volatile unsigned char PORTB @ 0xF81;
"2065
[; ;pic18f4550.h: 2065: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4550.h: 2068: extern volatile union {
[; ;pic18f4550.h: 2069: struct {
[; ;pic18f4550.h: 2070: unsigned RB0 :1;
[; ;pic18f4550.h: 2071: unsigned RB1 :1;
[; ;pic18f4550.h: 2072: unsigned RB2 :1;
[; ;pic18f4550.h: 2073: unsigned RB3 :1;
[; ;pic18f4550.h: 2074: unsigned RB4 :1;
[; ;pic18f4550.h: 2075: unsigned RB5 :1;
[; ;pic18f4550.h: 2076: unsigned RB6 :1;
[; ;pic18f4550.h: 2077: unsigned RB7 :1;
[; ;pic18f4550.h: 2078: };
[; ;pic18f4550.h: 2079: struct {
[; ;pic18f4550.h: 2080: unsigned INT0 :1;
[; ;pic18f4550.h: 2081: unsigned INT1 :1;
[; ;pic18f4550.h: 2082: unsigned INT2 :1;
[; ;pic18f4550.h: 2083: unsigned :2;
[; ;pic18f4550.h: 2084: unsigned PGM :1;
[; ;pic18f4550.h: 2085: unsigned PGC :1;
[; ;pic18f4550.h: 2086: unsigned PGD :1;
[; ;pic18f4550.h: 2087: };
[; ;pic18f4550.h: 2088: struct {
[; ;pic18f4550.h: 2089: unsigned :3;
[; ;pic18f4550.h: 2090: unsigned CCP2_PA2 :1;
[; ;pic18f4550.h: 2091: };
[; ;pic18f4550.h: 2092: } PORTBbits @ 0xF81;
[; ;pic18f4550.h: 2141: extern volatile unsigned char PORTC @ 0xF82;
"2143
[; ;pic18f4550.h: 2143: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4550.h: 2146: extern volatile union {
[; ;pic18f4550.h: 2147: struct {
[; ;pic18f4550.h: 2148: unsigned RC0 :1;
[; ;pic18f4550.h: 2149: unsigned RC1 :1;
[; ;pic18f4550.h: 2150: unsigned RC2 :1;
[; ;pic18f4550.h: 2151: unsigned :1;
[; ;pic18f4550.h: 2152: unsigned RC4 :1;
[; ;pic18f4550.h: 2153: unsigned RC5 :1;
[; ;pic18f4550.h: 2154: unsigned RC6 :1;
[; ;pic18f4550.h: 2155: unsigned RC7 :1;
[; ;pic18f4550.h: 2156: };
[; ;pic18f4550.h: 2157: struct {
[; ;pic18f4550.h: 2158: unsigned T1OSO :1;
[; ;pic18f4550.h: 2159: unsigned T1OSI :1;
[; ;pic18f4550.h: 2160: unsigned CCP1 :1;
[; ;pic18f4550.h: 2161: unsigned :3;
[; ;pic18f4550.h: 2162: unsigned TX :1;
[; ;pic18f4550.h: 2163: unsigned RX :1;
[; ;pic18f4550.h: 2164: };
[; ;pic18f4550.h: 2165: struct {
[; ;pic18f4550.h: 2166: unsigned T13CKI :1;
[; ;pic18f4550.h: 2167: unsigned :1;
[; ;pic18f4550.h: 2168: unsigned P1A :1;
[; ;pic18f4550.h: 2169: unsigned :3;
[; ;pic18f4550.h: 2170: unsigned CK :1;
[; ;pic18f4550.h: 2171: unsigned DT :1;
[; ;pic18f4550.h: 2172: };
[; ;pic18f4550.h: 2173: struct {
[; ;pic18f4550.h: 2174: unsigned :1;
[; ;pic18f4550.h: 2175: unsigned CCP2 :1;
[; ;pic18f4550.h: 2176: };
[; ;pic18f4550.h: 2177: struct {
[; ;pic18f4550.h: 2178: unsigned :2;
[; ;pic18f4550.h: 2179: unsigned PA1 :1;
[; ;pic18f4550.h: 2180: };
[; ;pic18f4550.h: 2181: struct {
[; ;pic18f4550.h: 2182: unsigned :1;
[; ;pic18f4550.h: 2183: unsigned PA2 :1;
[; ;pic18f4550.h: 2184: };
[; ;pic18f4550.h: 2185: struct {
[; ;pic18f4550.h: 2186: unsigned :3;
[; ;pic18f4550.h: 2187: unsigned RC3 :1;
[; ;pic18f4550.h: 2188: };
[; ;pic18f4550.h: 2189: } PORTCbits @ 0xF82;
[; ;pic18f4550.h: 2253: extern volatile unsigned char PORTD @ 0xF83;
"2255
[; ;pic18f4550.h: 2255: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4550.h: 2258: extern volatile union {
[; ;pic18f4550.h: 2259: struct {
[; ;pic18f4550.h: 2260: unsigned RD0 :1;
[; ;pic18f4550.h: 2261: unsigned RD1 :1;
[; ;pic18f4550.h: 2262: unsigned RD2 :1;
[; ;pic18f4550.h: 2263: unsigned RD3 :1;
[; ;pic18f4550.h: 2264: unsigned RD4 :1;
[; ;pic18f4550.h: 2265: unsigned RD5 :1;
[; ;pic18f4550.h: 2266: unsigned RD6 :1;
[; ;pic18f4550.h: 2267: unsigned RD7 :1;
[; ;pic18f4550.h: 2268: };
[; ;pic18f4550.h: 2269: struct {
[; ;pic18f4550.h: 2270: unsigned SPP0 :1;
[; ;pic18f4550.h: 2271: unsigned SPP1 :1;
[; ;pic18f4550.h: 2272: unsigned SPP2 :1;
[; ;pic18f4550.h: 2273: unsigned SPP3 :1;
[; ;pic18f4550.h: 2274: unsigned SPP4 :1;
[; ;pic18f4550.h: 2275: unsigned SPP5 :1;
[; ;pic18f4550.h: 2276: unsigned SPP6 :1;
[; ;pic18f4550.h: 2277: unsigned SPP7 :1;
[; ;pic18f4550.h: 2278: };
[; ;pic18f4550.h: 2279: struct {
[; ;pic18f4550.h: 2280: unsigned :7;
[; ;pic18f4550.h: 2281: unsigned SS2 :1;
[; ;pic18f4550.h: 2282: };
[; ;pic18f4550.h: 2283: } PORTDbits @ 0xF83;
[; ;pic18f4550.h: 2338: extern volatile unsigned char PORTE @ 0xF84;
"2340
[; ;pic18f4550.h: 2340: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4550.h: 2343: extern volatile union {
[; ;pic18f4550.h: 2344: struct {
[; ;pic18f4550.h: 2345: unsigned RE0 :1;
[; ;pic18f4550.h: 2346: unsigned RE1 :1;
[; ;pic18f4550.h: 2347: unsigned RE2 :1;
[; ;pic18f4550.h: 2348: unsigned RE3 :1;
[; ;pic18f4550.h: 2349: unsigned :3;
[; ;pic18f4550.h: 2350: unsigned RDPU :1;
[; ;pic18f4550.h: 2351: };
[; ;pic18f4550.h: 2352: struct {
[; ;pic18f4550.h: 2353: unsigned CK1SPP :1;
[; ;pic18f4550.h: 2354: unsigned CK2SPP :1;
[; ;pic18f4550.h: 2355: unsigned OESPP :1;
[; ;pic18f4550.h: 2356: };
[; ;pic18f4550.h: 2357: struct {
[; ;pic18f4550.h: 2358: unsigned :2;
[; ;pic18f4550.h: 2359: unsigned CCP10 :1;
[; ;pic18f4550.h: 2360: };
[; ;pic18f4550.h: 2361: struct {
[; ;pic18f4550.h: 2362: unsigned :7;
[; ;pic18f4550.h: 2363: unsigned CCP2E :1;
[; ;pic18f4550.h: 2364: };
[; ;pic18f4550.h: 2365: struct {
[; ;pic18f4550.h: 2366: unsigned :6;
[; ;pic18f4550.h: 2367: unsigned CCP6E :1;
[; ;pic18f4550.h: 2368: };
[; ;pic18f4550.h: 2369: struct {
[; ;pic18f4550.h: 2370: unsigned :5;
[; ;pic18f4550.h: 2371: unsigned CCP7E :1;
[; ;pic18f4550.h: 2372: };
[; ;pic18f4550.h: 2373: struct {
[; ;pic18f4550.h: 2374: unsigned :4;
[; ;pic18f4550.h: 2375: unsigned CCP8E :1;
[; ;pic18f4550.h: 2376: };
[; ;pic18f4550.h: 2377: struct {
[; ;pic18f4550.h: 2378: unsigned :3;
[; ;pic18f4550.h: 2379: unsigned CCP9E :1;
[; ;pic18f4550.h: 2380: };
[; ;pic18f4550.h: 2381: struct {
[; ;pic18f4550.h: 2382: unsigned :2;
[; ;pic18f4550.h: 2383: unsigned CS :1;
[; ;pic18f4550.h: 2384: };
[; ;pic18f4550.h: 2385: struct {
[; ;pic18f4550.h: 2386: unsigned :7;
[; ;pic18f4550.h: 2387: unsigned PA2E :1;
[; ;pic18f4550.h: 2388: };
[; ;pic18f4550.h: 2389: struct {
[; ;pic18f4550.h: 2390: unsigned :6;
[; ;pic18f4550.h: 2391: unsigned PB1E :1;
[; ;pic18f4550.h: 2392: };
[; ;pic18f4550.h: 2393: struct {
[; ;pic18f4550.h: 2394: unsigned :2;
[; ;pic18f4550.h: 2395: unsigned PB2 :1;
[; ;pic18f4550.h: 2396: };
[; ;pic18f4550.h: 2397: struct {
[; ;pic18f4550.h: 2398: unsigned :4;
[; ;pic18f4550.h: 2399: unsigned PB3E :1;
[; ;pic18f4550.h: 2400: };
[; ;pic18f4550.h: 2401: struct {
[; ;pic18f4550.h: 2402: unsigned :5;
[; ;pic18f4550.h: 2403: unsigned PC1E :1;
[; ;pic18f4550.h: 2404: };
[; ;pic18f4550.h: 2405: struct {
[; ;pic18f4550.h: 2406: unsigned :1;
[; ;pic18f4550.h: 2407: unsigned PC2 :1;
[; ;pic18f4550.h: 2408: };
[; ;pic18f4550.h: 2409: struct {
[; ;pic18f4550.h: 2410: unsigned :3;
[; ;pic18f4550.h: 2411: unsigned PC3E :1;
[; ;pic18f4550.h: 2412: };
[; ;pic18f4550.h: 2413: struct {
[; ;pic18f4550.h: 2414: unsigned PD2 :1;
[; ;pic18f4550.h: 2415: };
[; ;pic18f4550.h: 2416: struct {
[; ;pic18f4550.h: 2417: unsigned RDE :1;
[; ;pic18f4550.h: 2418: };
[; ;pic18f4550.h: 2419: struct {
[; ;pic18f4550.h: 2420: unsigned :4;
[; ;pic18f4550.h: 2421: unsigned RE4 :1;
[; ;pic18f4550.h: 2422: };
[; ;pic18f4550.h: 2423: struct {
[; ;pic18f4550.h: 2424: unsigned :5;
[; ;pic18f4550.h: 2425: unsigned RE5 :1;
[; ;pic18f4550.h: 2426: };
[; ;pic18f4550.h: 2427: struct {
[; ;pic18f4550.h: 2428: unsigned :6;
[; ;pic18f4550.h: 2429: unsigned RE6 :1;
[; ;pic18f4550.h: 2430: };
[; ;pic18f4550.h: 2431: struct {
[; ;pic18f4550.h: 2432: unsigned :7;
[; ;pic18f4550.h: 2433: unsigned RE7 :1;
[; ;pic18f4550.h: 2434: };
[; ;pic18f4550.h: 2435: struct {
[; ;pic18f4550.h: 2436: unsigned :1;
[; ;pic18f4550.h: 2437: unsigned WRE :1;
[; ;pic18f4550.h: 2438: };
[; ;pic18f4550.h: 2439: } PORTEbits @ 0xF84;
[; ;pic18f4550.h: 2530: extern volatile unsigned char LATA @ 0xF89;
"2532
[; ;pic18f4550.h: 2532: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4550.h: 2535: extern volatile union {
[; ;pic18f4550.h: 2536: struct {
[; ;pic18f4550.h: 2537: unsigned LATA0 :1;
[; ;pic18f4550.h: 2538: unsigned LATA1 :1;
[; ;pic18f4550.h: 2539: unsigned LATA2 :1;
[; ;pic18f4550.h: 2540: unsigned LATA3 :1;
[; ;pic18f4550.h: 2541: unsigned LATA4 :1;
[; ;pic18f4550.h: 2542: unsigned LATA5 :1;
[; ;pic18f4550.h: 2543: unsigned LATA6 :1;
[; ;pic18f4550.h: 2544: };
[; ;pic18f4550.h: 2545: struct {
[; ;pic18f4550.h: 2546: unsigned LA0 :1;
[; ;pic18f4550.h: 2547: };
[; ;pic18f4550.h: 2548: struct {
[; ;pic18f4550.h: 2549: unsigned :1;
[; ;pic18f4550.h: 2550: unsigned LA1 :1;
[; ;pic18f4550.h: 2551: };
[; ;pic18f4550.h: 2552: struct {
[; ;pic18f4550.h: 2553: unsigned :2;
[; ;pic18f4550.h: 2554: unsigned LA2 :1;
[; ;pic18f4550.h: 2555: };
[; ;pic18f4550.h: 2556: struct {
[; ;pic18f4550.h: 2557: unsigned :3;
[; ;pic18f4550.h: 2558: unsigned LA3 :1;
[; ;pic18f4550.h: 2559: };
[; ;pic18f4550.h: 2560: struct {
[; ;pic18f4550.h: 2561: unsigned :4;
[; ;pic18f4550.h: 2562: unsigned LA4 :1;
[; ;pic18f4550.h: 2563: };
[; ;pic18f4550.h: 2564: struct {
[; ;pic18f4550.h: 2565: unsigned :5;
[; ;pic18f4550.h: 2566: unsigned LA5 :1;
[; ;pic18f4550.h: 2567: };
[; ;pic18f4550.h: 2568: struct {
[; ;pic18f4550.h: 2569: unsigned :6;
[; ;pic18f4550.h: 2570: unsigned LA6 :1;
[; ;pic18f4550.h: 2571: };
[; ;pic18f4550.h: 2572: struct {
[; ;pic18f4550.h: 2573: unsigned :7;
[; ;pic18f4550.h: 2574: unsigned LA7 :1;
[; ;pic18f4550.h: 2575: };
[; ;pic18f4550.h: 2576: struct {
[; ;pic18f4550.h: 2577: unsigned :7;
[; ;pic18f4550.h: 2578: unsigned LATA7 :1;
[; ;pic18f4550.h: 2579: };
[; ;pic18f4550.h: 2580: } LATAbits @ 0xF89;
[; ;pic18f4550.h: 2632: extern volatile unsigned char LATB @ 0xF8A;
"2634
[; ;pic18f4550.h: 2634: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4550.h: 2637: extern volatile union {
[; ;pic18f4550.h: 2638: struct {
[; ;pic18f4550.h: 2639: unsigned LATB0 :1;
[; ;pic18f4550.h: 2640: unsigned LATB1 :1;
[; ;pic18f4550.h: 2641: unsigned LATB2 :1;
[; ;pic18f4550.h: 2642: unsigned LATB3 :1;
[; ;pic18f4550.h: 2643: unsigned LATB4 :1;
[; ;pic18f4550.h: 2644: unsigned LATB5 :1;
[; ;pic18f4550.h: 2645: unsigned LATB6 :1;
[; ;pic18f4550.h: 2646: unsigned LATB7 :1;
[; ;pic18f4550.h: 2647: };
[; ;pic18f4550.h: 2648: struct {
[; ;pic18f4550.h: 2649: unsigned LB0 :1;
[; ;pic18f4550.h: 2650: };
[; ;pic18f4550.h: 2651: struct {
[; ;pic18f4550.h: 2652: unsigned :1;
[; ;pic18f4550.h: 2653: unsigned LB1 :1;
[; ;pic18f4550.h: 2654: };
[; ;pic18f4550.h: 2655: struct {
[; ;pic18f4550.h: 2656: unsigned :2;
[; ;pic18f4550.h: 2657: unsigned LB2 :1;
[; ;pic18f4550.h: 2658: };
[; ;pic18f4550.h: 2659: struct {
[; ;pic18f4550.h: 2660: unsigned :3;
[; ;pic18f4550.h: 2661: unsigned LB3 :1;
[; ;pic18f4550.h: 2662: };
[; ;pic18f4550.h: 2663: struct {
[; ;pic18f4550.h: 2664: unsigned :4;
[; ;pic18f4550.h: 2665: unsigned LB4 :1;
[; ;pic18f4550.h: 2666: };
[; ;pic18f4550.h: 2667: struct {
[; ;pic18f4550.h: 2668: unsigned :5;
[; ;pic18f4550.h: 2669: unsigned LB5 :1;
[; ;pic18f4550.h: 2670: };
[; ;pic18f4550.h: 2671: struct {
[; ;pic18f4550.h: 2672: unsigned :6;
[; ;pic18f4550.h: 2673: unsigned LB6 :1;
[; ;pic18f4550.h: 2674: };
[; ;pic18f4550.h: 2675: struct {
[; ;pic18f4550.h: 2676: unsigned :7;
[; ;pic18f4550.h: 2677: unsigned LB7 :1;
[; ;pic18f4550.h: 2678: };
[; ;pic18f4550.h: 2679: } LATBbits @ 0xF8A;
[; ;pic18f4550.h: 2731: extern volatile unsigned char LATC @ 0xF8B;
"2733
[; ;pic18f4550.h: 2733: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4550.h: 2736: extern volatile union {
[; ;pic18f4550.h: 2737: struct {
[; ;pic18f4550.h: 2738: unsigned LATC0 :1;
[; ;pic18f4550.h: 2739: unsigned LATC1 :1;
[; ;pic18f4550.h: 2740: unsigned LATC2 :1;
[; ;pic18f4550.h: 2741: unsigned :3;
[; ;pic18f4550.h: 2742: unsigned LATC6 :1;
[; ;pic18f4550.h: 2743: unsigned LATC7 :1;
[; ;pic18f4550.h: 2744: };
[; ;pic18f4550.h: 2745: struct {
[; ;pic18f4550.h: 2746: unsigned LC0 :1;
[; ;pic18f4550.h: 2747: };
[; ;pic18f4550.h: 2748: struct {
[; ;pic18f4550.h: 2749: unsigned :1;
[; ;pic18f4550.h: 2750: unsigned LC1 :1;
[; ;pic18f4550.h: 2751: };
[; ;pic18f4550.h: 2752: struct {
[; ;pic18f4550.h: 2753: unsigned :2;
[; ;pic18f4550.h: 2754: unsigned LC2 :1;
[; ;pic18f4550.h: 2755: };
[; ;pic18f4550.h: 2756: struct {
[; ;pic18f4550.h: 2757: unsigned :3;
[; ;pic18f4550.h: 2758: unsigned LC3 :1;
[; ;pic18f4550.h: 2759: };
[; ;pic18f4550.h: 2760: struct {
[; ;pic18f4550.h: 2761: unsigned :4;
[; ;pic18f4550.h: 2762: unsigned LC4 :1;
[; ;pic18f4550.h: 2763: };
[; ;pic18f4550.h: 2764: struct {
[; ;pic18f4550.h: 2765: unsigned :5;
[; ;pic18f4550.h: 2766: unsigned LC5 :1;
[; ;pic18f4550.h: 2767: };
[; ;pic18f4550.h: 2768: struct {
[; ;pic18f4550.h: 2769: unsigned :6;
[; ;pic18f4550.h: 2770: unsigned LC6 :1;
[; ;pic18f4550.h: 2771: };
[; ;pic18f4550.h: 2772: struct {
[; ;pic18f4550.h: 2773: unsigned :7;
[; ;pic18f4550.h: 2774: unsigned LC7 :1;
[; ;pic18f4550.h: 2775: };
[; ;pic18f4550.h: 2776: } LATCbits @ 0xF8B;
[; ;pic18f4550.h: 2819: extern volatile unsigned char LATD @ 0xF8C;
"2821
[; ;pic18f4550.h: 2821: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4550.h: 2824: extern volatile union {
[; ;pic18f4550.h: 2825: struct {
[; ;pic18f4550.h: 2826: unsigned LATD0 :1;
[; ;pic18f4550.h: 2827: unsigned LATD1 :1;
[; ;pic18f4550.h: 2828: unsigned LATD2 :1;
[; ;pic18f4550.h: 2829: unsigned LATD3 :1;
[; ;pic18f4550.h: 2830: unsigned LATD4 :1;
[; ;pic18f4550.h: 2831: unsigned LATD5 :1;
[; ;pic18f4550.h: 2832: unsigned LATD6 :1;
[; ;pic18f4550.h: 2833: unsigned LATD7 :1;
[; ;pic18f4550.h: 2834: };
[; ;pic18f4550.h: 2835: struct {
[; ;pic18f4550.h: 2836: unsigned LD0 :1;
[; ;pic18f4550.h: 2837: };
[; ;pic18f4550.h: 2838: struct {
[; ;pic18f4550.h: 2839: unsigned :1;
[; ;pic18f4550.h: 2840: unsigned LD1 :1;
[; ;pic18f4550.h: 2841: };
[; ;pic18f4550.h: 2842: struct {
[; ;pic18f4550.h: 2843: unsigned :2;
[; ;pic18f4550.h: 2844: unsigned LD2 :1;
[; ;pic18f4550.h: 2845: };
[; ;pic18f4550.h: 2846: struct {
[; ;pic18f4550.h: 2847: unsigned :3;
[; ;pic18f4550.h: 2848: unsigned LD3 :1;
[; ;pic18f4550.h: 2849: };
[; ;pic18f4550.h: 2850: struct {
[; ;pic18f4550.h: 2851: unsigned :4;
[; ;pic18f4550.h: 2852: unsigned LD4 :1;
[; ;pic18f4550.h: 2853: };
[; ;pic18f4550.h: 2854: struct {
[; ;pic18f4550.h: 2855: unsigned :5;
[; ;pic18f4550.h: 2856: unsigned LD5 :1;
[; ;pic18f4550.h: 2857: };
[; ;pic18f4550.h: 2858: struct {
[; ;pic18f4550.h: 2859: unsigned :6;
[; ;pic18f4550.h: 2860: unsigned LD6 :1;
[; ;pic18f4550.h: 2861: };
[; ;pic18f4550.h: 2862: struct {
[; ;pic18f4550.h: 2863: unsigned :7;
[; ;pic18f4550.h: 2864: unsigned LD7 :1;
[; ;pic18f4550.h: 2865: };
[; ;pic18f4550.h: 2866: } LATDbits @ 0xF8C;
[; ;pic18f4550.h: 2918: extern volatile unsigned char LATE @ 0xF8D;
"2920
[; ;pic18f4550.h: 2920: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4550.h: 2923: extern volatile union {
[; ;pic18f4550.h: 2924: struct {
[; ;pic18f4550.h: 2925: unsigned LATE0 :1;
[; ;pic18f4550.h: 2926: unsigned LATE1 :1;
[; ;pic18f4550.h: 2927: unsigned LATE2 :1;
[; ;pic18f4550.h: 2928: };
[; ;pic18f4550.h: 2929: struct {
[; ;pic18f4550.h: 2930: unsigned LE0 :1;
[; ;pic18f4550.h: 2931: };
[; ;pic18f4550.h: 2932: struct {
[; ;pic18f4550.h: 2933: unsigned :1;
[; ;pic18f4550.h: 2934: unsigned LE1 :1;
[; ;pic18f4550.h: 2935: };
[; ;pic18f4550.h: 2936: struct {
[; ;pic18f4550.h: 2937: unsigned :2;
[; ;pic18f4550.h: 2938: unsigned LE2 :1;
[; ;pic18f4550.h: 2939: };
[; ;pic18f4550.h: 2940: struct {
[; ;pic18f4550.h: 2941: unsigned :3;
[; ;pic18f4550.h: 2942: unsigned LE3 :1;
[; ;pic18f4550.h: 2943: };
[; ;pic18f4550.h: 2944: struct {
[; ;pic18f4550.h: 2945: unsigned :4;
[; ;pic18f4550.h: 2946: unsigned LE4 :1;
[; ;pic18f4550.h: 2947: };
[; ;pic18f4550.h: 2948: struct {
[; ;pic18f4550.h: 2949: unsigned :5;
[; ;pic18f4550.h: 2950: unsigned LE5 :1;
[; ;pic18f4550.h: 2951: };
[; ;pic18f4550.h: 2952: struct {
[; ;pic18f4550.h: 2953: unsigned :6;
[; ;pic18f4550.h: 2954: unsigned LE6 :1;
[; ;pic18f4550.h: 2955: };
[; ;pic18f4550.h: 2956: struct {
[; ;pic18f4550.h: 2957: unsigned :7;
[; ;pic18f4550.h: 2958: unsigned LE7 :1;
[; ;pic18f4550.h: 2959: };
[; ;pic18f4550.h: 2960: } LATEbits @ 0xF8D;
[; ;pic18f4550.h: 2997: extern volatile unsigned char TRISA @ 0xF92;
"2999
[; ;pic18f4550.h: 2999: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4550.h: 3002: extern volatile unsigned char DDRA @ 0xF92;
"3004
[; ;pic18f4550.h: 3004: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4550.h: 3007: extern volatile union {
[; ;pic18f4550.h: 3008: struct {
[; ;pic18f4550.h: 3009: unsigned TRISA0 :1;
[; ;pic18f4550.h: 3010: unsigned TRISA1 :1;
[; ;pic18f4550.h: 3011: unsigned TRISA2 :1;
[; ;pic18f4550.h: 3012: unsigned TRISA3 :1;
[; ;pic18f4550.h: 3013: unsigned TRISA4 :1;
[; ;pic18f4550.h: 3014: unsigned TRISA5 :1;
[; ;pic18f4550.h: 3015: unsigned TRISA6 :1;
[; ;pic18f4550.h: 3016: };
[; ;pic18f4550.h: 3017: struct {
[; ;pic18f4550.h: 3018: unsigned RA0 :1;
[; ;pic18f4550.h: 3019: unsigned RA1 :1;
[; ;pic18f4550.h: 3020: unsigned RA2 :1;
[; ;pic18f4550.h: 3021: unsigned RA3 :1;
[; ;pic18f4550.h: 3022: unsigned RA4 :1;
[; ;pic18f4550.h: 3023: unsigned RA5 :1;
[; ;pic18f4550.h: 3024: unsigned RA6 :1;
[; ;pic18f4550.h: 3025: };
[; ;pic18f4550.h: 3026: } TRISAbits @ 0xF92;
[; ;pic18f4550.h: 3071: extern volatile union {
[; ;pic18f4550.h: 3072: struct {
[; ;pic18f4550.h: 3073: unsigned TRISA0 :1;
[; ;pic18f4550.h: 3074: unsigned TRISA1 :1;
[; ;pic18f4550.h: 3075: unsigned TRISA2 :1;
[; ;pic18f4550.h: 3076: unsigned TRISA3 :1;
[; ;pic18f4550.h: 3077: unsigned TRISA4 :1;
[; ;pic18f4550.h: 3078: unsigned TRISA5 :1;
[; ;pic18f4550.h: 3079: unsigned TRISA6 :1;
[; ;pic18f4550.h: 3080: };
[; ;pic18f4550.h: 3081: struct {
[; ;pic18f4550.h: 3082: unsigned RA0 :1;
[; ;pic18f4550.h: 3083: unsigned RA1 :1;
[; ;pic18f4550.h: 3084: unsigned RA2 :1;
[; ;pic18f4550.h: 3085: unsigned RA3 :1;
[; ;pic18f4550.h: 3086: unsigned RA4 :1;
[; ;pic18f4550.h: 3087: unsigned RA5 :1;
[; ;pic18f4550.h: 3088: unsigned RA6 :1;
[; ;pic18f4550.h: 3089: };
[; ;pic18f4550.h: 3090: } DDRAbits @ 0xF92;
[; ;pic18f4550.h: 3136: extern volatile unsigned char TRISB @ 0xF93;
"3138
[; ;pic18f4550.h: 3138: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4550.h: 3141: extern volatile unsigned char DDRB @ 0xF93;
"3143
[; ;pic18f4550.h: 3143: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4550.h: 3146: extern volatile union {
[; ;pic18f4550.h: 3147: struct {
[; ;pic18f4550.h: 3148: unsigned TRISB0 :1;
[; ;pic18f4550.h: 3149: unsigned TRISB1 :1;
[; ;pic18f4550.h: 3150: unsigned TRISB2 :1;
[; ;pic18f4550.h: 3151: unsigned TRISB3 :1;
[; ;pic18f4550.h: 3152: unsigned TRISB4 :1;
[; ;pic18f4550.h: 3153: unsigned TRISB5 :1;
[; ;pic18f4550.h: 3154: unsigned TRISB6 :1;
[; ;pic18f4550.h: 3155: unsigned TRISB7 :1;
[; ;pic18f4550.h: 3156: };
[; ;pic18f4550.h: 3157: struct {
[; ;pic18f4550.h: 3158: unsigned RB0 :1;
[; ;pic18f4550.h: 3159: unsigned RB1 :1;
[; ;pic18f4550.h: 3160: unsigned RB2 :1;
[; ;pic18f4550.h: 3161: unsigned RB3 :1;
[; ;pic18f4550.h: 3162: unsigned RB4 :1;
[; ;pic18f4550.h: 3163: unsigned RB5 :1;
[; ;pic18f4550.h: 3164: unsigned RB6 :1;
[; ;pic18f4550.h: 3165: unsigned RB7 :1;
[; ;pic18f4550.h: 3166: };
[; ;pic18f4550.h: 3167: } TRISBbits @ 0xF93;
[; ;pic18f4550.h: 3218: extern volatile union {
[; ;pic18f4550.h: 3219: struct {
[; ;pic18f4550.h: 3220: unsigned TRISB0 :1;
[; ;pic18f4550.h: 3221: unsigned TRISB1 :1;
[; ;pic18f4550.h: 3222: unsigned TRISB2 :1;
[; ;pic18f4550.h: 3223: unsigned TRISB3 :1;
[; ;pic18f4550.h: 3224: unsigned TRISB4 :1;
[; ;pic18f4550.h: 3225: unsigned TRISB5 :1;
[; ;pic18f4550.h: 3226: unsigned TRISB6 :1;
[; ;pic18f4550.h: 3227: unsigned TRISB7 :1;
[; ;pic18f4550.h: 3228: };
[; ;pic18f4550.h: 3229: struct {
[; ;pic18f4550.h: 3230: unsigned RB0 :1;
[; ;pic18f4550.h: 3231: unsigned RB1 :1;
[; ;pic18f4550.h: 3232: unsigned RB2 :1;
[; ;pic18f4550.h: 3233: unsigned RB3 :1;
[; ;pic18f4550.h: 3234: unsigned RB4 :1;
[; ;pic18f4550.h: 3235: unsigned RB5 :1;
[; ;pic18f4550.h: 3236: unsigned RB6 :1;
[; ;pic18f4550.h: 3237: unsigned RB7 :1;
[; ;pic18f4550.h: 3238: };
[; ;pic18f4550.h: 3239: } DDRBbits @ 0xF93;
[; ;pic18f4550.h: 3291: extern volatile unsigned char TRISC @ 0xF94;
"3293
[; ;pic18f4550.h: 3293: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4550.h: 3296: extern volatile unsigned char DDRC @ 0xF94;
"3298
[; ;pic18f4550.h: 3298: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4550.h: 3301: extern volatile union {
[; ;pic18f4550.h: 3302: struct {
[; ;pic18f4550.h: 3303: unsigned TRISC0 :1;
[; ;pic18f4550.h: 3304: unsigned TRISC1 :1;
[; ;pic18f4550.h: 3305: unsigned TRISC2 :1;
[; ;pic18f4550.h: 3306: unsigned :3;
[; ;pic18f4550.h: 3307: unsigned TRISC6 :1;
[; ;pic18f4550.h: 3308: unsigned TRISC7 :1;
[; ;pic18f4550.h: 3309: };
[; ;pic18f4550.h: 3310: struct {
[; ;pic18f4550.h: 3311: unsigned RC0 :1;
[; ;pic18f4550.h: 3312: unsigned RC1 :1;
[; ;pic18f4550.h: 3313: unsigned RC2 :1;
[; ;pic18f4550.h: 3314: unsigned :3;
[; ;pic18f4550.h: 3315: unsigned RC6 :1;
[; ;pic18f4550.h: 3316: unsigned RC7 :1;
[; ;pic18f4550.h: 3317: };
[; ;pic18f4550.h: 3318: struct {
[; ;pic18f4550.h: 3319: unsigned :3;
[; ;pic18f4550.h: 3320: unsigned TRISC3 :1;
[; ;pic18f4550.h: 3321: };
[; ;pic18f4550.h: 3322: } TRISCbits @ 0xF94;
[; ;pic18f4550.h: 3358: extern volatile union {
[; ;pic18f4550.h: 3359: struct {
[; ;pic18f4550.h: 3360: unsigned TRISC0 :1;
[; ;pic18f4550.h: 3361: unsigned TRISC1 :1;
[; ;pic18f4550.h: 3362: unsigned TRISC2 :1;
[; ;pic18f4550.h: 3363: unsigned :3;
[; ;pic18f4550.h: 3364: unsigned TRISC6 :1;
[; ;pic18f4550.h: 3365: unsigned TRISC7 :1;
[; ;pic18f4550.h: 3366: };
[; ;pic18f4550.h: 3367: struct {
[; ;pic18f4550.h: 3368: unsigned RC0 :1;
[; ;pic18f4550.h: 3369: unsigned RC1 :1;
[; ;pic18f4550.h: 3370: unsigned RC2 :1;
[; ;pic18f4550.h: 3371: unsigned :3;
[; ;pic18f4550.h: 3372: unsigned RC6 :1;
[; ;pic18f4550.h: 3373: unsigned RC7 :1;
[; ;pic18f4550.h: 3374: };
[; ;pic18f4550.h: 3375: struct {
[; ;pic18f4550.h: 3376: unsigned :3;
[; ;pic18f4550.h: 3377: unsigned TRISC3 :1;
[; ;pic18f4550.h: 3378: };
[; ;pic18f4550.h: 3379: } DDRCbits @ 0xF94;
[; ;pic18f4550.h: 3416: extern volatile unsigned char TRISD @ 0xF95;
"3418
[; ;pic18f4550.h: 3418: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4550.h: 3421: extern volatile unsigned char DDRD @ 0xF95;
"3423
[; ;pic18f4550.h: 3423: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4550.h: 3426: extern volatile union {
[; ;pic18f4550.h: 3427: struct {
[; ;pic18f4550.h: 3428: unsigned TRISD0 :1;
[; ;pic18f4550.h: 3429: unsigned TRISD1 :1;
[; ;pic18f4550.h: 3430: unsigned TRISD2 :1;
[; ;pic18f4550.h: 3431: unsigned TRISD3 :1;
[; ;pic18f4550.h: 3432: unsigned TRISD4 :1;
[; ;pic18f4550.h: 3433: unsigned TRISD5 :1;
[; ;pic18f4550.h: 3434: unsigned TRISD6 :1;
[; ;pic18f4550.h: 3435: unsigned TRISD7 :1;
[; ;pic18f4550.h: 3436: };
[; ;pic18f4550.h: 3437: struct {
[; ;pic18f4550.h: 3438: unsigned RD0 :1;
[; ;pic18f4550.h: 3439: unsigned RD1 :1;
[; ;pic18f4550.h: 3440: unsigned RD2 :1;
[; ;pic18f4550.h: 3441: unsigned RD3 :1;
[; ;pic18f4550.h: 3442: unsigned RD4 :1;
[; ;pic18f4550.h: 3443: unsigned RD5 :1;
[; ;pic18f4550.h: 3444: unsigned RD6 :1;
[; ;pic18f4550.h: 3445: unsigned RD7 :1;
[; ;pic18f4550.h: 3446: };
[; ;pic18f4550.h: 3447: } TRISDbits @ 0xF95;
[; ;pic18f4550.h: 3498: extern volatile union {
[; ;pic18f4550.h: 3499: struct {
[; ;pic18f4550.h: 3500: unsigned TRISD0 :1;
[; ;pic18f4550.h: 3501: unsigned TRISD1 :1;
[; ;pic18f4550.h: 3502: unsigned TRISD2 :1;
[; ;pic18f4550.h: 3503: unsigned TRISD3 :1;
[; ;pic18f4550.h: 3504: unsigned TRISD4 :1;
[; ;pic18f4550.h: 3505: unsigned TRISD5 :1;
[; ;pic18f4550.h: 3506: unsigned TRISD6 :1;
[; ;pic18f4550.h: 3507: unsigned TRISD7 :1;
[; ;pic18f4550.h: 3508: };
[; ;pic18f4550.h: 3509: struct {
[; ;pic18f4550.h: 3510: unsigned RD0 :1;
[; ;pic18f4550.h: 3511: unsigned RD1 :1;
[; ;pic18f4550.h: 3512: unsigned RD2 :1;
[; ;pic18f4550.h: 3513: unsigned RD3 :1;
[; ;pic18f4550.h: 3514: unsigned RD4 :1;
[; ;pic18f4550.h: 3515: unsigned RD5 :1;
[; ;pic18f4550.h: 3516: unsigned RD6 :1;
[; ;pic18f4550.h: 3517: unsigned RD7 :1;
[; ;pic18f4550.h: 3518: };
[; ;pic18f4550.h: 3519: } DDRDbits @ 0xF95;
[; ;pic18f4550.h: 3571: extern volatile unsigned char TRISE @ 0xF96;
"3573
[; ;pic18f4550.h: 3573: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4550.h: 3576: extern volatile unsigned char DDRE @ 0xF96;
"3578
[; ;pic18f4550.h: 3578: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4550.h: 3581: extern volatile union {
[; ;pic18f4550.h: 3582: struct {
[; ;pic18f4550.h: 3583: unsigned TRISE0 :1;
[; ;pic18f4550.h: 3584: unsigned TRISE1 :1;
[; ;pic18f4550.h: 3585: unsigned TRISE2 :1;
[; ;pic18f4550.h: 3586: };
[; ;pic18f4550.h: 3587: struct {
[; ;pic18f4550.h: 3588: unsigned RE0 :1;
[; ;pic18f4550.h: 3589: unsigned RE1 :1;
[; ;pic18f4550.h: 3590: unsigned RE2 :1;
[; ;pic18f4550.h: 3591: };
[; ;pic18f4550.h: 3592: } TRISEbits @ 0xF96;
[; ;pic18f4550.h: 3613: extern volatile union {
[; ;pic18f4550.h: 3614: struct {
[; ;pic18f4550.h: 3615: unsigned TRISE0 :1;
[; ;pic18f4550.h: 3616: unsigned TRISE1 :1;
[; ;pic18f4550.h: 3617: unsigned TRISE2 :1;
[; ;pic18f4550.h: 3618: };
[; ;pic18f4550.h: 3619: struct {
[; ;pic18f4550.h: 3620: unsigned RE0 :1;
[; ;pic18f4550.h: 3621: unsigned RE1 :1;
[; ;pic18f4550.h: 3622: unsigned RE2 :1;
[; ;pic18f4550.h: 3623: };
[; ;pic18f4550.h: 3624: } DDREbits @ 0xF96;
[; ;pic18f4550.h: 3646: extern volatile unsigned char OSCTUNE @ 0xF9B;
"3648
[; ;pic18f4550.h: 3648: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4550.h: 3651: extern volatile union {
[; ;pic18f4550.h: 3652: struct {
[; ;pic18f4550.h: 3653: unsigned TUN :5;
[; ;pic18f4550.h: 3654: unsigned :2;
[; ;pic18f4550.h: 3655: unsigned INTSRC :1;
[; ;pic18f4550.h: 3656: };
[; ;pic18f4550.h: 3657: struct {
[; ;pic18f4550.h: 3658: unsigned TUN0 :1;
[; ;pic18f4550.h: 3659: unsigned TUN1 :1;
[; ;pic18f4550.h: 3660: unsigned TUN2 :1;
[; ;pic18f4550.h: 3661: unsigned TUN3 :1;
[; ;pic18f4550.h: 3662: unsigned TUN4 :1;
[; ;pic18f4550.h: 3663: };
[; ;pic18f4550.h: 3664: } OSCTUNEbits @ 0xF9B;
[; ;pic18f4550.h: 3689: extern volatile unsigned char PIE1 @ 0xF9D;
"3691
[; ;pic18f4550.h: 3691: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4550.h: 3694: extern volatile union {
[; ;pic18f4550.h: 3695: struct {
[; ;pic18f4550.h: 3696: unsigned TMR1IE :1;
[; ;pic18f4550.h: 3697: unsigned TMR2IE :1;
[; ;pic18f4550.h: 3698: unsigned CCP1IE :1;
[; ;pic18f4550.h: 3699: unsigned SSPIE :1;
[; ;pic18f4550.h: 3700: unsigned TXIE :1;
[; ;pic18f4550.h: 3701: unsigned RCIE :1;
[; ;pic18f4550.h: 3702: unsigned ADIE :1;
[; ;pic18f4550.h: 3703: unsigned SPPIE :1;
[; ;pic18f4550.h: 3704: };
[; ;pic18f4550.h: 3705: struct {
[; ;pic18f4550.h: 3706: unsigned :7;
[; ;pic18f4550.h: 3707: unsigned PSPIE :1;
[; ;pic18f4550.h: 3708: };
[; ;pic18f4550.h: 3709: struct {
[; ;pic18f4550.h: 3710: unsigned :5;
[; ;pic18f4550.h: 3711: unsigned RC1IE :1;
[; ;pic18f4550.h: 3712: };
[; ;pic18f4550.h: 3713: struct {
[; ;pic18f4550.h: 3714: unsigned :4;
[; ;pic18f4550.h: 3715: unsigned TX1IE :1;
[; ;pic18f4550.h: 3716: };
[; ;pic18f4550.h: 3717: } PIE1bits @ 0xF9D;
[; ;pic18f4550.h: 3754: extern volatile unsigned char PIR1 @ 0xF9E;
"3756
[; ;pic18f4550.h: 3756: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4550.h: 3759: extern volatile union {
[; ;pic18f4550.h: 3760: struct {
[; ;pic18f4550.h: 3761: unsigned TMR1IF :1;
[; ;pic18f4550.h: 3762: unsigned TMR2IF :1;
[; ;pic18f4550.h: 3763: unsigned CCP1IF :1;
[; ;pic18f4550.h: 3764: unsigned SSPIF :1;
[; ;pic18f4550.h: 3765: unsigned TXIF :1;
[; ;pic18f4550.h: 3766: unsigned RCIF :1;
[; ;pic18f4550.h: 3767: unsigned ADIF :1;
[; ;pic18f4550.h: 3768: unsigned SPPIF :1;
[; ;pic18f4550.h: 3769: };
[; ;pic18f4550.h: 3770: struct {
[; ;pic18f4550.h: 3771: unsigned :7;
[; ;pic18f4550.h: 3772: unsigned PSPIF :1;
[; ;pic18f4550.h: 3773: };
[; ;pic18f4550.h: 3774: struct {
[; ;pic18f4550.h: 3775: unsigned :5;
[; ;pic18f4550.h: 3776: unsigned RC1IF :1;
[; ;pic18f4550.h: 3777: };
[; ;pic18f4550.h: 3778: struct {
[; ;pic18f4550.h: 3779: unsigned :4;
[; ;pic18f4550.h: 3780: unsigned TX1IF :1;
[; ;pic18f4550.h: 3781: };
[; ;pic18f4550.h: 3782: } PIR1bits @ 0xF9E;
[; ;pic18f4550.h: 3819: extern volatile unsigned char IPR1 @ 0xF9F;
"3821
[; ;pic18f4550.h: 3821: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4550.h: 3824: extern volatile union {
[; ;pic18f4550.h: 3825: struct {
[; ;pic18f4550.h: 3826: unsigned TMR1IP :1;
[; ;pic18f4550.h: 3827: unsigned TMR2IP :1;
[; ;pic18f4550.h: 3828: unsigned CCP1IP :1;
[; ;pic18f4550.h: 3829: unsigned SSPIP :1;
[; ;pic18f4550.h: 3830: unsigned TXIP :1;
[; ;pic18f4550.h: 3831: unsigned RCIP :1;
[; ;pic18f4550.h: 3832: unsigned ADIP :1;
[; ;pic18f4550.h: 3833: unsigned SPPIP :1;
[; ;pic18f4550.h: 3834: };
[; ;pic18f4550.h: 3835: struct {
[; ;pic18f4550.h: 3836: unsigned :7;
[; ;pic18f4550.h: 3837: unsigned PSPIP :1;
[; ;pic18f4550.h: 3838: };
[; ;pic18f4550.h: 3839: struct {
[; ;pic18f4550.h: 3840: unsigned :5;
[; ;pic18f4550.h: 3841: unsigned RC1IP :1;
[; ;pic18f4550.h: 3842: };
[; ;pic18f4550.h: 3843: struct {
[; ;pic18f4550.h: 3844: unsigned :4;
[; ;pic18f4550.h: 3845: unsigned TX1IP :1;
[; ;pic18f4550.h: 3846: };
[; ;pic18f4550.h: 3847: } IPR1bits @ 0xF9F;
[; ;pic18f4550.h: 3884: extern volatile unsigned char PIE2 @ 0xFA0;
"3886
[; ;pic18f4550.h: 3886: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4550.h: 3889: extern volatile union {
[; ;pic18f4550.h: 3890: struct {
[; ;pic18f4550.h: 3891: unsigned CCP2IE :1;
[; ;pic18f4550.h: 3892: unsigned TMR3IE :1;
[; ;pic18f4550.h: 3893: unsigned HLVDIE :1;
[; ;pic18f4550.h: 3894: unsigned BCLIE :1;
[; ;pic18f4550.h: 3895: unsigned EEIE :1;
[; ;pic18f4550.h: 3896: unsigned USBIE :1;
[; ;pic18f4550.h: 3897: unsigned CMIE :1;
[; ;pic18f4550.h: 3898: unsigned OSCFIE :1;
[; ;pic18f4550.h: 3899: };
[; ;pic18f4550.h: 3900: struct {
[; ;pic18f4550.h: 3901: unsigned :2;
[; ;pic18f4550.h: 3902: unsigned LVDIE :1;
[; ;pic18f4550.h: 3903: };
[; ;pic18f4550.h: 3904: } PIE2bits @ 0xFA0;
[; ;pic18f4550.h: 3935: extern volatile unsigned char PIR2 @ 0xFA1;
"3937
[; ;pic18f4550.h: 3937: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4550.h: 3940: extern volatile union {
[; ;pic18f4550.h: 3941: struct {
[; ;pic18f4550.h: 3942: unsigned CCP2IF :1;
[; ;pic18f4550.h: 3943: unsigned TMR3IF :1;
[; ;pic18f4550.h: 3944: unsigned HLVDIF :1;
[; ;pic18f4550.h: 3945: unsigned BCLIF :1;
[; ;pic18f4550.h: 3946: unsigned EEIF :1;
[; ;pic18f4550.h: 3947: unsigned USBIF :1;
[; ;pic18f4550.h: 3948: unsigned CMIF :1;
[; ;pic18f4550.h: 3949: unsigned OSCFIF :1;
[; ;pic18f4550.h: 3950: };
[; ;pic18f4550.h: 3951: struct {
[; ;pic18f4550.h: 3952: unsigned :2;
[; ;pic18f4550.h: 3953: unsigned LVDIF :1;
[; ;pic18f4550.h: 3954: };
[; ;pic18f4550.h: 3955: } PIR2bits @ 0xFA1;
[; ;pic18f4550.h: 3986: extern volatile unsigned char IPR2 @ 0xFA2;
"3988
[; ;pic18f4550.h: 3988: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4550.h: 3991: extern volatile union {
[; ;pic18f4550.h: 3992: struct {
[; ;pic18f4550.h: 3993: unsigned CCP2IP :1;
[; ;pic18f4550.h: 3994: unsigned TMR3IP :1;
[; ;pic18f4550.h: 3995: unsigned HLVDIP :1;
[; ;pic18f4550.h: 3996: unsigned BCLIP :1;
[; ;pic18f4550.h: 3997: unsigned EEIP :1;
[; ;pic18f4550.h: 3998: unsigned USBIP :1;
[; ;pic18f4550.h: 3999: unsigned CMIP :1;
[; ;pic18f4550.h: 4000: unsigned OSCFIP :1;
[; ;pic18f4550.h: 4001: };
[; ;pic18f4550.h: 4002: struct {
[; ;pic18f4550.h: 4003: unsigned :2;
[; ;pic18f4550.h: 4004: unsigned LVDIP :1;
[; ;pic18f4550.h: 4005: };
[; ;pic18f4550.h: 4006: } IPR2bits @ 0xFA2;
[; ;pic18f4550.h: 4037: extern volatile unsigned char EECON1 @ 0xFA6;
"4039
[; ;pic18f4550.h: 4039: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4550.h: 4042: extern volatile union {
[; ;pic18f4550.h: 4043: struct {
[; ;pic18f4550.h: 4044: unsigned RD :1;
[; ;pic18f4550.h: 4045: unsigned WR :1;
[; ;pic18f4550.h: 4046: unsigned WREN :1;
[; ;pic18f4550.h: 4047: unsigned WRERR :1;
[; ;pic18f4550.h: 4048: unsigned FREE :1;
[; ;pic18f4550.h: 4049: unsigned :1;
[; ;pic18f4550.h: 4050: unsigned CFGS :1;
[; ;pic18f4550.h: 4051: unsigned EEPGD :1;
[; ;pic18f4550.h: 4052: };
[; ;pic18f4550.h: 4053: struct {
[; ;pic18f4550.h: 4054: unsigned :6;
[; ;pic18f4550.h: 4055: unsigned EEFS :1;
[; ;pic18f4550.h: 4056: };
[; ;pic18f4550.h: 4057: } EECON1bits @ 0xFA6;
[; ;pic18f4550.h: 4085: extern volatile unsigned char EECON2 @ 0xFA7;
"4087
[; ;pic18f4550.h: 4087: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4550.h: 4091: extern volatile unsigned char EEDATA @ 0xFA8;
"4093
[; ;pic18f4550.h: 4093: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4550.h: 4097: extern volatile unsigned char EEADR @ 0xFA9;
"4099
[; ;pic18f4550.h: 4099: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4550.h: 4103: extern volatile unsigned char RCSTA @ 0xFAB;
"4105
[; ;pic18f4550.h: 4105: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4550.h: 4108: extern volatile unsigned char RCSTA1 @ 0xFAB;
"4110
[; ;pic18f4550.h: 4110: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4550.h: 4113: extern volatile union {
[; ;pic18f4550.h: 4114: struct {
[; ;pic18f4550.h: 4115: unsigned RX9D :1;
[; ;pic18f4550.h: 4116: unsigned OERR :1;
[; ;pic18f4550.h: 4117: unsigned FERR :1;
[; ;pic18f4550.h: 4118: unsigned ADDEN :1;
[; ;pic18f4550.h: 4119: unsigned CREN :1;
[; ;pic18f4550.h: 4120: unsigned SREN :1;
[; ;pic18f4550.h: 4121: unsigned RX9 :1;
[; ;pic18f4550.h: 4122: unsigned SPEN :1;
[; ;pic18f4550.h: 4123: };
[; ;pic18f4550.h: 4124: struct {
[; ;pic18f4550.h: 4125: unsigned :3;
[; ;pic18f4550.h: 4126: unsigned ADEN :1;
[; ;pic18f4550.h: 4127: };
[; ;pic18f4550.h: 4128: struct {
[; ;pic18f4550.h: 4129: unsigned :5;
[; ;pic18f4550.h: 4130: unsigned SRENA :1;
[; ;pic18f4550.h: 4131: };
[; ;pic18f4550.h: 4132: } RCSTAbits @ 0xFAB;
[; ;pic18f4550.h: 4165: extern volatile union {
[; ;pic18f4550.h: 4166: struct {
[; ;pic18f4550.h: 4167: unsigned RX9D :1;
[; ;pic18f4550.h: 4168: unsigned OERR :1;
[; ;pic18f4550.h: 4169: unsigned FERR :1;
[; ;pic18f4550.h: 4170: unsigned ADDEN :1;
[; ;pic18f4550.h: 4171: unsigned CREN :1;
[; ;pic18f4550.h: 4172: unsigned SREN :1;
[; ;pic18f4550.h: 4173: unsigned RX9 :1;
[; ;pic18f4550.h: 4174: unsigned SPEN :1;
[; ;pic18f4550.h: 4175: };
[; ;pic18f4550.h: 4176: struct {
[; ;pic18f4550.h: 4177: unsigned :3;
[; ;pic18f4550.h: 4178: unsigned ADEN :1;
[; ;pic18f4550.h: 4179: };
[; ;pic18f4550.h: 4180: struct {
[; ;pic18f4550.h: 4181: unsigned :5;
[; ;pic18f4550.h: 4182: unsigned SRENA :1;
[; ;pic18f4550.h: 4183: };
[; ;pic18f4550.h: 4184: } RCSTA1bits @ 0xFAB;
[; ;pic18f4550.h: 4218: extern volatile unsigned char TXSTA @ 0xFAC;
"4220
[; ;pic18f4550.h: 4220: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4550.h: 4223: extern volatile unsigned char TXSTA1 @ 0xFAC;
"4225
[; ;pic18f4550.h: 4225: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4550.h: 4228: extern volatile union {
[; ;pic18f4550.h: 4229: struct {
[; ;pic18f4550.h: 4230: unsigned TX9D :1;
[; ;pic18f4550.h: 4231: unsigned TRMT :1;
[; ;pic18f4550.h: 4232: unsigned BRGH :1;
[; ;pic18f4550.h: 4233: unsigned SENDB :1;
[; ;pic18f4550.h: 4234: unsigned SYNC :1;
[; ;pic18f4550.h: 4235: unsigned TXEN :1;
[; ;pic18f4550.h: 4236: unsigned TX9 :1;
[; ;pic18f4550.h: 4237: unsigned CSRC :1;
[; ;pic18f4550.h: 4238: };
[; ;pic18f4550.h: 4239: struct {
[; ;pic18f4550.h: 4240: unsigned :2;
[; ;pic18f4550.h: 4241: unsigned BRGH1 :1;
[; ;pic18f4550.h: 4242: };
[; ;pic18f4550.h: 4243: struct {
[; ;pic18f4550.h: 4244: unsigned :7;
[; ;pic18f4550.h: 4245: unsigned CSRC1 :1;
[; ;pic18f4550.h: 4246: };
[; ;pic18f4550.h: 4247: struct {
[; ;pic18f4550.h: 4248: unsigned :3;
[; ;pic18f4550.h: 4249: unsigned SENDB1 :1;
[; ;pic18f4550.h: 4250: };
[; ;pic18f4550.h: 4251: struct {
[; ;pic18f4550.h: 4252: unsigned :4;
[; ;pic18f4550.h: 4253: unsigned SYNC1 :1;
[; ;pic18f4550.h: 4254: };
[; ;pic18f4550.h: 4255: struct {
[; ;pic18f4550.h: 4256: unsigned :1;
[; ;pic18f4550.h: 4257: unsigned TRMT1 :1;
[; ;pic18f4550.h: 4258: };
[; ;pic18f4550.h: 4259: struct {
[; ;pic18f4550.h: 4260: unsigned :6;
[; ;pic18f4550.h: 4261: unsigned TX91 :1;
[; ;pic18f4550.h: 4262: };
[; ;pic18f4550.h: 4263: struct {
[; ;pic18f4550.h: 4264: unsigned TX9D1 :1;
[; ;pic18f4550.h: 4265: };
[; ;pic18f4550.h: 4266: struct {
[; ;pic18f4550.h: 4267: unsigned :5;
[; ;pic18f4550.h: 4268: unsigned TXEN1 :1;
[; ;pic18f4550.h: 4269: };
[; ;pic18f4550.h: 4270: } TXSTAbits @ 0xFAC;
[; ;pic18f4550.h: 4321: extern volatile union {
[; ;pic18f4550.h: 4322: struct {
[; ;pic18f4550.h: 4323: unsigned TX9D :1;
[; ;pic18f4550.h: 4324: unsigned TRMT :1;
[; ;pic18f4550.h: 4325: unsigned BRGH :1;
[; ;pic18f4550.h: 4326: unsigned SENDB :1;
[; ;pic18f4550.h: 4327: unsigned SYNC :1;
[; ;pic18f4550.h: 4328: unsigned TXEN :1;
[; ;pic18f4550.h: 4329: unsigned TX9 :1;
[; ;pic18f4550.h: 4330: unsigned CSRC :1;
[; ;pic18f4550.h: 4331: };
[; ;pic18f4550.h: 4332: struct {
[; ;pic18f4550.h: 4333: unsigned :2;
[; ;pic18f4550.h: 4334: unsigned BRGH1 :1;
[; ;pic18f4550.h: 4335: };
[; ;pic18f4550.h: 4336: struct {
[; ;pic18f4550.h: 4337: unsigned :7;
[; ;pic18f4550.h: 4338: unsigned CSRC1 :1;
[; ;pic18f4550.h: 4339: };
[; ;pic18f4550.h: 4340: struct {
[; ;pic18f4550.h: 4341: unsigned :3;
[; ;pic18f4550.h: 4342: unsigned SENDB1 :1;
[; ;pic18f4550.h: 4343: };
[; ;pic18f4550.h: 4344: struct {
[; ;pic18f4550.h: 4345: unsigned :4;
[; ;pic18f4550.h: 4346: unsigned SYNC1 :1;
[; ;pic18f4550.h: 4347: };
[; ;pic18f4550.h: 4348: struct {
[; ;pic18f4550.h: 4349: unsigned :1;
[; ;pic18f4550.h: 4350: unsigned TRMT1 :1;
[; ;pic18f4550.h: 4351: };
[; ;pic18f4550.h: 4352: struct {
[; ;pic18f4550.h: 4353: unsigned :6;
[; ;pic18f4550.h: 4354: unsigned TX91 :1;
[; ;pic18f4550.h: 4355: };
[; ;pic18f4550.h: 4356: struct {
[; ;pic18f4550.h: 4357: unsigned TX9D1 :1;
[; ;pic18f4550.h: 4358: };
[; ;pic18f4550.h: 4359: struct {
[; ;pic18f4550.h: 4360: unsigned :5;
[; ;pic18f4550.h: 4361: unsigned TXEN1 :1;
[; ;pic18f4550.h: 4362: };
[; ;pic18f4550.h: 4363: } TXSTA1bits @ 0xFAC;
[; ;pic18f4550.h: 4415: extern volatile unsigned char TXREG @ 0xFAD;
"4417
[; ;pic18f4550.h: 4417: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4550.h: 4420: extern volatile unsigned char TXREG1 @ 0xFAD;
"4422
[; ;pic18f4550.h: 4422: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4550.h: 4426: extern volatile unsigned char RCREG @ 0xFAE;
"4428
[; ;pic18f4550.h: 4428: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4550.h: 4431: extern volatile unsigned char RCREG1 @ 0xFAE;
"4433
[; ;pic18f4550.h: 4433: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4550.h: 4437: extern volatile unsigned char SPBRG @ 0xFAF;
"4439
[; ;pic18f4550.h: 4439: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4550.h: 4442: extern volatile unsigned char SPBRG1 @ 0xFAF;
"4444
[; ;pic18f4550.h: 4444: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4550.h: 4448: extern volatile unsigned char SPBRGH @ 0xFB0;
"4450
[; ;pic18f4550.h: 4450: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4550.h: 4454: extern volatile unsigned char T3CON @ 0xFB1;
"4456
[; ;pic18f4550.h: 4456: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f4550.h: 4459: extern volatile union {
[; ;pic18f4550.h: 4460: struct {
[; ;pic18f4550.h: 4461: unsigned :2;
[; ;pic18f4550.h: 4462: unsigned NOT_T3SYNC :1;
[; ;pic18f4550.h: 4463: };
[; ;pic18f4550.h: 4464: struct {
[; ;pic18f4550.h: 4465: unsigned TMR3ON :1;
[; ;pic18f4550.h: 4466: unsigned TMR3CS :1;
[; ;pic18f4550.h: 4467: unsigned nT3SYNC :1;
[; ;pic18f4550.h: 4468: unsigned T3CCP1 :1;
[; ;pic18f4550.h: 4469: unsigned T3CKPS :2;
[; ;pic18f4550.h: 4470: unsigned T3CCP2 :1;
[; ;pic18f4550.h: 4471: unsigned RD16 :1;
[; ;pic18f4550.h: 4472: };
[; ;pic18f4550.h: 4473: struct {
[; ;pic18f4550.h: 4474: unsigned :2;
[; ;pic18f4550.h: 4475: unsigned T3SYNC :1;
[; ;pic18f4550.h: 4476: unsigned :1;
[; ;pic18f4550.h: 4477: unsigned T3CKPS0 :1;
[; ;pic18f4550.h: 4478: unsigned T3CKPS1 :1;
[; ;pic18f4550.h: 4479: };
[; ;pic18f4550.h: 4480: struct {
[; ;pic18f4550.h: 4481: unsigned :2;
[; ;pic18f4550.h: 4482: unsigned T3NSYNC :1;
[; ;pic18f4550.h: 4483: };
[; ;pic18f4550.h: 4484: struct {
[; ;pic18f4550.h: 4485: unsigned :7;
[; ;pic18f4550.h: 4486: unsigned RD163 :1;
[; ;pic18f4550.h: 4487: };
[; ;pic18f4550.h: 4488: struct {
[; ;pic18f4550.h: 4489: unsigned :3;
[; ;pic18f4550.h: 4490: unsigned SOSCEN3 :1;
[; ;pic18f4550.h: 4491: };
[; ;pic18f4550.h: 4492: struct {
[; ;pic18f4550.h: 4493: unsigned :7;
[; ;pic18f4550.h: 4494: unsigned T3RD16 :1;
[; ;pic18f4550.h: 4495: };
[; ;pic18f4550.h: 4496: } T3CONbits @ 0xFB1;
[; ;pic18f4550.h: 4545: extern volatile unsigned short TMR3 @ 0xFB2;
"4547
[; ;pic18f4550.h: 4547: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f4550.h: 4551: extern volatile unsigned char TMR3L @ 0xFB2;
"4553
[; ;pic18f4550.h: 4553: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f4550.h: 4557: extern volatile unsigned char TMR3H @ 0xFB3;
"4559
[; ;pic18f4550.h: 4559: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f4550.h: 4563: extern volatile unsigned char CMCON @ 0xFB4;
"4565
[; ;pic18f4550.h: 4565: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f4550.h: 4568: extern volatile union {
[; ;pic18f4550.h: 4569: struct {
[; ;pic18f4550.h: 4570: unsigned CM :3;
[; ;pic18f4550.h: 4571: unsigned CIS :1;
[; ;pic18f4550.h: 4572: unsigned C1INV :1;
[; ;pic18f4550.h: 4573: unsigned C2INV :1;
[; ;pic18f4550.h: 4574: unsigned C1OUT :1;
[; ;pic18f4550.h: 4575: unsigned C2OUT :1;
[; ;pic18f4550.h: 4576: };
[; ;pic18f4550.h: 4577: struct {
[; ;pic18f4550.h: 4578: unsigned CM0 :1;
[; ;pic18f4550.h: 4579: unsigned CM1 :1;
[; ;pic18f4550.h: 4580: unsigned CM2 :1;
[; ;pic18f4550.h: 4581: };
[; ;pic18f4550.h: 4582: struct {
[; ;pic18f4550.h: 4583: unsigned CMEN0 :1;
[; ;pic18f4550.h: 4584: };
[; ;pic18f4550.h: 4585: struct {
[; ;pic18f4550.h: 4586: unsigned :1;
[; ;pic18f4550.h: 4587: unsigned CMEN1 :1;
[; ;pic18f4550.h: 4588: };
[; ;pic18f4550.h: 4589: struct {
[; ;pic18f4550.h: 4590: unsigned :2;
[; ;pic18f4550.h: 4591: unsigned CMEN2 :1;
[; ;pic18f4550.h: 4592: };
[; ;pic18f4550.h: 4593: } CMCONbits @ 0xFB4;
[; ;pic18f4550.h: 4633: extern volatile unsigned char CVRCON @ 0xFB5;
"4635
[; ;pic18f4550.h: 4635: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f4550.h: 4638: extern volatile union {
[; ;pic18f4550.h: 4639: struct {
[; ;pic18f4550.h: 4640: unsigned CVR :4;
[; ;pic18f4550.h: 4641: unsigned CVRSS :1;
[; ;pic18f4550.h: 4642: unsigned CVRR :1;
[; ;pic18f4550.h: 4643: unsigned CVROE :1;
[; ;pic18f4550.h: 4644: unsigned CVREN :1;
[; ;pic18f4550.h: 4645: };
[; ;pic18f4550.h: 4646: struct {
[; ;pic18f4550.h: 4647: unsigned CVR0 :1;
[; ;pic18f4550.h: 4648: unsigned CVR1 :1;
[; ;pic18f4550.h: 4649: unsigned CVR2 :1;
[; ;pic18f4550.h: 4650: unsigned CVR3 :1;
[; ;pic18f4550.h: 4651: unsigned CVREF :1;
[; ;pic18f4550.h: 4652: };
[; ;pic18f4550.h: 4653: struct {
[; ;pic18f4550.h: 4654: unsigned :6;
[; ;pic18f4550.h: 4655: unsigned CVROEN :1;
[; ;pic18f4550.h: 4656: };
[; ;pic18f4550.h: 4657: } CVRCONbits @ 0xFB5;
[; ;pic18f4550.h: 4694: extern volatile unsigned char ECCP1AS @ 0xFB6;
"4696
[; ;pic18f4550.h: 4696: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f4550.h: 4699: extern volatile unsigned char CCP1AS @ 0xFB6;
"4701
[; ;pic18f4550.h: 4701: asm("CCP1AS equ 0FB6h");
[; <" CCP1AS equ 0FB6h ;# ">
[; ;pic18f4550.h: 4704: extern volatile union {
[; ;pic18f4550.h: 4705: struct {
[; ;pic18f4550.h: 4706: unsigned PSSBD :2;
[; ;pic18f4550.h: 4707: unsigned PSSAC :2;
[; ;pic18f4550.h: 4708: unsigned ECCPAS :3;
[; ;pic18f4550.h: 4709: unsigned ECCPASE :1;
[; ;pic18f4550.h: 4710: };
[; ;pic18f4550.h: 4711: struct {
[; ;pic18f4550.h: 4712: unsigned PSSBD0 :1;
[; ;pic18f4550.h: 4713: unsigned PSSBD1 :1;
[; ;pic18f4550.h: 4714: unsigned PSSAC0 :1;
[; ;pic18f4550.h: 4715: unsigned PSSAC1 :1;
[; ;pic18f4550.h: 4716: unsigned ECCPAS0 :1;
[; ;pic18f4550.h: 4717: unsigned ECCPAS1 :1;
[; ;pic18f4550.h: 4718: unsigned ECCPAS2 :1;
[; ;pic18f4550.h: 4719: };
[; ;pic18f4550.h: 4720: } ECCP1ASbits @ 0xFB6;
[; ;pic18f4550.h: 4756: extern volatile union {
[; ;pic18f4550.h: 4757: struct {
[; ;pic18f4550.h: 4758: unsigned PSSBD :2;
[; ;pic18f4550.h: 4759: unsigned PSSAC :2;
[; ;pic18f4550.h: 4760: unsigned ECCPAS :3;
[; ;pic18f4550.h: 4761: unsigned ECCPASE :1;
[; ;pic18f4550.h: 4762: };
[; ;pic18f4550.h: 4763: struct {
[; ;pic18f4550.h: 4764: unsigned PSSBD0 :1;
[; ;pic18f4550.h: 4765: unsigned PSSBD1 :1;
[; ;pic18f4550.h: 4766: unsigned PSSAC0 :1;
[; ;pic18f4550.h: 4767: unsigned PSSAC1 :1;
[; ;pic18f4550.h: 4768: unsigned ECCPAS0 :1;
[; ;pic18f4550.h: 4769: unsigned ECCPAS1 :1;
[; ;pic18f4550.h: 4770: unsigned ECCPAS2 :1;
[; ;pic18f4550.h: 4771: };
[; ;pic18f4550.h: 4772: } CCP1ASbits @ 0xFB6;
[; ;pic18f4550.h: 4809: extern volatile unsigned char ECCP1DEL @ 0xFB7;
"4811
[; ;pic18f4550.h: 4811: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f4550.h: 4814: extern volatile unsigned char CCP1DEL @ 0xFB7;
"4816
[; ;pic18f4550.h: 4816: asm("CCP1DEL equ 0FB7h");
[; <" CCP1DEL equ 0FB7h ;# ">
[; ;pic18f4550.h: 4819: extern volatile union {
[; ;pic18f4550.h: 4820: struct {
[; ;pic18f4550.h: 4821: unsigned PDC :7;
[; ;pic18f4550.h: 4822: unsigned PRSEN :1;
[; ;pic18f4550.h: 4823: };
[; ;pic18f4550.h: 4824: struct {
[; ;pic18f4550.h: 4825: unsigned PDC0 :1;
[; ;pic18f4550.h: 4826: unsigned PDC1 :1;
[; ;pic18f4550.h: 4827: unsigned PDC2 :1;
[; ;pic18f4550.h: 4828: unsigned PDC3 :1;
[; ;pic18f4550.h: 4829: unsigned PDC4 :1;
[; ;pic18f4550.h: 4830: unsigned PDC5 :1;
[; ;pic18f4550.h: 4831: unsigned PDC6 :1;
[; ;pic18f4550.h: 4832: };
[; ;pic18f4550.h: 4833: } ECCP1DELbits @ 0xFB7;
[; ;pic18f4550.h: 4863: extern volatile union {
[; ;pic18f4550.h: 4864: struct {
[; ;pic18f4550.h: 4865: unsigned PDC :7;
[; ;pic18f4550.h: 4866: unsigned PRSEN :1;
[; ;pic18f4550.h: 4867: };
[; ;pic18f4550.h: 4868: struct {
[; ;pic18f4550.h: 4869: unsigned PDC0 :1;
[; ;pic18f4550.h: 4870: unsigned PDC1 :1;
[; ;pic18f4550.h: 4871: unsigned PDC2 :1;
[; ;pic18f4550.h: 4872: unsigned PDC3 :1;
[; ;pic18f4550.h: 4873: unsigned PDC4 :1;
[; ;pic18f4550.h: 4874: unsigned PDC5 :1;
[; ;pic18f4550.h: 4875: unsigned PDC6 :1;
[; ;pic18f4550.h: 4876: };
[; ;pic18f4550.h: 4877: } CCP1DELbits @ 0xFB7;
[; ;pic18f4550.h: 4908: extern volatile unsigned char BAUDCON @ 0xFB8;
"4910
[; ;pic18f4550.h: 4910: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4550.h: 4913: extern volatile unsigned char BAUDCTL @ 0xFB8;
"4915
[; ;pic18f4550.h: 4915: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4550.h: 4918: extern volatile union {
[; ;pic18f4550.h: 4919: struct {
[; ;pic18f4550.h: 4920: unsigned ABDEN :1;
[; ;pic18f4550.h: 4921: unsigned WUE :1;
[; ;pic18f4550.h: 4922: unsigned :1;
[; ;pic18f4550.h: 4923: unsigned BRG16 :1;
[; ;pic18f4550.h: 4924: unsigned TXCKP :1;
[; ;pic18f4550.h: 4925: unsigned RXDTP :1;
[; ;pic18f4550.h: 4926: unsigned RCIDL :1;
[; ;pic18f4550.h: 4927: unsigned ABDOVF :1;
[; ;pic18f4550.h: 4928: };
[; ;pic18f4550.h: 4929: struct {
[; ;pic18f4550.h: 4930: unsigned :4;
[; ;pic18f4550.h: 4931: unsigned SCKP :1;
[; ;pic18f4550.h: 4932: unsigned :1;
[; ;pic18f4550.h: 4933: unsigned RCMT :1;
[; ;pic18f4550.h: 4934: };
[; ;pic18f4550.h: 4935: struct {
[; ;pic18f4550.h: 4936: unsigned :5;
[; ;pic18f4550.h: 4937: unsigned RXCKP :1;
[; ;pic18f4550.h: 4938: };
[; ;pic18f4550.h: 4939: struct {
[; ;pic18f4550.h: 4940: unsigned :1;
[; ;pic18f4550.h: 4941: unsigned W4E :1;
[; ;pic18f4550.h: 4942: };
[; ;pic18f4550.h: 4943: } BAUDCONbits @ 0xFB8;
[; ;pic18f4550.h: 4979: extern volatile union {
[; ;pic18f4550.h: 4980: struct {
[; ;pic18f4550.h: 4981: unsigned ABDEN :1;
[; ;pic18f4550.h: 4982: unsigned WUE :1;
[; ;pic18f4550.h: 4983: unsigned :1;
[; ;pic18f4550.h: 4984: unsigned BRG16 :1;
[; ;pic18f4550.h: 4985: unsigned TXCKP :1;
[; ;pic18f4550.h: 4986: unsigned RXDTP :1;
[; ;pic18f4550.h: 4987: unsigned RCIDL :1;
[; ;pic18f4550.h: 4988: unsigned ABDOVF :1;
[; ;pic18f4550.h: 4989: };
[; ;pic18f4550.h: 4990: struct {
[; ;pic18f4550.h: 4991: unsigned :4;
[; ;pic18f4550.h: 4992: unsigned SCKP :1;
[; ;pic18f4550.h: 4993: unsigned :1;
[; ;pic18f4550.h: 4994: unsigned RCMT :1;
[; ;pic18f4550.h: 4995: };
[; ;pic18f4550.h: 4996: struct {
[; ;pic18f4550.h: 4997: unsigned :5;
[; ;pic18f4550.h: 4998: unsigned RXCKP :1;
[; ;pic18f4550.h: 4999: };
[; ;pic18f4550.h: 5000: struct {
[; ;pic18f4550.h: 5001: unsigned :1;
[; ;pic18f4550.h: 5002: unsigned W4E :1;
[; ;pic18f4550.h: 5003: };
[; ;pic18f4550.h: 5004: } BAUDCTLbits @ 0xFB8;
[; ;pic18f4550.h: 5041: extern volatile unsigned char CCP2CON @ 0xFBA;
"5043
[; ;pic18f4550.h: 5043: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4550.h: 5046: extern volatile union {
[; ;pic18f4550.h: 5047: struct {
[; ;pic18f4550.h: 5048: unsigned CCP2M :4;
[; ;pic18f4550.h: 5049: unsigned DC2B :2;
[; ;pic18f4550.h: 5050: };
[; ;pic18f4550.h: 5051: struct {
[; ;pic18f4550.h: 5052: unsigned CCP2M0 :1;
[; ;pic18f4550.h: 5053: unsigned CCP2M1 :1;
[; ;pic18f4550.h: 5054: unsigned CCP2M2 :1;
[; ;pic18f4550.h: 5055: unsigned CCP2M3 :1;
[; ;pic18f4550.h: 5056: unsigned DC2B0 :1;
[; ;pic18f4550.h: 5057: unsigned DC2B1 :1;
[; ;pic18f4550.h: 5058: };
[; ;pic18f4550.h: 5059: } CCP2CONbits @ 0xFBA;
[; ;pic18f4550.h: 5087: extern volatile unsigned short CCPR2 @ 0xFBB;
"5089
[; ;pic18f4550.h: 5089: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4550.h: 5093: extern volatile unsigned char CCPR2L @ 0xFBB;
"5095
[; ;pic18f4550.h: 5095: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4550.h: 5099: extern volatile unsigned char CCPR2H @ 0xFBC;
"5101
[; ;pic18f4550.h: 5101: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4550.h: 5105: extern volatile unsigned char CCP1CON @ 0xFBD;
"5107
[; ;pic18f4550.h: 5107: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4550.h: 5110: extern volatile unsigned char ECCP1CON @ 0xFBD;
"5112
[; ;pic18f4550.h: 5112: asm("ECCP1CON equ 0FBDh");
[; <" ECCP1CON equ 0FBDh ;# ">
[; ;pic18f4550.h: 5115: extern volatile union {
[; ;pic18f4550.h: 5116: struct {
[; ;pic18f4550.h: 5117: unsigned CCP1M :4;
[; ;pic18f4550.h: 5118: unsigned DC1B :2;
[; ;pic18f4550.h: 5119: unsigned P1M :2;
[; ;pic18f4550.h: 5120: };
[; ;pic18f4550.h: 5121: struct {
[; ;pic18f4550.h: 5122: unsigned CCP1M0 :1;
[; ;pic18f4550.h: 5123: unsigned CCP1M1 :1;
[; ;pic18f4550.h: 5124: unsigned CCP1M2 :1;
[; ;pic18f4550.h: 5125: unsigned CCP1M3 :1;
[; ;pic18f4550.h: 5126: unsigned DC1B0 :1;
[; ;pic18f4550.h: 5127: unsigned DC1B1 :1;
[; ;pic18f4550.h: 5128: unsigned P1M0 :1;
[; ;pic18f4550.h: 5129: unsigned P1M1 :1;
[; ;pic18f4550.h: 5130: };
[; ;pic18f4550.h: 5131: } CCP1CONbits @ 0xFBD;
[; ;pic18f4550.h: 5167: extern volatile union {
[; ;pic18f4550.h: 5168: struct {
[; ;pic18f4550.h: 5169: unsigned CCP1M :4;
[; ;pic18f4550.h: 5170: unsigned DC1B :2;
[; ;pic18f4550.h: 5171: unsigned P1M :2;
[; ;pic18f4550.h: 5172: };
[; ;pic18f4550.h: 5173: struct {
[; ;pic18f4550.h: 5174: unsigned CCP1M0 :1;
[; ;pic18f4550.h: 5175: unsigned CCP1M1 :1;
[; ;pic18f4550.h: 5176: unsigned CCP1M2 :1;
[; ;pic18f4550.h: 5177: unsigned CCP1M3 :1;
[; ;pic18f4550.h: 5178: unsigned DC1B0 :1;
[; ;pic18f4550.h: 5179: unsigned DC1B1 :1;
[; ;pic18f4550.h: 5180: unsigned P1M0 :1;
[; ;pic18f4550.h: 5181: unsigned P1M1 :1;
[; ;pic18f4550.h: 5182: };
[; ;pic18f4550.h: 5183: } ECCP1CONbits @ 0xFBD;
[; ;pic18f4550.h: 5220: extern volatile unsigned short CCPR1 @ 0xFBE;
"5222
[; ;pic18f4550.h: 5222: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4550.h: 5226: extern volatile unsigned char CCPR1L @ 0xFBE;
"5228
[; ;pic18f4550.h: 5228: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4550.h: 5232: extern volatile unsigned char CCPR1H @ 0xFBF;
"5234
[; ;pic18f4550.h: 5234: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4550.h: 5238: extern volatile unsigned char ADCON2 @ 0xFC0;
"5240
[; ;pic18f4550.h: 5240: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4550.h: 5243: extern volatile union {
[; ;pic18f4550.h: 5244: struct {
[; ;pic18f4550.h: 5245: unsigned ADCS :3;
[; ;pic18f4550.h: 5246: unsigned ACQT :3;
[; ;pic18f4550.h: 5247: unsigned :1;
[; ;pic18f4550.h: 5248: unsigned ADFM :1;
[; ;pic18f4550.h: 5249: };
[; ;pic18f4550.h: 5250: struct {
[; ;pic18f4550.h: 5251: unsigned ADCS0 :1;
[; ;pic18f4550.h: 5252: unsigned ADCS1 :1;
[; ;pic18f4550.h: 5253: unsigned ADCS2 :1;
[; ;pic18f4550.h: 5254: unsigned ACQT0 :1;
[; ;pic18f4550.h: 5255: unsigned ACQT1 :1;
[; ;pic18f4550.h: 5256: unsigned ACQT2 :1;
[; ;pic18f4550.h: 5257: };
[; ;pic18f4550.h: 5258: } ADCON2bits @ 0xFC0;
[; ;pic18f4550.h: 5289: extern volatile unsigned char ADCON1 @ 0xFC1;
"5291
[; ;pic18f4550.h: 5291: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4550.h: 5294: extern volatile union {
[; ;pic18f4550.h: 5295: struct {
[; ;pic18f4550.h: 5296: unsigned PCFG :4;
[; ;pic18f4550.h: 5297: unsigned VCFG :2;
[; ;pic18f4550.h: 5298: };
[; ;pic18f4550.h: 5299: struct {
[; ;pic18f4550.h: 5300: unsigned PCFG0 :1;
[; ;pic18f4550.h: 5301: unsigned PCFG1 :1;
[; ;pic18f4550.h: 5302: unsigned PCFG2 :1;
[; ;pic18f4550.h: 5303: unsigned PCFG3 :1;
[; ;pic18f4550.h: 5304: unsigned VCFG0 :1;
[; ;pic18f4550.h: 5305: unsigned VCFG1 :1;
[; ;pic18f4550.h: 5306: };
[; ;pic18f4550.h: 5307: struct {
[; ;pic18f4550.h: 5308: unsigned :3;
[; ;pic18f4550.h: 5309: unsigned CHSN3 :1;
[; ;pic18f4550.h: 5310: };
[; ;pic18f4550.h: 5311: struct {
[; ;pic18f4550.h: 5312: unsigned :4;
[; ;pic18f4550.h: 5313: unsigned VCFG01 :1;
[; ;pic18f4550.h: 5314: };
[; ;pic18f4550.h: 5315: struct {
[; ;pic18f4550.h: 5316: unsigned :5;
[; ;pic18f4550.h: 5317: unsigned VCFG11 :1;
[; ;pic18f4550.h: 5318: };
[; ;pic18f4550.h: 5319: } ADCON1bits @ 0xFC1;
[; ;pic18f4550.h: 5356: extern volatile unsigned char ADCON0 @ 0xFC2;
"5358
[; ;pic18f4550.h: 5358: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4550.h: 5361: extern volatile union {
[; ;pic18f4550.h: 5362: struct {
[; ;pic18f4550.h: 5363: unsigned :1;
[; ;pic18f4550.h: 5364: unsigned GO_NOT_DONE :1;
[; ;pic18f4550.h: 5365: };
[; ;pic18f4550.h: 5366: struct {
[; ;pic18f4550.h: 5367: unsigned ADON :1;
[; ;pic18f4550.h: 5368: unsigned GO_nDONE :1;
[; ;pic18f4550.h: 5369: unsigned CHS :4;
[; ;pic18f4550.h: 5370: };
[; ;pic18f4550.h: 5371: struct {
[; ;pic18f4550.h: 5372: unsigned :1;
[; ;pic18f4550.h: 5373: unsigned GO_NOT_DONE :1;
[; ;pic18f4550.h: 5374: };
[; ;pic18f4550.h: 5375: struct {
[; ;pic18f4550.h: 5376: unsigned :1;
[; ;pic18f4550.h: 5377: unsigned GO_DONE :1;
[; ;pic18f4550.h: 5378: unsigned CHS0 :1;
[; ;pic18f4550.h: 5379: unsigned CHS1 :1;
[; ;pic18f4550.h: 5380: unsigned CHS2 :1;
[; ;pic18f4550.h: 5381: unsigned CHS3 :1;
[; ;pic18f4550.h: 5382: };
[; ;pic18f4550.h: 5383: struct {
[; ;pic18f4550.h: 5384: unsigned :1;
[; ;pic18f4550.h: 5385: unsigned DONE :1;
[; ;pic18f4550.h: 5386: };
[; ;pic18f4550.h: 5387: struct {
[; ;pic18f4550.h: 5388: unsigned :1;
[; ;pic18f4550.h: 5389: unsigned GO :1;
[; ;pic18f4550.h: 5390: };
[; ;pic18f4550.h: 5391: struct {
[; ;pic18f4550.h: 5392: unsigned :1;
[; ;pic18f4550.h: 5393: unsigned NOT_DONE :1;
[; ;pic18f4550.h: 5394: };
[; ;pic18f4550.h: 5395: struct {
[; ;pic18f4550.h: 5396: unsigned :1;
[; ;pic18f4550.h: 5397: unsigned nDONE :1;
[; ;pic18f4550.h: 5398: };
[; ;pic18f4550.h: 5399: struct {
[; ;pic18f4550.h: 5400: unsigned :1;
[; ;pic18f4550.h: 5401: unsigned GODONE :1;
[; ;pic18f4550.h: 5402: };
[; ;pic18f4550.h: 5403: } ADCON0bits @ 0xFC2;
[; ;pic18f4550.h: 5449: extern volatile unsigned short ADRES @ 0xFC3;
"5451
[; ;pic18f4550.h: 5451: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4550.h: 5455: extern volatile unsigned char ADRESL @ 0xFC3;
"5457
[; ;pic18f4550.h: 5457: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4550.h: 5461: extern volatile unsigned char ADRESH @ 0xFC4;
"5463
[; ;pic18f4550.h: 5463: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4550.h: 5467: extern volatile unsigned char SSPCON2 @ 0xFC5;
"5469
[; ;pic18f4550.h: 5469: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f4550.h: 5472: extern volatile union {
[; ;pic18f4550.h: 5473: struct {
[; ;pic18f4550.h: 5474: unsigned SEN :1;
[; ;pic18f4550.h: 5475: unsigned RSEN :1;
[; ;pic18f4550.h: 5476: unsigned PEN :1;
[; ;pic18f4550.h: 5477: unsigned RCEN :1;
[; ;pic18f4550.h: 5478: unsigned ACKEN :1;
[; ;pic18f4550.h: 5479: unsigned ACKDT :1;
[; ;pic18f4550.h: 5480: unsigned ACKSTAT :1;
[; ;pic18f4550.h: 5481: unsigned GCEN :1;
[; ;pic18f4550.h: 5482: };
[; ;pic18f4550.h: 5483: } SSPCON2bits @ 0xFC5;
[; ;pic18f4550.h: 5511: extern volatile unsigned char SSPCON1 @ 0xFC6;
"5513
[; ;pic18f4550.h: 5513: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4550.h: 5516: extern volatile union {
[; ;pic18f4550.h: 5517: struct {
[; ;pic18f4550.h: 5518: unsigned SSPM :4;
[; ;pic18f4550.h: 5519: unsigned CKP :1;
[; ;pic18f4550.h: 5520: unsigned SSPEN :1;
[; ;pic18f4550.h: 5521: unsigned SSPOV :1;
[; ;pic18f4550.h: 5522: unsigned WCOL :1;
[; ;pic18f4550.h: 5523: };
[; ;pic18f4550.h: 5524: struct {
[; ;pic18f4550.h: 5525: unsigned SSPM0 :1;
[; ;pic18f4550.h: 5526: unsigned SSPM1 :1;
[; ;pic18f4550.h: 5527: unsigned SSPM2 :1;
[; ;pic18f4550.h: 5528: unsigned SSPM3 :1;
[; ;pic18f4550.h: 5529: };
[; ;pic18f4550.h: 5530: } SSPCON1bits @ 0xFC6;
[; ;pic18f4550.h: 5561: extern volatile unsigned char SSPSTAT @ 0xFC7;
"5563
[; ;pic18f4550.h: 5563: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4550.h: 5566: extern volatile union {
[; ;pic18f4550.h: 5567: struct {
[; ;pic18f4550.h: 5568: unsigned :2;
[; ;pic18f4550.h: 5569: unsigned R_NOT_W :1;
[; ;pic18f4550.h: 5570: };
[; ;pic18f4550.h: 5571: struct {
[; ;pic18f4550.h: 5572: unsigned :5;
[; ;pic18f4550.h: 5573: unsigned D_NOT_A :1;
[; ;pic18f4550.h: 5574: };
[; ;pic18f4550.h: 5575: struct {
[; ;pic18f4550.h: 5576: unsigned BF :1;
[; ;pic18f4550.h: 5577: unsigned UA :1;
[; ;pic18f4550.h: 5578: unsigned R_nW :1;
[; ;pic18f4550.h: 5579: unsigned S :1;
[; ;pic18f4550.h: 5580: unsigned P :1;
[; ;pic18f4550.h: 5581: unsigned D_nA :1;
[; ;pic18f4550.h: 5582: unsigned CKE :1;
[; ;pic18f4550.h: 5583: unsigned SMP :1;
[; ;pic18f4550.h: 5584: };
[; ;pic18f4550.h: 5585: struct {
[; ;pic18f4550.h: 5586: unsigned :2;
[; ;pic18f4550.h: 5587: unsigned R_NOT_W :1;
[; ;pic18f4550.h: 5588: };
[; ;pic18f4550.h: 5589: struct {
[; ;pic18f4550.h: 5590: unsigned :5;
[; ;pic18f4550.h: 5591: unsigned D_NOT_A :1;
[; ;pic18f4550.h: 5592: };
[; ;pic18f4550.h: 5593: struct {
[; ;pic18f4550.h: 5594: unsigned :2;
[; ;pic18f4550.h: 5595: unsigned R_W :1;
[; ;pic18f4550.h: 5596: unsigned :2;
[; ;pic18f4550.h: 5597: unsigned D_A :1;
[; ;pic18f4550.h: 5598: };
[; ;pic18f4550.h: 5599: struct {
[; ;pic18f4550.h: 5600: unsigned :2;
[; ;pic18f4550.h: 5601: unsigned I2C_READ :1;
[; ;pic18f4550.h: 5602: unsigned I2C_START :1;
[; ;pic18f4550.h: 5603: unsigned I2C_STOP :1;
[; ;pic18f4550.h: 5604: unsigned I2C_DAT :1;
[; ;pic18f4550.h: 5605: };
[; ;pic18f4550.h: 5606: struct {
[; ;pic18f4550.h: 5607: unsigned :2;
[; ;pic18f4550.h: 5608: unsigned nW :1;
[; ;pic18f4550.h: 5609: unsigned :2;
[; ;pic18f4550.h: 5610: unsigned nA :1;
[; ;pic18f4550.h: 5611: };
[; ;pic18f4550.h: 5612: struct {
[; ;pic18f4550.h: 5613: unsigned :2;
[; ;pic18f4550.h: 5614: unsigned NOT_WRITE :1;
[; ;pic18f4550.h: 5615: };
[; ;pic18f4550.h: 5616: struct {
[; ;pic18f4550.h: 5617: unsigned :5;
[; ;pic18f4550.h: 5618: unsigned NOT_ADDRESS :1;
[; ;pic18f4550.h: 5619: };
[; ;pic18f4550.h: 5620: struct {
[; ;pic18f4550.h: 5621: unsigned :2;
[; ;pic18f4550.h: 5622: unsigned nWRITE :1;
[; ;pic18f4550.h: 5623: unsigned :2;
[; ;pic18f4550.h: 5624: unsigned nADDRESS :1;
[; ;pic18f4550.h: 5625: };
[; ;pic18f4550.h: 5626: struct {
[; ;pic18f4550.h: 5627: unsigned :2;
[; ;pic18f4550.h: 5628: unsigned READ_WRITE :1;
[; ;pic18f4550.h: 5629: unsigned :2;
[; ;pic18f4550.h: 5630: unsigned DATA_ADDRESS :1;
[; ;pic18f4550.h: 5631: };
[; ;pic18f4550.h: 5632: struct {
[; ;pic18f4550.h: 5633: unsigned :2;
[; ;pic18f4550.h: 5634: unsigned R :1;
[; ;pic18f4550.h: 5635: unsigned :2;
[; ;pic18f4550.h: 5636: unsigned D :1;
[; ;pic18f4550.h: 5637: };
[; ;pic18f4550.h: 5638: struct {
[; ;pic18f4550.h: 5639: unsigned :5;
[; ;pic18f4550.h: 5640: unsigned DA :1;
[; ;pic18f4550.h: 5641: };
[; ;pic18f4550.h: 5642: struct {
[; ;pic18f4550.h: 5643: unsigned :2;
[; ;pic18f4550.h: 5644: unsigned RW :1;
[; ;pic18f4550.h: 5645: };
[; ;pic18f4550.h: 5646: struct {
[; ;pic18f4550.h: 5647: unsigned :3;
[; ;pic18f4550.h: 5648: unsigned START :1;
[; ;pic18f4550.h: 5649: };
[; ;pic18f4550.h: 5650: struct {
[; ;pic18f4550.h: 5651: unsigned :4;
[; ;pic18f4550.h: 5652: unsigned STOP :1;
[; ;pic18f4550.h: 5653: };
[; ;pic18f4550.h: 5654: struct {
[; ;pic18f4550.h: 5655: unsigned :2;
[; ;pic18f4550.h: 5656: unsigned NOT_W :1;
[; ;pic18f4550.h: 5657: };
[; ;pic18f4550.h: 5658: struct {
[; ;pic18f4550.h: 5659: unsigned :5;
[; ;pic18f4550.h: 5660: unsigned NOT_A :1;
[; ;pic18f4550.h: 5661: };
[; ;pic18f4550.h: 5662: } SSPSTATbits @ 0xFC7;
[; ;pic18f4550.h: 5762: extern volatile unsigned char SSPADD @ 0xFC8;
"5764
[; ;pic18f4550.h: 5764: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4550.h: 5768: extern volatile unsigned char SSPBUF @ 0xFC9;
"5770
[; ;pic18f4550.h: 5770: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4550.h: 5774: extern volatile unsigned char T2CON @ 0xFCA;
"5776
[; ;pic18f4550.h: 5776: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4550.h: 5779: extern volatile union {
[; ;pic18f4550.h: 5780: struct {
[; ;pic18f4550.h: 5781: unsigned T2CKPS :2;
[; ;pic18f4550.h: 5782: unsigned TMR2ON :1;
[; ;pic18f4550.h: 5783: unsigned TOUTPS :4;
[; ;pic18f4550.h: 5784: };
[; ;pic18f4550.h: 5785: struct {
[; ;pic18f4550.h: 5786: unsigned T2CKPS0 :1;
[; ;pic18f4550.h: 5787: unsigned T2CKPS1 :1;
[; ;pic18f4550.h: 5788: unsigned :1;
[; ;pic18f4550.h: 5789: unsigned T2OUTPS0 :1;
[; ;pic18f4550.h: 5790: unsigned T2OUTPS1 :1;
[; ;pic18f4550.h: 5791: unsigned T2OUTPS2 :1;
[; ;pic18f4550.h: 5792: unsigned T2OUTPS3 :1;
[; ;pic18f4550.h: 5793: };
[; ;pic18f4550.h: 5794: struct {
[; ;pic18f4550.h: 5795: unsigned :3;
[; ;pic18f4550.h: 5796: unsigned TOUTPS0 :1;
[; ;pic18f4550.h: 5797: unsigned TOUTPS1 :1;
[; ;pic18f4550.h: 5798: unsigned TOUTPS2 :1;
[; ;pic18f4550.h: 5799: unsigned TOUTPS3 :1;
[; ;pic18f4550.h: 5800: };
[; ;pic18f4550.h: 5801: } T2CONbits @ 0xFCA;
[; ;pic18f4550.h: 5844: extern volatile unsigned char PR2 @ 0xFCB;
"5846
[; ;pic18f4550.h: 5846: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4550.h: 5849: extern volatile unsigned char MEMCON @ 0xFCB;
"5851
[; ;pic18f4550.h: 5851: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4550.h: 5855: extern volatile unsigned char TMR2 @ 0xFCC;
"5857
[; ;pic18f4550.h: 5857: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4550.h: 5861: extern volatile unsigned char T1CON @ 0xFCD;
"5863
[; ;pic18f4550.h: 5863: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4550.h: 5866: extern volatile union {
[; ;pic18f4550.h: 5867: struct {
[; ;pic18f4550.h: 5868: unsigned :2;
[; ;pic18f4550.h: 5869: unsigned NOT_T1SYNC :1;
[; ;pic18f4550.h: 5870: };
[; ;pic18f4550.h: 5871: struct {
[; ;pic18f4550.h: 5872: unsigned TMR1ON :1;
[; ;pic18f4550.h: 5873: unsigned TMR1CS :1;
[; ;pic18f4550.h: 5874: unsigned nT1SYNC :1;
[; ;pic18f4550.h: 5875: unsigned T1OSCEN :1;
[; ;pic18f4550.h: 5876: unsigned T1CKPS :2;
[; ;pic18f4550.h: 5877: unsigned T1RUN :1;
[; ;pic18f4550.h: 5878: unsigned RD16 :1;
[; ;pic18f4550.h: 5879: };
[; ;pic18f4550.h: 5880: struct {
[; ;pic18f4550.h: 5881: unsigned :2;
[; ;pic18f4550.h: 5882: unsigned T1SYNC :1;
[; ;pic18f4550.h: 5883: unsigned :1;
[; ;pic18f4550.h: 5884: unsigned T1CKPS0 :1;
[; ;pic18f4550.h: 5885: unsigned T1CKPS1 :1;
[; ;pic18f4550.h: 5886: };
[; ;pic18f4550.h: 5887: struct {
[; ;pic18f4550.h: 5888: unsigned :3;
[; ;pic18f4550.h: 5889: unsigned SOSCEN :1;
[; ;pic18f4550.h: 5890: };
[; ;pic18f4550.h: 5891: struct {
[; ;pic18f4550.h: 5892: unsigned :7;
[; ;pic18f4550.h: 5893: unsigned T1RD16 :1;
[; ;pic18f4550.h: 5894: };
[; ;pic18f4550.h: 5895: } T1CONbits @ 0xFCD;
[; ;pic18f4550.h: 5938: extern volatile unsigned short TMR1 @ 0xFCE;
"5940
[; ;pic18f4550.h: 5940: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4550.h: 5944: extern volatile unsigned char TMR1L @ 0xFCE;
"5946
[; ;pic18f4550.h: 5946: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4550.h: 5950: extern volatile unsigned char TMR1H @ 0xFCF;
"5952
[; ;pic18f4550.h: 5952: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4550.h: 5956: extern volatile unsigned char RCON @ 0xFD0;
"5958
[; ;pic18f4550.h: 5958: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4550.h: 5961: extern volatile union {
[; ;pic18f4550.h: 5962: struct {
[; ;pic18f4550.h: 5963: unsigned NOT_BOR :1;
[; ;pic18f4550.h: 5964: };
[; ;pic18f4550.h: 5965: struct {
[; ;pic18f4550.h: 5966: unsigned :1;
[; ;pic18f4550.h: 5967: unsigned NOT_POR :1;
[; ;pic18f4550.h: 5968: };
[; ;pic18f4550.h: 5969: struct {
[; ;pic18f4550.h: 5970: unsigned :2;
[; ;pic18f4550.h: 5971: unsigned NOT_PD :1;
[; ;pic18f4550.h: 5972: };
[; ;pic18f4550.h: 5973: struct {
[; ;pic18f4550.h: 5974: unsigned :3;
[; ;pic18f4550.h: 5975: unsigned NOT_TO :1;
[; ;pic18f4550.h: 5976: };
[; ;pic18f4550.h: 5977: struct {
[; ;pic18f4550.h: 5978: unsigned :4;
[; ;pic18f4550.h: 5979: unsigned NOT_RI :1;
[; ;pic18f4550.h: 5980: };
[; ;pic18f4550.h: 5981: struct {
[; ;pic18f4550.h: 5982: unsigned nBOR :1;
[; ;pic18f4550.h: 5983: unsigned nPOR :1;
[; ;pic18f4550.h: 5984: unsigned nPD :1;
[; ;pic18f4550.h: 5985: unsigned nTO :1;
[; ;pic18f4550.h: 5986: unsigned nRI :1;
[; ;pic18f4550.h: 5987: unsigned :1;
[; ;pic18f4550.h: 5988: unsigned SBOREN :1;
[; ;pic18f4550.h: 5989: unsigned IPEN :1;
[; ;pic18f4550.h: 5990: };
[; ;pic18f4550.h: 5991: struct {
[; ;pic18f4550.h: 5992: unsigned :7;
[; ;pic18f4550.h: 5993: unsigned NOT_IPEN :1;
[; ;pic18f4550.h: 5994: };
[; ;pic18f4550.h: 5995: struct {
[; ;pic18f4550.h: 5996: unsigned BOR :1;
[; ;pic18f4550.h: 5997: unsigned POR :1;
[; ;pic18f4550.h: 5998: unsigned PD :1;
[; ;pic18f4550.h: 5999: unsigned TO :1;
[; ;pic18f4550.h: 6000: unsigned RI :1;
[; ;pic18f4550.h: 6001: unsigned :2;
[; ;pic18f4550.h: 6002: unsigned nIPEN :1;
[; ;pic18f4550.h: 6003: };
[; ;pic18f4550.h: 6004: } RCONbits @ 0xFD0;
[; ;pic18f4550.h: 6065: extern volatile unsigned char WDTCON @ 0xFD1;
"6067
[; ;pic18f4550.h: 6067: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4550.h: 6070: extern volatile union {
[; ;pic18f4550.h: 6071: struct {
[; ;pic18f4550.h: 6072: unsigned SWDTEN :1;
[; ;pic18f4550.h: 6073: };
[; ;pic18f4550.h: 6074: struct {
[; ;pic18f4550.h: 6075: unsigned SWDTE :1;
[; ;pic18f4550.h: 6076: };
[; ;pic18f4550.h: 6077: } WDTCONbits @ 0xFD1;
[; ;pic18f4550.h: 6087: extern volatile unsigned char HLVDCON @ 0xFD2;
"6089
[; ;pic18f4550.h: 6089: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4550.h: 6092: extern volatile unsigned char LVDCON @ 0xFD2;
"6094
[; ;pic18f4550.h: 6094: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4550.h: 6097: extern volatile union {
[; ;pic18f4550.h: 6098: struct {
[; ;pic18f4550.h: 6099: unsigned HLVDL :4;
[; ;pic18f4550.h: 6100: unsigned HLVDEN :1;
[; ;pic18f4550.h: 6101: unsigned IRVST :1;
[; ;pic18f4550.h: 6102: unsigned :1;
[; ;pic18f4550.h: 6103: unsigned VDIRMAG :1;
[; ;pic18f4550.h: 6104: };
[; ;pic18f4550.h: 6105: struct {
[; ;pic18f4550.h: 6106: unsigned HLVDL0 :1;
[; ;pic18f4550.h: 6107: unsigned HLVDL1 :1;
[; ;pic18f4550.h: 6108: unsigned HLVDL2 :1;
[; ;pic18f4550.h: 6109: unsigned HLVDL3 :1;
[; ;pic18f4550.h: 6110: };
[; ;pic18f4550.h: 6111: struct {
[; ;pic18f4550.h: 6112: unsigned LVDL0 :1;
[; ;pic18f4550.h: 6113: unsigned LVDL1 :1;
[; ;pic18f4550.h: 6114: unsigned LVDL2 :1;
[; ;pic18f4550.h: 6115: unsigned LVDL3 :1;
[; ;pic18f4550.h: 6116: unsigned LVDEN :1;
[; ;pic18f4550.h: 6117: unsigned IVRST :1;
[; ;pic18f4550.h: 6118: };
[; ;pic18f4550.h: 6119: struct {
[; ;pic18f4550.h: 6120: unsigned LVV0 :1;
[; ;pic18f4550.h: 6121: unsigned LVV1 :1;
[; ;pic18f4550.h: 6122: unsigned LVV2 :1;
[; ;pic18f4550.h: 6123: unsigned LVV3 :1;
[; ;pic18f4550.h: 6124: unsigned :1;
[; ;pic18f4550.h: 6125: unsigned BGST :1;
[; ;pic18f4550.h: 6126: };
[; ;pic18f4550.h: 6127: } HLVDCONbits @ 0xFD2;
[; ;pic18f4550.h: 6187: extern volatile union {
[; ;pic18f4550.h: 6188: struct {
[; ;pic18f4550.h: 6189: unsigned HLVDL :4;
[; ;pic18f4550.h: 6190: unsigned HLVDEN :1;
[; ;pic18f4550.h: 6191: unsigned IRVST :1;
[; ;pic18f4550.h: 6192: unsigned :1;
[; ;pic18f4550.h: 6193: unsigned VDIRMAG :1;
[; ;pic18f4550.h: 6194: };
[; ;pic18f4550.h: 6195: struct {
[; ;pic18f4550.h: 6196: unsigned HLVDL0 :1;
[; ;pic18f4550.h: 6197: unsigned HLVDL1 :1;
[; ;pic18f4550.h: 6198: unsigned HLVDL2 :1;
[; ;pic18f4550.h: 6199: unsigned HLVDL3 :1;
[; ;pic18f4550.h: 6200: };
[; ;pic18f4550.h: 6201: struct {
[; ;pic18f4550.h: 6202: unsigned LVDL0 :1;
[; ;pic18f4550.h: 6203: unsigned LVDL1 :1;
[; ;pic18f4550.h: 6204: unsigned LVDL2 :1;
[; ;pic18f4550.h: 6205: unsigned LVDL3 :1;
[; ;pic18f4550.h: 6206: unsigned LVDEN :1;
[; ;pic18f4550.h: 6207: unsigned IVRST :1;
[; ;pic18f4550.h: 6208: };
[; ;pic18f4550.h: 6209: struct {
[; ;pic18f4550.h: 6210: unsigned LVV0 :1;
[; ;pic18f4550.h: 6211: unsigned LVV1 :1;
[; ;pic18f4550.h: 6212: unsigned LVV2 :1;
[; ;pic18f4550.h: 6213: unsigned LVV3 :1;
[; ;pic18f4550.h: 6214: unsigned :1;
[; ;pic18f4550.h: 6215: unsigned BGST :1;
[; ;pic18f4550.h: 6216: };
[; ;pic18f4550.h: 6217: } LVDCONbits @ 0xFD2;
[; ;pic18f4550.h: 6278: extern volatile unsigned char OSCCON @ 0xFD3;
"6280
[; ;pic18f4550.h: 6280: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4550.h: 6283: extern volatile union {
[; ;pic18f4550.h: 6284: struct {
[; ;pic18f4550.h: 6285: unsigned SCS :2;
[; ;pic18f4550.h: 6286: unsigned IOFS :1;
[; ;pic18f4550.h: 6287: unsigned OSTS :1;
[; ;pic18f4550.h: 6288: unsigned IRCF :3;
[; ;pic18f4550.h: 6289: unsigned IDLEN :1;
[; ;pic18f4550.h: 6290: };
[; ;pic18f4550.h: 6291: struct {
[; ;pic18f4550.h: 6292: unsigned SCS0 :1;
[; ;pic18f4550.h: 6293: unsigned SCS1 :1;
[; ;pic18f4550.h: 6294: unsigned FLTS :1;
[; ;pic18f4550.h: 6295: unsigned :1;
[; ;pic18f4550.h: 6296: unsigned IRCF0 :1;
[; ;pic18f4550.h: 6297: unsigned IRCF1 :1;
[; ;pic18f4550.h: 6298: unsigned IRCF2 :1;
[; ;pic18f4550.h: 6299: };
[; ;pic18f4550.h: 6300: } OSCCONbits @ 0xFD3;
[; ;pic18f4550.h: 6337: extern volatile unsigned char T0CON @ 0xFD5;
"6339
[; ;pic18f4550.h: 6339: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4550.h: 6342: extern volatile union {
[; ;pic18f4550.h: 6343: struct {
[; ;pic18f4550.h: 6344: unsigned T0PS :3;
[; ;pic18f4550.h: 6345: unsigned PSA :1;
[; ;pic18f4550.h: 6346: unsigned T0SE :1;
[; ;pic18f4550.h: 6347: unsigned T0CS :1;
[; ;pic18f4550.h: 6348: unsigned T08BIT :1;
[; ;pic18f4550.h: 6349: unsigned TMR0ON :1;
[; ;pic18f4550.h: 6350: };
[; ;pic18f4550.h: 6351: struct {
[; ;pic18f4550.h: 6352: unsigned T0PS0 :1;
[; ;pic18f4550.h: 6353: unsigned T0PS1 :1;
[; ;pic18f4550.h: 6354: unsigned T0PS2 :1;
[; ;pic18f4550.h: 6355: };
[; ;pic18f4550.h: 6356: } T0CONbits @ 0xFD5;
[; ;pic18f4550.h: 6387: extern volatile unsigned short TMR0 @ 0xFD6;
"6389
[; ;pic18f4550.h: 6389: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4550.h: 6393: extern volatile unsigned char TMR0L @ 0xFD6;
"6395
[; ;pic18f4550.h: 6395: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4550.h: 6399: extern volatile unsigned char TMR0H @ 0xFD7;
"6401
[; ;pic18f4550.h: 6401: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4550.h: 6405: extern volatile unsigned char STATUS @ 0xFD8;
"6407
[; ;pic18f4550.h: 6407: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4550.h: 6410: extern volatile union {
[; ;pic18f4550.h: 6411: struct {
[; ;pic18f4550.h: 6412: unsigned C :1;
[; ;pic18f4550.h: 6413: unsigned DC :1;
[; ;pic18f4550.h: 6414: unsigned Z :1;
[; ;pic18f4550.h: 6415: unsigned OV :1;
[; ;pic18f4550.h: 6416: unsigned N :1;
[; ;pic18f4550.h: 6417: };
[; ;pic18f4550.h: 6418: struct {
[; ;pic18f4550.h: 6419: unsigned CARRY :1;
[; ;pic18f4550.h: 6420: };
[; ;pic18f4550.h: 6421: struct {
[; ;pic18f4550.h: 6422: unsigned :4;
[; ;pic18f4550.h: 6423: unsigned NEGATIVE :1;
[; ;pic18f4550.h: 6424: };
[; ;pic18f4550.h: 6425: struct {
[; ;pic18f4550.h: 6426: unsigned :3;
[; ;pic18f4550.h: 6427: unsigned OVERFLOW :1;
[; ;pic18f4550.h: 6428: };
[; ;pic18f4550.h: 6429: struct {
[; ;pic18f4550.h: 6430: unsigned :2;
[; ;pic18f4550.h: 6431: unsigned ZERO :1;
[; ;pic18f4550.h: 6432: };
[; ;pic18f4550.h: 6433: } STATUSbits @ 0xFD8;
[; ;pic18f4550.h: 6464: extern volatile unsigned short FSR2 @ 0xFD9;
"6466
[; ;pic18f4550.h: 6466: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4550.h: 6470: extern volatile unsigned char FSR2L @ 0xFD9;
"6472
[; ;pic18f4550.h: 6472: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4550.h: 6476: extern volatile unsigned char FSR2H @ 0xFDA;
"6478
[; ;pic18f4550.h: 6478: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4550.h: 6482: extern volatile unsigned char PLUSW2 @ 0xFDB;
"6484
[; ;pic18f4550.h: 6484: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4550.h: 6488: extern volatile unsigned char PREINC2 @ 0xFDC;
"6490
[; ;pic18f4550.h: 6490: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4550.h: 6494: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"6496
[; ;pic18f4550.h: 6496: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4550.h: 6500: extern volatile unsigned char POSTINC2 @ 0xFDE;
"6502
[; ;pic18f4550.h: 6502: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4550.h: 6506: extern volatile unsigned char INDF2 @ 0xFDF;
"6508
[; ;pic18f4550.h: 6508: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4550.h: 6512: extern volatile unsigned char BSR @ 0xFE0;
"6514
[; ;pic18f4550.h: 6514: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4550.h: 6518: extern volatile unsigned short FSR1 @ 0xFE1;
"6520
[; ;pic18f4550.h: 6520: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4550.h: 6524: extern volatile unsigned char FSR1L @ 0xFE1;
"6526
[; ;pic18f4550.h: 6526: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4550.h: 6530: extern volatile unsigned char FSR1H @ 0xFE2;
"6532
[; ;pic18f4550.h: 6532: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4550.h: 6536: extern volatile unsigned char PLUSW1 @ 0xFE3;
"6538
[; ;pic18f4550.h: 6538: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4550.h: 6542: extern volatile unsigned char PREINC1 @ 0xFE4;
"6544
[; ;pic18f4550.h: 6544: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4550.h: 6548: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"6550
[; ;pic18f4550.h: 6550: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4550.h: 6554: extern volatile unsigned char POSTINC1 @ 0xFE6;
"6556
[; ;pic18f4550.h: 6556: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4550.h: 6560: extern volatile unsigned char INDF1 @ 0xFE7;
"6562
[; ;pic18f4550.h: 6562: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4550.h: 6566: extern volatile unsigned char WREG @ 0xFE8;
"6568
[; ;pic18f4550.h: 6568: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4550.h: 6572: extern volatile unsigned short FSR0 @ 0xFE9;
"6574
[; ;pic18f4550.h: 6574: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4550.h: 6578: extern volatile unsigned char FSR0L @ 0xFE9;
"6580
[; ;pic18f4550.h: 6580: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4550.h: 6584: extern volatile unsigned char FSR0H @ 0xFEA;
"6586
[; ;pic18f4550.h: 6586: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4550.h: 6590: extern volatile unsigned char PLUSW0 @ 0xFEB;
"6592
[; ;pic18f4550.h: 6592: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4550.h: 6596: extern volatile unsigned char PREINC0 @ 0xFEC;
"6598
[; ;pic18f4550.h: 6598: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4550.h: 6602: extern volatile unsigned char POSTDEC0 @ 0xFED;
"6604
[; ;pic18f4550.h: 6604: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4550.h: 6608: extern volatile unsigned char POSTINC0 @ 0xFEE;
"6610
[; ;pic18f4550.h: 6610: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4550.h: 6614: extern volatile unsigned char INDF0 @ 0xFEF;
"6616
[; ;pic18f4550.h: 6616: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4550.h: 6620: extern volatile unsigned char INTCON3 @ 0xFF0;
"6622
[; ;pic18f4550.h: 6622: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4550.h: 6625: extern volatile union {
[; ;pic18f4550.h: 6626: struct {
[; ;pic18f4550.h: 6627: unsigned INT1IF :1;
[; ;pic18f4550.h: 6628: unsigned INT2IF :1;
[; ;pic18f4550.h: 6629: unsigned :1;
[; ;pic18f4550.h: 6630: unsigned INT1IE :1;
[; ;pic18f4550.h: 6631: unsigned INT2IE :1;
[; ;pic18f4550.h: 6632: unsigned :1;
[; ;pic18f4550.h: 6633: unsigned INT1IP :1;
[; ;pic18f4550.h: 6634: unsigned INT2IP :1;
[; ;pic18f4550.h: 6635: };
[; ;pic18f4550.h: 6636: struct {
[; ;pic18f4550.h: 6637: unsigned INT1F :1;
[; ;pic18f4550.h: 6638: unsigned INT2F :1;
[; ;pic18f4550.h: 6639: unsigned :1;
[; ;pic18f4550.h: 6640: unsigned INT1E :1;
[; ;pic18f4550.h: 6641: unsigned INT2E :1;
[; ;pic18f4550.h: 6642: unsigned :1;
[; ;pic18f4550.h: 6643: unsigned INT1P :1;
[; ;pic18f4550.h: 6644: unsigned INT2P :1;
[; ;pic18f4550.h: 6645: };
[; ;pic18f4550.h: 6646: } INTCON3bits @ 0xFF0;
[; ;pic18f4550.h: 6686: extern volatile unsigned char INTCON2 @ 0xFF1;
"6688
[; ;pic18f4550.h: 6688: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4550.h: 6691: extern volatile union {
[; ;pic18f4550.h: 6692: struct {
[; ;pic18f4550.h: 6693: unsigned :7;
[; ;pic18f4550.h: 6694: unsigned NOT_RBPU :1;
[; ;pic18f4550.h: 6695: };
[; ;pic18f4550.h: 6696: struct {
[; ;pic18f4550.h: 6697: unsigned RBIP :1;
[; ;pic18f4550.h: 6698: unsigned :1;
[; ;pic18f4550.h: 6699: unsigned TMR0IP :1;
[; ;pic18f4550.h: 6700: unsigned :1;
[; ;pic18f4550.h: 6701: unsigned INTEDG2 :1;
[; ;pic18f4550.h: 6702: unsigned INTEDG1 :1;
[; ;pic18f4550.h: 6703: unsigned INTEDG0 :1;
[; ;pic18f4550.h: 6704: unsigned nRBPU :1;
[; ;pic18f4550.h: 6705: };
[; ;pic18f4550.h: 6706: struct {
[; ;pic18f4550.h: 6707: unsigned :2;
[; ;pic18f4550.h: 6708: unsigned T0IP :1;
[; ;pic18f4550.h: 6709: unsigned :4;
[; ;pic18f4550.h: 6710: unsigned RBPU :1;
[; ;pic18f4550.h: 6711: };
[; ;pic18f4550.h: 6712: } INTCON2bits @ 0xFF1;
[; ;pic18f4550.h: 6743: extern volatile unsigned char INTCON @ 0xFF2;
"6745
[; ;pic18f4550.h: 6745: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4550.h: 6748: extern volatile union {
[; ;pic18f4550.h: 6749: struct {
[; ;pic18f4550.h: 6750: unsigned RBIF :1;
[; ;pic18f4550.h: 6751: unsigned INT0IF :1;
[; ;pic18f4550.h: 6752: unsigned TMR0IF :1;
[; ;pic18f4550.h: 6753: unsigned RBIE :1;
[; ;pic18f4550.h: 6754: unsigned INT0IE :1;
[; ;pic18f4550.h: 6755: unsigned TMR0IE :1;
[; ;pic18f4550.h: 6756: unsigned PEIE_GIEL :1;
[; ;pic18f4550.h: 6757: unsigned GIE_GIEH :1;
[; ;pic18f4550.h: 6758: };
[; ;pic18f4550.h: 6759: struct {
[; ;pic18f4550.h: 6760: unsigned RBIF :1;
[; ;pic18f4550.h: 6761: unsigned INT0IF :1;
[; ;pic18f4550.h: 6762: unsigned TMR0IF :1;
[; ;pic18f4550.h: 6763: unsigned RBIE :1;
[; ;pic18f4550.h: 6764: unsigned INT0IE :1;
[; ;pic18f4550.h: 6765: unsigned TMR0IE :1;
[; ;pic18f4550.h: 6766: unsigned PEIE :1;
[; ;pic18f4550.h: 6767: unsigned GIE :1;
[; ;pic18f4550.h: 6768: };
[; ;pic18f4550.h: 6769: struct {
[; ;pic18f4550.h: 6770: unsigned RBIF :1;
[; ;pic18f4550.h: 6771: unsigned INT0IF :1;
[; ;pic18f4550.h: 6772: unsigned TMR0IF :1;
[; ;pic18f4550.h: 6773: unsigned RBIE :1;
[; ;pic18f4550.h: 6774: unsigned INT0IE :1;
[; ;pic18f4550.h: 6775: unsigned TMR0IE :1;
[; ;pic18f4550.h: 6776: unsigned GIEL :1;
[; ;pic18f4550.h: 6777: unsigned GIEH :1;
[; ;pic18f4550.h: 6778: };
[; ;pic18f4550.h: 6779: struct {
[; ;pic18f4550.h: 6780: unsigned :1;
[; ;pic18f4550.h: 6781: unsigned INT0F :1;
[; ;pic18f4550.h: 6782: unsigned T0IF :1;
[; ;pic18f4550.h: 6783: unsigned :1;
[; ;pic18f4550.h: 6784: unsigned INT0E :1;
[; ;pic18f4550.h: 6785: unsigned T0IE :1;
[; ;pic18f4550.h: 6786: unsigned PEIE :1;
[; ;pic18f4550.h: 6787: unsigned GIE :1;
[; ;pic18f4550.h: 6788: };
[; ;pic18f4550.h: 6789: struct {
[; ;pic18f4550.h: 6790: unsigned :6;
[; ;pic18f4550.h: 6791: unsigned GIEL :1;
[; ;pic18f4550.h: 6792: unsigned GIEH :1;
[; ;pic18f4550.h: 6793: };
[; ;pic18f4550.h: 6794: } INTCONbits @ 0xFF2;
[; ;pic18f4550.h: 6846: extern volatile unsigned short PROD @ 0xFF3;
"6848
[; ;pic18f4550.h: 6848: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4550.h: 6852: extern volatile unsigned char PRODL @ 0xFF3;
"6854
[; ;pic18f4550.h: 6854: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4550.h: 6858: extern volatile unsigned char PRODH @ 0xFF4;
"6860
[; ;pic18f4550.h: 6860: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4550.h: 6864: extern volatile unsigned char TABLAT @ 0xFF5;
"6866
[; ;pic18f4550.h: 6866: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4550.h: 6870: extern volatile unsigned short long TBLPTR @ 0xFF6;
"6872
[; ;pic18f4550.h: 6872: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4550.h: 6876: extern volatile unsigned char TBLPTRL @ 0xFF6;
"6878
[; ;pic18f4550.h: 6878: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4550.h: 6882: extern volatile unsigned char TBLPTRH @ 0xFF7;
"6884
[; ;pic18f4550.h: 6884: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4550.h: 6888: extern volatile unsigned char TBLPTRU @ 0xFF8;
"6890
[; ;pic18f4550.h: 6890: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4550.h: 6894: extern volatile unsigned short long PCLAT @ 0xFF9;
"6896
[; ;pic18f4550.h: 6896: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4550.h: 6899: extern volatile unsigned short long PC @ 0xFF9;
"6901
[; ;pic18f4550.h: 6901: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4550.h: 6905: extern volatile unsigned char PCL @ 0xFF9;
"6907
[; ;pic18f4550.h: 6907: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4550.h: 6911: extern volatile unsigned char PCLATH @ 0xFFA;
"6913
[; ;pic18f4550.h: 6913: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4550.h: 6917: extern volatile unsigned char PCLATU @ 0xFFB;
"6919
[; ;pic18f4550.h: 6919: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4550.h: 6923: extern volatile unsigned char STKPTR @ 0xFFC;
"6925
[; ;pic18f4550.h: 6925: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4550.h: 6928: extern volatile union {
[; ;pic18f4550.h: 6929: struct {
[; ;pic18f4550.h: 6930: unsigned STKPTR :5;
[; ;pic18f4550.h: 6931: unsigned :1;
[; ;pic18f4550.h: 6932: unsigned STKUNF :1;
[; ;pic18f4550.h: 6933: unsigned STKFUL :1;
[; ;pic18f4550.h: 6934: };
[; ;pic18f4550.h: 6935: struct {
[; ;pic18f4550.h: 6936: unsigned STKPTR0 :1;
[; ;pic18f4550.h: 6937: unsigned STKPTR1 :1;
[; ;pic18f4550.h: 6938: unsigned STKPTR2 :1;
[; ;pic18f4550.h: 6939: unsigned STKPTR3 :1;
[; ;pic18f4550.h: 6940: unsigned STKPTR4 :1;
[; ;pic18f4550.h: 6941: };
[; ;pic18f4550.h: 6942: struct {
[; ;pic18f4550.h: 6943: unsigned :7;
[; ;pic18f4550.h: 6944: unsigned STKOVF :1;
[; ;pic18f4550.h: 6945: };
[; ;pic18f4550.h: 6946: } STKPTRbits @ 0xFFC;
[; ;pic18f4550.h: 6977: extern volatile unsigned short long TOS @ 0xFFD;
"6979
[; ;pic18f4550.h: 6979: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4550.h: 6983: extern volatile unsigned char TOSL @ 0xFFD;
"6985
[; ;pic18f4550.h: 6985: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4550.h: 6989: extern volatile unsigned char TOSH @ 0xFFE;
"6991
[; ;pic18f4550.h: 6991: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4550.h: 6995: extern volatile unsigned char TOSU @ 0xFFF;
"6997
[; ;pic18f4550.h: 6997: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4550.h: 7004: extern volatile bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f4550.h: 7006: extern volatile bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f4550.h: 7008: extern volatile bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f4550.h: 7010: extern volatile bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f4550.h: 7012: extern volatile bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f4550.h: 7014: extern volatile bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f4550.h: 7016: extern volatile bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f4550.h: 7018: extern volatile bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f4550.h: 7020: extern volatile bit ACTVIE @ (((unsigned) &UIE)*8) + 2;
[; ;pic18f4550.h: 7022: extern volatile bit ACTVIF @ (((unsigned) &UIR)*8) + 2;
[; ;pic18f4550.h: 7024: extern volatile bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f4550.h: 7026: extern volatile bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f4550.h: 7028: extern volatile bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f4550.h: 7030: extern volatile bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4550.h: 7032: extern volatile bit __attribute__((__deprecated__)) ADDR0 @ (((unsigned) &SPPEPS)*8) + 0;
[; ;pic18f4550.h: 7034: extern volatile bit __attribute__((__deprecated__)) ADDR1 @ (((unsigned) &SPPEPS)*8) + 1;
[; ;pic18f4550.h: 7036: extern volatile bit __attribute__((__deprecated__)) ADDR2 @ (((unsigned) &SPPEPS)*8) + 2;
[; ;pic18f4550.h: 7038: extern volatile bit __attribute__((__deprecated__)) ADDR3 @ (((unsigned) &SPPEPS)*8) + 3;
[; ;pic18f4550.h: 7040: extern volatile bit ADDR4 @ (((unsigned) &UADDR)*8) + 4;
[; ;pic18f4550.h: 7042: extern volatile bit ADDR5 @ (((unsigned) &UADDR)*8) + 5;
[; ;pic18f4550.h: 7044: extern volatile bit ADDR6 @ (((unsigned) &UADDR)*8) + 6;
[; ;pic18f4550.h: 7046: extern volatile bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4550.h: 7048: extern volatile bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f4550.h: 7050: extern volatile bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f4550.h: 7052: extern volatile bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f4550.h: 7054: extern volatile bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f4550.h: 7056: extern volatile bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f4550.h: 7058: extern volatile bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 7060: extern volatile bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4550.h: 7062: extern volatile bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 7064: extern volatile bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 7066: extern volatile bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 7068: extern volatile bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f4550.h: 7070: extern volatile bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f4550.h: 7072: extern volatile bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f4550.h: 7074: extern volatile bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f4550.h: 7076: extern volatile bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 7078: extern volatile bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 7080: extern volatile bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f4550.h: 7082: extern volatile bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4550.h: 7084: extern volatile bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4550.h: 7086: extern volatile bit BTOEE @ (((unsigned) &UEIE)*8) + 4;
[; ;pic18f4550.h: 7088: extern volatile bit BTOEF @ (((unsigned) &UEIR)*8) + 4;
[; ;pic18f4550.h: 7090: extern volatile bit BTSEE @ (((unsigned) &UEIE)*8) + 7;
[; ;pic18f4550.h: 7092: extern volatile bit BTSEF @ (((unsigned) &UEIR)*8) + 7;
[; ;pic18f4550.h: 7094: extern volatile bit BUSY @ (((unsigned) &SPPEPS)*8) + 4;
[; ;pic18f4550.h: 7096: extern volatile bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f4550.h: 7098: extern volatile bit C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f4550.h: 7100: extern volatile bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f4550.h: 7102: extern volatile bit C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f4550.h: 7104: extern volatile bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f4550.h: 7106: extern volatile bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 7108: extern volatile bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 7110: extern volatile bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f4550.h: 7112: extern volatile bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f4550.h: 7114: extern volatile bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f4550.h: 7116: extern volatile bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f4550.h: 7118: extern volatile bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f4550.h: 7120: extern volatile bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f4550.h: 7122: extern volatile bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f4550.h: 7124: extern volatile bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 7126: extern volatile bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 7128: extern volatile bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f4550.h: 7130: extern volatile bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f4550.h: 7132: extern volatile bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f4550.h: 7134: extern volatile bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f4550.h: 7136: extern volatile bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f4550.h: 7138: extern volatile bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f4550.h: 7140: extern volatile bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f4550.h: 7142: extern volatile bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4550.h: 7144: extern volatile bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f4550.h: 7146: extern volatile bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f4550.h: 7148: extern volatile bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f4550.h: 7150: extern volatile bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 7152: extern volatile bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4550.h: 7154: extern volatile bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f4550.h: 7156: extern volatile bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f4550.h: 7158: extern volatile bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f4550.h: 7160: extern volatile bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f4550.h: 7162: extern volatile bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4550.h: 7164: extern volatile bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f4550.h: 7166: extern volatile bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 7168: extern volatile bit CK1SPP @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 7170: extern volatile bit CK2SPP @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 7172: extern volatile bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f4550.h: 7174: extern volatile bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f4550.h: 7176: extern volatile bit CLK1EN @ (((unsigned) &SPPCFG)*8) + 4;
[; ;pic18f4550.h: 7178: extern volatile bit CLKCFG0 @ (((unsigned) &SPPCFG)*8) + 6;
[; ;pic18f4550.h: 7180: extern volatile bit CLKCFG1 @ (((unsigned) &SPPCFG)*8) + 7;
[; ;pic18f4550.h: 7182: extern volatile bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4550.h: 7184: extern volatile bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4550.h: 7186: extern volatile bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4550.h: 7188: extern volatile bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4550.h: 7190: extern volatile bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4550.h: 7192: extern volatile bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4550.h: 7194: extern volatile bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f4550.h: 7196: extern volatile bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f4550.h: 7198: extern volatile bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f4550.h: 7200: extern volatile bit CRC16EE @ (((unsigned) &UEIE)*8) + 2;
[; ;pic18f4550.h: 7202: extern volatile bit CRC16EF @ (((unsigned) &UEIR)*8) + 2;
[; ;pic18f4550.h: 7204: extern volatile bit CRC5EE @ (((unsigned) &UEIE)*8) + 1;
[; ;pic18f4550.h: 7206: extern volatile bit CRC5EF @ (((unsigned) &UEIR)*8) + 1;
[; ;pic18f4550.h: 7208: extern volatile bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f4550.h: 7210: extern volatile bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 7212: extern volatile bit CSEN @ (((unsigned) &SPPCFG)*8) + 5;
[; ;pic18f4550.h: 7214: extern volatile bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4550.h: 7216: extern volatile bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4550.h: 7218: extern volatile bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f4550.h: 7220: extern volatile bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f4550.h: 7222: extern volatile bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f4550.h: 7224: extern volatile bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f4550.h: 7226: extern volatile bit CVREF @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4550.h: 7228: extern volatile bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f4550.h: 7230: extern volatile bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4550.h: 7232: extern volatile bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4550.h: 7234: extern volatile bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f4550.h: 7236: extern volatile bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4550.h: 7238: extern volatile bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 7240: extern volatile bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 7242: extern volatile bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f4550.h: 7244: extern volatile bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4550.h: 7246: extern volatile bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4550.h: 7248: extern volatile bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4550.h: 7250: extern volatile bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4550.h: 7252: extern volatile bit DFN8EE @ (((unsigned) &UEIE)*8) + 3;
[; ;pic18f4550.h: 7254: extern volatile bit DFN8EF @ (((unsigned) &UEIR)*8) + 3;
[; ;pic18f4550.h: 7256: extern volatile bit DIR @ (((unsigned) &USTAT)*8) + 2;
[; ;pic18f4550.h: 7258: extern volatile bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 7260: extern volatile bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 7262: extern volatile bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 7264: extern volatile bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 7266: extern volatile bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 7268: extern volatile bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f4550.h: 7270: extern volatile bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f4550.h: 7272: extern volatile bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f4550.h: 7274: extern volatile bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f4550.h: 7276: extern volatile bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4550.h: 7278: extern volatile bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f4550.h: 7280: extern volatile bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f4550.h: 7282: extern volatile bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f4550.h: 7284: extern volatile bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f4550.h: 7286: extern volatile bit ENDP0 @ (((unsigned) &USTAT)*8) + 3;
[; ;pic18f4550.h: 7288: extern volatile bit ENDP1 @ (((unsigned) &USTAT)*8) + 4;
[; ;pic18f4550.h: 7290: extern volatile bit ENDP2 @ (((unsigned) &USTAT)*8) + 5;
[; ;pic18f4550.h: 7292: extern volatile bit ENDP3 @ (((unsigned) &USTAT)*8) + 6;
[; ;pic18f4550.h: 7294: extern volatile bit EP0CONDIS @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f4550.h: 7296: extern volatile bit EP0HSHK @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f4550.h: 7298: extern volatile bit EP0INEN @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f4550.h: 7300: extern volatile bit EP0OUTEN @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f4550.h: 7302: extern volatile bit EP0STALL @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f4550.h: 7304: extern volatile bit EP1CONDIS @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f4550.h: 7306: extern volatile bit EP1HSHK @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f4550.h: 7308: extern volatile bit EP1INEN @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f4550.h: 7310: extern volatile bit EP1OUTEN @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f4550.h: 7312: extern volatile bit EP1STALL @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f4550.h: 7314: extern volatile bit EP2CONDIS @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f4550.h: 7316: extern volatile bit EP2HSHK @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f4550.h: 7318: extern volatile bit EP2INEN @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f4550.h: 7320: extern volatile bit EP2OUTEN @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f4550.h: 7322: extern volatile bit EP2STALL @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f4550.h: 7324: extern volatile bit EP3CONDIS @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f4550.h: 7326: extern volatile bit EP3HSHK @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f4550.h: 7328: extern volatile bit EP3INEN @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f4550.h: 7330: extern volatile bit EP3OUTEN @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f4550.h: 7332: extern volatile bit EP3STALL @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f4550.h: 7334: extern volatile bit EP4CONDIS @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f4550.h: 7336: extern volatile bit EP4HSHK @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f4550.h: 7338: extern volatile bit EP4INEN @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f4550.h: 7340: extern volatile bit EP4OUTEN @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f4550.h: 7342: extern volatile bit EP4STALL @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f4550.h: 7344: extern volatile bit EP5CONDIS @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f4550.h: 7346: extern volatile bit EP5HSHK @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f4550.h: 7348: extern volatile bit EP5INEN @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f4550.h: 7350: extern volatile bit EP5OUTEN @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f4550.h: 7352: extern volatile bit EP5STALL @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f4550.h: 7354: extern volatile bit EP6CONDIS @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f4550.h: 7356: extern volatile bit EP6HSHK @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f4550.h: 7358: extern volatile bit EP6INEN @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f4550.h: 7360: extern volatile bit EP6OUTEN @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f4550.h: 7362: extern volatile bit EP6STALL @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f4550.h: 7364: extern volatile bit EP7CONDIS @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f4550.h: 7366: extern volatile bit EP7HSHK @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f4550.h: 7368: extern volatile bit EP7INEN @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f4550.h: 7370: extern volatile bit EP7OUTEN @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f4550.h: 7372: extern volatile bit EP7STALL @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f4550.h: 7374: extern volatile bit EPCONDIS0 @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f4550.h: 7376: extern volatile bit EPCONDIS1 @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f4550.h: 7378: extern volatile bit EPCONDIS10 @ (((unsigned) &UEP10)*8) + 3;
[; ;pic18f4550.h: 7380: extern volatile bit EPCONDIS11 @ (((unsigned) &UEP11)*8) + 3;
[; ;pic18f4550.h: 7382: extern volatile bit EPCONDIS12 @ (((unsigned) &UEP12)*8) + 3;
[; ;pic18f4550.h: 7384: extern volatile bit EPCONDIS13 @ (((unsigned) &UEP13)*8) + 3;
[; ;pic18f4550.h: 7386: extern volatile bit EPCONDIS14 @ (((unsigned) &UEP14)*8) + 3;
[; ;pic18f4550.h: 7388: extern volatile bit EPCONDIS15 @ (((unsigned) &UEP15)*8) + 3;
[; ;pic18f4550.h: 7390: extern volatile bit EPCONDIS2 @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f4550.h: 7392: extern volatile bit EPCONDIS3 @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f4550.h: 7394: extern volatile bit EPCONDIS4 @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f4550.h: 7396: extern volatile bit EPCONDIS5 @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f4550.h: 7398: extern volatile bit EPCONDIS6 @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f4550.h: 7400: extern volatile bit EPCONDIS7 @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f4550.h: 7402: extern volatile bit EPCONDIS8 @ (((unsigned) &UEP8)*8) + 3;
[; ;pic18f4550.h: 7404: extern volatile bit EPCONDIS9 @ (((unsigned) &UEP9)*8) + 3;
[; ;pic18f4550.h: 7406: extern volatile bit EPHSHK0 @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f4550.h: 7408: extern volatile bit EPHSHK1 @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f4550.h: 7410: extern volatile bit EPHSHK10 @ (((unsigned) &UEP10)*8) + 4;
[; ;pic18f4550.h: 7412: extern volatile bit EPHSHK11 @ (((unsigned) &UEP11)*8) + 4;
[; ;pic18f4550.h: 7414: extern volatile bit EPHSHK12 @ (((unsigned) &UEP12)*8) + 4;
[; ;pic18f4550.h: 7416: extern volatile bit EPHSHK13 @ (((unsigned) &UEP13)*8) + 4;
[; ;pic18f4550.h: 7418: extern volatile bit EPHSHK14 @ (((unsigned) &UEP14)*8) + 4;
[; ;pic18f4550.h: 7420: extern volatile bit EPHSHK15 @ (((unsigned) &UEP15)*8) + 4;
[; ;pic18f4550.h: 7422: extern volatile bit EPHSHK2 @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f4550.h: 7424: extern volatile bit EPHSHK3 @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f4550.h: 7426: extern volatile bit EPHSHK4 @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f4550.h: 7428: extern volatile bit EPHSHK5 @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f4550.h: 7430: extern volatile bit EPHSHK6 @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f4550.h: 7432: extern volatile bit EPHSHK7 @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f4550.h: 7434: extern volatile bit EPHSHK8 @ (((unsigned) &UEP8)*8) + 4;
[; ;pic18f4550.h: 7436: extern volatile bit EPHSHK9 @ (((unsigned) &UEP9)*8) + 4;
[; ;pic18f4550.h: 7438: extern volatile bit EPINEN0 @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f4550.h: 7440: extern volatile bit EPINEN1 @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f4550.h: 7442: extern volatile bit EPINEN10 @ (((unsigned) &UEP10)*8) + 1;
[; ;pic18f4550.h: 7444: extern volatile bit EPINEN11 @ (((unsigned) &UEP11)*8) + 1;
[; ;pic18f4550.h: 7446: extern volatile bit EPINEN12 @ (((unsigned) &UEP12)*8) + 1;
[; ;pic18f4550.h: 7448: extern volatile bit EPINEN13 @ (((unsigned) &UEP13)*8) + 1;
[; ;pic18f4550.h: 7450: extern volatile bit EPINEN14 @ (((unsigned) &UEP14)*8) + 1;
[; ;pic18f4550.h: 7452: extern volatile bit EPINEN15 @ (((unsigned) &UEP15)*8) + 1;
[; ;pic18f4550.h: 7454: extern volatile bit EPINEN2 @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f4550.h: 7456: extern volatile bit EPINEN3 @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f4550.h: 7458: extern volatile bit EPINEN4 @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f4550.h: 7460: extern volatile bit EPINEN5 @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f4550.h: 7462: extern volatile bit EPINEN6 @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f4550.h: 7464: extern volatile bit EPINEN7 @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f4550.h: 7466: extern volatile bit EPINEN8 @ (((unsigned) &UEP8)*8) + 1;
[; ;pic18f4550.h: 7468: extern volatile bit EPINEN9 @ (((unsigned) &UEP9)*8) + 1;
[; ;pic18f4550.h: 7470: extern volatile bit EPOUTEN0 @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f4550.h: 7472: extern volatile bit EPOUTEN1 @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f4550.h: 7474: extern volatile bit EPOUTEN10 @ (((unsigned) &UEP10)*8) + 2;
[; ;pic18f4550.h: 7476: extern volatile bit EPOUTEN11 @ (((unsigned) &UEP11)*8) + 2;
[; ;pic18f4550.h: 7478: extern volatile bit EPOUTEN12 @ (((unsigned) &UEP12)*8) + 2;
[; ;pic18f4550.h: 7480: extern volatile bit EPOUTEN13 @ (((unsigned) &UEP13)*8) + 2;
[; ;pic18f4550.h: 7482: extern volatile bit EPOUTEN14 @ (((unsigned) &UEP14)*8) + 2;
[; ;pic18f4550.h: 7484: extern volatile bit EPOUTEN15 @ (((unsigned) &UEP15)*8) + 2;
[; ;pic18f4550.h: 7486: extern volatile bit EPOUTEN2 @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f4550.h: 7488: extern volatile bit EPOUTEN3 @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f4550.h: 7490: extern volatile bit EPOUTEN4 @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f4550.h: 7492: extern volatile bit EPOUTEN5 @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f4550.h: 7494: extern volatile bit EPOUTEN6 @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f4550.h: 7496: extern volatile bit EPOUTEN7 @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f4550.h: 7498: extern volatile bit EPOUTEN8 @ (((unsigned) &UEP8)*8) + 2;
[; ;pic18f4550.h: 7500: extern volatile bit EPOUTEN9 @ (((unsigned) &UEP9)*8) + 2;
[; ;pic18f4550.h: 7502: extern volatile bit EPSTALL0 @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f4550.h: 7504: extern volatile bit EPSTALL1 @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f4550.h: 7506: extern volatile bit EPSTALL10 @ (((unsigned) &UEP10)*8) + 0;
[; ;pic18f4550.h: 7508: extern volatile bit EPSTALL11 @ (((unsigned) &UEP11)*8) + 0;
[; ;pic18f4550.h: 7510: extern volatile bit EPSTALL12 @ (((unsigned) &UEP12)*8) + 0;
[; ;pic18f4550.h: 7512: extern volatile bit EPSTALL13 @ (((unsigned) &UEP13)*8) + 0;
[; ;pic18f4550.h: 7514: extern volatile bit EPSTALL14 @ (((unsigned) &UEP14)*8) + 0;
[; ;pic18f4550.h: 7516: extern volatile bit EPSTALL15 @ (((unsigned) &UEP15)*8) + 0;
[; ;pic18f4550.h: 7518: extern volatile bit EPSTALL2 @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f4550.h: 7520: extern volatile bit EPSTALL3 @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f4550.h: 7522: extern volatile bit EPSTALL4 @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f4550.h: 7524: extern volatile bit EPSTALL5 @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f4550.h: 7526: extern volatile bit EPSTALL6 @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f4550.h: 7528: extern volatile bit EPSTALL7 @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f4550.h: 7530: extern volatile bit EPSTALL8 @ (((unsigned) &UEP8)*8) + 0;
[; ;pic18f4550.h: 7532: extern volatile bit EPSTALL9 @ (((unsigned) &UEP9)*8) + 0;
[; ;pic18f4550.h: 7534: extern volatile bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f4550.h: 7536: extern volatile bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4550.h: 7538: extern volatile bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f4550.h: 7540: extern volatile bit FRM0 @ (((unsigned) &UFRML)*8) + 0;
[; ;pic18f4550.h: 7542: extern volatile bit FRM1 @ (((unsigned) &UFRML)*8) + 1;
[; ;pic18f4550.h: 7544: extern volatile bit FRM10 @ (((unsigned) &UFRMH)*8) + 2;
[; ;pic18f4550.h: 7546: extern volatile bit FRM2 @ (((unsigned) &UFRML)*8) + 2;
[; ;pic18f4550.h: 7548: extern volatile bit FRM3 @ (((unsigned) &UFRML)*8) + 3;
[; ;pic18f4550.h: 7550: extern volatile bit FRM4 @ (((unsigned) &UFRML)*8) + 4;
[; ;pic18f4550.h: 7552: extern volatile bit FRM5 @ (((unsigned) &UFRML)*8) + 5;
[; ;pic18f4550.h: 7554: extern volatile bit FRM6 @ (((unsigned) &UFRML)*8) + 6;
[; ;pic18f4550.h: 7556: extern volatile bit FRM7 @ (((unsigned) &UFRML)*8) + 7;
[; ;pic18f4550.h: 7558: extern volatile bit FRM8 @ (((unsigned) &UFRMH)*8) + 0;
[; ;pic18f4550.h: 7560: extern volatile bit FRM9 @ (((unsigned) &UFRMH)*8) + 1;
[; ;pic18f4550.h: 7562: extern volatile bit FSEN @ (((unsigned) &UCFG)*8) + 2;
[; ;pic18f4550.h: 7564: extern volatile bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f4550.h: 7566: extern volatile bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 7568: extern volatile bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 7570: extern volatile bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 7572: extern volatile bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 7574: extern volatile bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 7576: extern volatile bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 7578: extern volatile bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 7580: extern volatile bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 7582: extern volatile bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 7584: extern volatile bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4550.h: 7586: extern volatile bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4550.h: 7588: extern volatile bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4550.h: 7590: extern volatile bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 7592: extern volatile bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4550.h: 7594: extern volatile bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 7596: extern volatile bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 7598: extern volatile bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 7600: extern volatile bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 7602: extern volatile bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 7604: extern volatile bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 7606: extern volatile bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4550.h: 7608: extern volatile bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4550.h: 7610: extern volatile bit IDLEIE @ (((unsigned) &UIE)*8) + 4;
[; ;pic18f4550.h: 7612: extern volatile bit IDLEIF @ (((unsigned) &UIR)*8) + 4;
[; ;pic18f4550.h: 7614: extern volatile bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f4550.h: 7616: extern volatile bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4550.h: 7618: extern volatile bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4550.h: 7620: extern volatile bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4550.h: 7622: extern volatile bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4550.h: 7624: extern volatile bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4550.h: 7626: extern volatile bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4550.h: 7628: extern volatile bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4550.h: 7630: extern volatile bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4550.h: 7632: extern volatile bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4550.h: 7634: extern volatile bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4550.h: 7636: extern volatile bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4550.h: 7638: extern volatile bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4550.h: 7640: extern volatile bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4550.h: 7642: extern volatile bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4550.h: 7644: extern volatile bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4550.h: 7646: extern volatile bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4550.h: 7648: extern volatile bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4550.h: 7650: extern volatile bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4550.h: 7652: extern volatile bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4550.h: 7654: extern volatile bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f4550.h: 7656: extern volatile bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f4550.h: 7658: extern volatile bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f4550.h: 7660: extern volatile bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f4550.h: 7662: extern volatile bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4550.h: 7664: extern volatile bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 7666: extern volatile bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f4550.h: 7668: extern volatile bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f4550.h: 7670: extern volatile bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f4550.h: 7672: extern volatile bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 7674: extern volatile bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 7676: extern volatile bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4550.h: 7678: extern volatile bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4550.h: 7680: extern volatile bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4550.h: 7682: extern volatile bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4550.h: 7684: extern volatile bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4550.h: 7686: extern volatile bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4550.h: 7688: extern volatile bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4550.h: 7690: extern volatile bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f4550.h: 7692: extern volatile bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4550.h: 7694: extern volatile bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4550.h: 7696: extern volatile bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4550.h: 7698: extern volatile bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4550.h: 7700: extern volatile bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4550.h: 7702: extern volatile bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4550.h: 7704: extern volatile bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4550.h: 7706: extern volatile bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f4550.h: 7708: extern volatile bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4550.h: 7710: extern volatile bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4550.h: 7712: extern volatile bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4550.h: 7714: extern volatile bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4550.h: 7716: extern volatile bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4550.h: 7718: extern volatile bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4550.h: 7720: extern volatile bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4550.h: 7722: extern volatile bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4550.h: 7724: extern volatile bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4550.h: 7726: extern volatile bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4550.h: 7728: extern volatile bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4550.h: 7730: extern volatile bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4550.h: 7732: extern volatile bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4550.h: 7734: extern volatile bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4550.h: 7736: extern volatile bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4550.h: 7738: extern volatile bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4550.h: 7740: extern volatile bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4550.h: 7742: extern volatile bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4550.h: 7744: extern volatile bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4550.h: 7746: extern volatile bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4550.h: 7748: extern volatile bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4550.h: 7750: extern volatile bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4550.h: 7752: extern volatile bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4550.h: 7754: extern volatile bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4550.h: 7756: extern volatile bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4550.h: 7758: extern volatile bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4550.h: 7760: extern volatile bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4550.h: 7762: extern volatile bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4550.h: 7764: extern volatile bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4550.h: 7766: extern volatile bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4550.h: 7768: extern volatile bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4550.h: 7770: extern volatile bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4550.h: 7772: extern volatile bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4550.h: 7774: extern volatile bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4550.h: 7776: extern volatile bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4550.h: 7778: extern volatile bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f4550.h: 7780: extern volatile bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f4550.h: 7782: extern volatile bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f4550.h: 7784: extern volatile bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4550.h: 7786: extern volatile bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4550.h: 7788: extern volatile bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4550.h: 7790: extern volatile bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4550.h: 7792: extern volatile bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4550.h: 7794: extern volatile bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4550.h: 7796: extern volatile bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4550.h: 7798: extern volatile bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4550.h: 7800: extern volatile bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4550.h: 7802: extern volatile bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4550.h: 7804: extern volatile bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4550.h: 7806: extern volatile bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4550.h: 7808: extern volatile bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4550.h: 7810: extern volatile bit LE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f4550.h: 7812: extern volatile bit LE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f4550.h: 7814: extern volatile bit LE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f4550.h: 7816: extern volatile bit LE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f4550.h: 7818: extern volatile bit LE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f4550.h: 7820: extern volatile bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4550.h: 7822: extern volatile bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4550.h: 7824: extern volatile bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4550.h: 7826: extern volatile bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 7828: extern volatile bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4550.h: 7830: extern volatile bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 7832: extern volatile bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 7834: extern volatile bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 7836: extern volatile bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 7838: extern volatile bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 7840: extern volatile bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 7842: extern volatile bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 7844: extern volatile bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 7846: extern volatile bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f4550.h: 7848: extern volatile bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 7850: extern volatile bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 7852: extern volatile bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 7854: extern volatile bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 7856: extern volatile bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 7858: extern volatile bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 7860: extern volatile bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 7862: extern volatile bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 7864: extern volatile bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 7866: extern volatile bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 7868: extern volatile bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 7870: extern volatile bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 7872: extern volatile bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 7874: extern volatile bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 7876: extern volatile bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f4550.h: 7878: extern volatile bit OESPP @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 7880: extern volatile bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4550.h: 7882: extern volatile bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f4550.h: 7884: extern volatile bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f4550.h: 7886: extern volatile bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f4550.h: 7888: extern volatile bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f4550.h: 7890: extern volatile bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4550.h: 7892: extern volatile bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4550.h: 7894: extern volatile bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 7896: extern volatile bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f4550.h: 7898: extern volatile bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f4550.h: 7900: extern volatile bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 7902: extern volatile bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 7904: extern volatile bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 7906: extern volatile bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f4550.h: 7908: extern volatile bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 7910: extern volatile bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f4550.h: 7912: extern volatile bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f4550.h: 7914: extern volatile bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 7916: extern volatile bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 7918: extern volatile bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f4550.h: 7920: extern volatile bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f4550.h: 7922: extern volatile bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f4550.h: 7924: extern volatile bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4550.h: 7926: extern volatile bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 7928: extern volatile bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 7930: extern volatile bit PDC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f4550.h: 7932: extern volatile bit PDC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f4550.h: 7934: extern volatile bit PDC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f4550.h: 7936: extern volatile bit PDC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f4550.h: 7938: extern volatile bit PDC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f4550.h: 7940: extern volatile bit PDC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f4550.h: 7942: extern volatile bit PDC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f4550.h: 7944: extern volatile bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 7946: extern volatile bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 7948: extern volatile bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f4550.h: 7950: extern volatile bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4550.h: 7952: extern volatile bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4550.h: 7954: extern volatile bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4550.h: 7956: extern volatile bit PIDEE @ (((unsigned) &UEIE)*8) + 0;
[; ;pic18f4550.h: 7958: extern volatile bit PIDEF @ (((unsigned) &UEIR)*8) + 0;
[; ;pic18f4550.h: 7960: extern volatile bit PKTDIS @ (((unsigned) &UCON)*8) + 4;
[; ;pic18f4550.h: 7962: extern volatile bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 7964: extern volatile bit PPB0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f4550.h: 7966: extern volatile bit PPB1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f4550.h: 7968: extern volatile bit PPBI @ (((unsigned) &USTAT)*8) + 1;
[; ;pic18f4550.h: 7970: extern volatile bit PPBRST @ (((unsigned) &UCON)*8) + 6;
[; ;pic18f4550.h: 7972: extern volatile bit PRSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f4550.h: 7974: extern volatile bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4550.h: 7976: extern volatile bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4550.h: 7978: extern volatile bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4550.h: 7980: extern volatile bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4550.h: 7982: extern volatile bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f4550.h: 7984: extern volatile bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f4550.h: 7986: extern volatile bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f4550.h: 7988: extern volatile bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f4550.h: 7990: extern volatile bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 7992: extern volatile bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4550.h: 7994: extern volatile bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 7996: extern volatile bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 7998: extern volatile bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4550.h: 8000: extern volatile bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 8002: extern volatile bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4550.h: 8004: extern volatile bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4550.h: 8006: extern volatile bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4550.h: 8008: extern volatile bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4550.h: 8010: extern volatile bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4550.h: 8012: extern volatile bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4550.h: 8014: extern volatile bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4550.h: 8016: extern volatile bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4550.h: 8018: extern volatile bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4550.h: 8020: extern volatile bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4550.h: 8022: extern volatile bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f4550.h: 8024: extern volatile bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f4550.h: 8026: extern volatile bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f4550.h: 8028: extern volatile bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 8030: extern volatile bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 8032: extern volatile bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 8034: extern volatile bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4550.h: 8036: extern volatile bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4550.h: 8038: extern volatile bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4550.h: 8040: extern volatile bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 8042: extern volatile bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4550.h: 8044: extern volatile bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4550.h: 8046: extern volatile bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4550.h: 8048: extern volatile bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 8050: extern volatile bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 8052: extern volatile bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f4550.h: 8054: extern volatile bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4550.h: 8056: extern volatile bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4550.h: 8058: extern volatile bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4550.h: 8060: extern volatile bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4550.h: 8062: extern volatile bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4550.h: 8064: extern volatile bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f4550.h: 8066: extern volatile bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4550.h: 8068: extern volatile bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4550.h: 8070: extern volatile bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4550.h: 8072: extern volatile bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4550.h: 8074: extern volatile bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4550.h: 8076: extern volatile bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4550.h: 8078: extern volatile bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4550.h: 8080: extern volatile bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4550.h: 8082: extern volatile bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 8084: extern volatile bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 8086: extern volatile bit RDPU @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 8088: extern volatile bit RDSPP @ (((unsigned) &SPPEPS)*8) + 7;
[; ;pic18f4550.h: 8090: extern volatile bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 8092: extern volatile bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 8094: extern volatile bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 8096: extern volatile bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 8098: extern volatile bit RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f4550.h: 8100: extern volatile bit RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f4550.h: 8102: extern volatile bit RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f4550.h: 8104: extern volatile bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 8106: extern volatile bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 8108: extern volatile bit RESUME @ (((unsigned) &UCON)*8) + 2;
[; ;pic18f4550.h: 8110: extern volatile bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 8112: extern volatile bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4550.h: 8114: extern volatile bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f4550.h: 8116: extern volatile bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 8118: extern volatile bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 8120: extern volatile bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 8122: extern volatile bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4550.h: 8124: extern volatile bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4550.h: 8126: extern volatile bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4550.h: 8128: extern volatile bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 8130: extern volatile bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 8132: extern volatile bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 8134: extern volatile bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f4550.h: 8136: extern volatile bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4550.h: 8138: extern volatile bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f4550.h: 8140: extern volatile bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f4550.h: 8142: extern volatile bit SE0 @ (((unsigned) &UCON)*8) + 5;
[; ;pic18f4550.h: 8144: extern volatile bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f4550.h: 8146: extern volatile bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4550.h: 8148: extern volatile bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4550.h: 8150: extern volatile bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f4550.h: 8152: extern volatile bit SOFIE @ (((unsigned) &UIE)*8) + 6;
[; ;pic18f4550.h: 8154: extern volatile bit SOFIF @ (((unsigned) &UIR)*8) + 6;
[; ;pic18f4550.h: 8156: extern volatile bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4550.h: 8158: extern volatile bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4550.h: 8160: extern volatile bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f4550.h: 8162: extern volatile bit SPP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4550.h: 8164: extern volatile bit SPP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4550.h: 8166: extern volatile bit SPP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4550.h: 8168: extern volatile bit SPP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4550.h: 8170: extern volatile bit SPP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4550.h: 8172: extern volatile bit SPP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4550.h: 8174: extern volatile bit SPP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4550.h: 8176: extern volatile bit SPP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 8178: extern volatile bit SPPBUSY @ (((unsigned) &SPPEPS)*8) + 4;
[; ;pic18f4550.h: 8180: extern volatile bit SPPEN @ (((unsigned) &SPPCON)*8) + 0;
[; ;pic18f4550.h: 8182: extern volatile bit SPPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4550.h: 8184: extern volatile bit SPPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4550.h: 8186: extern volatile bit SPPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4550.h: 8188: extern volatile bit SPPOWN @ (((unsigned) &SPPCON)*8) + 1;
[; ;pic18f4550.h: 8190: extern volatile bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4550.h: 8192: extern volatile bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4550.h: 8194: extern volatile bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 8196: extern volatile bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f4550.h: 8198: extern volatile bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f4550.h: 8200: extern volatile bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f4550.h: 8202: extern volatile bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f4550.h: 8204: extern volatile bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f4550.h: 8206: extern volatile bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f4550.h: 8208: extern volatile bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f4550.h: 8210: extern volatile bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f4550.h: 8212: extern volatile bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f4550.h: 8214: extern volatile bit STALLIE @ (((unsigned) &UIE)*8) + 5;
[; ;pic18f4550.h: 8216: extern volatile bit STALLIF @ (((unsigned) &UIR)*8) + 5;
[; ;pic18f4550.h: 8218: extern volatile bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4550.h: 8220: extern volatile bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4550.h: 8222: extern volatile bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4550.h: 8224: extern volatile bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4550.h: 8226: extern volatile bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4550.h: 8228: extern volatile bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4550.h: 8230: extern volatile bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4550.h: 8232: extern volatile bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4550.h: 8234: extern volatile bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f4550.h: 8236: extern volatile bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4550.h: 8238: extern volatile bit SUSPND @ (((unsigned) &UCON)*8) + 1;
[; ;pic18f4550.h: 8240: extern volatile bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4550.h: 8242: extern volatile bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4550.h: 8244: extern volatile bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4550.h: 8246: extern volatile bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4550.h: 8248: extern volatile bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4550.h: 8250: extern volatile bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4550.h: 8252: extern volatile bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f4550.h: 8254: extern volatile bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4550.h: 8256: extern volatile bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4550.h: 8258: extern volatile bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4550.h: 8260: extern volatile bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f4550.h: 8262: extern volatile bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f4550.h: 8264: extern volatile bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f4550.h: 8266: extern volatile bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f4550.h: 8268: extern volatile bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 8270: extern volatile bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f4550.h: 8272: extern volatile bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f4550.h: 8274: extern volatile bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4550.h: 8276: extern volatile bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 8278: extern volatile bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 8280: extern volatile bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f4550.h: 8282: extern volatile bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f4550.h: 8284: extern volatile bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 8286: extern volatile bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f4550.h: 8288: extern volatile bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f4550.h: 8290: extern volatile bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4550.h: 8292: extern volatile bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4550.h: 8294: extern volatile bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4550.h: 8296: extern volatile bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4550.h: 8298: extern volatile bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4550.h: 8300: extern volatile bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f4550.h: 8302: extern volatile bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f4550.h: 8304: extern volatile bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f4550.h: 8306: extern volatile bit T3NSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 8308: extern volatile bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4550.h: 8310: extern volatile bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 8312: extern volatile bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4550.h: 8314: extern volatile bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4550.h: 8316: extern volatile bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4550.h: 8318: extern volatile bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f4550.h: 8320: extern volatile bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f4550.h: 8322: extern volatile bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f4550.h: 8324: extern volatile bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f4550.h: 8326: extern volatile bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f4550.h: 8328: extern volatile bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f4550.h: 8330: extern volatile bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f4550.h: 8332: extern volatile bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f4550.h: 8334: extern volatile bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f4550.h: 8336: extern volatile bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f4550.h: 8338: extern volatile bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f4550.h: 8340: extern volatile bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f4550.h: 8342: extern volatile bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f4550.h: 8344: extern volatile bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f4550.h: 8346: extern volatile bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f4550.h: 8348: extern volatile bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 8350: extern volatile bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4550.h: 8352: extern volatile bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4550.h: 8354: extern volatile bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4550.h: 8356: extern volatile bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4550.h: 8358: extern volatile bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f4550.h: 8360: extern volatile bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f4550.h: 8362: extern volatile bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f4550.h: 8364: extern volatile bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f4550.h: 8366: extern volatile bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f4550.h: 8368: extern volatile bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f4550.h: 8370: extern volatile bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f4550.h: 8372: extern volatile bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f4550.h: 8374: extern volatile bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f4550.h: 8376: extern volatile bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f4550.h: 8378: extern volatile bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f4550.h: 8380: extern volatile bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f4550.h: 8382: extern volatile bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f4550.h: 8384: extern volatile bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f4550.h: 8386: extern volatile bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f4550.h: 8388: extern volatile bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f4550.h: 8390: extern volatile bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f4550.h: 8392: extern volatile bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f4550.h: 8394: extern volatile bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f4550.h: 8396: extern volatile bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f4550.h: 8398: extern volatile bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f4550.h: 8400: extern volatile bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f4550.h: 8402: extern volatile bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f4550.h: 8404: extern volatile bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f4550.h: 8406: extern volatile bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f4550.h: 8408: extern volatile bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f4550.h: 8410: extern volatile bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f4550.h: 8412: extern volatile bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f4550.h: 8414: extern volatile bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f4550.h: 8416: extern volatile bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f4550.h: 8418: extern volatile bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f4550.h: 8420: extern volatile bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f4550.h: 8422: extern volatile bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4550.h: 8424: extern volatile bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4550.h: 8426: extern volatile bit TRNIE @ (((unsigned) &UIE)*8) + 3;
[; ;pic18f4550.h: 8428: extern volatile bit TRNIF @ (((unsigned) &UIR)*8) + 3;
[; ;pic18f4550.h: 8430: extern volatile bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f4550.h: 8432: extern volatile bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f4550.h: 8434: extern volatile bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f4550.h: 8436: extern volatile bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f4550.h: 8438: extern volatile bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f4550.h: 8440: extern volatile bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 8442: extern volatile bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4550.h: 8444: extern volatile bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4550.h: 8446: extern volatile bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4550.h: 8448: extern volatile bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 8450: extern volatile bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 8452: extern volatile bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 8454: extern volatile bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 8456: extern volatile bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4550.h: 8458: extern volatile bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4550.h: 8460: extern volatile bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4550.h: 8462: extern volatile bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4550.h: 8464: extern volatile bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4550.h: 8466: extern volatile bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4550.h: 8468: extern volatile bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f4550.h: 8470: extern volatile bit UERRIE @ (((unsigned) &UIE)*8) + 1;
[; ;pic18f4550.h: 8472: extern volatile bit UERRIF @ (((unsigned) &UIR)*8) + 1;
[; ;pic18f4550.h: 8474: extern volatile bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 8476: extern volatile bit UOEMON @ (((unsigned) &UCFG)*8) + 6;
[; ;pic18f4550.h: 8478: extern volatile bit UPP0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f4550.h: 8480: extern volatile bit UPP1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f4550.h: 8482: extern volatile bit UPUEN @ (((unsigned) &UCFG)*8) + 4;
[; ;pic18f4550.h: 8484: extern volatile bit URSTIE @ (((unsigned) &UIE)*8) + 0;
[; ;pic18f4550.h: 8486: extern volatile bit URSTIF @ (((unsigned) &UIR)*8) + 0;
[; ;pic18f4550.h: 8488: extern volatile bit USBEN @ (((unsigned) &UCON)*8) + 3;
[; ;pic18f4550.h: 8490: extern volatile bit USBIE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f4550.h: 8492: extern volatile bit USBIF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f4550.h: 8494: extern volatile bit USBIP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f4550.h: 8496: extern volatile bit UTEYE @ (((unsigned) &UCFG)*8) + 7;
[; ;pic18f4550.h: 8498: extern volatile bit UTRDIS @ (((unsigned) &UCFG)*8) + 3;
[; ;pic18f4550.h: 8500: extern volatile bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4550.h: 8502: extern volatile bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4550.h: 8504: extern volatile bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4550.h: 8506: extern volatile bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4550.h: 8508: extern volatile bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f4550.h: 8510: extern volatile bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 8512: extern volatile bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 8514: extern volatile bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4550.h: 8516: extern volatile bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f4550.h: 8518: extern volatile bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f4550.h: 8520: extern volatile bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 8522: extern volatile bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f4550.h: 8524: extern volatile bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f4550.h: 8526: extern volatile bit WRSPP @ (((unsigned) &SPPEPS)*8) + 6;
[; ;pic18f4550.h: 8528: extern volatile bit WS0 @ (((unsigned) &SPPCFG)*8) + 0;
[; ;pic18f4550.h: 8530: extern volatile bit WS1 @ (((unsigned) &SPPCFG)*8) + 1;
[; ;pic18f4550.h: 8532: extern volatile bit WS2 @ (((unsigned) &SPPCFG)*8) + 2;
[; ;pic18f4550.h: 8534: extern volatile bit WS3 @ (((unsigned) &SPPCFG)*8) + 3;
[; ;pic18f4550.h: 8536: extern volatile bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4550.h: 8538: extern volatile bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f4550.h: 8540: extern volatile bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 8542: extern volatile bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 8544: extern volatile bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 8546: extern volatile bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 8548: extern volatile bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 8550: extern volatile bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 8552: extern volatile bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 8554: extern volatile bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 8556: extern volatile bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 8558: extern volatile bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 8560: extern volatile bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 8562: extern volatile bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 8564: extern volatile bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 8566: extern volatile bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;adc.h: 971: union ADCResult
[; ;adc.h: 972: {
[; ;adc.h: 973: int lr;
[; ;adc.h: 974: char br[2];
[; ;adc.h: 975: };
[; ;adc.h: 977: char BusyADC (void);
[; ;adc.h: 979: void ConvertADC (void);
[; ;adc.h: 981: int ReadADC(void);
[; ;adc.h: 983: void CloseADC(void);
[; ;adc.h: 996: void OpenADC ( unsigned char ,
[; ;adc.h: 997: unsigned char ,
[; ;adc.h: 998: unsigned char );
[; ;adc.h: 1028: void SetChanADC(unsigned char );
[; ;adc.h: 1031: void SelChanConvADC( unsigned char );
[; ;ancomp.h: 38: void Close_ancomp( void );
[; ;ancomp.h: 39: void Open_ancomp(unsigned char config);
[; ;spi.h: 584: void OpenSPI( unsigned char sync_mode,
[; ;spi.h: 585: unsigned char bus_mode,
[; ;spi.h: 586: unsigned char smp_phase );
[; ;spi.h: 588: unsigned char WriteSPI( unsigned char data_out );
[; ;spi.h: 590: void getsSPI( unsigned char *rdptr, unsigned char length );
[; ;spi.h: 592: void putsSPI( unsigned char *wrptr );
[; ;spi.h: 594: unsigned char ReadSPI( void );
[; ;can2510.h: 414: void CAN2510Initialize(  unsigned int configuration,
[; ;can2510.h: 415: unsigned char brp,
[; ;can2510.h: 416: unsigned char interruptFlags,
[; ;can2510.h: 417: unsigned char SPI_syncMode,
[; ;can2510.h: 418: unsigned char SPI_busMode,
[; ;can2510.h: 419: unsigned char SPI_smpPhase );
[; ;can2510.h: 421: unsigned char CAN2510Init(  unsigned short long BufferConfig,
[; ;can2510.h: 422: unsigned short long BitTimeConfig,
[; ;can2510.h: 423: unsigned char interruptEnables,
[; ;can2510.h: 424: unsigned char SPI_syncMode,
[; ;can2510.h: 425: unsigned char SPI_busMode,
[; ;can2510.h: 426: unsigned char SPI_smpPhase );
[; ;can2510.h: 428: void CAN2510Enable( void );
[; ;can2510.h: 430: void CAN2510Disable( void );
[; ;can2510.h: 432: void CAN2510Reset( void );
[; ;can2510.h: 434: void CAN2510SetMode(  unsigned char mode );
[; ;can2510.h: 436: unsigned char CAN2510ReadMode( void );
[; ;can2510.h: 438: unsigned char CAN2510ReadStatus( void );
[; ;can2510.h: 440: unsigned char CAN2510ErrorState( void );
[; ;can2510.h: 442: unsigned char CAN2510InterruptStatus( void );
[; ;can2510.h: 444: void CAN2510InterruptEnable( unsigned char interruptFlags );
[; ;can2510.h: 446: unsigned char CAN2510ByteRead(  unsigned char addr );
[; ;can2510.h: 448: void CAN2510ByteWrite(  unsigned char addr,  unsigned char value );
[; ;can2510.h: 450: void CAN2510SequentialRead(  unsigned char *DataArray,
[; ;can2510.h: 451: unsigned char CAN2510addr,
[; ;can2510.h: 452: unsigned char numbytes );
[; ;can2510.h: 454: void CAN2510SequentialWrite(  unsigned char *DataArray,
[; ;can2510.h: 455: unsigned char CAN2510addr,
[; ;can2510.h: 456: unsigned char numbytes );
[; ;can2510.h: 458: void CAN2510BitModify(  unsigned char address,
[; ;can2510.h: 459: unsigned char mask,
[; ;can2510.h: 460: unsigned char data );
[; ;can2510.h: 462: void CAN2510SetSingleMaskStd(  unsigned char maskNum,  unsigned int mask );
[; ;can2510.h: 464: void CAN2510SetSingleMaskXtd(  unsigned char maskNum,  unsigned long mask );
[; ;can2510.h: 466: void CAN2510SetSingleFilterStd(  unsigned char filterNum,  unsigned int filter );
[; ;can2510.h: 468: void CAN2510SetSingleFilterXtd(  unsigned char filterNum,  unsigned long filter );
[; ;can2510.h: 470: unsigned char CAN2510SetMsgFilterStd(  unsigned char bufferNum,
[; ;can2510.h: 471: unsigned int mask,
[; ;can2510.h: 472: unsigned int *filters );
[; ;can2510.h: 474: unsigned char CAN2510SetMsgFilterXtd(  unsigned char bufferNum,
[; ;can2510.h: 475: unsigned long mask,
[; ;can2510.h: 476: unsigned long *filters );
[; ;can2510.h: 478: unsigned char CAN2510WriteStd(  unsigned int msgId,
[; ;can2510.h: 479: unsigned char msgPriority,
[; ;can2510.h: 480: unsigned char numBytes,
[; ;can2510.h: 481: unsigned char *data );
[; ;can2510.h: 483: unsigned char CAN2510WriteXtd(  unsigned long msgId,
[; ;can2510.h: 484: unsigned char msgPriority,
[; ;can2510.h: 485: unsigned char numBytes,
[; ;can2510.h: 486: unsigned char *data );
[; ;can2510.h: 488: void CAN2510LoadBufferStd(  unsigned char bufferNum,
[; ;can2510.h: 489: unsigned int msgId,
[; ;can2510.h: 490: unsigned char numBytes,
[; ;can2510.h: 491: unsigned char *data );
[; ;can2510.h: 493: void CAN2510LoadBufferXtd(  unsigned char bufferNum,
[; ;can2510.h: 494: unsigned long msgId,
[; ;can2510.h: 495: unsigned char numBytes,
[; ;can2510.h: 496: unsigned char *data );
[; ;can2510.h: 498: void CAN2510LoadRTRStd(  unsigned char bufferNum,
[; ;can2510.h: 499: unsigned int msgId,
[; ;can2510.h: 500: unsigned char numBytes );
[; ;can2510.h: 502: void CAN2510LoadRTRXtd(  unsigned char bufferNum,
[; ;can2510.h: 503: unsigned long msgId,
[; ;can2510.h: 504: unsigned char numBytes );
[; ;can2510.h: 506: void CAN2510SetBufferPriority(  unsigned char bufferNum,
[; ;can2510.h: 507: unsigned char bufferPriority );
[; ;can2510.h: 509: void CAN2510SendBuffer(  unsigned char bufferNumber );
[; ;can2510.h: 511: unsigned char CAN2510WriteBuffer(  unsigned char bufferNum );
[; ;can2510.h: 513: unsigned char CAN2510DataReady(  unsigned char bufferNum );
[; ;can2510.h: 515: unsigned char CAN2510DataRead(  unsigned char bufferNum,
[; ;can2510.h: 516: unsigned long *msgId,
[; ;can2510.h: 517: unsigned char *numBytes,
[; ;can2510.h: 518: unsigned char *data );
[; ;capture.h: 64: union capstatus
[; ;capture.h: 65: {
[; ;capture.h: 72: struct
[; ;capture.h: 73: {
[; ;capture.h: 76: unsigned Cap1OVF:1;
[; ;capture.h: 81: unsigned Cap2OVF:1;
[; ;capture.h: 114: };
[; ;capture.h: 116: unsigned :8;
[; ;capture.h: 118: };
[; ;capture.h: 120: extern union capstatus CapStatus;
[; ;capture.h: 122: union CapResult
[; ;capture.h: 123: {
[; ;capture.h: 124: unsigned int lc;
[; ;capture.h: 125: char bc[2];
[; ;capture.h: 126: };
[; ;capture.h: 425: void OpenCapture1 ( unsigned char config);
[; ;capture.h: 426: unsigned int ReadCapture1 (void);
[; ;capture.h: 427: void CloseCapture1 (void);
[; ;capture.h: 435: void OpenCapture2 ( unsigned char config);
[; ;capture.h: 436: unsigned int ReadCapture2 (void);
[; ;capture.h: 437: void CloseCapture2 (void);
[; ;compare.h: 336: void OpenCompare1(unsigned char config,unsigned int period);
[; ;compare.h: 337: void CloseCompare1(void);
[; ;compare.h: 343: void OpenCompare2(unsigned char config, unsigned int period);
[; ;compare.h: 344: void CloseCompare2(void);
[; ;EEP.h: 36: void Busy_eep ( void );
[; ;EEP.h: 37: unsigned char Read_b_eep( unsigned int badd );
[; ;EEP.h: 38: void Write_b_eep( unsigned int badd, unsigned char bdata );
[; ;stddef.h: 2: typedef int ptrdiff_t;
[; ;stddef.h: 3: typedef unsigned size_t;
[; ;stddef.h: 4: typedef unsigned short wchar_t;
[; ;stddef.h: 13: extern int errno;
[; ;GenericTypeDefs.h: 65: typedef enum _BOOL { FALSE = 0, TRUE } BOOL;
[; ;GenericTypeDefs.h: 68: typedef enum _BIT { CLEAR = 0, SET } BIT;
[; ;GenericTypeDefs.h: 75: typedef signed int INT;
[; ;GenericTypeDefs.h: 76: typedef signed char INT8;
[; ;GenericTypeDefs.h: 77: typedef signed short int INT16;
[; ;GenericTypeDefs.h: 78: typedef signed long int INT32;
[; ;GenericTypeDefs.h: 82: typedef signed long long INT64;
[; ;GenericTypeDefs.h: 86: typedef unsigned int UINT;
[; ;GenericTypeDefs.h: 87: typedef unsigned char UINT8;
[; ;GenericTypeDefs.h: 88: typedef unsigned short int UINT16;
[; ;GenericTypeDefs.h: 93: typedef unsigned long int UINT32;
[; ;GenericTypeDefs.h: 96: typedef unsigned long long UINT64;
[; ;GenericTypeDefs.h: 99: typedef union
[; ;GenericTypeDefs.h: 100: {
[; ;GenericTypeDefs.h: 101: UINT8 Val;
[; ;GenericTypeDefs.h: 102: struct
[; ;GenericTypeDefs.h: 103: {
[; ;GenericTypeDefs.h: 104: UINT8 b0:1;
[; ;GenericTypeDefs.h: 105: UINT8 b1:1;
[; ;GenericTypeDefs.h: 106: UINT8 b2:1;
[; ;GenericTypeDefs.h: 107: UINT8 b3:1;
[; ;GenericTypeDefs.h: 108: UINT8 b4:1;
[; ;GenericTypeDefs.h: 109: UINT8 b5:1;
[; ;GenericTypeDefs.h: 110: UINT8 b6:1;
[; ;GenericTypeDefs.h: 111: UINT8 b7:1;
[; ;GenericTypeDefs.h: 112: } bits;
[; ;GenericTypeDefs.h: 113: } UINT8_VAL, UINT8_BITS;
[; ;GenericTypeDefs.h: 115: typedef union
[; ;GenericTypeDefs.h: 116: {
[; ;GenericTypeDefs.h: 117: UINT16 Val;
[; ;GenericTypeDefs.h: 118: UINT8 v[2] ;
[; ;GenericTypeDefs.h: 119: struct 
[; ;GenericTypeDefs.h: 120: {
[; ;GenericTypeDefs.h: 121: UINT8 LB;
[; ;GenericTypeDefs.h: 122: UINT8 HB;
[; ;GenericTypeDefs.h: 123: } byte;
[; ;GenericTypeDefs.h: 124: struct 
[; ;GenericTypeDefs.h: 125: {
[; ;GenericTypeDefs.h: 126: UINT8 b0:1;
[; ;GenericTypeDefs.h: 127: UINT8 b1:1;
[; ;GenericTypeDefs.h: 128: UINT8 b2:1;
[; ;GenericTypeDefs.h: 129: UINT8 b3:1;
[; ;GenericTypeDefs.h: 130: UINT8 b4:1;
[; ;GenericTypeDefs.h: 131: UINT8 b5:1;
[; ;GenericTypeDefs.h: 132: UINT8 b6:1;
[; ;GenericTypeDefs.h: 133: UINT8 b7:1;
[; ;GenericTypeDefs.h: 134: UINT8 b8:1;
[; ;GenericTypeDefs.h: 135: UINT8 b9:1;
[; ;GenericTypeDefs.h: 136: UINT8 b10:1;
[; ;GenericTypeDefs.h: 137: UINT8 b11:1;
[; ;GenericTypeDefs.h: 138: UINT8 b12:1;
[; ;GenericTypeDefs.h: 139: UINT8 b13:1;
[; ;GenericTypeDefs.h: 140: UINT8 b14:1;
[; ;GenericTypeDefs.h: 141: UINT8 b15:1;
[; ;GenericTypeDefs.h: 142: } bits;
[; ;GenericTypeDefs.h: 143: } UINT16_VAL, UINT16_BITS;
[; ;GenericTypeDefs.h: 187: typedef union
[; ;GenericTypeDefs.h: 188: {
[; ;GenericTypeDefs.h: 189: UINT32 Val;
[; ;GenericTypeDefs.h: 190: UINT16 w[2] ;
[; ;GenericTypeDefs.h: 191: UINT8 v[4] ;
[; ;GenericTypeDefs.h: 192: struct 
[; ;GenericTypeDefs.h: 193: {
[; ;GenericTypeDefs.h: 194: UINT16 LW;
[; ;GenericTypeDefs.h: 195: UINT16 HW;
[; ;GenericTypeDefs.h: 196: } word;
[; ;GenericTypeDefs.h: 197: struct 
[; ;GenericTypeDefs.h: 198: {
[; ;GenericTypeDefs.h: 199: UINT8 LB;
[; ;GenericTypeDefs.h: 200: UINT8 HB;
[; ;GenericTypeDefs.h: 201: UINT8 UB;
[; ;GenericTypeDefs.h: 202: UINT8 MB;
[; ;GenericTypeDefs.h: 203: } byte;
[; ;GenericTypeDefs.h: 204: struct 
[; ;GenericTypeDefs.h: 205: {
[; ;GenericTypeDefs.h: 206: UINT16_VAL low;
[; ;GenericTypeDefs.h: 207: UINT16_VAL high;
[; ;GenericTypeDefs.h: 208: }wordUnion;
[; ;GenericTypeDefs.h: 209: struct 
[; ;GenericTypeDefs.h: 210: {
[; ;GenericTypeDefs.h: 211: UINT8 b0:1;
[; ;GenericTypeDefs.h: 212: UINT8 b1:1;
[; ;GenericTypeDefs.h: 213: UINT8 b2:1;
[; ;GenericTypeDefs.h: 214: UINT8 b3:1;
[; ;GenericTypeDefs.h: 215: UINT8 b4:1;
[; ;GenericTypeDefs.h: 216: UINT8 b5:1;
[; ;GenericTypeDefs.h: 217: UINT8 b6:1;
[; ;GenericTypeDefs.h: 218: UINT8 b7:1;
[; ;GenericTypeDefs.h: 219: UINT8 b8:1;
[; ;GenericTypeDefs.h: 220: UINT8 b9:1;
[; ;GenericTypeDefs.h: 221: UINT8 b10:1;
[; ;GenericTypeDefs.h: 222: UINT8 b11:1;
[; ;GenericTypeDefs.h: 223: UINT8 b12:1;
[; ;GenericTypeDefs.h: 224: UINT8 b13:1;
[; ;GenericTypeDefs.h: 225: UINT8 b14:1;
[; ;GenericTypeDefs.h: 226: UINT8 b15:1;
[; ;GenericTypeDefs.h: 227: UINT8 b16:1;
[; ;GenericTypeDefs.h: 228: UINT8 b17:1;
[; ;GenericTypeDefs.h: 229: UINT8 b18:1;
[; ;GenericTypeDefs.h: 230: UINT8 b19:1;
[; ;GenericTypeDefs.h: 231: UINT8 b20:1;
[; ;GenericTypeDefs.h: 232: UINT8 b21:1;
[; ;GenericTypeDefs.h: 233: UINT8 b22:1;
[; ;GenericTypeDefs.h: 234: UINT8 b23:1;
[; ;GenericTypeDefs.h: 235: UINT8 b24:1;
[; ;GenericTypeDefs.h: 236: UINT8 b25:1;
[; ;GenericTypeDefs.h: 237: UINT8 b26:1;
[; ;GenericTypeDefs.h: 238: UINT8 b27:1;
[; ;GenericTypeDefs.h: 239: UINT8 b28:1;
[; ;GenericTypeDefs.h: 240: UINT8 b29:1;
[; ;GenericTypeDefs.h: 241: UINT8 b30:1;
[; ;GenericTypeDefs.h: 242: UINT8 b31:1;
[; ;GenericTypeDefs.h: 243: } bits;
[; ;GenericTypeDefs.h: 244: } UINT32_VAL;
[; ;GenericTypeDefs.h: 248: typedef union
[; ;GenericTypeDefs.h: 249: {
[; ;GenericTypeDefs.h: 250: UINT64 Val;
[; ;GenericTypeDefs.h: 251: UINT32 d[2] ;
[; ;GenericTypeDefs.h: 252: UINT16 w[4] ;
[; ;GenericTypeDefs.h: 253: UINT8 v[8] ;
[; ;GenericTypeDefs.h: 254: struct 
[; ;GenericTypeDefs.h: 255: {
[; ;GenericTypeDefs.h: 256: UINT32 LD;
[; ;GenericTypeDefs.h: 257: UINT32 HD;
[; ;GenericTypeDefs.h: 258: } dword;
[; ;GenericTypeDefs.h: 259: struct 
[; ;GenericTypeDefs.h: 260: {
[; ;GenericTypeDefs.h: 261: UINT16 LW;
[; ;GenericTypeDefs.h: 262: UINT16 HW;
[; ;GenericTypeDefs.h: 263: UINT16 UW;
[; ;GenericTypeDefs.h: 264: UINT16 MW;
[; ;GenericTypeDefs.h: 265: } word;
[; ;GenericTypeDefs.h: 266: struct 
[; ;GenericTypeDefs.h: 267: {
[; ;GenericTypeDefs.h: 268: UINT8 b0:1;
[; ;GenericTypeDefs.h: 269: UINT8 b1:1;
[; ;GenericTypeDefs.h: 270: UINT8 b2:1;
[; ;GenericTypeDefs.h: 271: UINT8 b3:1;
[; ;GenericTypeDefs.h: 272: UINT8 b4:1;
[; ;GenericTypeDefs.h: 273: UINT8 b5:1;
[; ;GenericTypeDefs.h: 274: UINT8 b6:1;
[; ;GenericTypeDefs.h: 275: UINT8 b7:1;
[; ;GenericTypeDefs.h: 276: UINT8 b8:1;
[; ;GenericTypeDefs.h: 277: UINT8 b9:1;
[; ;GenericTypeDefs.h: 278: UINT8 b10:1;
[; ;GenericTypeDefs.h: 279: UINT8 b11:1;
[; ;GenericTypeDefs.h: 280: UINT8 b12:1;
[; ;GenericTypeDefs.h: 281: UINT8 b13:1;
[; ;GenericTypeDefs.h: 282: UINT8 b14:1;
[; ;GenericTypeDefs.h: 283: UINT8 b15:1;
[; ;GenericTypeDefs.h: 284: UINT8 b16:1;
[; ;GenericTypeDefs.h: 285: UINT8 b17:1;
[; ;GenericTypeDefs.h: 286: UINT8 b18:1;
[; ;GenericTypeDefs.h: 287: UINT8 b19:1;
[; ;GenericTypeDefs.h: 288: UINT8 b20:1;
[; ;GenericTypeDefs.h: 289: UINT8 b21:1;
[; ;GenericTypeDefs.h: 290: UINT8 b22:1;
[; ;GenericTypeDefs.h: 291: UINT8 b23:1;
[; ;GenericTypeDefs.h: 292: UINT8 b24:1;
[; ;GenericTypeDefs.h: 293: UINT8 b25:1;
[; ;GenericTypeDefs.h: 294: UINT8 b26:1;
[; ;GenericTypeDefs.h: 295: UINT8 b27:1;
[; ;GenericTypeDefs.h: 296: UINT8 b28:1;
[; ;GenericTypeDefs.h: 297: UINT8 b29:1;
[; ;GenericTypeDefs.h: 298: UINT8 b30:1;
[; ;GenericTypeDefs.h: 299: UINT8 b31:1;
[; ;GenericTypeDefs.h: 300: UINT8 b32:1;
[; ;GenericTypeDefs.h: 301: UINT8 b33:1;
[; ;GenericTypeDefs.h: 302: UINT8 b34:1;
[; ;GenericTypeDefs.h: 303: UINT8 b35:1;
[; ;GenericTypeDefs.h: 304: UINT8 b36:1;
[; ;GenericTypeDefs.h: 305: UINT8 b37:1;
[; ;GenericTypeDefs.h: 306: UINT8 b38:1;
[; ;GenericTypeDefs.h: 307: UINT8 b39:1;
[; ;GenericTypeDefs.h: 308: UINT8 b40:1;
[; ;GenericTypeDefs.h: 309: UINT8 b41:1;
[; ;GenericTypeDefs.h: 310: UINT8 b42:1;
[; ;GenericTypeDefs.h: 311: UINT8 b43:1;
[; ;GenericTypeDefs.h: 312: UINT8 b44:1;
[; ;GenericTypeDefs.h: 313: UINT8 b45:1;
[; ;GenericTypeDefs.h: 314: UINT8 b46:1;
[; ;GenericTypeDefs.h: 315: UINT8 b47:1;
[; ;GenericTypeDefs.h: 316: UINT8 b48:1;
[; ;GenericTypeDefs.h: 317: UINT8 b49:1;
[; ;GenericTypeDefs.h: 318: UINT8 b50:1;
[; ;GenericTypeDefs.h: 319: UINT8 b51:1;
[; ;GenericTypeDefs.h: 320: UINT8 b52:1;
[; ;GenericTypeDefs.h: 321: UINT8 b53:1;
[; ;GenericTypeDefs.h: 322: UINT8 b54:1;
[; ;GenericTypeDefs.h: 323: UINT8 b55:1;
[; ;GenericTypeDefs.h: 324: UINT8 b56:1;
[; ;GenericTypeDefs.h: 325: UINT8 b57:1;
[; ;GenericTypeDefs.h: 326: UINT8 b58:1;
[; ;GenericTypeDefs.h: 327: UINT8 b59:1;
[; ;GenericTypeDefs.h: 328: UINT8 b60:1;
[; ;GenericTypeDefs.h: 329: UINT8 b61:1;
[; ;GenericTypeDefs.h: 330: UINT8 b62:1;
[; ;GenericTypeDefs.h: 331: UINT8 b63:1;
[; ;GenericTypeDefs.h: 332: } bits;
[; ;GenericTypeDefs.h: 333: } UINT64_VAL;
[; ;GenericTypeDefs.h: 339: typedef void VOID;
[; ;GenericTypeDefs.h: 341: typedef char CHAR8;
[; ;GenericTypeDefs.h: 342: typedef unsigned char UCHAR8;
[; ;GenericTypeDefs.h: 344: typedef unsigned char BYTE;
[; ;GenericTypeDefs.h: 345: typedef unsigned short int WORD;
[; ;GenericTypeDefs.h: 346: typedef unsigned long DWORD;
[; ;GenericTypeDefs.h: 349: typedef unsigned long long QWORD;
[; ;GenericTypeDefs.h: 350: typedef signed char CHAR;
[; ;GenericTypeDefs.h: 351: typedef signed short int SHORT;
[; ;GenericTypeDefs.h: 352: typedef signed long LONG;
[; ;GenericTypeDefs.h: 355: typedef signed long long LONGLONG;
[; ;GenericTypeDefs.h: 356: typedef union
[; ;GenericTypeDefs.h: 357: {
[; ;GenericTypeDefs.h: 358: BYTE Val;
[; ;GenericTypeDefs.h: 359: struct 
[; ;GenericTypeDefs.h: 360: {
[; ;GenericTypeDefs.h: 361: BYTE b0:1;
[; ;GenericTypeDefs.h: 362: BYTE b1:1;
[; ;GenericTypeDefs.h: 363: BYTE b2:1;
[; ;GenericTypeDefs.h: 364: BYTE b3:1;
[; ;GenericTypeDefs.h: 365: BYTE b4:1;
[; ;GenericTypeDefs.h: 366: BYTE b5:1;
[; ;GenericTypeDefs.h: 367: BYTE b6:1;
[; ;GenericTypeDefs.h: 368: BYTE b7:1;
[; ;GenericTypeDefs.h: 369: } bits;
[; ;GenericTypeDefs.h: 370: } BYTE_VAL, BYTE_BITS;
[; ;GenericTypeDefs.h: 372: typedef union
[; ;GenericTypeDefs.h: 373: {
[; ;GenericTypeDefs.h: 374: WORD Val;
[; ;GenericTypeDefs.h: 375: BYTE v[2] ;
[; ;GenericTypeDefs.h: 376: struct 
[; ;GenericTypeDefs.h: 377: {
[; ;GenericTypeDefs.h: 378: BYTE LB;
[; ;GenericTypeDefs.h: 379: BYTE HB;
[; ;GenericTypeDefs.h: 380: } byte;
[; ;GenericTypeDefs.h: 381: struct 
[; ;GenericTypeDefs.h: 382: {
[; ;GenericTypeDefs.h: 383: BYTE b0:1;
[; ;GenericTypeDefs.h: 384: BYTE b1:1;
[; ;GenericTypeDefs.h: 385: BYTE b2:1;
[; ;GenericTypeDefs.h: 386: BYTE b3:1;
[; ;GenericTypeDefs.h: 387: BYTE b4:1;
[; ;GenericTypeDefs.h: 388: BYTE b5:1;
[; ;GenericTypeDefs.h: 389: BYTE b6:1;
[; ;GenericTypeDefs.h: 390: BYTE b7:1;
[; ;GenericTypeDefs.h: 391: BYTE b8:1;
[; ;GenericTypeDefs.h: 392: BYTE b9:1;
[; ;GenericTypeDefs.h: 393: BYTE b10:1;
[; ;GenericTypeDefs.h: 394: BYTE b11:1;
[; ;GenericTypeDefs.h: 395: BYTE b12:1;
[; ;GenericTypeDefs.h: 396: BYTE b13:1;
[; ;GenericTypeDefs.h: 397: BYTE b14:1;
[; ;GenericTypeDefs.h: 398: BYTE b15:1;
[; ;GenericTypeDefs.h: 399: } bits;
[; ;GenericTypeDefs.h: 400: } WORD_VAL, WORD_BITS;
[; ;GenericTypeDefs.h: 402: typedef union
[; ;GenericTypeDefs.h: 403: {
[; ;GenericTypeDefs.h: 404: DWORD Val;
[; ;GenericTypeDefs.h: 405: WORD w[2] ;
[; ;GenericTypeDefs.h: 406: BYTE v[4] ;
[; ;GenericTypeDefs.h: 407: struct 
[; ;GenericTypeDefs.h: 408: {
[; ;GenericTypeDefs.h: 409: WORD LW;
[; ;GenericTypeDefs.h: 410: WORD HW;
[; ;GenericTypeDefs.h: 411: } word;
[; ;GenericTypeDefs.h: 412: struct 
[; ;GenericTypeDefs.h: 413: {
[; ;GenericTypeDefs.h: 414: BYTE LB;
[; ;GenericTypeDefs.h: 415: BYTE HB;
[; ;GenericTypeDefs.h: 416: BYTE UB;
[; ;GenericTypeDefs.h: 417: BYTE MB;
[; ;GenericTypeDefs.h: 418: } byte;
[; ;GenericTypeDefs.h: 419: struct 
[; ;GenericTypeDefs.h: 420: {
[; ;GenericTypeDefs.h: 421: WORD_VAL low;
[; ;GenericTypeDefs.h: 422: WORD_VAL high;
[; ;GenericTypeDefs.h: 423: }wordUnion;
[; ;GenericTypeDefs.h: 424: struct 
[; ;GenericTypeDefs.h: 425: {
[; ;GenericTypeDefs.h: 426: BYTE b0:1;
[; ;GenericTypeDefs.h: 427: BYTE b1:1;
[; ;GenericTypeDefs.h: 428: BYTE b2:1;
[; ;GenericTypeDefs.h: 429: BYTE b3:1;
[; ;GenericTypeDefs.h: 430: BYTE b4:1;
[; ;GenericTypeDefs.h: 431: BYTE b5:1;
[; ;GenericTypeDefs.h: 432: BYTE b6:1;
[; ;GenericTypeDefs.h: 433: BYTE b7:1;
[; ;GenericTypeDefs.h: 434: BYTE b8:1;
[; ;GenericTypeDefs.h: 435: BYTE b9:1;
[; ;GenericTypeDefs.h: 436: BYTE b10:1;
[; ;GenericTypeDefs.h: 437: BYTE b11:1;
[; ;GenericTypeDefs.h: 438: BYTE b12:1;
[; ;GenericTypeDefs.h: 439: BYTE b13:1;
[; ;GenericTypeDefs.h: 440: BYTE b14:1;
[; ;GenericTypeDefs.h: 441: BYTE b15:1;
[; ;GenericTypeDefs.h: 442: BYTE b16:1;
[; ;GenericTypeDefs.h: 443: BYTE b17:1;
[; ;GenericTypeDefs.h: 444: BYTE b18:1;
[; ;GenericTypeDefs.h: 445: BYTE b19:1;
[; ;GenericTypeDefs.h: 446: BYTE b20:1;
[; ;GenericTypeDefs.h: 447: BYTE b21:1;
[; ;GenericTypeDefs.h: 448: BYTE b22:1;
[; ;GenericTypeDefs.h: 449: BYTE b23:1;
[; ;GenericTypeDefs.h: 450: BYTE b24:1;
[; ;GenericTypeDefs.h: 451: BYTE b25:1;
[; ;GenericTypeDefs.h: 452: BYTE b26:1;
[; ;GenericTypeDefs.h: 453: BYTE b27:1;
[; ;GenericTypeDefs.h: 454: BYTE b28:1;
[; ;GenericTypeDefs.h: 455: BYTE b29:1;
[; ;GenericTypeDefs.h: 456: BYTE b30:1;
[; ;GenericTypeDefs.h: 457: BYTE b31:1;
[; ;GenericTypeDefs.h: 458: } bits;
[; ;GenericTypeDefs.h: 459: } DWORD_VAL;
[; ;GenericTypeDefs.h: 462: typedef union
[; ;GenericTypeDefs.h: 463: {
[; ;GenericTypeDefs.h: 464: QWORD Val;
[; ;GenericTypeDefs.h: 465: DWORD d[2] ;
[; ;GenericTypeDefs.h: 466: WORD w[4] ;
[; ;GenericTypeDefs.h: 467: BYTE v[8] ;
[; ;GenericTypeDefs.h: 468: struct 
[; ;GenericTypeDefs.h: 469: {
[; ;GenericTypeDefs.h: 470: DWORD LD;
[; ;GenericTypeDefs.h: 471: DWORD HD;
[; ;GenericTypeDefs.h: 472: } dword;
[; ;GenericTypeDefs.h: 473: struct 
[; ;GenericTypeDefs.h: 474: {
[; ;GenericTypeDefs.h: 475: WORD LW;
[; ;GenericTypeDefs.h: 476: WORD HW;
[; ;GenericTypeDefs.h: 477: WORD UW;
[; ;GenericTypeDefs.h: 478: WORD MW;
[; ;GenericTypeDefs.h: 479: } word;
[; ;GenericTypeDefs.h: 480: struct 
[; ;GenericTypeDefs.h: 481: {
[; ;GenericTypeDefs.h: 482: BYTE b0:1;
[; ;GenericTypeDefs.h: 483: BYTE b1:1;
[; ;GenericTypeDefs.h: 484: BYTE b2:1;
[; ;GenericTypeDefs.h: 485: BYTE b3:1;
[; ;GenericTypeDefs.h: 486: BYTE b4:1;
[; ;GenericTypeDefs.h: 487: BYTE b5:1;
[; ;GenericTypeDefs.h: 488: BYTE b6:1;
[; ;GenericTypeDefs.h: 489: BYTE b7:1;
[; ;GenericTypeDefs.h: 490: BYTE b8:1;
[; ;GenericTypeDefs.h: 491: BYTE b9:1;
[; ;GenericTypeDefs.h: 492: BYTE b10:1;
[; ;GenericTypeDefs.h: 493: BYTE b11:1;
[; ;GenericTypeDefs.h: 494: BYTE b12:1;
[; ;GenericTypeDefs.h: 495: BYTE b13:1;
[; ;GenericTypeDefs.h: 496: BYTE b14:1;
[; ;GenericTypeDefs.h: 497: BYTE b15:1;
[; ;GenericTypeDefs.h: 498: BYTE b16:1;
[; ;GenericTypeDefs.h: 499: BYTE b17:1;
[; ;GenericTypeDefs.h: 500: BYTE b18:1;
[; ;GenericTypeDefs.h: 501: BYTE b19:1;
[; ;GenericTypeDefs.h: 502: BYTE b20:1;
[; ;GenericTypeDefs.h: 503: BYTE b21:1;
[; ;GenericTypeDefs.h: 504: BYTE b22:1;
[; ;GenericTypeDefs.h: 505: BYTE b23:1;
[; ;GenericTypeDefs.h: 506: BYTE b24:1;
[; ;GenericTypeDefs.h: 507: BYTE b25:1;
[; ;GenericTypeDefs.h: 508: BYTE b26:1;
[; ;GenericTypeDefs.h: 509: BYTE b27:1;
[; ;GenericTypeDefs.h: 510: BYTE b28:1;
[; ;GenericTypeDefs.h: 511: BYTE b29:1;
[; ;GenericTypeDefs.h: 512: BYTE b30:1;
[; ;GenericTypeDefs.h: 513: BYTE b31:1;
[; ;GenericTypeDefs.h: 514: BYTE b32:1;
[; ;GenericTypeDefs.h: 515: BYTE b33:1;
[; ;GenericTypeDefs.h: 516: BYTE b34:1;
[; ;GenericTypeDefs.h: 517: BYTE b35:1;
[; ;GenericTypeDefs.h: 518: BYTE b36:1;
[; ;GenericTypeDefs.h: 519: BYTE b37:1;
[; ;GenericTypeDefs.h: 520: BYTE b38:1;
[; ;GenericTypeDefs.h: 521: BYTE b39:1;
[; ;GenericTypeDefs.h: 522: BYTE b40:1;
[; ;GenericTypeDefs.h: 523: BYTE b41:1;
[; ;GenericTypeDefs.h: 524: BYTE b42:1;
[; ;GenericTypeDefs.h: 525: BYTE b43:1;
[; ;GenericTypeDefs.h: 526: BYTE b44:1;
[; ;GenericTypeDefs.h: 527: BYTE b45:1;
[; ;GenericTypeDefs.h: 528: BYTE b46:1;
[; ;GenericTypeDefs.h: 529: BYTE b47:1;
[; ;GenericTypeDefs.h: 530: BYTE b48:1;
[; ;GenericTypeDefs.h: 531: BYTE b49:1;
[; ;GenericTypeDefs.h: 532: BYTE b50:1;
[; ;GenericTypeDefs.h: 533: BYTE b51:1;
[; ;GenericTypeDefs.h: 534: BYTE b52:1;
[; ;GenericTypeDefs.h: 535: BYTE b53:1;
[; ;GenericTypeDefs.h: 536: BYTE b54:1;
[; ;GenericTypeDefs.h: 537: BYTE b55:1;
[; ;GenericTypeDefs.h: 538: BYTE b56:1;
[; ;GenericTypeDefs.h: 539: BYTE b57:1;
[; ;GenericTypeDefs.h: 540: BYTE b58:1;
[; ;GenericTypeDefs.h: 541: BYTE b59:1;
[; ;GenericTypeDefs.h: 542: BYTE b60:1;
[; ;GenericTypeDefs.h: 543: BYTE b61:1;
[; ;GenericTypeDefs.h: 544: BYTE b62:1;
[; ;GenericTypeDefs.h: 545: BYTE b63:1;
[; ;GenericTypeDefs.h: 546: } bits;
[; ;GenericTypeDefs.h: 547: } QWORD_VAL;
[; ;flash.h: 113: extern void ReadFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;flash.h: 120: extern void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;flash.h: 122: extern void WriteBlockFlash(unsigned long startaddr, unsigned char num_blocks, unsigned char *flash_array);
[; ;flash.h: 124: extern void WriteBytesFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;i2c.h: 769: void IdleI2C( void );
[; ;i2c.h: 771: void OpenI2C( unsigned char sync_mode, unsigned char slew );
[; ;i2c.h: 773: unsigned char WriteI2C( unsigned char data_out );
[; ;i2c.h: 775: signed char putsI2C( unsigned char *wrptr );
[; ;i2c.h: 777: unsigned char ReadI2C( void );
[; ;i2c.h: 779: void CloseI2C( void );
[; ;i2c.h: 893: unsigned char WriteI2C( unsigned char data_out );
[; ;i2c.h: 895: unsigned char getsI2C( unsigned char *rdptr, unsigned char length );
[; ;i2c.h: 902: unsigned char EEAckPolling( unsigned char control );
[; ;i2c.h: 904: unsigned char EEByteWrite( unsigned char control,
[; ;i2c.h: 905: unsigned char address,
[; ;i2c.h: 906: unsigned char data );
[; ;i2c.h: 908: unsigned int EECurrentAddRead( unsigned char control );
[; ;i2c.h: 910: unsigned char EEPageWrite( unsigned char control,
[; ;i2c.h: 911: unsigned char address,
[; ;i2c.h: 912: unsigned char *wrptr );
[; ;i2c.h: 914: unsigned int EERandomRead( unsigned char control, unsigned char address );
[; ;i2c.h: 916: unsigned char EESequentialRead( unsigned char control,
[; ;i2c.h: 917: unsigned char address,
[; ;i2c.h: 918: unsigned char *rdptr,
[; ;i2c.h: 919: unsigned char length );
[; ;mwire.h: 295: void OpenMwire( unsigned char sync_mode );
[; ;mwire.h: 297: unsigned char ReadMwire( unsigned char high_byte,
[; ;mwire.h: 298: unsigned char low_byte );
[; ;mwire.h: 311: unsigned char WriteMwire( unsigned char data_out );
[; ;mwire.h: 324: void getsMwire( unsigned char *rdptr, unsigned char length );
[; ;portb.h: 126: void OpenPORTB( unsigned char config);
[; ;portb.h: 162: void OpenRB0INT( unsigned char config);
[; ;portb.h: 180: void OpenRB1INT( unsigned char config);
[; ;portb.h: 197: void OpenRB2INT( unsigned char config);
[; ;pwm.h: 85: union PWMDC
[; ;pwm.h: 86: {
[; ;pwm.h: 87: unsigned int lpwm;
[; ;pwm.h: 88: char bpwm[2];
[; ;pwm.h: 89: };
[; ;pwm.h: 416: void OpenPWM1 ( char period);
[; ;pwm.h: 417: void SetDCPWM1 ( unsigned int duty_cycle);
[; ;pwm.h: 423: void SetOutputPWM1 ( unsigned char output_config,
[; ;pwm.h: 424: unsigned char pwm_mode);
[; ;pwm.h: 426: void ClosePWM1 (void);
[; ;pwm.h: 434: void OpenPWM2 ( char period);
[; ;pwm.h: 435: void SetDCPWM2( unsigned int duty_cycle);
[; ;pwm.h: 441: void ClosePWM2 (void);
[; ;reset.h: 16: char isMCLR(void);
[; ;reset.h: 17: void StatusReset(void);
[; ;reset.h: 18: char isPOR(void);
[; ;reset.h: 19: char isWU(void);
[; ;reset.h: 22: char isBOR(void);
[; ;reset.h: 26: char isWDTTO(void);
[; ;reset.h: 27: char isWDTWU(void);
[; ;reset.h: 31: char isLVD(void);
[; ;rtcc.h: 509: void Open_RTCC(void);
[; ;rtcc.h: 510: void Close_RTCC(void);
[; ;rtcc.h: 511: unsigned char update_RTCC(void);
[; ;sw_i2c.h: 97: void SWStopI2C ( void );
[; ;sw_i2c.h: 98: void SWStartI2C ( void );
[; ;sw_i2c.h: 99: void SWRestartI2C ( void );
[; ;sw_i2c.h: 100: void SWStopI2C ( void );
[; ;sw_i2c.h: 102: signed char SWAckI2C( void );
[; ;sw_i2c.h: 103: signed char Clock_test( void );
[; ;sw_i2c.h: 104: unsigned int SWReadI2C( void );
[; ;sw_i2c.h: 105: signed char SWWriteI2C(  unsigned char data_out );
[; ;sw_i2c.h: 106: signed char SWGetsI2C(  unsigned char *rdptr,  unsigned char length );
[; ;sw_i2c.h: 107: signed char SWPutsI2C(  unsigned char *wrptr );
[; ;sw_spi.h: 84: void OpenSWSPI(void);
[; ;sw_spi.h: 87: char WriteSWSPI( char output);
[; ;sw_spi.h: 90: void SetCSSWSPI(void);
[; ;sw_spi.h: 93: void ClearCSSWSPI(void);
[; ;sw_uart.h: 47: void OpenUART(void);
[; ;sw_uart.h: 49: unsigned char ReadUART(void);
[; ;sw_uart.h: 51: void WriteUART( unsigned char);
[; ;sw_uart.h: 53: void getsUART( char *, unsigned char);
[; ;sw_uart.h: 55: void putsUART( char *);
[; ;sw_uart.h: 79: extern void DelayRXBitUART (void);
[; ;sw_uart.h: 80: extern void DelayRXHalfBitUART(void);
[; ;sw_uart.h: 81: extern void DelayTXBitUART (void);
[; ;timers.h: 36: union Timers
[; ;timers.h: 37: {
[; ;timers.h: 38: unsigned int lt;
[; ;timers.h: 39: char bt[2];
[; ;timers.h: 40: };
[; ;timers.h: 110: void OpenTimer0 ( unsigned char config);
[; ;timers.h: 111: void CloseTimer0 (void);
[; ;timers.h: 112: unsigned int ReadTimer0 (void);
[; ;timers.h: 113: void WriteTimer0 ( unsigned int timer0);
[; ;timers.h: 222: void OpenTimer1 ( unsigned char config);
[; ;timers.h: 223: void CloseTimer1 (void);
[; ;timers.h: 224: unsigned int ReadTimer1 (void);
[; ;timers.h: 225: void WriteTimer1 ( unsigned int timer1);
[; ;timers.h: 311: void OpenTimer2 ( unsigned char config);
[; ;timers.h: 312: void CloseTimer2 (void);
[; ;timers.h: 377: void OpenTimer3 ( unsigned char config);
[; ;timers.h: 378: void CloseTimer3 (void);
[; ;timers.h: 379: unsigned int ReadTimer3 (void);
[; ;timers.h: 380: void WriteTimer3 ( unsigned int timer3);
[; ;timers.h: 1141: void SetTmrCCPSrc( unsigned char );
[; ;usart.h: 392: union USART
[; ;usart.h: 393: {
[; ;usart.h: 394: unsigned char val;
[; ;usart.h: 395: struct
[; ;usart.h: 396: {
[; ;usart.h: 397: unsigned RX_NINE:1;
[; ;usart.h: 398: unsigned TX_NINE:1;
[; ;usart.h: 399: unsigned FRAME_ERROR:1;
[; ;usart.h: 400: unsigned OVERRUN_ERROR:1;
[; ;usart.h: 401: unsigned fill:4;
[; ;usart.h: 402: };
[; ;usart.h: 403: };
[; ;usart.h: 404: extern union USART USART_Status;
[; ;usart.h: 405: void OpenUSART ( unsigned char config, unsigned spbrg);
[; ;usart.h: 420: char ReadUSART (void);
[; ;usart.h: 421: void WriteUSART ( char data);
[; ;usart.h: 422: void getsUSART ( char *buffer, unsigned char len);
[; ;usart.h: 423: void putsUSART ( char *data);
[; ;usart.h: 424: void putrsUSART ( const  char *data);
[; ;usart.h: 478: void baudUSART ( unsigned char baudconfig);
[; ;xlcd.h: 79: void OpenXLCD( unsigned char);
[; ;xlcd.h: 84: void SetCGRamAddr( unsigned char);
[; ;xlcd.h: 89: void SetDDRamAddr( unsigned char);
[; ;xlcd.h: 94: unsigned char BusyXLCD(void);
[; ;xlcd.h: 99: unsigned char ReadAddrXLCD(void);
[; ;xlcd.h: 104: char ReadDataXLCD(void);
[; ;xlcd.h: 109: void WriteCmdXLCD( unsigned char);
[; ;xlcd.h: 114: void WriteDataXLCD( char);
[; ;xlcd.h: 124: void putsXLCD( char *);
[; ;xlcd.h: 129: void putrsXLCD(const char *);
[; ;xlcd.h: 132: extern void DelayFor18TCY(void);
[; ;xlcd.h: 133: extern void DelayPORXLCD(void);
[; ;xlcd.h: 134: extern void DelayXLCD(void);
[; ;pic18.h: 18: __attribute__((unsupported("The flash_write routine is no longer supported. Please use the peripheral library functions: WriteBytesFlash, WriteBlockFlash or WriteWordFlash"))) void flash_write(const unsigned char *, unsigned int, far unsigned char *)
[; ;pic18.h: 144: extern void _delay(unsigned long);
[; ;pic18.h: 146: extern void _delaywdt(unsigned long);
[; ;pic18.h: 148: extern void _delay3(unsigned char);
[; ;delays.h: 18: void Delay10TCYx(unsigned char);
[; ;delays.h: 24: void Delay100TCYx(unsigned char);
[; ;delays.h: 30: void Delay1KTCYx(unsigned char);
[; ;delays.h: 36: void Delay10KTCYx(unsigned char);
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 27: extern int errno;
[; ;stdio.h: 58: struct __prbuf
[; ;stdio.h: 59: {
[; ;stdio.h: 60: char * ptr;
[; ;stdio.h: 61: void (* func)(char);
[; ;stdio.h: 62: };
[; ;conio.h: 17: extern int errno;
[; ;conio.h: 20: extern void init_uart(void);
[; ;conio.h: 22: extern char getch(void);
[; ;conio.h: 23: extern char getche(void);
[; ;conio.h: 24: extern void putch(char);
[; ;conio.h: 25: extern void ungetch(char);
[; ;conio.h: 27: extern bit kbhit(void);
[; ;conio.h: 31: extern char * cgets(char *);
[; ;conio.h: 32: extern void cputs(const char *);
[; ;stdio.h: 103: extern int cprintf(char *, ...);
[; ;stdio.h: 108: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 198: extern char * gets(char *);
[; ;stdio.h: 199: extern int puts(const char *);
[; ;stdio.h: 200: extern int scanf(const char *, ...);
[; ;stdio.h: 201: extern int sscanf(const char *, const char *, ...);
[; ;stdio.h: 202: extern int vprintf(const char *, va_list);
[; ;stdio.h: 203: extern int vsprintf(char *, const char *, va_list);
[; ;stdio.h: 204: extern int vscanf(const char *, va_list ap);
[; ;stdio.h: 205: extern int vsscanf(const char *, const char *, va_list);
[; ;stdio.h: 209: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 210: extern int printf(const char *, ...);
"12 thor.h
[p x CPUDIV=OSC1_PLL2 ]
"13
[p x PLLDIV=1 ]
"14
[p x USBDIV=1 ]
"16
[p x IESO=OFF ]
"17
[p x FOSC=HS ]
"18
[p x FCMEN=OFF ]
"20
[p x VREGEN=OFF ]
"21
[p x BOR=OFF ]
"22
[p x BORV=0 ]
"23
[p x PWRT=OFF ]
"25
[p x WDTPS=32768 ]
"26
[p x WDT=OFF ]
"28
[p x CCP2MX=OFF ]
"29
[p x PBADEN=OFF ]
"30
[p x LPT1OSC=OFF ]
"31
[p x MCLRE=ON ]
"33
[p x DEBUG=OFF ]
"34
[p x STVREN=ON ]
"35
[p x ICPRT=OFF ]
"36
[p x XINST=OFF ]
"37
[p x LVP=OFF ]
"39
[p x CP0=OFF ]
"40
[p x CP1=OFF ]
"41
[p x CP2=OFF ]
"42
[p x CP3=OFF ]
"44
[p x CPD=OFF ]
"45
[p x CPB=OFF ]
"47
[p x WRT0=OFF ]
"48
[p x WRT1=OFF ]
"49
[p x WRT2=OFF ]
"50
[p x WRT3=OFF ]
"52
[p x WRTB=OFF ]
"53
[p x WRTC=OFF ]
"54
[p x WRTD=OFF ]
"56
[p x EBTR0=OFF ]
"57
[p x EBTR1=OFF ]
"58
[p x EBTR2=OFF ]
"59
[p x EBTR3=OFF ]
"61
[p x EBTRB=OFF ]
"151
[v _Sumo `VS572 ~T0 1 e ]
[i _Sumo
:U ..
:U ..
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 1 `i `uc
-> -> 1 `i `uc
..
..
]
[; ;thor.h: 142: volatile struct
[; ;thor.h: 143: {
[; ;thor.h: 144: unsigned atFrontLeftEdge : 1;
[; ;thor.h: 145: unsigned atFrontRightEdge : 1;
[; ;thor.h: 146: unsigned atBackLeftEdge : 1;
[; ;thor.h: 147: unsigned atBackRightEdge : 1;
[; ;thor.h: 148: unsigned state : 2;
[; ;thor.h: 149: unsigned first_time : 1;
[; ;thor.h: 150: unsigned searchClockwise : 1;
[; ;thor.h: 151: } Sumo = {0, 0, 0, 0, 0, 1, 1};
"153
[v _mEdgeFrontLeftThreshold `i ~T0 1 e ]
[i _mEdgeFrontLeftThreshold
-> 512 `i
]
[; ;thor.h: 153: int mEdgeFrontLeftThreshold = 512;
"154
[v _mEdgeFrontRightThreshold `i ~T0 1 e ]
[i _mEdgeFrontRightThreshold
-> 512 `i
]
[; ;thor.h: 154: int mEdgeFrontRightThreshold = 512;
"155
[v _mEdgeBackLeftThreshold `i ~T0 1 e ]
[i _mEdgeBackLeftThreshold
-> 512 `i
]
[; ;thor.h: 155: int mEdgeBackLeftThreshold = 512;
"156
[v _mEdgeBackRightThreshold `i ~T0 1 e ]
[i _mEdgeBackRightThreshold
-> 512 `i
]
[; ;thor.h: 156: int mEdgeBackRightThreshold = 512;
"157
[v _mTargetThreshold `i ~T0 1 e ]
[i _mTargetThreshold
-> 150 `i
]
[; ;thor.h: 157: int mTargetThreshold = 150;
"158
[v _mAttackThreshold `i ~T0 1 e ]
[i _mAttackThreshold
-> 150 `i
]
[; ;thor.h: 158: int mAttackThreshold = 150;
"166
[v _rangeDifference `i ~T0 1 e ]
[; ;thor.h: 166: int rangeDifference;
"167
[v _rangeAverage `i ~T0 1 e ]
[; ;thor.h: 167: int rangeAverage;
[; ;thor.h: 169: void ISRRx ( void );
[; ;thor.h: 170: void init_sumo ( void );
[; ;thor.h: 171: void sumo_move ( char direction );
[; ;thor.h: 172: int read_a2d ( char channel );
[; ;thor.h: 173: void get_sensors ( void );
[; ;thor.h: 174: void wait_5s ( void );
"4 main.c
[v _main `(v ~T0 1 ef ]
{
[; ;main.c: 3: void main ( void )
[; ;main.c: 4: {
[e :U _main ]
[f ]
[; ;main.c: 5: init_sumo();
"5
[e ( _init_sumo ..  ]
[; ;main.c: 8: if ( PORTDbits.RD5 )
"8
[e $ ! != -> . . _PORTDbits 0 5 `i -> -> -> 0 `i `Vuc `i 574  ]
[; ;main.c: 9: {
"9
{
[; ;main.c: 10: LATCbits.LATC6 = 0;
"10
[e = . . _LATCbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 11: LATCbits.LATC7 = 1;
"11
[e = . . _LATCbits 0 5 -> -> 1 `i `uc ]
"12
}
[; ;main.c: 12: }
[e $U 575  ]
"13
[e :U 574 ]
[; ;main.c: 13: else
[; ;main.c: 14: {
"14
{
[; ;main.c: 15: LATCbits.LATC6 = 1;
"15
[e = . . _LATCbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 16: LATCbits.LATC7 = 0;
"16
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
"17
}
[e :U 575 ]
[; ;main.c: 17: }
[; ;main.c: 22: while ( !PORTDbits.RD4 );
"22
[e $U 576  ]
[e :U 577 ]
[e :U 576 ]
[e $ ! != -> . . _PORTDbits 0 4 `i -> -> -> 0 `i `Vuc `i 577  ]
[e :U 578 ]
[; ;main.c: 23: wait_5s();
"23
[e ( _wait_5s ..  ]
[; ;main.c: 36: for (;; )
"36
{
"37
[e :U 579 ]
[; ;main.c: 37: {
{
[; ;main.c: 38: get_sensors();
"38
[e ( _get_sensors ..  ]
[; ;main.c: 40: if ( Sumo.atFrontLeftEdge || Sumo.atFrontRightEdge || Sumo.atBackLeftEdge || Sumo.atBackRightEdge )
"40
[e $ ! || || || != -> . _Sumo 0 `i -> -> -> 0 `i `Vuc `i != -> . _Sumo 1 `i -> -> -> 0 `i `Vuc `i != -> . _Sumo 2 `i -> -> -> 0 `i `Vuc `i != -> . _Sumo 3 `i -> -> -> 0 `i `Vuc `i 582  ]
[; ;main.c: 41: Sumo.state = 0;
"41
[e = . _Sumo 4 -> -> 0 `i `uc ]
[e :U 582 ]
[; ;main.c: 42: switch ( Sumo.state )
"42
[e $U 584  ]
[; ;main.c: 43: {
"43
{
[; ;main.c: 44: case 0:
"44
[e :U 585 ]
[; ;main.c: 45: if ( Sumo.atFrontLeftEdge && Sumo.atFrontRightEdge )
"45
[e $ ! && != -> . _Sumo 0 `i -> -> -> 0 `i `Vuc `i != -> . _Sumo 1 `i -> -> -> 0 `i `Vuc `i 586  ]
[; ;main.c: 46: {
"46
{
[; ;main.c: 47: sumo_move('b');
"47
[e ( _sumo_move (1 -> -> 98 `ui `uc ]
[; ;main.c: 48: Delay10KTCYx(125);
"48
[e ( _Delay10KTCYx (1 -> -> 125 `i `uc ]
[; ;main.c: 49: Sumo.searchClockwise = 1;
"49
[e = . _Sumo 6 -> -> 1 `i `uc ]
"50
}
[; ;main.c: 50: }
[e $U 587  ]
"51
[e :U 586 ]
[; ;main.c: 51: else if ( Sumo.atFrontLeftEdge )
[e $ ! != -> . _Sumo 0 `i -> -> -> 0 `i `Vuc `i 588  ]
[; ;main.c: 52: {
"52
{
[; ;main.c: 53: sumo_move('b');
"53
[e ( _sumo_move (1 -> -> 98 `ui `uc ]
[; ;main.c: 54: Delay10KTCYx(125);
"54
[e ( _Delay10KTCYx (1 -> -> 125 `i `uc ]
[; ;main.c: 55: Sumo.searchClockwise = 1;
"55
[e = . _Sumo 6 -> -> 1 `i `uc ]
"56
}
[; ;main.c: 56: }
[e $U 589  ]
"57
[e :U 588 ]
[; ;main.c: 57: else if ( Sumo.atFrontRightEdge )
[e $ ! != -> . _Sumo 1 `i -> -> -> 0 `i `Vuc `i 590  ]
[; ;main.c: 58: {
"58
{
[; ;main.c: 59: sumo_move('b');
"59
[e ( _sumo_move (1 -> -> 98 `ui `uc ]
[; ;main.c: 60: Delay10KTCYx(125);
"60
[e ( _Delay10KTCYx (1 -> -> 125 `i `uc ]
[; ;main.c: 61: Sumo.searchClockwise = 0;
"61
[e = . _Sumo 6 -> -> 0 `i `uc ]
"62
}
[; ;main.c: 62: }
[e $U 591  ]
"63
[e :U 590 ]
[; ;main.c: 63: else if ( Sumo.atBackLeftEdge && Sumo.atBackRightEdge )
[e $ ! && != -> . _Sumo 2 `i -> -> -> 0 `i `Vuc `i != -> . _Sumo 3 `i -> -> -> 0 `i `Vuc `i 592  ]
[; ;main.c: 64: {
"64
{
[; ;main.c: 65: sumo_move('f');
"65
[e ( _sumo_move (1 -> -> 102 `ui `uc ]
"66
}
[; ;main.c: 66: }
[e $U 593  ]
"67
[e :U 592 ]
[; ;main.c: 67: else if ( Sumo.atBackLeftEdge || Sumo.atBackRightEdge )
[e $ ! || != -> . _Sumo 2 `i -> -> -> 0 `i `Vuc `i != -> . _Sumo 3 `i -> -> -> 0 `i `Vuc `i 594  ]
[; ;main.c: 68: {
"68
{
[; ;main.c: 69: sumo_move('r');
"69
[e ( _sumo_move (1 -> -> 114 `ui `uc ]
[; ;main.c: 70: Delay10KTCYx(75);
"70
[e ( _Delay10KTCYx (1 -> -> 75 `i `uc ]
"71
}
[; ;main.c: 71: }
[e $U 595  ]
"72
[e :U 594 ]
[; ;main.c: 72: else if ( Sumo.atBackRightEdge )
[e $ ! != -> . _Sumo 3 `i -> -> -> 0 `i `Vuc `i 596  ]
[; ;main.c: 73: {
"73
{
[; ;main.c: 74: sumo_move('l');
"74
[e ( _sumo_move (1 -> -> 108 `ui `uc ]
[; ;main.c: 75: Delay10KTCYx(75);
"75
[e ( _Delay10KTCYx (1 -> -> 75 `i `uc ]
"76
}
[e :U 596 ]
"77
[e :U 595 ]
[e :U 593 ]
[e :U 591 ]
[e :U 589 ]
[e :U 587 ]
[; ;main.c: 76: }
[; ;main.c: 77: Sumo.state = 1;
[e = . _Sumo 4 -> -> 1 `i `uc ]
[; ;main.c: 78: break;
"78
[e $U 583  ]
[; ;main.c: 79: case 1:
"79
[e :U 597 ]
[; ;main.c: 80: if ( rangeAverage > mAttackThreshold )
"80
[e $ ! > _rangeAverage _mAttackThreshold 598  ]
[; ;main.c: 81: {
"81
{
[; ;main.c: 82: Sumo.state = 3;
"82
[e = . _Sumo 4 -> -> 3 `i `uc ]
"83
}
[e :U 598 ]
[; ;main.c: 83: }
[; ;main.c: 84: if ( Sumo.first_time )
"84
[e $ ! != -> . _Sumo 5 `i -> -> -> 0 `i `Vuc `i 599  ]
[; ;main.c: 85: {
"85
{
[; ;main.c: 86: if ( PORTDbits.RD5 )
"86
[e $ ! != -> . . _PORTDbits 0 5 `i -> -> -> 0 `i `Vuc `i 600  ]
[; ;main.c: 87: Sumo.searchClockwise = 1;
"87
[e = . _Sumo 6 -> -> 1 `i `uc ]
[e $U 601  ]
"88
[e :U 600 ]
[; ;main.c: 88: else
[; ;main.c: 89: Sumo.searchClockwise = 0;
"89
[e = . _Sumo 6 -> -> 0 `i `uc ]
[e :U 601 ]
[; ;main.c: 90: Sumo.first_time = 0;
"90
[e = . _Sumo 5 -> -> 0 `i `uc ]
"91
}
[e :U 599 ]
[; ;main.c: 91: }
[; ;main.c: 92: if ( Sumo.searchClockwise )
"92
[e $ ! != -> . _Sumo 6 `i -> -> -> 0 `i `Vuc `i 602  ]
[; ;main.c: 93: sumo_move('r');
"93
[e ( _sumo_move (1 -> -> 114 `ui `uc ]
[e $U 603  ]
"94
[e :U 602 ]
[; ;main.c: 94: else
[; ;main.c: 95: sumo_move('l');
"95
[e ( _sumo_move (1 -> -> 108 `ui `uc ]
[e :U 603 ]
[; ;main.c: 96: break;
"96
[e $U 583  ]
[; ;main.c: 97: case 3:
"97
[e :U 604 ]
[; ;main.c: 98: sumo_move('f');
"98
[e ( _sumo_move (1 -> -> 102 `ui `uc ]
[; ;main.c: 99: if ( rangeAverage < mTargetThreshold )
"99
[e $ ! < _rangeAverage _mTargetThreshold 605  ]
[; ;main.c: 100: {
"100
{
[; ;main.c: 101: Sumo.state = 1;
"101
[e = . _Sumo 4 -> -> 1 `i `uc ]
"102
}
[e :U 605 ]
[; ;main.c: 102: }
[; ;main.c: 103: break;
"103
[e $U 583  ]
[; ;main.c: 104: default:
"104
[e :U 606 ]
[; ;main.c: 105: Sumo.state = 0;
"105
[e = . _Sumo 4 -> -> 0 `i `uc ]
"106
}
[; ;main.c: 106: }
[e $U 583  ]
"42
[e :U 584 ]
[e [\ . _Sumo 4 , $ -> -> 0 `i `uc 585
 , $ -> -> 1 `i `uc 597
 , $ -> -> 3 `i `uc 604
 606 ]
"106
[e :U 583 ]
"107
}
[; ;main.c: 107: }
[e $U 579  ]
[e :U 580 ]
}
[; ;main.c: 108: }
"108
[e :UE 573 ]
}
"111
[v _init_sumo `(v ~T0 1 ef ]
{
[; ;main.c: 110: void init_sumo ( void )
[; ;main.c: 111: {
[e :U _init_sumo ]
[f ]
[; ;main.c: 112: LATDbits.LATD0 = LATDbits.LATD1 = LATDbits.LATD3 = LATDbits.LATD2 = LATCbits.LATC2 = 1;
"112
[e = . . _LATDbits 0 0 = . . _LATDbits 0 1 = . . _LATDbits 0 3 = . . _LATDbits 0 2 = . . _LATCbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 113: TRISDbits.TRISD0 = TRISDbits.TRISD1 = TRISDbits.TRISD3 = TRISDbits.TRISD2 = TRISCbits.TRISC2 = 0;
"113
[e = . . _TRISDbits 0 0 = . . _TRISDbits 0 1 = . . _TRISDbits 0 3 = . . _TRISDbits 0 2 = . . _TRISCbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 115: TRISDbits.TRISD5 = 1;
"115
[e = . . _TRISDbits 0 5 -> -> 1 `i `uc ]
[; ;main.c: 116: TRISDbits.TRISD4 = 1;
"116
[e = . . _TRISDbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 119: OpenADC(0b11011111 & 0b11111111 & 0b11110101,
[; ;main.c: 120: 0b10000111 & 0b01111111 & 0b11111100, 0b11110100);
"120
[e ( _OpenADC (3 , , -> & & -> 223 `i -> 255 `i -> 245 `i `uc -> & & -> 135 `i -> 127 `i -> 252 `i `uc -> -> 244 `i `uc ]
[; ;main.c: 131: LATC |= 0xC0; TRISC &= 0x3F;;
"131
[e =| _LATC -> -> 192 `i `uc ]
[e =& _TRISC -> -> 63 `i `uc ]
[; ;main.c: 134: RCONbits.IPEN = 0;
"134
[e = . . _RCONbits 5 7 -> -> 0 `i `uc ]
[; ;main.c: 135: INTCONbits.PEIE = 0;
"135
[e = . . _INTCONbits 1 6 -> -> 0 `i `uc ]
[; ;main.c: 136: INTCONbits.GIE = 0;
"136
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;main.c: 138: return;
"138
[e $UE 607  ]
[; ;main.c: 139: }
"139
[e :UE 607 ]
}
"142
[v _sumo_move `(v ~T0 1 ef1`uc ]
{
[; ;main.c: 141: void sumo_move ( char direction )
[; ;main.c: 142: {
[e :U _sumo_move ]
[v _direction `uc ~T0 1 r1 ]
[f ]
[; ;main.c: 145: switch ( direction )
"145
[e $U 610  ]
[; ;main.c: 146: {
"146
{
[; ;main.c: 147: case 'f':
"147
[e :U 611 ]
[; ;main.c: 148: LATDbits.LATD0 = LATDbits.LATD3 = 1;
"148
[e = . . _LATDbits 0 0 = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 149: LATDbits.LATD1 = LATDbits.LATD2 = 0;
"149
[e = . . _LATDbits 0 1 = . . _LATDbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 150: break;
"150
[e $U 609  ]
[; ;main.c: 151: case 'b':
"151
[e :U 612 ]
[; ;main.c: 152: LATDbits.LATD0 = LATDbits.LATD3 = 0;
"152
[e = . . _LATDbits 0 0 = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 153: LATDbits.LATD1 = LATDbits.LATD2 = 1;
"153
[e = . . _LATDbits 0 1 = . . _LATDbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 154: break;
"154
[e $U 609  ]
[; ;main.c: 155: case 'l':
"155
[e :U 613 ]
[; ;main.c: 156: LATDbits.LATD1 = LATDbits.LATD3 = 1;
"156
[e = . . _LATDbits 0 1 = . . _LATDbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 157: LATDbits.LATD0 = LATDbits.LATD2 = 0;
"157
[e = . . _LATDbits 0 0 = . . _LATDbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 158: break;
"158
[e $U 609  ]
[; ;main.c: 159: case 'r':
"159
[e :U 614 ]
[; ;main.c: 160: LATDbits.LATD0 = LATDbits.LATD2 = 1;
"160
[e = . . _LATDbits 0 0 = . . _LATDbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 161: LATDbits.LATD1 = LATDbits.LATD3 = 0;
"161
[e = . . _LATDbits 0 1 = . . _LATDbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 162: break;
"162
[e $U 609  ]
[; ;main.c: 163: case 's':
"163
[e :U 615 ]
[; ;main.c: 164: LATDbits.LATD0 = LATDbits.LATD1 = LATDbits.LATD3 = LATDbits.LATD2 = 1;
"164
[e = . . _LATDbits 0 0 = . . _LATDbits 0 1 = . . _LATDbits 0 3 = . . _LATDbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 165: break;
"165
[e $U 609  ]
[; ;main.c: 166: default:
"166
[e :U 616 ]
[; ;main.c: 167: LATDbits.LATD0 = LATDbits.LATD1 = LATDbits.LATD3 = LATDbits.LATD2 = 1;
"167
[e = . . _LATDbits 0 0 = . . _LATDbits 0 1 = . . _LATDbits 0 3 = . . _LATDbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 168: break;
"168
[e $U 609  ]
"169
}
[; ;main.c: 169: }
[e $U 609  ]
"145
[e :U 610 ]
[e [\ _direction , $ -> -> 102 `ui `uc 611
 , $ -> -> 98 `ui `uc 612
 , $ -> -> 108 `ui `uc 613
 , $ -> -> 114 `ui `uc 614
 , $ -> -> 115 `ui `uc 615
 616 ]
"169
[e :U 609 ]
[; ;main.c: 170: return;
"170
[e $UE 608  ]
[; ;main.c: 171: }
"171
[e :UE 608 ]
}
"174
[v _read_a2d `(i ~T0 1 ef1`uc ]
{
[; ;main.c: 173: int read_a2d ( char channel )
[; ;main.c: 174: {
[e :U _read_a2d ]
[v _channel `uc ~T0 1 r1 ]
[f ]
[; ;main.c: 175: ADCON0 = (ADCON0 & 0b11000011) | ((channel << 2) & 0b00111100);
"175
[e = _ADCON0 -> | & -> _ADCON0 `i -> 195 `i & << -> _channel `i -> 2 `i -> 60 `i `uc ]
[; ;main.c: 176: ADCON0bits.GO = 1;
"176
[e = . . _ADCON0bits 5 1 -> -> 1 `i `uc ]
[; ;main.c: 177: Delay10TCYx(3);
"177
[e ( _Delay10TCYx (1 -> -> 3 `i `uc ]
[; ;main.c: 178: while ( BusyADC() == 1 );
"178
[e $U 618  ]
[e :U 619 ]
[e :U 618 ]
[e $ == -> ( _BusyADC ..  `i -> 1 `i 619  ]
[e :U 620 ]
[; ;main.c: 179: return ReadADC();
"179
[e ) ( _ReadADC ..  ]
[e $UE 617  ]
[; ;main.c: 180: }
"180
[e :UE 617 ]
}
"183
[v _get_sensors `(v ~T0 1 ef ]
{
[; ;main.c: 182: void get_sensors ( void )
[; ;main.c: 183: {
[e :U _get_sensors ]
[f ]
"184
[v _i `uc ~T0 1 a ]
"185
[v _mFrontLeftLine `S541 ~T0 1 a ]
[v _mFrontRightLine `S541 ~T0 1 a ]
[v _mBackLeftLine `S541 ~T0 1 a ]
[v _mBackRightLine `S541 ~T0 1 a ]
[v _mLeftRange `S541 ~T0 1 a ]
[v _mCenterRange `S541 ~T0 1 a ]
[v _mRightRange `S541 ~T0 1 a ]
[; ;main.c: 184: char i;
[; ;main.c: 185: UINT16_VAL mFrontLeftLine, mFrontRightLine, mBackLeftLine, mBackRightLine, mLeftRange, mCenterRange, mRightRange;
[; ;main.c: 186: mFrontLeftLine.Val = mFrontRightLine.Val = mBackLeftLine.Val = mBackRightLine.Val = mLeftRange.Val = mCenterRange.Val = mRightRange.Val = 0;
"186
[e = . _mFrontLeftLine 0 = . _mFrontRightLine 0 = . _mBackLeftLine 0 = . _mBackRightLine 0 = . _mLeftRange 0 = . _mCenterRange 0 = . _mRightRange 0 -> -> 0 `i `us ]
[; ;main.c: 188: Sumo.atFrontLeftEdge = 0;
"188
[e = . _Sumo 0 -> -> 0 `i `uc ]
[; ;main.c: 189: Sumo.atFrontRightEdge = 0;
"189
[e = . _Sumo 1 -> -> 0 `i `uc ]
[; ;main.c: 190: Sumo.atBackLeftEdge = 0;
"190
[e = . _Sumo 2 -> -> 0 `i `uc ]
[; ;main.c: 191: Sumo.atBackRightEdge = 0;
"191
[e = . _Sumo 3 -> -> 0 `i `uc ]
[; ;main.c: 193: for ( i = 0; i < 8; i++ )
"193
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 8 `i 622  ]
[e $U 623  ]
"194
[e :U 622 ]
[; ;main.c: 194: {
{
[; ;main.c: 195: mLeftRange.Val += read_a2d(0);
"195
[e =+ . _mLeftRange 0 -> ( _read_a2d (1 -> -> 0 `i `uc `us ]
[; ;main.c: 196: mRightRange.Val += read_a2d(11);
"196
[e =+ . _mRightRange 0 -> ( _read_a2d (1 -> -> 11 `i `uc `us ]
[; ;main.c: 198: mFrontLeftLine.Val += read_a2d(1);
"198
[e =+ . _mFrontLeftLine 0 -> ( _read_a2d (1 -> -> 1 `i `uc `us ]
[; ;main.c: 199: mFrontRightLine.Val += read_a2d(9);
"199
[e =+ . _mFrontRightLine 0 -> ( _read_a2d (1 -> -> 9 `i `uc `us ]
[; ;main.c: 200: mBackLeftLine.Val += read_a2d(2);
"200
[e =+ . _mBackLeftLine 0 -> ( _read_a2d (1 -> -> 2 `i `uc `us ]
[; ;main.c: 201: mBackRightLine.Val += read_a2d(8);
"201
[e =+ . _mBackRightLine 0 -> ( _read_a2d (1 -> -> 8 `i `uc `us ]
"202
}
"193
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 8 `i 622  ]
[e :U 623 ]
"202
}
[; ;main.c: 202: }
[; ;main.c: 204: mLeftRange.Val >>= 3;
"204
[e =>> . _mLeftRange 0 -> 3 `i ]
[; ;main.c: 205: mRightRange.Val >>= 3;
"205
[e =>> . _mRightRange 0 -> 3 `i ]
[; ;main.c: 206: mFrontLeftLine.Val >>= 3;
"206
[e =>> . _mFrontLeftLine 0 -> 3 `i ]
[; ;main.c: 207: mFrontRightLine.Val >>= 3;
"207
[e =>> . _mFrontRightLine 0 -> 3 `i ]
[; ;main.c: 208: mBackLeftLine.Val >>= 3;
"208
[e =>> . _mBackLeftLine 0 -> 3 `i ]
[; ;main.c: 209: mBackRightLine.Val >>= 3;
"209
[e =>> . _mBackRightLine 0 -> 3 `i ]
[; ;main.c: 212: Sumo.atFrontLeftEdge = (mFrontLeftLine.Val < mEdgeFrontLeftThreshold);
"212
[e = . _Sumo 0 -> -> < -> . _mFrontLeftLine 0 `ui -> _mEdgeFrontLeftThreshold `ui `i `uc ]
[; ;main.c: 213: Sumo.atFrontRightEdge = (mFrontRightLine.Val < mEdgeFrontRightThreshold);
"213
[e = . _Sumo 1 -> -> < -> . _mFrontRightLine 0 `ui -> _mEdgeFrontRightThreshold `ui `i `uc ]
[; ;main.c: 215: Sumo.atBackLeftEdge = (mBackLeftLine.Val < mEdgeBackLeftThreshold);
"215
[e = . _Sumo 2 -> -> < -> . _mBackLeftLine 0 `ui -> _mEdgeBackLeftThreshold `ui `i `uc ]
[; ;main.c: 216: Sumo.atBackRightEdge = (mBackRightLine.Val < mEdgeBackRightThreshold);
"216
[e = . _Sumo 3 -> -> < -> . _mBackRightLine 0 `ui -> _mEdgeBackRightThreshold `ui `i `uc ]
[; ;main.c: 218: rangeDifference = mLeftRange.Val - mRightRange.Val;
"218
[e = _rangeDifference -> - -> . _mLeftRange 0 `ui -> . _mRightRange 0 `ui `i ]
[; ;main.c: 219: rangeAverage = (mLeftRange.Val + mRightRange.Val) >> 1;
"219
[e = _rangeAverage -> >> + -> . _mLeftRange 0 `ui -> . _mRightRange 0 `ui -> 1 `i `i ]
[; ;main.c: 230: return;
"230
[e $UE 621  ]
[; ;main.c: 231: }
"231
[e :UE 621 ]
}
"234
[v _wait_5s `(v ~T0 1 ef ]
{
[; ;main.c: 233: void wait_5s ( void )
[; ;main.c: 234: {
[e :U _wait_5s ]
[f ]
"256
[v _t `i ~T0 1 a ]
[; ;main.c: 256: int t;
[; ;main.c: 257: for ( t = 0; t < 9; t++ )
"257
{
[e = _t -> 0 `i ]
[e $ < _t -> 9 `i 626  ]
[e $U 627  ]
"258
[e :U 626 ]
[; ;main.c: 258: {
{
[; ;main.c: 259: Delay10KTCYx(230);
"259
[e ( _Delay10KTCYx (1 -> -> 230 `i `uc ]
"260
}
"257
[e ++ _t -> 1 `i ]
[e $ < _t -> 9 `i 626  ]
[e :U 627 ]
"260
}
[; ;main.c: 260: }
[; ;main.c: 261: return;
"261
[e $UE 625  ]
[; ;main.c: 262: }
"262
[e :UE 625 ]
}
"265
[v _putch `(v ~T0 1 ef1`uc ]
{
[; ;main.c: 264: void putch ( char data )
[; ;main.c: 265: {
[e :U _putch ]
[v _data `uc ~T0 1 r1 ]
[f ]
[; ;main.c: 266: while ( !PIR1bits.TXIF )
"266
[e $U 630  ]
[e :U 631 ]
[; ;main.c: 267: continue;
"267
[e $U 630  ]
[e :U 630 ]
"266
[e $ ! != -> . . _PIR1bits 0 4 `i -> -> -> 0 `i `Vuc `i 631  ]
[e :U 632 ]
[; ;main.c: 268: TXREG = data;
"268
[e = _TXREG _data ]
[; ;main.c: 269: }
"269
[e :UE 629 ]
}
