// Seed: 4208838547
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  tri1 id_5 = 1;
endmodule
macromodule module_1 (
    input tri  id_0,
    input tri0 id_1
    , id_3
);
  assign id_3 = 1 ? 1 : id_3;
  module_0(
      id_3, id_3, id_3, id_3
  );
  assign id_3 = 1'b0;
  initial
    @((1)) begin
      $display(1, ~1, 1'd0, 1);
    end
endmodule
