# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../lab5/lab5.srcs/sources_1/new/ALU.v" \
"../../../../../lab5/lab5.srcs/sources_1/new/adder.v" \
"../../../../../lab5/lab5.srcs/sources_1/new/arithmetic.v" \
"../../../../../lab5/lab5.srcs/sources_1/new/extender.v" \
"../../../../../lab5/lab5.srcs/sources_1/new/logical.v" \
"../../../../lab6.srcs/sim_1/imports/lab6_files/ALU_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
