{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700539540250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700539540250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 23:05:40 2023 " "Processing started: Mon Nov 20 23:05:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700539540250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539540250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539540250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700539540548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700539540548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/register file/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/register file/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-logic " "Found design unit 1: register_file-logic" {  } { { "../Register File/register_file.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Register File/register_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548303 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../Register File/register_file.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Register File/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/instruction register/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/instruction register/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-logic " "Found design unit 1: instruction_register-logic" {  } { { "../Instruction Register/instruction_register.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Instruction Register/instruction_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548305 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "../Instruction Register/instruction_register.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Instruction Register/instruction_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/zero_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/zero_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_extend-logic " "Found design unit 1: zero_extend-logic" {  } { { "../Generic Components/zero_extend.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/zero_extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548306 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "../Generic Components/zero_extend.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/zero_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-logic " "Found design unit 1: sign_extend-logic" {  } { { "../Generic Components/sign_extend.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/sign_extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548308 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../Generic Components/sign_extend.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/shift_left_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/shift_left_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left_2-logic " "Found design unit 1: shift_left_2-logic" {  } { { "../Generic Components/shift_left_2.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/shift_left_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548309 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "../Generic Components/shift_left_2.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/shift_left_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-logic " "Found design unit 1: reg-logic" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548311 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-logic " "Found design unit 1: mux4to1-logic" {  } { { "../Generic Components/mux4to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux4to1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548312 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../Generic Components/mux4to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3to1-logic " "Found design unit 1: mux3to1-logic" {  } { { "../Generic Components/mux3to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux3to1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548313 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "../Generic Components/mux3to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux3to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-logic " "Found design unit 1: mux2to1-logic" {  } { { "../Generic Components/mux2to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux2to1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548315 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../Generic Components/mux2to1.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/mux2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/generic components/concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concat-logic " "Found design unit 1: concat-logic" {  } { { "../Generic Components/concat.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/concat.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548317 ""} { "Info" "ISGN_ENTITY_NAME" "1 concat " "Found entity 1: concat" {  } { { "../Generic Components/concat.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/concat.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-logic " "Found design unit 1: datapath-logic" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548318 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/alu_control/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/alu_control/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Control-logic " "Found design unit 1: ALU_Control-logic" {  } { { "../ALU_Control/ALU_Control.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU_Control/ALU_Control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548326 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "../ALU_Control/ALU_Control.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU_Control/ALU_Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/alu/alu_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/alu/alu_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Main-logic " "Found design unit 1: ALU_Main-logic" {  } { { "../ALU/ALU_Main.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU/ALU_Main.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548328 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Main " "Found entity 1: ALU_Main" {  } { { "../ALU/ALU_Main.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU/ALU_Main.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/memory/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/quinc/documents/uf_fall_2023/eel4712c-digital_design/final project/memory/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-logic " "Found design unit 1: Memory-logic" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548328 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548330 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700539548359 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ControllerOpCode Datapath.vhd(29) " "VHDL Signal Declaration warning at Datapath.vhd(29): used implicit default value for signal \"ControllerOpCode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700539548360 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "four_to_BMux Datapath.vhd(64) " "VHDL Signal Declaration warning at Datapath.vhd(64): used explicit default value for signal \"four_to_BMux\" because signal was never assigned a value" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700539548361 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RegLow_en Datapath.vhd(78) " "VHDL Signal Declaration warning at Datapath.vhd(78): used explicit default value for signal \"RegLow_en\" because signal was never assigned a value" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700539548361 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RegHigh_en Datapath.vhd(79) " "VHDL Signal Declaration warning at Datapath.vhd(79): used explicit default value for signal \"RegHigh_en\" because signal was never assigned a value" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700539548361 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ALU_Low_High Datapath.vhd(80) " "VHDL Signal Declaration warning at Datapath.vhd(80): used explicit default value for signal \"ALU_Low_High\" because signal was never assigned a value" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 80 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700539548361 "|Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:PCReg " "Elaborating entity \"reg\" for hierarchy \"reg:PCReg\"" {  } { { "../Datapath/Datapath.vhd" "PCReg" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539548421 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable reg.vhd(22) " "VHDL Process Statement warning at reg.vhd(22): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700539548422 "|Datapath|reg:PCReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:CodeMux " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:CodeMux\"" {  } { { "../Datapath/Datapath.vhd" "CodeMux" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539548435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:RegDstMux " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:RegDstMux\"" {  } { { "../Datapath/Datapath.vhd" "RegDstMux" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539548444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 mux3to1:PCSourceMux " "Elaborating entity \"mux3to1\" for hierarchy \"mux3to1:PCSourceMux\"" {  } { { "../Datapath/Datapath.vhd" "PCSourceMux" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539548453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:RegBMux " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:RegBMux\"" {  } { { "../Datapath/Datapath.vhd" "RegBMux" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539548462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend zero_extend:ZeroExtend " "Elaborating entity \"zero_extend\" for hierarchy \"zero_extend:ZeroExtend\"" {  } { { "../Datapath/Datapath.vhd" "ZeroExtend" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539548474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:SignExtend " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:SignExtend\"" {  } { { "../Datapath/Datapath.vhd" "SignExtend" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539548482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:ShiftLeftBMux " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:ShiftLeftBMux\"" {  } { { "../Datapath/Datapath.vhd" "ShiftLeftBMux" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539548488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:ShiftLeftPCMux " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:ShiftLeftPCMux\"" {  } { { "../Datapath/Datapath.vhd" "ShiftLeftPCMux" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539548497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat concat:PCConcat " "Elaborating entity \"concat\" for hierarchy \"concat:PCConcat\"" {  } { { "../Datapath/Datapath.vhd" "PCConcat" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539548507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Mem " "Elaborating entity \"Memory\" for hierarchy \"Memory:Mem\"" {  } { { "../Datapath/Datapath.vhd" "Mem" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539548516 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG_inPort_0 Memory.vhd(92) " "VHDL Process Statement warning at Memory.vhd(92): signal \"SIG_inPort_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700539548518 "|Datapath|Memory:Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG_inPort_1 Memory.vhd(99) " "VHDL Process Statement warning at Memory.vhd(99): signal \"SIG_inPort_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700539548518 "|Datapath|Memory:Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG_ram_out Memory.vhd(108) " "VHDL Process Statement warning at Memory.vhd(108): signal \"SIG_ram_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700539548518 "|Datapath|Memory:Mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIG_data_out Memory.vhd(78) " "VHDL Process Statement warning at Memory.vhd(78): inferring latch(es) for signal or variable \"SIG_data_out\", which holds its previous value in one or more paths through the process" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700539548519 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[0\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[0\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548520 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[1\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[1\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548520 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[2\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[2\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548520 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[3\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[3\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548520 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[4\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[4\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548520 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[5\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[5\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548520 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[6\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[6\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548520 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[7\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[7\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548520 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[8\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[8\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548520 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[9\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[9\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548521 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[10\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[10\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548521 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[11\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[11\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548521 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[12\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[12\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548521 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[13\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[13\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548521 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[14\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[14\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548521 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[15\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[15\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548521 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[16\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[16\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548521 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[17\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[17\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548521 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[18\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[18\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548521 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[19\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[19\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548521 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[20\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[20\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548521 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[21\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[21\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548521 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[22\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[22\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548521 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[23\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[23\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548521 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[24\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[24\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548521 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[25\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[25\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548522 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[26\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[26\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548522 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[27\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[27\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548522 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[28\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[28\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548522 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[29\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[29\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548522 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[30\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[30\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548522 "|Datapath|Memory:Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_data_out\[31\] Memory.vhd(78) " "Inferred latch for \"SIG_data_out\[31\]\" at Memory.vhd(78)" {  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548522 "|Datapath|Memory:Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Memory:Mem\|RAM:Storage " "Elaborating entity \"RAM\" for hierarchy \"Memory:Mem\|RAM:Storage\"" {  } { { "../Memory/Memory.vhd" "Storage" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539548542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539548836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539548849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700539548851 ""}  } { { "RAM.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/RAM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700539548851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d4o3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d4o3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d4o3 " "Found entity 1: altsyncram_d4o3" {  } { { "db/altsyncram_d4o3.tdf" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/QProject/db/altsyncram_d4o3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700539548926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539548926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d4o3 Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated " "Elaborating entity \"altsyncram_d4o3\" for hierarchy \"Memory:Mem\|RAM:Storage\|altsyncram:altsyncram_component\|altsyncram_d4o3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539548926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:InstReg " "Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:InstReg\"" {  } { { "../Datapath/Datapath.vhd" "InstReg" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539548956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:RegFile " "Elaborating entity \"register_file\" for hierarchy \"register_file:RegFile\"" {  } { { "../Datapath/Datapath.vhd" "RegFile" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539548967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:ALUCtrl " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:ALUCtrl\"" {  } { { "../Datapath/Datapath.vhd" "ALUCtrl" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539549067 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OPSelect ALU_Control.vhd(10) " "VHDL Signal Declaration warning at ALU_Control.vhd(10): used implicit default value for signal \"OPSelect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALU_Control/ALU_Control.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/ALU_Control/ALU_Control.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700539549068 "|Datapath|ALU_Control:ALUCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Main ALU_Main:ALU " "Elaborating entity \"ALU_Main\" for hierarchy \"ALU_Main:ALU\"" {  } { { "../Datapath/Datapath.vhd" "ALU" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539549075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[14\] " "Latch Memory:Mem\|SIG_data_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550515 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[20\] " "Latch Memory:Mem\|SIG_data_out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550515 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[19\] " "Latch Memory:Mem\|SIG_data_out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550515 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[18\] " "Latch Memory:Mem\|SIG_data_out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550515 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[17\] " "Latch Memory:Mem\|SIG_data_out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550515 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[16\] " "Latch Memory:Mem\|SIG_data_out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550515 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[15\] " "Latch Memory:Mem\|SIG_data_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550515 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[13\] " "Latch Memory:Mem\|SIG_data_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550515 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[12\] " "Latch Memory:Mem\|SIG_data_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550516 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[11\] " "Latch Memory:Mem\|SIG_data_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550516 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[10\] " "Latch Memory:Mem\|SIG_data_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550516 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[9\] " "Latch Memory:Mem\|SIG_data_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550516 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[8\] " "Latch Memory:Mem\|SIG_data_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550516 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[7\] " "Latch Memory:Mem\|SIG_data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550516 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[6\] " "Latch Memory:Mem\|SIG_data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550516 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[5\] " "Latch Memory:Mem\|SIG_data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550516 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[4\] " "Latch Memory:Mem\|SIG_data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550516 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[3\] " "Latch Memory:Mem\|SIG_data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550516 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[2\] " "Latch Memory:Mem\|SIG_data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550516 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[1\] " "Latch Memory:Mem\|SIG_data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550516 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[0\] " "Latch Memory:Mem\|SIG_data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550516 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[25\] " "Latch Memory:Mem\|SIG_data_out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550517 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[24\] " "Latch Memory:Mem\|SIG_data_out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550517 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[23\] " "Latch Memory:Mem\|SIG_data_out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550517 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[22\] " "Latch Memory:Mem\|SIG_data_out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550517 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[21\] " "Latch Memory:Mem\|SIG_data_out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550517 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[26\] " "Latch Memory:Mem\|SIG_data_out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550517 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[27\] " "Latch Memory:Mem\|SIG_data_out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550517 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[28\] " "Latch Memory:Mem\|SIG_data_out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550517 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[29\] " "Latch Memory:Mem\|SIG_data_out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550517 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[30\] " "Latch Memory:Mem\|SIG_data_out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550517 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:Mem\|SIG_data_out\[31\] " "Latch Memory:Mem\|SIG_data_out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg:PCReg\|output\[16\] " "Ports D and ENA on the latch are fed by the same signal reg:PCReg\|output\[16\]" {  } { { "../Generic Components/reg.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Generic Components/reg.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700539550517 ""}  } { { "../Memory/Memory.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Memory/Memory.vhd" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700539550517 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ControllerOpCode\[0\] GND " "Pin \"ControllerOpCode\[0\]\" is stuck at GND" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539550737 "|datapath|ControllerOpCode[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControllerOpCode\[1\] GND " "Pin \"ControllerOpCode\[1\]\" is stuck at GND" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539550737 "|datapath|ControllerOpCode[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControllerOpCode\[2\] GND " "Pin \"ControllerOpCode\[2\]\" is stuck at GND" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539550737 "|datapath|ControllerOpCode[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControllerOpCode\[3\] GND " "Pin \"ControllerOpCode\[3\]\" is stuck at GND" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539550737 "|datapath|ControllerOpCode[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControllerOpCode\[4\] GND " "Pin \"ControllerOpCode\[4\]\" is stuck at GND" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539550737 "|datapath|ControllerOpCode[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControllerOpCode\[5\] GND " "Pin \"ControllerOpCode\[5\]\" is stuck at GND" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539550737 "|datapath|ControllerOpCode[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BranchTaken GND " "Pin \"BranchTaken\" is stuck at GND" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700539550737 "|datapath|BranchTaken"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700539550737 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700539550851 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "86 " "86 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700539552282 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700539552712 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700539552712 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRWrite " "No output dependent on input pin \"IRWrite\"" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539553037 "|datapath|IRWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IsSigned " "No output dependent on input pin \"IsSigned\"" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539553037 "|datapath|IsSigned"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[0\] " "No output dependent on input pin \"ALUOp\[0\]\"" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539553037 "|datapath|ALUOp[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUOp\[1\] " "No output dependent on input pin \"ALUOp\[1\]\"" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539553037 "|datapath|ALUOp[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSrcB\[0\] " "No output dependent on input pin \"ALUSrcB\[0\]\"" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539553037 "|datapath|ALUSrcB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSrcB\[1\] " "No output dependent on input pin \"ALUSrcB\[1\]\"" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539553037 "|datapath|ALUSrcB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCWriteCond " "No output dependent on input pin \"PCWriteCond\"" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/quinc/Documents/UF_FALL_2023/EEL4712C-Digital_Design/final project/Datapath/Datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700539553037 "|datapath|PCWriteCond"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700539553037 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2219 " "Implemented 2219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700539553038 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700539553038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2116 " "Implemented 2116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700539553038 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1700539553038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700539553038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700539553069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 23:05:53 2023 " "Processing ended: Mon Nov 20 23:05:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700539553069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700539553069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700539553069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700539553069 ""}
