INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 7/lab 7.srcs/sources_1/new/BinaryCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterModN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 7/lab 7.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 7/lab 7.srcs/sources_1/new/mod10counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod10counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 7/lab 7.srcs/sources_1/new/mod6counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod6counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 7/lab 7.srcs/sources_1/new/LedClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LedClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab5/lab5.srcs/sources_1/new/sevenSegUsingBehavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSegUsingBehavioral
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 7/lab 7.srcs/sources_1/new/secsMinsCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module secsMinsCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 7/lab 7.srcs/sources_1/new/upDown.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upDown
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 7/lab 7.srcs/sources_1/new/BCDTimeClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDTimeClock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 7/lab 7.srcs/sim_1/new/BinarycounterTestbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterModN_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 7/lab 7.srcs/sim_1/new/updown_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown_tb
