# cacheSim

April 2019

Coded an LRU-replacement-policy cache simulator of which user can specify configurations (capacity, set associativity, and whether it is write-back/write-allocate or write-through/write-no-allocate) and block size
