// Seed: 3355100061
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wand id_3,
    input wire id_4,
    output tri0 id_5,
    output tri0 id_6,
    output wor id_7,
    input wand id_8,
    output tri1 id_9,
    output supply0 id_10,
    output wire id_11,
    output wand id_12,
    output supply0 id_13,
    input wire id_14,
    output wire id_15,
    input supply0 id_16
);
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output uwire id_2,
    input wor id_3,
    input supply0 id_4,
    output wire id_5,
    input tri0 id_6,
    output wand id_7
);
  always @(posedge id_3 or id_1) release id_7;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4,
      id_0,
      id_6,
      id_5,
      id_5,
      id_5,
      id_3,
      id_5,
      id_2,
      id_7,
      id_5,
      id_7,
      id_3,
      id_2,
      id_0
  );
  assign modCall_1.id_14 = 0;
endmodule
