# https://github.com/qiaoweibiao/T507_Kernel/blob/main/drivers/video/fbdev/sunxi/disp2/hdmi2/hdmi_tx.c

#type; HDMI_TX 
#base; HDMI_TX0 0x06000000
#irq; HDMI_TX0 95

## regdef; HDMI_FC_INVIDCONF     1, 0x1000; TBD

## regdef; HDMI_FC_INHACTIV0     1, 0x1001; TBD
## regdef; HDMI_FC_INHACTIV1     1, 0x1002; TBD
## regdef; HDMI_FC_INHBLANK0     1, 0x1003; TBD
## regdef; HDMI_FC_INHBLANK1     1, 0x1004; TBD

## regdef; HDMI_FC_INVACTIV0     1, 0x1005; TBD
## regdef; HDMI_FC_INVACTIV1     1, 0x1006; TBD
## regdef; HDMI_FC_INVBLANK      1, 0x1007; TBD

## regdef; HDMI_FC_HSYNCINDELAY0 1, 0x1008; TBD
## regdef; HDMI_FC_HSYNCINDELAY1 1, 0x1009; TBD
## regdef; HDMI_FC_HSYNCINWIDTH0 1, 0x100A; TBD
## regdef; HDMI_FC_HSYNCINWIDTH1 1, 0x100B; TBD
## regdef; HDMI_FC_VSYNCINDELAY  1, 0x100C; TBD
## regdef; HDMI_FC_VSYNCINWIDTH  1, 0x100D; TBD

## regdef; HDMI_FC_CTRLDUR       1, 0x1011; TBD
## regdef; HDMI_FC_EXCTRLDUR     1, 0x1012; TBD
## regdef; HDMI_FC_EXCTRLSPAC    1, 0x1013; TBD
## regdef; HDMI_FC_CH0PREAM      1, 0x1014; TBD
## regdef; HDMI_FC_CH1PREAM      1, 0x1015; TBD
## regdef; HDMI_FC_CH2PREAM      1, 0x1016; TBD

## regdef; HDMI_MC_CLKDIS        1, 0x4001; TBD
## regdef; HDMI_MC_SWRSTZREQ     1, 0x4002; TBD
## regdef; HDMI_MC_FLOWCTRL      1, 0x4004; TBD

## regdef; HDMI_VP_STUFF         1, 0x0802; TBD
## regdef; HDMI_VP_CONF          1, 0x0804; TBD

## regdef; HDMI_TX_INVID0        1, 0x0200; TBD
## regdef; HDMI_TX_INSTUFFING    1, 0x0201; TBD


## regdef; HDMI_FC_AUDIOCONF0	1, 0x1025; TBD
## regdef; HDMI_FC_AUDIOCONF1	1, 0x1026; TBD
## regdef; HDMI_FC_AUDIOCONF2	1, 0x1027; TBD
## regdef; HDMI_FC_AUDIOCONF3	1, 0x1028; TBD

## regdef; HDMI_FC_AUDSCONF	1, 0x1063; TBD
## regdef; HDMI_FC_AUDSV		1, 0x1065; TBD
## regdef; HDMI_FC_AUDSU		1, 0x1066; TBD
## regdef; HDMI_FC_AUDSCHNL0	1, 0x1067; TBD
## regdef; HDMI_FC_AUDSCHNL1	1, 0x1068; TBD
## regdef; HDMI_FC_AUDSCHNL2	1, 0x1069; TBD
## regdef; HDMI_FC_AUDSCHNL3	1, 0x106a; TBD
## regdef; HDMI_FC_AUDSCHNL4	1, 0x106b; TBD
## regdef; HDMI_FC_AUDSCHNL5	1, 0x106c; TBD
## regdef; HDMI_FC_AUDSCHNL6	1, 0x106d; TBD
## regdef; HDMI_FC_AUDSCHNL7	1, 0x106e; TBD
## regdef; HDMI_FC_AUDSCHNL8	1, 0x106f; TBD

## regdef; HDMI_AUD_CONF0		1, 0x3100; TBD
## regdef; HDMI_AUD_CONF1		1, 0x3101; TBD
## regdef; HDMI_AUD_INT		1, 0x3102; TBD
## regdef; HDMI_AUD_CONF2		1, 0x3103; TBD

## regdef; HDMI_AUD_N1		1, 0x3200; TBD
## regdef; HDMI_AUD_N2		1, 0x3201; TBD
## regdef; HDMI_AUD_N3		1, 0x3102; TBD
## regdef; HDMI_AUD_CTS1		1, 0x3203; TBD
## regdef; HDMI_AUD_CTS2		1, 0x3204; TBD
## regdef; HDMI_AUD_CTS3		1, 0x3205; TBD
## regdef; HDMI_AUD_INPUTCLKFS	1, 0x3206; TBD

#typeend;

##	06010000: 00000000 FFFF0000 00184210 00000002 00000000 000F990B 00000004 00000000
##	06010020: 00000F80 0C0040D8 02700203 000C6023 00000000 00000000 00000000 00000000
##	06010040: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
##	06010060: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
##	06010080: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
##	060100A0: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
##	060100C0: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
##	060100E0: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000

#type; HDMI_PHY 
#base; HDMI_PHY 0x06010000

#regdef; POL; 		0x0000; Polarity control
#regdef; READ_EN; 	0x0010; READ_EN
#regdef; UNSCRAMBLE; 0x0014; UNSCRAMBLE

#regdef; ANA_CFG1; 0x0020; ANA_CFG1
#regdef; ANA_CFG2; 0x0024; ANA_CFG2
#regdef; ANA_CFG3; 0x0028; ANA_CFG3
#regdef; PLL_CFG1; 0x002C; ANA_CFG1
#regdef; PLL_CFG2; 0x0030; PLL_CFG2
#regdef; PLL_CFG3; 0x0034; PLL_CFG3
#regdef; ANA_STS; 	0x0038; ANA_STS
#regdef; CEC; 		0x003C; CEC

#regdef; CEC_VERSION; 	0x0FF8; Controller Version Register(Default Value: 0x0100_0000)
#regdef; VERSION; 		0x0FFC; PHY Version Register(Default Value: 0x0101_0000)

#typeend;
