
;; Function TSS_Startup_In_Marshal (TSS_Startup_In_Marshal, funcdef_no=0, decl_uid=3854, cgraph_uid=0, symbol_order=0)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:74 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:74 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:74 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:74 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:75 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:76 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:76 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13554 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:77 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:77 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:77 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:77 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:77 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:77 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:77 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13554 ])) tssmarshal.c:77 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_SU_Marshal") [flags 0x1]  <function_decl 0x7fd466124798 TSS_TPM_SU_Marshal>) [0 TSS_TPM_SU_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:77 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:77 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:77 -1
     (nil))
(code_label 24 23 25 5 2 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13555 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:79 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13555 ])) tssmarshal.c:79 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:80 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:80 -1
     (nil))

;; Function TSS_Shutdown_In_Marshal (TSS_Shutdown_In_Marshal, funcdef_no=1, decl_uid=3859, cgraph_uid=1, symbol_order=1)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:83 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:83 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:83 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:83 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:84 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:85 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:85 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13556 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:86 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:86 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:86 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:86 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:86 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:86 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:86 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13556 ])) tssmarshal.c:86 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_SU_Marshal") [flags 0x1]  <function_decl 0x7fd466124798 TSS_TPM_SU_Marshal>) [0 TSS_TPM_SU_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:86 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:86 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:86 -1
     (nil))
(code_label 24 23 25 5 5 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13557 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:88 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13557 ])) tssmarshal.c:88 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:89 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:89 -1
     (nil))

;; Function TSS_SelfTest_In_Marshal (TSS_SelfTest_In_Marshal, funcdef_no=2, decl_uid=3864, cgraph_uid=2, symbol_order=2)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:92 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:92 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:92 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:92 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:93 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:94 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:94 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13558 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:95 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:95 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:95 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:95 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:95 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:95 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:95 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13558 ])) tssmarshal.c:95 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_YES_NO_Marshal") [flags 0x1]  <function_decl 0x7fd46612c288 TSS_TPMI_YES_NO_Marshal>) [0 TSS_TPMI_YES_NO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:95 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:95 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:95 -1
     (nil))
(code_label 24 23 25 5 8 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13559 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:97 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13559 ])) tssmarshal.c:97 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:98 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:98 -1
     (nil))

;; Function TSS_IncrementalSelfTest_In_Marshal (TSS_IncrementalSelfTest_In_Marshal, funcdef_no=3, decl_uid=3869, cgraph_uid=3, symbol_order=3)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:101 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:101 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:101 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:101 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:102 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:103 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:103 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13560 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:104 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:104 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:104 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:104 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:104 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:104 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:104 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13560 ])) tssmarshal.c:104 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_ALG_Marshal") [flags 0x1]  <function_decl 0x7fd4661480d8 TSS_TPML_ALG_Marshal>) [0 TSS_TPML_ALG_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:104 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:104 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:104 -1
     (nil))
(code_label 24 23 25 5 11 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13561 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:106 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13561 ])) tssmarshal.c:106 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:107 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:107 -1
     (nil))

;; Function TSS_StartAuthSession_In_Marshal (TSS_StartAuthSession_In_Marshal, funcdef_no=4, decl_uid=3874, cgraph_uid=4, symbol_order=4)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 18 into block 17...
Merged blocks 17 and 18.
Merged 17 and 18 without moving.
Removing jump 132.
Merging block 19 into block 17...
Merged blocks 17 and 19.
Merged 17 and 19 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:110 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:110 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:110 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:110 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:111 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:112 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:112 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13562 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:113 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:113 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:113 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:113 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:113 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:113 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:113 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13562 ])) tssmarshal.c:113 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:113 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:113 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:113 -1
     (nil))
(code_label 24 23 25 5 14 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:115 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:115 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:116 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13563 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:116 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:116 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:116 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:116 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 101)) tssmarshal.c:116 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 102)) tssmarshal.c:116 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 103)) tssmarshal.c:116 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13563 ])) tssmarshal.c:116 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_ENTITY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c510 TSS_TPMI_DH_ENTITY_Marshal>) [0 TSS_TPMI_DH_ENTITY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:116 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 104)
        (reg:SI 0 ax)) tssmarshal.c:116 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 104)) tssmarshal.c:116 -1
     (nil))
(code_label 41 40 42 7 15 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:118 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:118 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:119 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13564 ])
                (plus:DI (reg/f:DI 105)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:119 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:119 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:119 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:119 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 106)) tssmarshal.c:119 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 107)) tssmarshal.c:119 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 108)) tssmarshal.c:119 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13564 ])) tssmarshal.c:119 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NONCE_Marshal") [flags 0x1]  <function_decl 0x7fd46613e000 TSS_TPM2B_NONCE_Marshal>) [0 TSS_TPM2B_NONCE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:119 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 109)
        (reg:SI 0 ax)) tssmarshal.c:119 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 109)) tssmarshal.c:119 -1
     (nil))
(code_label 58 57 59 9 16 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:121 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:121 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:122 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13565 ])
                (plus:DI (reg/f:DI 110)
                    (const_int 138 [0x8a])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:122 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 138 [0x8a]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:122 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:122 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:122 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 111)) tssmarshal.c:122 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 112)) tssmarshal.c:122 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 113)) tssmarshal.c:122 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13565 ])) tssmarshal.c:122 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ENCRYPTED_SECRET_Marshal") [flags 0x1]  <function_decl 0x7fd466171d80 TSS_TPM2B_ENCRYPTED_SECRET_Marshal>) [0 TSS_TPM2B_ENCRYPTED_SECRET_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:122 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 114)
        (reg:SI 0 ax)) tssmarshal.c:122 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 114)) tssmarshal.c:122 -1
     (nil))
(code_label 75 74 76 11 17 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:124 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:124 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:125 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.13566 ])
                (plus:DI (reg/f:DI 115)
                    (const_int 396 [0x18c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:125 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 396 [0x18c]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:125 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:125 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 118)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:125 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 116)) tssmarshal.c:125 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 117)) tssmarshal.c:125 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 118)) tssmarshal.c:125 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.13566 ])) tssmarshal.c:125 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_SE_Marshal") [flags 0x1]  <function_decl 0x7fd466124870 TSS_TPM_SE_Marshal>) [0 TSS_TPM_SE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:125 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 119)
        (reg:SI 0 ax)) tssmarshal.c:125 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 119)) tssmarshal.c:125 -1
     (nil))
(code_label 92 91 93 13 18 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:127 -1
     (nil))
(jump_insn 95 94 96 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 109)
            (pc))) tssmarshal.c:127 -1
     (nil)
 -> 109)
(note 96 95 97 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 14 (set (reg/f:DI 120)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:128 -1
     (nil))
(insn 98 97 99 14 (parallel [
            (set (reg/f:DI 92 [ D.13567 ])
                (plus:DI (reg/f:DI 120)
                    (const_int 398 [0x18e])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:128 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 398 [0x18e]))
        (nil)))
(insn 99 98 100 14 (set (reg:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:128 -1
     (nil))
(insn 100 99 101 14 (set (reg:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:128 -1
     (nil))
(insn 101 100 102 14 (set (reg:DI 123)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:128 -1
     (nil))
(insn 102 101 103 14 (set (reg:DI 2 cx)
        (reg:DI 121)) tssmarshal.c:128 -1
     (nil))
(insn 103 102 104 14 (set (reg:DI 1 dx)
        (reg:DI 122)) tssmarshal.c:128 -1
     (nil))
(insn 104 103 105 14 (set (reg:DI 4 si)
        (reg:DI 123)) tssmarshal.c:128 -1
     (nil))
(insn 105 104 106 14 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.13567 ])) tssmarshal.c:128 -1
     (nil))
(call_insn 106 105 107 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_SYM_DEF_Marshal") [flags 0x1]  <function_decl 0x7fd466153948 TSS_TPMT_SYM_DEF_Marshal>) [0 TSS_TPMT_SYM_DEF_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:128 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 107 106 108 14 (set (reg:SI 124)
        (reg:SI 0 ax)) tssmarshal.c:128 -1
     (nil))
(insn 108 107 109 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 124)) tssmarshal.c:128 -1
     (nil))
(code_label 109 108 110 15 19 "" [1 uses])
(note 110 109 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:130 -1
     (nil))
(jump_insn 112 111 113 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 126)
            (pc))) tssmarshal.c:130 -1
     (nil)
 -> 126)
(note 113 112 114 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 115 16 (set (reg/f:DI 125)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:131 -1
     (nil))
(insn 115 114 116 16 (parallel [
            (set (reg/f:DI 93 [ D.13568 ])
                (plus:DI (reg/f:DI 125)
                    (const_int 404 [0x194])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:131 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 404 [0x194]))
        (nil)))
(insn 116 115 117 16 (set (reg:DI 126)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:131 -1
     (nil))
(insn 117 116 118 16 (set (reg:DI 127)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:131 -1
     (nil))
(insn 118 117 119 16 (set (reg:DI 128)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:131 -1
     (nil))
(insn 119 118 120 16 (set (reg:DI 2 cx)
        (reg:DI 126)) tssmarshal.c:131 -1
     (nil))
(insn 120 119 121 16 (set (reg:DI 1 dx)
        (reg:DI 127)) tssmarshal.c:131 -1
     (nil))
(insn 121 120 122 16 (set (reg:DI 4 si)
        (reg:DI 128)) tssmarshal.c:131 -1
     (nil))
(insn 122 121 123 16 (set (reg:DI 5 di)
        (reg/f:DI 93 [ D.13568 ])) tssmarshal.c:131 -1
     (nil))
(call_insn 123 122 124 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:131 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 124 123 125 16 (set (reg:SI 129)
        (reg:SI 0 ax)) tssmarshal.c:131 -1
     (nil))
(insn 125 124 126 16 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 129)) tssmarshal.c:131 -1
     (nil))
(code_label 126 125 127 17 20 "" [1 uses])
(note 127 126 128 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 128 127 131 17 (set (reg:SI 94 [ D.13569 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:133 -1
     (nil))
(insn 131 128 135 17 (set (reg:SI 95 [ <retval> ])
        (reg:SI 94 [ D.13569 ])) tssmarshal.c:133 -1
     (nil))
(insn 135 131 136 17 (set (reg/i:SI 0 ax)
        (reg:SI 95 [ <retval> ])) tssmarshal.c:134 -1
     (nil))
(insn 136 135 0 17 (use (reg/i:SI 0 ax)) tssmarshal.c:134 -1
     (nil))

;; Function TSS_PolicyRestart_In_Marshal (TSS_PolicyRestart_In_Marshal, funcdef_no=5, decl_uid=3879, cgraph_uid=5, symbol_order=5)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:137 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:137 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:137 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:137 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:138 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:139 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:139 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13570 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:140 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:140 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:140 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:140 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:140 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:140 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:140 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13570 ])) tssmarshal.c:140 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:140 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:140 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:140 -1
     (nil))
(code_label 24 23 25 5 23 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13571 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:142 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13571 ])) tssmarshal.c:142 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:143 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:143 -1
     (nil))

;; Function TSS_Create_In_Marshal (TSS_Create_In_Marshal, funcdef_no=6, decl_uid=3884, cgraph_uid=6, symbol_order=6)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 14 into block 13...
Merged blocks 13 and 14.
Merged 13 and 14 without moving.
Removing jump 98.
Merging block 15 into block 13...
Merged blocks 13 and 15.
Merged 13 and 15 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:146 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:146 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:146 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:146 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:147 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:148 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:148 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13572 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:149 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:149 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:149 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:149 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 94)) tssmarshal.c:149 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:149 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 96)) tssmarshal.c:149 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13572 ])) tssmarshal.c:149 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:149 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 97)
        (reg:SI 0 ax)) tssmarshal.c:149 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 97)) tssmarshal.c:149 -1
     (nil))
(code_label 24 23 25 5 26 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:151 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:151 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:152 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13573 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:152 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:152 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:152 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:152 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:152 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:152 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:152 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13573 ])) tssmarshal.c:152 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_SENSITIVE_CREATE_Marshal") [flags 0x1]  <function_decl 0x7fd46615e0d8 TSS_TPM2B_SENSITIVE_CREATE_Marshal>) [0 TSS_TPM2B_SENSITIVE_CREATE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:152 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:152 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:152 -1
     (nil))
(code_label 41 40 42 7 27 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:154 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:154 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:155 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13574 ])
                (plus:DI (reg/f:DI 103)
                    (const_int 268 [0x10c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:155 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 268 [0x10c]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:155 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:155 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:155 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 104)) tssmarshal.c:155 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 105)) tssmarshal.c:155 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 106)) tssmarshal.c:155 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13574 ])) tssmarshal.c:155 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_PUBLIC_Marshal") [flags 0x1]  <function_decl 0x7fd46617a6c0 TSS_TPM2B_PUBLIC_Marshal>) [0 TSS_TPM2B_PUBLIC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:155 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 107)
        (reg:SI 0 ax)) tssmarshal.c:155 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 107)) tssmarshal.c:155 -1
     (nil))
(code_label 58 57 59 9 28 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:157 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:157 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:158 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13575 ])
                (plus:DI (reg/f:DI 108)
                    (const_int 692 [0x2b4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:158 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 692 [0x2b4]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:158 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:158 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:158 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:158 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:158 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:158 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13575 ])) tssmarshal.c:158 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466137e58 TSS_TPM2B_DATA_Marshal>) [0 TSS_TPM2B_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:158 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 112)
        (reg:SI 0 ax)) tssmarshal.c:158 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 112)) tssmarshal.c:158 -1
     (nil))
(code_label 75 74 76 11 29 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:160 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:160 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:161 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.13576 ])
                (plus:DI (reg/f:DI 113)
                    (const_int 824 [0x338])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:161 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 824 [0x338]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:161 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:161 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:161 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 114)) tssmarshal.c:161 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 115)) tssmarshal.c:161 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 116)) tssmarshal.c:161 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.13576 ])) tssmarshal.c:161 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_PCR_SELECTION_Marshal") [flags 0x1]  <function_decl 0x7fd466148438 TSS_TPML_PCR_SELECTION_Marshal>) [0 TSS_TPML_PCR_SELECTION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:161 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 117)
        (reg:SI 0 ax)) tssmarshal.c:161 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 117)) tssmarshal.c:161 -1
     (nil))
(code_label 92 91 93 13 30 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 97 13 (set (reg:SI 92 [ D.13577 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:163 -1
     (nil))
(insn 97 94 101 13 (set (reg:SI 93 [ <retval> ])
        (reg:SI 92 [ D.13577 ])) tssmarshal.c:163 -1
     (nil))
(insn 101 97 102 13 (set (reg/i:SI 0 ax)
        (reg:SI 93 [ <retval> ])) tssmarshal.c:164 -1
     (nil))
(insn 102 101 0 13 (use (reg/i:SI 0 ax)) tssmarshal.c:164 -1
     (nil))

;; Function TSS_Load_In_Marshal (TSS_Load_In_Marshal, funcdef_no=7, decl_uid=3889, cgraph_uid=7, symbol_order=7)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:167 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:167 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:167 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:167 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:168 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:169 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:169 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13578 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:170 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:170 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:170 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:170 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:170 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:170 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:170 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13578 ])) tssmarshal.c:170 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:170 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:170 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:170 -1
     (nil))
(code_label 24 23 25 5 33 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:172 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:172 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:173 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13579 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:173 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:173 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:173 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:173 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:173 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:173 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:173 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13579 ])) tssmarshal.c:173 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_PRIVATE_Marshal") [flags 0x1]  <function_decl 0x7fd46617aaf8 TSS_TPM2B_PRIVATE_Marshal>) [0 TSS_TPM2B_PRIVATE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:173 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:173 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:173 -1
     (nil))
(code_label 41 40 42 7 34 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:175 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:175 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:176 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13580 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 1172 [0x494])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:176 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 1172 [0x494]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:176 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:176 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:176 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:176 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:176 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:176 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13580 ])) tssmarshal.c:176 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_PUBLIC_Marshal") [flags 0x1]  <function_decl 0x7fd46617a6c0 TSS_TPM2B_PUBLIC_Marshal>) [0 TSS_TPM2B_PUBLIC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:176 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:176 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:176 -1
     (nil))
(code_label 58 57 59 9 35 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13581 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:178 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13581 ])) tssmarshal.c:178 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:179 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:179 -1
     (nil))

;; Function TSS_LoadExternal_In_Marshal (TSS_LoadExternal_In_Marshal, funcdef_no=8, decl_uid=3894, cgraph_uid=8, symbol_order=8)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 2 align 2
	zero

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 87.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:182 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:182 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:182 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:182 -1
     (nil))
(note 6 5 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 6 8 2 (set (reg/f:DI 93)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:182 -1
     (nil))
(insn 8 7 11 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.13587+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:182 -1
     (nil))
(insn 11 8 12 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:183 -1
     (nil))
(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:184 -1
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) tssmarshal.c:184 -1
     (nil)
 -> 47)
(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 4 (set (reg/f:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:186 -1
     (nil))
(insn 16 15 17 4 (set (reg:HI 87 [ D.13582 ])
        (mem/j:HI (reg/f:DI 94) [0 source_9(D)->inPrivate.b.size+0 S2 A32])) tssmarshal.c:186 -1
     (nil))
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 87 [ D.13582 ])
            (const_int 0 [0]))) tssmarshal.c:186 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 34)
            (pc))) tssmarshal.c:186 -1
     (nil)
 -> 34)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 zero+0 S2 A16])
        (const_int 0 [0])) tssmarshal.c:187 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:188 -1
     (nil))
(insn 22 21 23 5 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:188 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:188 -1
     (nil))
(insn 24 23 25 5 (parallel [
            (set (reg:DI 98)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -14 [0xfffffffffffffff2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:188 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 2 cx)
        (reg:DI 95)) tssmarshal.c:188 -1
     (nil))
(insn 26 25 27 5 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:188 -1
     (nil))
(insn 27 26 28 5 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:188 -1
     (nil))
(insn 28 27 29 5 (set (reg:DI 5 di)
        (reg:DI 98)) tssmarshal.c:188 -1
     (nil))
(call_insn 29 28 30 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:188 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 30 29 31 5 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:188 -1
     (nil))
(insn 31 30 32 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:188 -1
     (nil))
(jump_insn 32 31 33 5 (set (pc)
        (label_ref 47)) -1
     (nil)
 -> 47)
(barrier 33 32 34)
(code_label 34 33 35 6 39 "" [1 uses])
(note 35 34 36 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 6 (set (reg/f:DI 88 [ D.13583 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:191 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:191 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:191 -1
     (nil))
(insn 39 38 40 6 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:191 -1
     (nil))
(insn 40 39 41 6 (set (reg:DI 2 cx)
        (reg:DI 100)) tssmarshal.c:191 -1
     (nil))
(insn 41 40 42 6 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:191 -1
     (nil))
(insn 42 41 43 6 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:191 -1
     (nil))
(insn 43 42 44 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13583 ])) tssmarshal.c:191 -1
     (nil))
(call_insn 44 43 45 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_SENSITIVE_Marshal") [flags 0x1]  <function_decl 0x7fd46617aa20 TSS_TPM2B_SENSITIVE_Marshal>) [0 TSS_TPM2B_SENSITIVE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:191 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 45 44 46 6 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:191 -1
     (nil))
(insn 46 45 47 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:191 -1
     (nil))
(code_label 47 46 48 7 38 "" [2 uses])
(note 48 47 49 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:194 -1
     (nil))
(jump_insn 50 49 51 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) tssmarshal.c:194 -1
     (nil)
 -> 64)
(note 51 50 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 8 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:195 -1
     (nil))
(insn 53 52 54 8 (parallel [
            (set (reg/f:DI 89 [ D.13584 ])
                (plus:DI (reg/f:DI 104)
                    (const_int 908 [0x38c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:195 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 908 [0x38c]))
        (nil)))
(insn 54 53 55 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:195 -1
     (nil))
(insn 55 54 56 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:195 -1
     (nil))
(insn 56 55 57 8 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:195 -1
     (nil))
(insn 57 56 58 8 (set (reg:DI 2 cx)
        (reg:DI 105)) tssmarshal.c:195 -1
     (nil))
(insn 58 57 59 8 (set (reg:DI 1 dx)
        (reg:DI 106)) tssmarshal.c:195 -1
     (nil))
(insn 59 58 60 8 (set (reg:DI 4 si)
        (reg:DI 107)) tssmarshal.c:195 -1
     (nil))
(insn 60 59 61 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13584 ])) tssmarshal.c:195 -1
     (nil))
(call_insn 61 60 62 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_PUBLIC_Marshal") [flags 0x1]  <function_decl 0x7fd46617a6c0 TSS_TPM2B_PUBLIC_Marshal>) [0 TSS_TPM2B_PUBLIC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:195 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 62 61 63 8 (set (reg:SI 108)
        (reg:SI 0 ax)) tssmarshal.c:195 -1
     (nil))
(insn 63 62 64 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 108)) tssmarshal.c:195 -1
     (nil))
(code_label 64 63 65 9 40 "" [1 uses])
(note 65 64 66 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:197 -1
     (nil))
(jump_insn 67 66 68 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) tssmarshal.c:197 -1
     (nil)
 -> 81)
(note 68 67 69 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 10 (set (reg/f:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:198 -1
     (nil))
(insn 70 69 71 10 (parallel [
            (set (reg/f:DI 90 [ D.13585 ])
                (plus:DI (reg/f:DI 109)
                    (const_int 1332 [0x534])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:198 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 1332 [0x534]))
        (nil)))
(insn 71 70 72 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:198 -1
     (nil))
(insn 72 71 73 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:198 -1
     (nil))
(insn 73 72 74 10 (set (reg:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:198 -1
     (nil))
(insn 74 73 75 10 (set (reg:DI 2 cx)
        (reg:DI 110)) tssmarshal.c:198 -1
     (nil))
(insn 75 74 76 10 (set (reg:DI 1 dx)
        (reg:DI 111)) tssmarshal.c:198 -1
     (nil))
(insn 76 75 77 10 (set (reg:DI 4 si)
        (reg:DI 112)) tssmarshal.c:198 -1
     (nil))
(insn 77 76 78 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13585 ])) tssmarshal.c:198 -1
     (nil))
(call_insn 78 77 79 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_HIERARCHY_Marshal") [flags 0x1]  <function_decl 0x7fd46612ca20 TSS_TPMI_RH_HIERARCHY_Marshal>) [0 TSS_TPMI_RH_HIERARCHY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:198 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 79 78 80 10 (set (reg:SI 113)
        (reg:SI 0 ax)) tssmarshal.c:198 -1
     (nil))
(insn 80 79 81 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 113)) tssmarshal.c:198 -1
     (nil))
(code_label 81 80 82 11 41 "" [1 uses])
(note 82 81 83 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 83 82 86 11 (set (reg:SI 91 [ D.13586 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:200 -1
     (nil))
(insn 86 83 90 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13586 ])) tssmarshal.c:200 -1
     (nil))
(insn 90 86 91 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:201 -1
     (nil))
(insn 91 90 92 11 (set (reg/f:DI 115)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:201 -1
     (nil))
(insn 92 91 93 11 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.13587+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:201 -1
     (nil))
(jump_insn 93 92 99 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) tssmarshal.c:201 -1
     (nil)
 -> 96)
(note 99 93 94 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(call_insn 94 99 95 14 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:201 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 95 94 96)
(code_label 96 95 100 15 43 "" [1 uses])
(note 100 96 97 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 97 100 0 15 (use (reg/i:SI 0 ax)) tssmarshal.c:201 -1
     (nil))

;; Function TSS_ReadPublic_In_Marshal (TSS_ReadPublic_In_Marshal, funcdef_no=9, decl_uid=3899, cgraph_uid=9, symbol_order=9)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:204 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:204 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:204 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:204 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:205 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:206 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:206 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13590 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:207 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:207 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:207 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:207 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:207 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:207 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:207 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13590 ])) tssmarshal.c:207 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:207 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:207 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:207 -1
     (nil))
(code_label 24 23 25 5 45 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13591 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:209 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13591 ])) tssmarshal.c:209 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:210 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:210 -1
     (nil))

;; Function TSS_ActivateCredential_In_Marshal (TSS_ActivateCredential_In_Marshal, funcdef_no=10, decl_uid=3904, cgraph_uid=10, symbol_order=10)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:213 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:213 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:213 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:213 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:214 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:215 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:215 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13592 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:216 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:216 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:216 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:216 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:216 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:216 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:216 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13592 ])) tssmarshal.c:216 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:216 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:216 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:216 -1
     (nil))
(code_label 24 23 25 5 48 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:218 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:218 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:219 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13592 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:219 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:219 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:219 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:219 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:219 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:219 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:219 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13592 ])) tssmarshal.c:219 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:219 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:219 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:219 -1
     (nil))
(code_label 41 40 42 7 49 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:221 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:221 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:222 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13593 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:222 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:222 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:222 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:222 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:222 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:222 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:222 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13593 ])) tssmarshal.c:222 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ID_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46617abd0 TSS_TPM2B_ID_OBJECT_Marshal>) [0 TSS_TPM2B_ID_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:222 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:222 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:222 -1
     (nil))
(code_label 58 57 59 9 50 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:224 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:224 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:225 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13594 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 270 [0x10e])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:225 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 270 [0x10e]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:225 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:225 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:225 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:225 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:225 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:225 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13594 ])) tssmarshal.c:225 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ENCRYPTED_SECRET_Marshal") [flags 0x1]  <function_decl 0x7fd466171d80 TSS_TPM2B_ENCRYPTED_SECRET_Marshal>) [0 TSS_TPM2B_ENCRYPTED_SECRET_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:225 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:225 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:225 -1
     (nil))
(code_label 75 74 76 11 51 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.13595 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:227 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13595 ])) tssmarshal.c:227 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:228 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:228 -1
     (nil))

;; Function TSS_MakeCredential_In_Marshal (TSS_MakeCredential_In_Marshal, funcdef_no=11, decl_uid=3909, cgraph_uid=11, symbol_order=11)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:231 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:231 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:231 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:231 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:232 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:233 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:233 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13596 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:234 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:234 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:234 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:234 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:234 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:234 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:234 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13596 ])) tssmarshal.c:234 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:234 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:234 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:234 -1
     (nil))
(code_label 24 23 25 5 54 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:236 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:236 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:237 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13597 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:237 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:237 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:237 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:237 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:237 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:237 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:237 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13597 ])) tssmarshal.c:237 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:237 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:237 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:237 -1
     (nil))
(code_label 41 40 42 7 55 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:239 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:239 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:240 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13598 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 134 [0x86])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:240 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 134 [0x86]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:240 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:240 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:240 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:240 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:240 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:240 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13598 ])) tssmarshal.c:240 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NAME_Marshal") [flags 0x1]  <function_decl 0x7fd46613e6c0 TSS_TPM2B_NAME_Marshal>) [0 TSS_TPM2B_NAME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:240 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:240 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:240 -1
     (nil))
(code_label 58 57 59 9 56 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13599 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:242 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13599 ])) tssmarshal.c:242 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:243 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:243 -1
     (nil))

;; Function TSS_Unseal_In_Marshal (TSS_Unseal_In_Marshal, funcdef_no=12, decl_uid=3914, cgraph_uid=12, symbol_order=12)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:246 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:246 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:246 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:246 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:247 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:248 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:248 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13600 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:249 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:249 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:249 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:249 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:249 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:249 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:249 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13600 ])) tssmarshal.c:249 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:249 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:249 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:249 -1
     (nil))
(code_label 24 23 25 5 59 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13601 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:251 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13601 ])) tssmarshal.c:251 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:252 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:252 -1
     (nil))

;; Function TSS_ObjectChangeAuth_In_Marshal (TSS_ObjectChangeAuth_In_Marshal, funcdef_no=13, decl_uid=3919, cgraph_uid=13, symbol_order=13)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:255 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:255 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:255 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:255 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:256 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:257 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:257 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13602 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:258 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:258 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:258 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:258 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:258 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:258 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:258 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13602 ])) tssmarshal.c:258 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:258 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:258 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:258 -1
     (nil))
(code_label 24 23 25 5 62 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:260 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:260 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:261 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13602 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:261 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:261 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:261 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:261 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:261 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:261 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:261 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13602 ])) tssmarshal.c:261 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:261 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:261 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:261 -1
     (nil))
(code_label 41 40 42 7 63 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:263 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:263 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:264 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13603 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:264 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:264 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:264 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:264 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:264 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:264 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:264 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13603 ])) tssmarshal.c:264 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd46613e0d8 TSS_TPM2B_AUTH_Marshal>) [0 TSS_TPM2B_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:264 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:264 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:264 -1
     (nil))
(code_label 58 57 59 9 64 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13604 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:266 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13604 ])) tssmarshal.c:266 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:267 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:267 -1
     (nil))

;; Function TSS_CreateLoaded_In_Marshal (TSS_CreateLoaded_In_Marshal, funcdef_no=14, decl_uid=3924, cgraph_uid=14, symbol_order=14)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:270 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:270 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:270 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:270 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:271 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:272 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:272 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13605 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:273 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:273 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:273 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:273 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:273 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:273 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:273 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13605 ])) tssmarshal.c:273 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:273 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:273 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:273 -1
     (nil))
(code_label 24 23 25 5 67 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:275 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:275 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:276 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13606 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:276 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:276 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:276 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:276 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:276 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:276 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:276 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13606 ])) tssmarshal.c:276 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_SENSITIVE_CREATE_Marshal") [flags 0x1]  <function_decl 0x7fd46615e0d8 TSS_TPM2B_SENSITIVE_CREATE_Marshal>) [0 TSS_TPM2B_SENSITIVE_CREATE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:276 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:276 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:276 -1
     (nil))
(code_label 41 40 42 7 68 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:278 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:278 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:279 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13607 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 266 [0x10a])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:279 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 266 [0x10a]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:279 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:279 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:279 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:279 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:279 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:279 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13607 ])) tssmarshal.c:279 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_TEMPLATE_Marshal") [flags 0x1]  <function_decl 0x7fd46617a798 TSS_TPM2B_TEMPLATE_Marshal>) [0 TSS_TPM2B_TEMPLATE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:279 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:279 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:279 -1
     (nil))
(code_label 58 57 59 9 69 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13608 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:281 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13608 ])) tssmarshal.c:281 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:282 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:282 -1
     (nil))

;; Function TSS_Duplicate_In_Marshal (TSS_Duplicate_In_Marshal, funcdef_no=15, decl_uid=3929, cgraph_uid=15, symbol_order=15)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:285 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:285 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:285 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:285 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:286 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:287 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:287 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13609 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:288 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:288 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:288 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:288 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:288 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:288 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:288 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13609 ])) tssmarshal.c:288 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:288 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:288 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:288 -1
     (nil))
(code_label 24 23 25 5 72 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:290 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:290 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:291 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13609 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:291 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:291 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:291 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:291 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:291 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:291 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:291 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13609 ])) tssmarshal.c:291 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:291 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:291 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:291 -1
     (nil))
(code_label 41 40 42 7 73 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:293 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:293 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:294 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13610 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:294 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:294 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:294 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:294 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:294 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:294 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:294 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13610 ])) tssmarshal.c:294 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466137e58 TSS_TPM2B_DATA_Marshal>) [0 TSS_TPM2B_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:294 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:294 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:294 -1
     (nil))
(code_label 58 57 59 9 74 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:296 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:296 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:297 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13611 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 140 [0x8c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:297 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 140 [0x8c]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:297 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:297 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:297 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:297 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:297 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:297 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13611 ])) tssmarshal.c:297 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_SYM_DEF_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd466153a20 TSS_TPMT_SYM_DEF_OBJECT_Marshal>) [0 TSS_TPMT_SYM_DEF_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:297 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:297 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:297 -1
     (nil))
(code_label 75 74 76 11 75 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.13612 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:299 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13612 ])) tssmarshal.c:299 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:300 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:300 -1
     (nil))

;; Function TSS_Rewrap_In_Marshal (TSS_Rewrap_In_Marshal, funcdef_no=16, decl_uid=3934, cgraph_uid=16, symbol_order=16)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 14 into block 13...
Merged blocks 13 and 14.
Merged 13 and 14 without moving.
Removing jump 98.
Merging block 15 into block 13...
Merged blocks 13 and 15.
Merged 13 and 15 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:303 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:303 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:303 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:303 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:304 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:305 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:305 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13613 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:306 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:306 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:306 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:306 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 94)) tssmarshal.c:306 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:306 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 96)) tssmarshal.c:306 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13613 ])) tssmarshal.c:306 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:306 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 97)
        (reg:SI 0 ax)) tssmarshal.c:306 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 97)) tssmarshal.c:306 -1
     (nil))
(code_label 24 23 25 5 78 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:308 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:308 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:309 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13613 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:309 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:309 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:309 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:309 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:309 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:309 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:309 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13613 ])) tssmarshal.c:309 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:309 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:309 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:309 -1
     (nil))
(code_label 41 40 42 7 79 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:311 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:311 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:312 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13614 ])
                (plus:DI (reg/f:DI 103)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:312 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:312 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:312 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:312 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 104)) tssmarshal.c:312 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 105)) tssmarshal.c:312 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 106)) tssmarshal.c:312 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13614 ])) tssmarshal.c:312 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_PRIVATE_Marshal") [flags 0x1]  <function_decl 0x7fd46617aaf8 TSS_TPM2B_PRIVATE_Marshal>) [0 TSS_TPM2B_PRIVATE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:312 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 107)
        (reg:SI 0 ax)) tssmarshal.c:312 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 107)) tssmarshal.c:312 -1
     (nil))
(code_label 58 57 59 9 80 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:314 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:314 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:315 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13615 ])
                (plus:DI (reg/f:DI 108)
                    (const_int 1176 [0x498])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:315 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 1176 [0x498]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:315 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:315 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:315 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:315 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:315 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:315 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13615 ])) tssmarshal.c:315 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NAME_Marshal") [flags 0x1]  <function_decl 0x7fd46613e6c0 TSS_TPM2B_NAME_Marshal>) [0 TSS_TPM2B_NAME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:315 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 112)
        (reg:SI 0 ax)) tssmarshal.c:315 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 112)) tssmarshal.c:315 -1
     (nil))
(code_label 75 74 76 11 81 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:317 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:317 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:318 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.13616 ])
                (plus:DI (reg/f:DI 113)
                    (const_int 1310 [0x51e])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:318 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 1310 [0x51e]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:318 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:318 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:318 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 114)) tssmarshal.c:318 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 115)) tssmarshal.c:318 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 116)) tssmarshal.c:318 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.13616 ])) tssmarshal.c:318 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ENCRYPTED_SECRET_Marshal") [flags 0x1]  <function_decl 0x7fd466171d80 TSS_TPM2B_ENCRYPTED_SECRET_Marshal>) [0 TSS_TPM2B_ENCRYPTED_SECRET_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:318 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 117)
        (reg:SI 0 ax)) tssmarshal.c:318 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 117)) tssmarshal.c:318 -1
     (nil))
(code_label 92 91 93 13 82 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 97 13 (set (reg:SI 92 [ D.13617 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:320 -1
     (nil))
(insn 97 94 101 13 (set (reg:SI 93 [ <retval> ])
        (reg:SI 92 [ D.13617 ])) tssmarshal.c:320 -1
     (nil))
(insn 101 97 102 13 (set (reg/i:SI 0 ax)
        (reg:SI 93 [ <retval> ])) tssmarshal.c:321 -1
     (nil))
(insn 102 101 0 13 (use (reg/i:SI 0 ax)) tssmarshal.c:321 -1
     (nil))

;; Function TSS_Import_In_Marshal (TSS_Import_In_Marshal, funcdef_no=17, decl_uid=3939, cgraph_uid=17, symbol_order=17)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 16 into block 15...
Merged blocks 15 and 16.
Merged 15 and 16 without moving.
Removing jump 115.
Merging block 17 into block 15...
Merged blocks 15 and 17.
Merged 15 and 17 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:324 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:324 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:324 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:324 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:325 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:326 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:326 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13618 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:327 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:327 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:327 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:327 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 95)) tssmarshal.c:327 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:327 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:327 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13618 ])) tssmarshal.c:327 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:327 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:327 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:327 -1
     (nil))
(code_label 24 23 25 5 85 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:329 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:329 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:330 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13619 ])
                (plus:DI (reg/f:DI 99)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:330 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:330 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:330 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:330 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 100)) tssmarshal.c:330 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:330 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:330 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13619 ])) tssmarshal.c:330 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466137e58 TSS_TPM2B_DATA_Marshal>) [0 TSS_TPM2B_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:330 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:330 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:330 -1
     (nil))
(code_label 41 40 42 7 86 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:332 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:332 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:333 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13620 ])
                (plus:DI (reg/f:DI 104)
                    (const_int 136 [0x88])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:333 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 136 [0x88]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:333 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:333 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:333 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 105)) tssmarshal.c:333 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 106)) tssmarshal.c:333 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 107)) tssmarshal.c:333 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13620 ])) tssmarshal.c:333 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_PUBLIC_Marshal") [flags 0x1]  <function_decl 0x7fd46617a6c0 TSS_TPM2B_PUBLIC_Marshal>) [0 TSS_TPM2B_PUBLIC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:333 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 108)
        (reg:SI 0 ax)) tssmarshal.c:333 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 108)) tssmarshal.c:333 -1
     (nil))
(code_label 58 57 59 9 87 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:335 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:335 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:336 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13621 ])
                (plus:DI (reg/f:DI 109)
                    (const_int 560 [0x230])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:336 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 560 [0x230]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:336 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:336 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:336 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 110)) tssmarshal.c:336 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 111)) tssmarshal.c:336 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 112)) tssmarshal.c:336 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13621 ])) tssmarshal.c:336 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_PRIVATE_Marshal") [flags 0x1]  <function_decl 0x7fd46617aaf8 TSS_TPM2B_PRIVATE_Marshal>) [0 TSS_TPM2B_PRIVATE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:336 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 113)
        (reg:SI 0 ax)) tssmarshal.c:336 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 113)) tssmarshal.c:336 -1
     (nil))
(code_label 75 74 76 11 88 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:338 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:338 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:339 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.13622 ])
                (plus:DI (reg/f:DI 114)
                    (const_int 1728 [0x6c0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:339 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 1728 [0x6c0]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:339 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:339 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:339 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 115)) tssmarshal.c:339 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 116)) tssmarshal.c:339 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 117)) tssmarshal.c:339 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.13622 ])) tssmarshal.c:339 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ENCRYPTED_SECRET_Marshal") [flags 0x1]  <function_decl 0x7fd466171d80 TSS_TPM2B_ENCRYPTED_SECRET_Marshal>) [0 TSS_TPM2B_ENCRYPTED_SECRET_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:339 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 118)
        (reg:SI 0 ax)) tssmarshal.c:339 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 118)) tssmarshal.c:339 -1
     (nil))
(code_label 92 91 93 13 89 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:341 -1
     (nil))
(jump_insn 95 94 96 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 109)
            (pc))) tssmarshal.c:341 -1
     (nil)
 -> 109)
(note 96 95 97 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 14 (set (reg/f:DI 119)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:342 -1
     (nil))
(insn 98 97 99 14 (parallel [
            (set (reg/f:DI 92 [ D.13623 ])
                (plus:DI (reg/f:DI 119)
                    (const_int 1986 [0x7c2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:342 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 1986 [0x7c2]))
        (nil)))
(insn 99 98 100 14 (set (reg:DI 120)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:342 -1
     (nil))
(insn 100 99 101 14 (set (reg:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:342 -1
     (nil))
(insn 101 100 102 14 (set (reg:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:342 -1
     (nil))
(insn 102 101 103 14 (set (reg:DI 2 cx)
        (reg:DI 120)) tssmarshal.c:342 -1
     (nil))
(insn 103 102 104 14 (set (reg:DI 1 dx)
        (reg:DI 121)) tssmarshal.c:342 -1
     (nil))
(insn 104 103 105 14 (set (reg:DI 4 si)
        (reg:DI 122)) tssmarshal.c:342 -1
     (nil))
(insn 105 104 106 14 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.13623 ])) tssmarshal.c:342 -1
     (nil))
(call_insn 106 105 107 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_SYM_DEF_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd466153a20 TSS_TPMT_SYM_DEF_OBJECT_Marshal>) [0 TSS_TPMT_SYM_DEF_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:342 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 107 106 108 14 (set (reg:SI 123)
        (reg:SI 0 ax)) tssmarshal.c:342 -1
     (nil))
(insn 108 107 109 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 123)) tssmarshal.c:342 -1
     (nil))
(code_label 109 108 110 15 90 "" [1 uses])
(note 110 109 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 114 15 (set (reg:SI 93 [ D.13624 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:344 -1
     (nil))
(insn 114 111 118 15 (set (reg:SI 94 [ <retval> ])
        (reg:SI 93 [ D.13624 ])) tssmarshal.c:344 -1
     (nil))
(insn 118 114 119 15 (set (reg/i:SI 0 ax)
        (reg:SI 94 [ <retval> ])) tssmarshal.c:345 -1
     (nil))
(insn 119 118 0 15 (use (reg/i:SI 0 ax)) tssmarshal.c:345 -1
     (nil))

;; Function TSS_RSA_Encrypt_In_Marshal (TSS_RSA_Encrypt_In_Marshal, funcdef_no=18, decl_uid=3944, cgraph_uid=18, symbol_order=18)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:348 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:348 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:348 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:348 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:349 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:350 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:350 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13625 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:351 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:351 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:351 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:351 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:351 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:351 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:351 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13625 ])) tssmarshal.c:351 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:351 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:351 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:351 -1
     (nil))
(code_label 24 23 25 5 93 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:353 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:353 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:354 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13626 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:354 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:354 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:354 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:354 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:354 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:354 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:354 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13626 ])) tssmarshal.c:354 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_PUBLIC_KEY_RSA_Marshal") [flags 0x1]  <function_decl 0x7fd466167bd0 TSS_TPM2B_PUBLIC_KEY_RSA_Marshal>) [0 TSS_TPM2B_PUBLIC_KEY_RSA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:354 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:354 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:354 -1
     (nil))
(code_label 41 40 42 7 94 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:356 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:356 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:357 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13627 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 262 [0x106])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:357 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 262 [0x106]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:357 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:357 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:357 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:357 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:357 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:357 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13627 ])) tssmarshal.c:357 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_RSA_DECRYPT_Marshal") [flags 0x1]  <function_decl 0x7fd466167af8 TSS_TPMT_RSA_DECRYPT_Marshal>) [0 TSS_TPMT_RSA_DECRYPT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:357 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:357 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:357 -1
     (nil))
(code_label 58 57 59 9 95 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:359 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:359 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:360 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13628 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 268 [0x10c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:360 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 268 [0x10c]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:360 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:360 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:360 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:360 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:360 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:360 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13628 ])) tssmarshal.c:360 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466137e58 TSS_TPM2B_DATA_Marshal>) [0 TSS_TPM2B_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:360 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:360 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:360 -1
     (nil))
(code_label 75 74 76 11 96 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.13629 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:362 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13629 ])) tssmarshal.c:362 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:363 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:363 -1
     (nil))

;; Function TSS_RSA_Decrypt_In_Marshal (TSS_RSA_Decrypt_In_Marshal, funcdef_no=19, decl_uid=3949, cgraph_uid=19, symbol_order=19)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:366 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:366 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:366 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:366 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:367 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:368 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:368 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13630 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:369 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:369 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:369 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:369 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:369 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:369 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:369 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13630 ])) tssmarshal.c:369 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:369 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:369 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:369 -1
     (nil))
(code_label 24 23 25 5 99 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:371 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:371 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:372 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13631 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:372 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:372 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:372 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:372 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:372 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:372 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:372 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13631 ])) tssmarshal.c:372 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_PUBLIC_KEY_RSA_Marshal") [flags 0x1]  <function_decl 0x7fd466167bd0 TSS_TPM2B_PUBLIC_KEY_RSA_Marshal>) [0 TSS_TPM2B_PUBLIC_KEY_RSA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:372 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:372 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:372 -1
     (nil))
(code_label 41 40 42 7 100 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:374 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:374 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:375 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13632 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 262 [0x106])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:375 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 262 [0x106]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:375 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:375 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:375 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:375 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:375 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:375 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13632 ])) tssmarshal.c:375 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_RSA_DECRYPT_Marshal") [flags 0x1]  <function_decl 0x7fd466167af8 TSS_TPMT_RSA_DECRYPT_Marshal>) [0 TSS_TPMT_RSA_DECRYPT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:375 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:375 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:375 -1
     (nil))
(code_label 58 57 59 9 101 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:377 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:377 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:378 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13633 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 268 [0x10c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:378 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 268 [0x10c]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:378 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:378 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:378 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:378 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:378 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:378 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13633 ])) tssmarshal.c:378 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466137e58 TSS_TPM2B_DATA_Marshal>) [0 TSS_TPM2B_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:378 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:378 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:378 -1
     (nil))
(code_label 75 74 76 11 102 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.13634 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:380 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13634 ])) tssmarshal.c:380 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:381 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:381 -1
     (nil))

;; Function TSS_ECDH_KeyGen_In_Marshal (TSS_ECDH_KeyGen_In_Marshal, funcdef_no=20, decl_uid=3954, cgraph_uid=20, symbol_order=20)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:384 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:384 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:384 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:384 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:385 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:386 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:386 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13635 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:387 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:387 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:387 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:387 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:387 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:387 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:387 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13635 ])) tssmarshal.c:387 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:387 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:387 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:387 -1
     (nil))
(code_label 24 23 25 5 105 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13636 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:389 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13636 ])) tssmarshal.c:389 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:390 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:390 -1
     (nil))

;; Function TSS_ECDH_ZGen_In_Marshal (TSS_ECDH_ZGen_In_Marshal, funcdef_no=21, decl_uid=3959, cgraph_uid=21, symbol_order=21)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:393 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:393 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:393 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:393 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:394 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:395 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:395 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13637 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:396 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:396 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:396 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:396 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:396 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:396 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:396 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13637 ])) tssmarshal.c:396 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:396 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:396 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:396 -1
     (nil))
(code_label 24 23 25 5 108 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:398 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:398 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:399 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13638 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:399 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:399 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:399 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:399 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:399 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:399 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:399 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13638 ])) tssmarshal.c:399 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ECC_POINT_Marshal") [flags 0x1]  <function_decl 0x7fd4661710d8 TSS_TPM2B_ECC_POINT_Marshal>) [0 TSS_TPM2B_ECC_POINT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:399 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:399 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:399 -1
     (nil))
(code_label 41 40 42 7 109 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13639 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:401 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13639 ])) tssmarshal.c:401 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:402 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:402 -1
     (nil))

;; Function TSS_ECC_Parameters_In_Marshal (TSS_ECC_Parameters_In_Marshal, funcdef_no=22, decl_uid=3964, cgraph_uid=22, symbol_order=22)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:405 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:405 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:405 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:405 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:406 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:407 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:407 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13640 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:408 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:408 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:408 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:408 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:408 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:408 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:408 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13640 ])) tssmarshal.c:408 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ECC_CURVE_Marshal") [flags 0x1]  <function_decl 0x7fd466171288 TSS_TPMI_ECC_CURVE_Marshal>) [0 TSS_TPMI_ECC_CURVE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:408 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:408 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:408 -1
     (nil))
(code_label 24 23 25 5 112 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13641 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:410 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13641 ])) tssmarshal.c:410 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:411 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:411 -1
     (nil))

;; Function TSS_ZGen_2Phase_In_Marshal (TSS_ZGen_2Phase_In_Marshal, funcdef_no=23, decl_uid=3969, cgraph_uid=23, symbol_order=23)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 14 into block 13...
Merged blocks 13 and 14.
Merged 13 and 14 without moving.
Removing jump 98.
Merging block 15 into block 13...
Merged blocks 13 and 15.
Merged 13 and 15 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:414 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:414 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:414 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:414 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:415 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:416 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:416 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13642 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:417 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:417 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:417 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:417 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 94)) tssmarshal.c:417 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:417 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 96)) tssmarshal.c:417 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13642 ])) tssmarshal.c:417 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:417 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 97)
        (reg:SI 0 ax)) tssmarshal.c:417 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 97)) tssmarshal.c:417 -1
     (nil))
(code_label 24 23 25 5 115 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:419 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:419 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:420 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13643 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:420 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:420 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:420 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:420 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:420 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:420 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:420 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13643 ])) tssmarshal.c:420 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ECC_POINT_Marshal") [flags 0x1]  <function_decl 0x7fd4661710d8 TSS_TPM2B_ECC_POINT_Marshal>) [0 TSS_TPM2B_ECC_POINT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:420 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:420 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:420 -1
     (nil))
(code_label 41 40 42 7 116 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:422 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:422 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:423 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13643 ])
                (plus:DI (reg/f:DI 103)
                    (const_int 106 [0x6a])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:423 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 106 [0x6a]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:423 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:423 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:423 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 104)) tssmarshal.c:423 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 105)) tssmarshal.c:423 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 106)) tssmarshal.c:423 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13643 ])) tssmarshal.c:423 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ECC_POINT_Marshal") [flags 0x1]  <function_decl 0x7fd4661710d8 TSS_TPM2B_ECC_POINT_Marshal>) [0 TSS_TPM2B_ECC_POINT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:423 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 107)
        (reg:SI 0 ax)) tssmarshal.c:423 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 107)) tssmarshal.c:423 -1
     (nil))
(code_label 58 57 59 9 117 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:425 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:425 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:426 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13644 ])
                (plus:DI (reg/f:DI 108)
                    (const_int 208 [0xd0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:426 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 208 [0xd0]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:426 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:426 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:426 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:426 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:426 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:426 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13644 ])) tssmarshal.c:426 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ECC_KEY_EXCHANGE_Marshal") [flags 0x1]  <function_decl 0x7fd466137870 TSS_TPMI_ECC_KEY_EXCHANGE_Marshal>) [0 TSS_TPMI_ECC_KEY_EXCHANGE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:426 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 112)
        (reg:SI 0 ax)) tssmarshal.c:426 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 112)) tssmarshal.c:426 -1
     (nil))
(code_label 75 74 76 11 118 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:428 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:428 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:429 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.13645 ])
                (plus:DI (reg/f:DI 113)
                    (const_int 210 [0xd2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:429 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 210 [0xd2]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:429 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:429 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:429 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 114)) tssmarshal.c:429 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 115)) tssmarshal.c:429 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 116)) tssmarshal.c:429 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.13645 ])) tssmarshal.c:429 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:429 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 117)
        (reg:SI 0 ax)) tssmarshal.c:429 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 117)) tssmarshal.c:429 -1
     (nil))
(code_label 92 91 93 13 119 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 97 13 (set (reg:SI 92 [ D.13646 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:431 -1
     (nil))
(insn 97 94 101 13 (set (reg:SI 93 [ <retval> ])
        (reg:SI 92 [ D.13646 ])) tssmarshal.c:431 -1
     (nil))
(insn 101 97 102 13 (set (reg/i:SI 0 ax)
        (reg:SI 93 [ <retval> ])) tssmarshal.c:432 -1
     (nil))
(insn 102 101 0 13 (use (reg/i:SI 0 ax)) tssmarshal.c:432 -1
     (nil))

;; Function TSS_EncryptDecrypt_In_Marshal (TSS_EncryptDecrypt_In_Marshal, funcdef_no=24, decl_uid=3974, cgraph_uid=24, symbol_order=24)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 14 into block 13...
Merged blocks 13 and 14.
Merged 13 and 14 without moving.
Removing jump 98.
Merging block 15 into block 13...
Merged blocks 13 and 15.
Merged 13 and 15 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:435 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:435 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:435 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:435 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:436 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:437 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:437 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13647 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:438 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:438 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:438 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:438 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 94)) tssmarshal.c:438 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:438 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 96)) tssmarshal.c:438 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13647 ])) tssmarshal.c:438 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:438 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 97)
        (reg:SI 0 ax)) tssmarshal.c:438 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 97)) tssmarshal.c:438 -1
     (nil))
(code_label 24 23 25 5 122 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:440 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:440 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:441 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13648 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:441 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:441 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:441 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:441 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:441 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:441 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:441 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13648 ])) tssmarshal.c:441 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_YES_NO_Marshal") [flags 0x1]  <function_decl 0x7fd46612c288 TSS_TPMI_YES_NO_Marshal>) [0 TSS_TPMI_YES_NO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:441 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:441 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:441 -1
     (nil))
(code_label 41 40 42 7 123 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:443 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:443 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:444 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13649 ])
                (plus:DI (reg/f:DI 103)
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:444 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 6 [0x6]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:444 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:444 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:444 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 104)) tssmarshal.c:444 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 105)) tssmarshal.c:444 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 106)) tssmarshal.c:444 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13649 ])) tssmarshal.c:444 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_CIPHER_MODE_Marshal") [flags 0x1]  <function_decl 0x7fd466137af8 TSS_TPMI_ALG_CIPHER_MODE_Marshal>) [0 TSS_TPMI_ALG_CIPHER_MODE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:444 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 107)
        (reg:SI 0 ax)) tssmarshal.c:444 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 107)) tssmarshal.c:444 -1
     (nil))
(code_label 58 57 59 9 124 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:446 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:446 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:447 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13650 ])
                (plus:DI (reg/f:DI 108)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:447 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:447 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:447 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:447 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:447 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:447 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:447 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13650 ])) tssmarshal.c:447 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_IV_Marshal") [flags 0x1]  <function_decl 0x7fd46613e5e8 TSS_TPM2B_IV_Marshal>) [0 TSS_TPM2B_IV_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:447 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 112)
        (reg:SI 0 ax)) tssmarshal.c:447 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 112)) tssmarshal.c:447 -1
     (nil))
(code_label 75 74 76 11 125 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:449 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:449 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:450 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.13651 ])
                (plus:DI (reg/f:DI 113)
                    (const_int 26 [0x1a])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:450 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 26 [0x1a]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:450 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:450 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:450 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 114)) tssmarshal.c:450 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 115)) tssmarshal.c:450 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 116)) tssmarshal.c:450 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.13651 ])) tssmarshal.c:450 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_MAX_BUFFER_Marshal") [flags 0x1]  <function_decl 0x7fd46613e360 TSS_TPM2B_MAX_BUFFER_Marshal>) [0 TSS_TPM2B_MAX_BUFFER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:450 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 117)
        (reg:SI 0 ax)) tssmarshal.c:450 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 117)) tssmarshal.c:450 -1
     (nil))
(code_label 92 91 93 13 126 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 97 13 (set (reg:SI 92 [ D.13652 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:452 -1
     (nil))
(insn 97 94 101 13 (set (reg:SI 93 [ <retval> ])
        (reg:SI 92 [ D.13652 ])) tssmarshal.c:452 -1
     (nil))
(insn 101 97 102 13 (set (reg/i:SI 0 ax)
        (reg:SI 93 [ <retval> ])) tssmarshal.c:453 -1
     (nil))
(insn 102 101 0 13 (use (reg/i:SI 0 ax)) tssmarshal.c:453 -1
     (nil))

;; Function TSS_EncryptDecrypt2_In_Marshal (TSS_EncryptDecrypt2_In_Marshal, funcdef_no=25, decl_uid=3979, cgraph_uid=25, symbol_order=25)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 14 into block 13...
Merged blocks 13 and 14.
Merged 13 and 14 without moving.
Removing jump 98.
Merging block 15 into block 13...
Merged blocks 13 and 15.
Merged 13 and 15 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:456 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:456 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:456 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:456 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:457 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:458 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:458 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13653 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:459 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:459 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:459 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:459 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 94)) tssmarshal.c:459 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:459 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 96)) tssmarshal.c:459 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13653 ])) tssmarshal.c:459 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:459 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 97)
        (reg:SI 0 ax)) tssmarshal.c:459 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 97)) tssmarshal.c:459 -1
     (nil))
(code_label 24 23 25 5 129 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:461 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:461 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:462 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13654 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:462 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:462 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:462 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:462 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:462 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:462 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:462 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13654 ])) tssmarshal.c:462 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_MAX_BUFFER_Marshal") [flags 0x1]  <function_decl 0x7fd46613e360 TSS_TPM2B_MAX_BUFFER_Marshal>) [0 TSS_TPM2B_MAX_BUFFER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:462 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:462 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:462 -1
     (nil))
(code_label 41 40 42 7 130 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:464 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:464 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:465 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13655 ])
                (plus:DI (reg/f:DI 103)
                    (const_int 2054 [0x806])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:465 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2054 [0x806]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:465 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:465 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:465 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 104)) tssmarshal.c:465 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 105)) tssmarshal.c:465 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 106)) tssmarshal.c:465 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13655 ])) tssmarshal.c:465 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_YES_NO_Marshal") [flags 0x1]  <function_decl 0x7fd46612c288 TSS_TPMI_YES_NO_Marshal>) [0 TSS_TPMI_YES_NO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:465 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 107)
        (reg:SI 0 ax)) tssmarshal.c:465 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 107)) tssmarshal.c:465 -1
     (nil))
(code_label 58 57 59 9 131 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:467 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:467 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:468 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13656 ])
                (plus:DI (reg/f:DI 108)
                    (const_int 2056 [0x808])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:468 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2056 [0x808]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:468 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:468 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:468 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:468 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:468 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:468 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13656 ])) tssmarshal.c:468 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_CIPHER_MODE_Marshal") [flags 0x1]  <function_decl 0x7fd466137af8 TSS_TPMI_ALG_CIPHER_MODE_Marshal>) [0 TSS_TPMI_ALG_CIPHER_MODE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:468 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 112)
        (reg:SI 0 ax)) tssmarshal.c:468 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 112)) tssmarshal.c:468 -1
     (nil))
(code_label 75 74 76 11 132 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:470 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:470 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:471 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.13657 ])
                (plus:DI (reg/f:DI 113)
                    (const_int 2058 [0x80a])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:471 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2058 [0x80a]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:471 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:471 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:471 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 114)) tssmarshal.c:471 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 115)) tssmarshal.c:471 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 116)) tssmarshal.c:471 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.13657 ])) tssmarshal.c:471 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_IV_Marshal") [flags 0x1]  <function_decl 0x7fd46613e5e8 TSS_TPM2B_IV_Marshal>) [0 TSS_TPM2B_IV_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:471 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 117)
        (reg:SI 0 ax)) tssmarshal.c:471 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 117)) tssmarshal.c:471 -1
     (nil))
(code_label 92 91 93 13 133 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 97 13 (set (reg:SI 92 [ D.13658 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:473 -1
     (nil))
(insn 97 94 101 13 (set (reg:SI 93 [ <retval> ])
        (reg:SI 92 [ D.13658 ])) tssmarshal.c:473 -1
     (nil))
(insn 101 97 102 13 (set (reg/i:SI 0 ax)
        (reg:SI 93 [ <retval> ])) tssmarshal.c:474 -1
     (nil))
(insn 102 101 0 13 (use (reg/i:SI 0 ax)) tssmarshal.c:474 -1
     (nil))

;; Function TSS_Hash_In_Marshal (TSS_Hash_In_Marshal, funcdef_no=26, decl_uid=3984, cgraph_uid=26, symbol_order=26)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:477 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:477 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:477 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:477 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:478 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:479 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:479 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13659 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:480 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:480 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:480 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:480 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:480 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:480 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:480 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13659 ])) tssmarshal.c:480 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_MAX_BUFFER_Marshal") [flags 0x1]  <function_decl 0x7fd46613e360 TSS_TPM2B_MAX_BUFFER_Marshal>) [0 TSS_TPM2B_MAX_BUFFER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:480 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:480 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:480 -1
     (nil))
(code_label 24 23 25 5 136 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:482 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:482 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:483 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13660 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 2050 [0x802])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:483 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2050 [0x802]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:483 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:483 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:483 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:483 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:483 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:483 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13660 ])) tssmarshal.c:483 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:483 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:483 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:483 -1
     (nil))
(code_label 41 40 42 7 137 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:485 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:485 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:486 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13661 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 2052 [0x804])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:486 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2052 [0x804]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:486 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:486 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:486 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:486 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:486 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:486 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13661 ])) tssmarshal.c:486 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_HIERARCHY_Marshal") [flags 0x1]  <function_decl 0x7fd46612ca20 TSS_TPMI_RH_HIERARCHY_Marshal>) [0 TSS_TPMI_RH_HIERARCHY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:486 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:486 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:486 -1
     (nil))
(code_label 58 57 59 9 138 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13662 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:488 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13662 ])) tssmarshal.c:488 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:489 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:489 -1
     (nil))

;; Function TSS_HMAC_In_Marshal (TSS_HMAC_In_Marshal, funcdef_no=27, decl_uid=3989, cgraph_uid=27, symbol_order=27)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:492 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:492 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:492 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:492 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:493 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:494 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:494 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13663 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:495 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:495 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:495 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:495 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:495 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:495 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:495 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13663 ])) tssmarshal.c:495 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:495 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:495 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:495 -1
     (nil))
(code_label 24 23 25 5 141 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:497 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:497 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:498 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13664 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:498 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:498 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:498 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:498 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:498 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:498 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:498 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13664 ])) tssmarshal.c:498 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_MAX_BUFFER_Marshal") [flags 0x1]  <function_decl 0x7fd46613e360 TSS_TPM2B_MAX_BUFFER_Marshal>) [0 TSS_TPM2B_MAX_BUFFER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:498 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:498 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:498 -1
     (nil))
(code_label 41 40 42 7 142 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:500 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:500 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:501 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13665 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 2054 [0x806])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:501 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2054 [0x806]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:501 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:501 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:501 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:501 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:501 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:501 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13665 ])) tssmarshal.c:501 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:501 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:501 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:501 -1
     (nil))
(code_label 58 57 59 9 143 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13666 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:503 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13666 ])) tssmarshal.c:503 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:504 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:504 -1
     (nil))

;; Function TSS_GetRandom_In_Marshal (TSS_GetRandom_In_Marshal, funcdef_no=28, decl_uid=3994, cgraph_uid=28, symbol_order=28)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:507 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:507 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:507 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:507 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:508 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:509 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:509 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13667 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:510 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:510 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:510 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:510 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:510 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:510 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:510 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13667 ])) tssmarshal.c:510 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:510 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:510 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:510 -1
     (nil))
(code_label 24 23 25 5 146 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13668 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:512 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13668 ])) tssmarshal.c:512 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:513 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:513 -1
     (nil))

;; Function TSS_StirRandom_In_Marshal (TSS_StirRandom_In_Marshal, funcdef_no=29, decl_uid=3999, cgraph_uid=29, symbol_order=29)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:516 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:516 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:516 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:516 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:517 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:518 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:518 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13669 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:519 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:519 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:519 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:519 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:519 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:519 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:519 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13669 ])) tssmarshal.c:519 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_SENSITIVE_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466153e58 TSS_TPM2B_SENSITIVE_DATA_Marshal>) [0 TSS_TPM2B_SENSITIVE_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:519 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:519 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:519 -1
     (nil))
(code_label 24 23 25 5 149 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13670 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:521 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13670 ])) tssmarshal.c:521 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:522 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:522 -1
     (nil))

;; Function TSS_HMAC_Start_In_Marshal (TSS_HMAC_Start_In_Marshal, funcdef_no=30, decl_uid=4004, cgraph_uid=30, symbol_order=30)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:525 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:525 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:525 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:525 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:526 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:527 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:527 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13671 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:528 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:528 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:528 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:528 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:528 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:528 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:528 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13671 ])) tssmarshal.c:528 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:528 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:528 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:528 -1
     (nil))
(code_label 24 23 25 5 152 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:530 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:530 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:531 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13672 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:531 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:531 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:531 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:531 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:531 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:531 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:531 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13672 ])) tssmarshal.c:531 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd46613e0d8 TSS_TPM2B_AUTH_Marshal>) [0 TSS_TPM2B_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:531 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:531 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:531 -1
     (nil))
(code_label 41 40 42 7 153 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:533 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:533 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:534 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13673 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 134 [0x86])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:534 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 134 [0x86]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:534 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:534 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:534 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:534 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:534 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:534 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13673 ])) tssmarshal.c:534 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:534 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:534 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:534 -1
     (nil))
(code_label 58 57 59 9 154 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13674 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:536 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13674 ])) tssmarshal.c:536 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:537 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:537 -1
     (nil))

;; Function TSS_HashSequenceStart_In_Marshal (TSS_HashSequenceStart_In_Marshal, funcdef_no=31, decl_uid=4009, cgraph_uid=31, symbol_order=31)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:540 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:540 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:540 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:540 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:541 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:542 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:542 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13675 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:543 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:543 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:543 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:543 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:543 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:543 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:543 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13675 ])) tssmarshal.c:543 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd46613e0d8 TSS_TPM2B_AUTH_Marshal>) [0 TSS_TPM2B_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:543 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:543 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:543 -1
     (nil))
(code_label 24 23 25 5 157 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:545 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:545 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:546 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13676 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 130 [0x82])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:546 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 130 [0x82]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:546 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:546 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:546 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:546 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:546 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:546 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13676 ])) tssmarshal.c:546 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:546 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:546 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:546 -1
     (nil))
(code_label 41 40 42 7 158 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13677 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:548 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13677 ])) tssmarshal.c:548 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:549 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:549 -1
     (nil))

;; Function TSS_SequenceUpdate_In_Marshal (TSS_SequenceUpdate_In_Marshal, funcdef_no=32, decl_uid=4014, cgraph_uid=32, symbol_order=32)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:552 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:552 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:552 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:552 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:553 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:554 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:554 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13678 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:555 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:555 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:555 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:555 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:555 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:555 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:555 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13678 ])) tssmarshal.c:555 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:555 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:555 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:555 -1
     (nil))
(code_label 24 23 25 5 161 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:557 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:557 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:558 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13679 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:558 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:558 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:558 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:558 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:558 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:558 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:558 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13679 ])) tssmarshal.c:558 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_MAX_BUFFER_Marshal") [flags 0x1]  <function_decl 0x7fd46613e360 TSS_TPM2B_MAX_BUFFER_Marshal>) [0 TSS_TPM2B_MAX_BUFFER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:558 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:558 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:558 -1
     (nil))
(code_label 41 40 42 7 162 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13680 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:560 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13680 ])) tssmarshal.c:560 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:561 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:561 -1
     (nil))

;; Function TSS_SequenceComplete_In_Marshal (TSS_SequenceComplete_In_Marshal, funcdef_no=33, decl_uid=4019, cgraph_uid=33, symbol_order=33)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:564 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:564 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:564 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:564 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:565 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:566 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:566 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13681 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:567 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:567 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:567 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:567 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:567 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:567 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:567 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13681 ])) tssmarshal.c:567 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:567 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:567 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:567 -1
     (nil))
(code_label 24 23 25 5 165 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:569 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:569 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:570 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13682 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:570 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:570 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:570 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:570 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:570 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:570 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:570 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13682 ])) tssmarshal.c:570 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_MAX_BUFFER_Marshal") [flags 0x1]  <function_decl 0x7fd46613e360 TSS_TPM2B_MAX_BUFFER_Marshal>) [0 TSS_TPM2B_MAX_BUFFER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:570 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:570 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:570 -1
     (nil))
(code_label 41 40 42 7 166 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:572 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:572 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:573 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13683 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 2056 [0x808])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:573 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2056 [0x808]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:573 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:573 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:573 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:573 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:573 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:573 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13683 ])) tssmarshal.c:573 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_HIERARCHY_Marshal") [flags 0x1]  <function_decl 0x7fd46612ca20 TSS_TPMI_RH_HIERARCHY_Marshal>) [0 TSS_TPMI_RH_HIERARCHY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:573 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:573 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:573 -1
     (nil))
(code_label 58 57 59 9 167 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13684 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:575 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13684 ])) tssmarshal.c:575 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:576 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:576 -1
     (nil))

;; Function TSS_EventSequenceComplete_In_Marshal (TSS_EventSequenceComplete_In_Marshal, funcdef_no=34, decl_uid=4024, cgraph_uid=34, symbol_order=34)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:579 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:579 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:579 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:579 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:580 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:581 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:581 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13685 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:582 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:582 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:582 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:582 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:582 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:582 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:582 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13685 ])) tssmarshal.c:582 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_PCR_Marshal") [flags 0x1]  <function_decl 0x7fd46612c5e8 TSS_TPMI_DH_PCR_Marshal>) [0 TSS_TPMI_DH_PCR_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:582 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:582 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:582 -1
     (nil))
(code_label 24 23 25 5 170 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:584 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:584 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:585 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13686 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:585 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:585 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:585 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:585 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:585 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:585 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:585 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13686 ])) tssmarshal.c:585 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:585 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:585 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:585 -1
     (nil))
(code_label 41 40 42 7 171 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:587 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:587 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:588 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13687 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:588 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:588 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:588 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:588 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:588 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:588 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:588 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13687 ])) tssmarshal.c:588 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_MAX_BUFFER_Marshal") [flags 0x1]  <function_decl 0x7fd46613e360 TSS_TPM2B_MAX_BUFFER_Marshal>) [0 TSS_TPM2B_MAX_BUFFER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:588 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:588 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:588 -1
     (nil))
(code_label 58 57 59 9 172 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13688 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:590 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13688 ])) tssmarshal.c:590 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:591 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:591 -1
     (nil))

;; Function TSS_Certify_In_Marshal (TSS_Certify_In_Marshal, funcdef_no=35, decl_uid=4029, cgraph_uid=35, symbol_order=35)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:594 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:594 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:594 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:594 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:595 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:596 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:596 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13689 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:597 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:597 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:597 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:597 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:597 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:597 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:597 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13689 ])) tssmarshal.c:597 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:597 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:597 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:597 -1
     (nil))
(code_label 24 23 25 5 175 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:599 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:599 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:600 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13689 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:600 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:600 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:600 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:600 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:600 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:600 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:600 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13689 ])) tssmarshal.c:600 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:600 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:600 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:600 -1
     (nil))
(code_label 41 40 42 7 176 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:602 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:602 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:603 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13690 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:603 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:603 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:603 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:603 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:603 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:603 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:603 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13690 ])) tssmarshal.c:603 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466137e58 TSS_TPM2B_DATA_Marshal>) [0 TSS_TPM2B_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:603 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:603 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:603 -1
     (nil))
(code_label 58 57 59 9 177 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:605 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:605 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:606 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13691 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 140 [0x8c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:606 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 140 [0x8c]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:606 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:606 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:606 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:606 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:606 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:606 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13691 ])) tssmarshal.c:606 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_SIG_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd46615ed80 TSS_TPMT_SIG_SCHEME_Marshal>) [0 TSS_TPMT_SIG_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:606 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:606 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:606 -1
     (nil))
(code_label 75 74 76 11 178 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.13692 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:608 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13692 ])) tssmarshal.c:608 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:609 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:609 -1
     (nil))

;; Function TSS_CertifyCreation_In_Marshal (TSS_CertifyCreation_In_Marshal, funcdef_no=36, decl_uid=4034, cgraph_uid=36, symbol_order=36)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 16 into block 15...
Merged blocks 15 and 16.
Merged 15 and 16 without moving.
Removing jump 115.
Merging block 17 into block 15...
Merged blocks 15 and 17.
Merged 15 and 17 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:612 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:612 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:612 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:612 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:613 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:614 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:614 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13693 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:615 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:615 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:615 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:615 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 95)) tssmarshal.c:615 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:615 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:615 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13693 ])) tssmarshal.c:615 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:615 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:615 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:615 -1
     (nil))
(code_label 24 23 25 5 181 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:617 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:617 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:618 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13693 ])
                (plus:DI (reg/f:DI 99)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:618 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:618 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:618 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:618 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 100)) tssmarshal.c:618 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:618 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:618 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13693 ])) tssmarshal.c:618 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:618 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:618 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:618 -1
     (nil))
(code_label 41 40 42 7 182 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:620 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:620 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:621 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13694 ])
                (plus:DI (reg/f:DI 104)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:621 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:621 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:621 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:621 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 105)) tssmarshal.c:621 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 106)) tssmarshal.c:621 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 107)) tssmarshal.c:621 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13694 ])) tssmarshal.c:621 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466137e58 TSS_TPM2B_DATA_Marshal>) [0 TSS_TPM2B_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:621 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 108)
        (reg:SI 0 ax)) tssmarshal.c:621 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 108)) tssmarshal.c:621 -1
     (nil))
(code_label 58 57 59 9 183 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:623 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:623 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:624 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13695 ])
                (plus:DI (reg/f:DI 109)
                    (const_int 140 [0x8c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:624 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 140 [0x8c]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:624 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:624 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:624 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 110)) tssmarshal.c:624 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 111)) tssmarshal.c:624 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 112)) tssmarshal.c:624 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13695 ])) tssmarshal.c:624 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:624 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 113)
        (reg:SI 0 ax)) tssmarshal.c:624 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 113)) tssmarshal.c:624 -1
     (nil))
(code_label 75 74 76 11 184 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:626 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:626 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:627 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.13696 ])
                (plus:DI (reg/f:DI 114)
                    (const_int 270 [0x10e])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:627 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 270 [0x10e]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:627 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:627 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:627 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 115)) tssmarshal.c:627 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 116)) tssmarshal.c:627 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 117)) tssmarshal.c:627 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.13696 ])) tssmarshal.c:627 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_SIG_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd46615ed80 TSS_TPMT_SIG_SCHEME_Marshal>) [0 TSS_TPMT_SIG_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:627 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 118)
        (reg:SI 0 ax)) tssmarshal.c:627 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 118)) tssmarshal.c:627 -1
     (nil))
(code_label 92 91 93 13 185 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:629 -1
     (nil))
(jump_insn 95 94 96 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 109)
            (pc))) tssmarshal.c:629 -1
     (nil)
 -> 109)
(note 96 95 97 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 14 (set (reg/f:DI 119)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:630 -1
     (nil))
(insn 98 97 99 14 (parallel [
            (set (reg/f:DI 92 [ D.13697 ])
                (plus:DI (reg/f:DI 119)
                    (const_int 276 [0x114])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:630 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 276 [0x114]))
        (nil)))
(insn 99 98 100 14 (set (reg:DI 120)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:630 -1
     (nil))
(insn 100 99 101 14 (set (reg:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:630 -1
     (nil))
(insn 101 100 102 14 (set (reg:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:630 -1
     (nil))
(insn 102 101 103 14 (set (reg:DI 2 cx)
        (reg:DI 120)) tssmarshal.c:630 -1
     (nil))
(insn 103 102 104 14 (set (reg:DI 1 dx)
        (reg:DI 121)) tssmarshal.c:630 -1
     (nil))
(insn 104 103 105 14 (set (reg:DI 4 si)
        (reg:DI 122)) tssmarshal.c:630 -1
     (nil))
(insn 105 104 106 14 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.13697 ])) tssmarshal.c:630 -1
     (nil))
(call_insn 106 105 107 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_TK_CREATION_Marshal") [flags 0x1]  <function_decl 0x7fd46613e870 TSS_TPMT_TK_CREATION_Marshal>) [0 TSS_TPMT_TK_CREATION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:630 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 107 106 108 14 (set (reg:SI 123)
        (reg:SI 0 ax)) tssmarshal.c:630 -1
     (nil))
(insn 108 107 109 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 123)) tssmarshal.c:630 -1
     (nil))
(code_label 109 108 110 15 186 "" [1 uses])
(note 110 109 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 114 15 (set (reg:SI 93 [ D.13698 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:632 -1
     (nil))
(insn 114 111 118 15 (set (reg:SI 94 [ <retval> ])
        (reg:SI 93 [ D.13698 ])) tssmarshal.c:632 -1
     (nil))
(insn 118 114 119 15 (set (reg/i:SI 0 ax)
        (reg:SI 94 [ <retval> ])) tssmarshal.c:633 -1
     (nil))
(insn 119 118 0 15 (use (reg/i:SI 0 ax)) tssmarshal.c:633 -1
     (nil))

;; Function TSS_Quote_In_Marshal (TSS_Quote_In_Marshal, funcdef_no=37, decl_uid=4039, cgraph_uid=37, symbol_order=37)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:636 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:636 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:636 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:636 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:637 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:638 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:638 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13699 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:639 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:639 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:639 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:639 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:639 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:639 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:639 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13699 ])) tssmarshal.c:639 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:639 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:639 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:639 -1
     (nil))
(code_label 24 23 25 5 189 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:641 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:641 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:642 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13700 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:642 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:642 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:642 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:642 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:642 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:642 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:642 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13700 ])) tssmarshal.c:642 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466137e58 TSS_TPM2B_DATA_Marshal>) [0 TSS_TPM2B_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:642 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:642 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:642 -1
     (nil))
(code_label 41 40 42 7 190 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:644 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:644 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:645 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13701 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 136 [0x88])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:645 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 136 [0x88]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:645 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:645 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:645 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:645 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:645 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:645 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13701 ])) tssmarshal.c:645 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_SIG_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd46615ed80 TSS_TPMT_SIG_SCHEME_Marshal>) [0 TSS_TPMT_SIG_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:645 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:645 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:645 -1
     (nil))
(code_label 58 57 59 9 191 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:647 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:647 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:648 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13702 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 144 [0x90])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:648 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 144 [0x90]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:648 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:648 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:648 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:648 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:648 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:648 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13702 ])) tssmarshal.c:648 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_PCR_SELECTION_Marshal") [flags 0x1]  <function_decl 0x7fd466148438 TSS_TPML_PCR_SELECTION_Marshal>) [0 TSS_TPML_PCR_SELECTION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:648 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:648 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:648 -1
     (nil))
(code_label 75 74 76 11 192 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.13703 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:650 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13703 ])) tssmarshal.c:650 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:651 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:651 -1
     (nil))

;; Function TSS_GetSessionAuditDigest_In_Marshal (TSS_GetSessionAuditDigest_In_Marshal, funcdef_no=38, decl_uid=4044, cgraph_uid=38, symbol_order=38)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 14 into block 13...
Merged blocks 13 and 14.
Merged 13 and 14 without moving.
Removing jump 98.
Merging block 15 into block 13...
Merged blocks 13 and 15.
Merged 13 and 15 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:654 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:654 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:654 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:654 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:655 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:656 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:656 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13704 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:657 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:657 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:657 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:657 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 94)) tssmarshal.c:657 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:657 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 96)) tssmarshal.c:657 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13704 ])) tssmarshal.c:657 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_ENDORSEMENT_Marshal") [flags 0x1]  <function_decl 0x7fd46612cd80 TSS_TPMI_RH_ENDORSEMENT_Marshal>) [0 TSS_TPMI_RH_ENDORSEMENT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:657 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 97)
        (reg:SI 0 ax)) tssmarshal.c:657 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 97)) tssmarshal.c:657 -1
     (nil))
(code_label 24 23 25 5 195 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:659 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:659 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:660 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13705 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:660 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:660 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:660 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:660 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:660 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:660 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:660 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13705 ])) tssmarshal.c:660 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:660 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:660 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:660 -1
     (nil))
(code_label 41 40 42 7 196 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:662 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:662 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:663 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13706 ])
                (plus:DI (reg/f:DI 103)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:663 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:663 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:663 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:663 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 104)) tssmarshal.c:663 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 105)) tssmarshal.c:663 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 106)) tssmarshal.c:663 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13706 ])) tssmarshal.c:663 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_HMAC_Marshal") [flags 0x1]  <function_decl 0x7fd46612c798 TSS_TPMI_SH_HMAC_Marshal>) [0 TSS_TPMI_SH_HMAC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:663 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 107)
        (reg:SI 0 ax)) tssmarshal.c:663 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 107)) tssmarshal.c:663 -1
     (nil))
(code_label 58 57 59 9 197 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:665 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:665 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:666 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13707 ])
                (plus:DI (reg/f:DI 108)
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:666 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 12 [0xc]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:666 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:666 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:666 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:666 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:666 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:666 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13707 ])) tssmarshal.c:666 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466137e58 TSS_TPM2B_DATA_Marshal>) [0 TSS_TPM2B_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:666 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 112)
        (reg:SI 0 ax)) tssmarshal.c:666 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 112)) tssmarshal.c:666 -1
     (nil))
(code_label 75 74 76 11 198 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:668 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:668 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:669 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.13708 ])
                (plus:DI (reg/f:DI 113)
                    (const_int 144 [0x90])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:669 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 144 [0x90]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:669 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:669 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:669 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 114)) tssmarshal.c:669 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 115)) tssmarshal.c:669 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 116)) tssmarshal.c:669 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.13708 ])) tssmarshal.c:669 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_SIG_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd46615ed80 TSS_TPMT_SIG_SCHEME_Marshal>) [0 TSS_TPMT_SIG_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:669 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 117)
        (reg:SI 0 ax)) tssmarshal.c:669 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 117)) tssmarshal.c:669 -1
     (nil))
(code_label 92 91 93 13 199 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 97 13 (set (reg:SI 92 [ D.13709 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:671 -1
     (nil))
(insn 97 94 101 13 (set (reg:SI 93 [ <retval> ])
        (reg:SI 92 [ D.13709 ])) tssmarshal.c:671 -1
     (nil))
(insn 101 97 102 13 (set (reg/i:SI 0 ax)
        (reg:SI 93 [ <retval> ])) tssmarshal.c:672 -1
     (nil))
(insn 102 101 0 13 (use (reg/i:SI 0 ax)) tssmarshal.c:672 -1
     (nil))

;; Function TSS_GetCommandAuditDigest_In_Marshal (TSS_GetCommandAuditDigest_In_Marshal, funcdef_no=39, decl_uid=4049, cgraph_uid=39, symbol_order=39)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:675 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:675 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:675 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:675 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:676 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:677 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:677 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13710 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:678 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:678 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:678 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:678 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:678 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:678 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:678 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13710 ])) tssmarshal.c:678 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_ENDORSEMENT_Marshal") [flags 0x1]  <function_decl 0x7fd46612cd80 TSS_TPMI_RH_ENDORSEMENT_Marshal>) [0 TSS_TPMI_RH_ENDORSEMENT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:678 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:678 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:678 -1
     (nil))
(code_label 24 23 25 5 202 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:680 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:680 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:681 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13711 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:681 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:681 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:681 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:681 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:681 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:681 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:681 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13711 ])) tssmarshal.c:681 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:681 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:681 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:681 -1
     (nil))
(code_label 41 40 42 7 203 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:683 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:683 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:684 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13712 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:684 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:684 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:684 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:684 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:684 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:684 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:684 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13712 ])) tssmarshal.c:684 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466137e58 TSS_TPM2B_DATA_Marshal>) [0 TSS_TPM2B_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:684 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:684 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:684 -1
     (nil))
(code_label 58 57 59 9 204 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:686 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:686 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:687 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13713 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 140 [0x8c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:687 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 140 [0x8c]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:687 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:687 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:687 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:687 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:687 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:687 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13713 ])) tssmarshal.c:687 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_SIG_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd46615ed80 TSS_TPMT_SIG_SCHEME_Marshal>) [0 TSS_TPMT_SIG_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:687 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:687 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:687 -1
     (nil))
(code_label 75 74 76 11 205 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.13714 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:689 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13714 ])) tssmarshal.c:689 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:690 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:690 -1
     (nil))

;; Function TSS_GetTime_In_Marshal (TSS_GetTime_In_Marshal, funcdef_no=40, decl_uid=4054, cgraph_uid=40, symbol_order=40)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:693 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:693 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:693 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:693 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:694 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:695 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:695 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13715 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:696 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:696 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:696 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:696 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:696 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:696 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:696 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13715 ])) tssmarshal.c:696 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_ENDORSEMENT_Marshal") [flags 0x1]  <function_decl 0x7fd46612cd80 TSS_TPMI_RH_ENDORSEMENT_Marshal>) [0 TSS_TPMI_RH_ENDORSEMENT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:696 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:696 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:696 -1
     (nil))
(code_label 24 23 25 5 208 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:698 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:698 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:699 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13716 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:699 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:699 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:699 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:699 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:699 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:699 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:699 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13716 ])) tssmarshal.c:699 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:699 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:699 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:699 -1
     (nil))
(code_label 41 40 42 7 209 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:701 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:701 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:702 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13717 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:702 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:702 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:702 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:702 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:702 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:702 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:702 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13717 ])) tssmarshal.c:702 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466137e58 TSS_TPM2B_DATA_Marshal>) [0 TSS_TPM2B_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:702 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:702 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:702 -1
     (nil))
(code_label 58 57 59 9 210 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:704 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:704 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:705 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13718 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 140 [0x8c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:705 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 140 [0x8c]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:705 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:705 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:705 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:705 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:705 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:705 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13718 ])) tssmarshal.c:705 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_SIG_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd46615ed80 TSS_TPMT_SIG_SCHEME_Marshal>) [0 TSS_TPMT_SIG_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:705 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:705 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:705 -1
     (nil))
(code_label 75 74 76 11 211 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.13719 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:707 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13719 ])) tssmarshal.c:707 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:708 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:708 -1
     (nil))

;; Function TSS_Commit_In_Marshal (TSS_Commit_In_Marshal, funcdef_no=41, decl_uid=4059, cgraph_uid=41, symbol_order=41)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:711 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:711 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:711 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:711 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:712 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:713 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:713 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13720 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:714 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:714 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:714 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:714 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:714 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:714 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:714 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13720 ])) tssmarshal.c:714 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:714 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:714 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:714 -1
     (nil))
(code_label 24 23 25 5 214 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:716 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:716 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:717 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13721 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:717 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:717 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:717 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:717 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:717 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:717 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:717 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13721 ])) tssmarshal.c:717 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ECC_POINT_Marshal") [flags 0x1]  <function_decl 0x7fd4661710d8 TSS_TPM2B_ECC_POINT_Marshal>) [0 TSS_TPM2B_ECC_POINT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:717 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:717 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:717 -1
     (nil))
(code_label 41 40 42 7 215 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:719 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:719 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:720 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13722 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 106 [0x6a])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:720 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 106 [0x6a]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:720 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:720 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:720 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:720 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:720 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:720 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13722 ])) tssmarshal.c:720 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_SENSITIVE_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466153e58 TSS_TPM2B_SENSITIVE_DATA_Marshal>) [0 TSS_TPM2B_SENSITIVE_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:720 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:720 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:720 -1
     (nil))
(code_label 58 57 59 9 216 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:722 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:722 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:723 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13723 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 236 [0xec])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:723 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 236 [0xec]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:723 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:723 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:723 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:723 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:723 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:723 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13723 ])) tssmarshal.c:723 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ECC_PARAMETER_Marshal") [flags 0x1]  <function_decl 0x7fd466167e58 TSS_TPM2B_ECC_PARAMETER_Marshal>) [0 TSS_TPM2B_ECC_PARAMETER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:723 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:723 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:723 -1
     (nil))
(code_label 75 74 76 11 217 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.13724 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:725 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13724 ])) tssmarshal.c:725 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:726 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:726 -1
     (nil))

;; Function TSS_EC_Ephemeral_In_Marshal (TSS_EC_Ephemeral_In_Marshal, funcdef_no=42, decl_uid=4064, cgraph_uid=42, symbol_order=42)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:729 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:729 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:729 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:729 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:730 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:731 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:731 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13725 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:732 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:732 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:732 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:732 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:732 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:732 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:732 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13725 ])) tssmarshal.c:732 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ECC_CURVE_Marshal") [flags 0x1]  <function_decl 0x7fd466171288 TSS_TPMI_ECC_CURVE_Marshal>) [0 TSS_TPMI_ECC_CURVE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:732 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:732 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:732 -1
     (nil))
(code_label 24 23 25 5 220 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13726 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:734 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13726 ])) tssmarshal.c:734 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:735 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:735 -1
     (nil))

;; Function TSS_VerifySignature_In_Marshal (TSS_VerifySignature_In_Marshal, funcdef_no=43, decl_uid=4069, cgraph_uid=43, symbol_order=43)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:738 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:738 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:738 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:738 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:739 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:740 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:740 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13727 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:741 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:741 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:741 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:741 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:741 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:741 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:741 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13727 ])) tssmarshal.c:741 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:741 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:741 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:741 -1
     (nil))
(code_label 24 23 25 5 223 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:743 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:743 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:744 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13728 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:744 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:744 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:744 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:744 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:744 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:744 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:744 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13728 ])) tssmarshal.c:744 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:744 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:744 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:744 -1
     (nil))
(code_label 41 40 42 7 224 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:746 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:746 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:747 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13729 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 134 [0x86])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:747 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 134 [0x86]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:747 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:747 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:747 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:747 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:747 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:747 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13729 ])) tssmarshal.c:747 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_SIGNATURE_Marshal") [flags 0x1]  <function_decl 0x7fd466171ca8 TSS_TPMT_SIGNATURE_Marshal>) [0 TSS_TPMT_SIGNATURE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:747 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:747 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:747 -1
     (nil))
(code_label 58 57 59 9 225 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13730 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:749 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13730 ])) tssmarshal.c:749 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:750 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:750 -1
     (nil))

;; Function TSS_Sign_In_Marshal (TSS_Sign_In_Marshal, funcdef_no=44, decl_uid=4074, cgraph_uid=44, symbol_order=44)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:753 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:753 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:753 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:753 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:754 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:755 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:755 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13731 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:756 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:756 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:756 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:756 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:756 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:756 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:756 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13731 ])) tssmarshal.c:756 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:756 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:756 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:756 -1
     (nil))
(code_label 24 23 25 5 228 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:758 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:758 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:759 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13732 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:759 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:759 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:759 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:759 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:759 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:759 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:759 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13732 ])) tssmarshal.c:759 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:759 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:759 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:759 -1
     (nil))
(code_label 41 40 42 7 229 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:761 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:761 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:762 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13733 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 134 [0x86])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:762 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 134 [0x86]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:762 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:762 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:762 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:762 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:762 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:762 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13733 ])) tssmarshal.c:762 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_SIG_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd46615ed80 TSS_TPMT_SIG_SCHEME_Marshal>) [0 TSS_TPMT_SIG_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:762 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:762 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:762 -1
     (nil))
(code_label 58 57 59 9 230 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:764 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:764 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:765 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13734 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 140 [0x8c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:765 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 140 [0x8c]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:765 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:765 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:765 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:765 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:765 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:765 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13734 ])) tssmarshal.c:765 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_TK_HASHCHECK_Marshal") [flags 0x1]  <function_decl 0x7fd46613eaf8 TSS_TPMT_TK_HASHCHECK_Marshal>) [0 TSS_TPMT_TK_HASHCHECK_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:765 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:765 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:765 -1
     (nil))
(code_label 75 74 76 11 231 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.13735 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:767 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13735 ])) tssmarshal.c:767 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:768 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:768 -1
     (nil))

;; Function TSS_SetCommandCodeAuditStatus_In_Marshal (TSS_SetCommandCodeAuditStatus_In_Marshal, funcdef_no=45, decl_uid=4079, cgraph_uid=45, symbol_order=45)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:771 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:771 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:771 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:771 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:772 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:773 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:773 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13736 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:774 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:774 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:774 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:774 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:774 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:774 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:774 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13736 ])) tssmarshal.c:774 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_PROVISION_Marshal") [flags 0x1]  <function_decl 0x7fd46612ce58 TSS_TPMI_RH_PROVISION_Marshal>) [0 TSS_TPMI_RH_PROVISION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:774 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:774 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:774 -1
     (nil))
(code_label 24 23 25 5 234 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:776 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:776 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:777 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13737 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:777 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:777 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:777 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:777 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:777 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:777 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:777 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13737 ])) tssmarshal.c:777 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:777 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:777 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:777 -1
     (nil))
(code_label 41 40 42 7 235 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:779 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:779 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:780 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13738 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:780 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:780 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:780 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:780 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:780 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:780 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:780 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13738 ])) tssmarshal.c:780 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_CC_Marshal") [flags 0x1]  <function_decl 0x7fd46613ee58 TSS_TPML_CC_Marshal>) [0 TSS_TPML_CC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:780 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:780 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:780 -1
     (nil))
(code_label 58 57 59 9 236 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:782 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:782 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:783 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13738 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 2052 [0x804])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:783 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2052 [0x804]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:783 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:783 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:783 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:783 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:783 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:783 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13738 ])) tssmarshal.c:783 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_CC_Marshal") [flags 0x1]  <function_decl 0x7fd46613ee58 TSS_TPML_CC_Marshal>) [0 TSS_TPML_CC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:783 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:783 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:783 -1
     (nil))
(code_label 75 74 76 11 237 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.13739 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:785 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13739 ])) tssmarshal.c:785 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:786 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:786 -1
     (nil))

;; Function TSS_PCR_Extend_In_Marshal (TSS_PCR_Extend_In_Marshal, funcdef_no=46, decl_uid=4084, cgraph_uid=46, symbol_order=46)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:789 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:789 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:789 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:789 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:790 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:791 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:791 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13740 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:792 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:792 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:792 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:792 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:792 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:792 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:792 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13740 ])) tssmarshal.c:792 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_PCR_Marshal") [flags 0x1]  <function_decl 0x7fd46612c5e8 TSS_TPMI_DH_PCR_Marshal>) [0 TSS_TPMI_DH_PCR_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:792 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:792 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:792 -1
     (nil))
(code_label 24 23 25 5 240 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:794 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:794 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:795 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13741 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:795 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:795 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:795 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:795 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:795 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:795 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:795 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13741 ])) tssmarshal.c:795 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_DIGEST_VALUES_Marshal") [flags 0x1]  <function_decl 0x7fd466148360 TSS_TPML_DIGEST_VALUES_Marshal>) [0 TSS_TPML_DIGEST_VALUES_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:795 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:795 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:795 -1
     (nil))
(code_label 41 40 42 7 241 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13742 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:797 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13742 ])) tssmarshal.c:797 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:798 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:798 -1
     (nil))

;; Function TSS_PCR_Event_In_Marshal (TSS_PCR_Event_In_Marshal, funcdef_no=47, decl_uid=4089, cgraph_uid=47, symbol_order=47)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:801 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:801 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:801 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:801 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:802 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:803 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:803 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13743 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:804 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:804 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:804 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:804 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:804 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:804 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:804 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13743 ])) tssmarshal.c:804 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_PCR_Marshal") [flags 0x1]  <function_decl 0x7fd46612c5e8 TSS_TPMI_DH_PCR_Marshal>) [0 TSS_TPMI_DH_PCR_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:804 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:804 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:804 -1
     (nil))
(code_label 24 23 25 5 244 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:806 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:806 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:807 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13744 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:807 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:807 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:807 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:807 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:807 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:807 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:807 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13744 ])) tssmarshal.c:807 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_EVENT_Marshal") [flags 0x1]  <function_decl 0x7fd46613e288 TSS_TPM2B_EVENT_Marshal>) [0 TSS_TPM2B_EVENT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:807 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:807 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:807 -1
     (nil))
(code_label 41 40 42 7 245 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13745 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:809 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13745 ])) tssmarshal.c:809 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:810 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:810 -1
     (nil))

;; Function TSS_PCR_Read_In_Marshal (TSS_PCR_Read_In_Marshal, funcdef_no=48, decl_uid=4094, cgraph_uid=48, symbol_order=48)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:813 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:813 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:813 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:813 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:814 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:815 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:815 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13746 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:816 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:816 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:816 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:816 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:816 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:816 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:816 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13746 ])) tssmarshal.c:816 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_PCR_SELECTION_Marshal") [flags 0x1]  <function_decl 0x7fd466148438 TSS_TPML_PCR_SELECTION_Marshal>) [0 TSS_TPML_PCR_SELECTION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:816 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:816 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:816 -1
     (nil))
(code_label 24 23 25 5 248 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13747 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:818 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13747 ])) tssmarshal.c:818 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:819 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:819 -1
     (nil))

;; Function TSS_PCR_Allocate_In_Marshal (TSS_PCR_Allocate_In_Marshal, funcdef_no=49, decl_uid=4099, cgraph_uid=49, symbol_order=49)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:822 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:822 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:822 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:822 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:823 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:824 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:824 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13748 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:825 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:825 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:825 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:825 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:825 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:825 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:825 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13748 ])) tssmarshal.c:825 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_PLATFORM_Marshal") [flags 0x1]  <function_decl 0x7fd46612cca8 TSS_TPMI_RH_PLATFORM_Marshal>) [0 TSS_TPMI_RH_PLATFORM_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:825 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:825 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:825 -1
     (nil))
(code_label 24 23 25 5 251 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:827 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:827 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:828 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13749 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:828 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:828 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:828 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:828 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:828 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:828 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:828 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13749 ])) tssmarshal.c:828 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_PCR_SELECTION_Marshal") [flags 0x1]  <function_decl 0x7fd466148438 TSS_TPML_PCR_SELECTION_Marshal>) [0 TSS_TPML_PCR_SELECTION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:828 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:828 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:828 -1
     (nil))
(code_label 41 40 42 7 252 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13750 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:830 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13750 ])) tssmarshal.c:830 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:831 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:831 -1
     (nil))

;; Function TSS_PCR_SetAuthPolicy_In_Marshal (TSS_PCR_SetAuthPolicy_In_Marshal, funcdef_no=50, decl_uid=4104, cgraph_uid=50, symbol_order=50)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:834 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:834 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:834 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:834 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:835 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:836 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:836 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13751 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:837 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:837 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:837 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:837 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:837 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:837 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:837 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13751 ])) tssmarshal.c:837 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_PLATFORM_Marshal") [flags 0x1]  <function_decl 0x7fd46612cca8 TSS_TPMI_RH_PLATFORM_Marshal>) [0 TSS_TPMI_RH_PLATFORM_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:837 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:837 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:837 -1
     (nil))
(code_label 24 23 25 5 255 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:839 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:839 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:840 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13752 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:840 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:840 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:840 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:840 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:840 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:840 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:840 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13752 ])) tssmarshal.c:840 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:840 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:840 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:840 -1
     (nil))
(code_label 41 40 42 7 256 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:842 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:842 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:843 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13753 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 134 [0x86])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:843 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 134 [0x86]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:843 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:843 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:843 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:843 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:843 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:843 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13753 ])) tssmarshal.c:843 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:843 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:843 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:843 -1
     (nil))
(code_label 58 57 59 9 257 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:845 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:845 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:846 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13754 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 136 [0x88])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:846 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 136 [0x88]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:846 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:846 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:846 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:846 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:846 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:846 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13754 ])) tssmarshal.c:846 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_PCR_Marshal") [flags 0x1]  <function_decl 0x7fd46612c5e8 TSS_TPMI_DH_PCR_Marshal>) [0 TSS_TPMI_DH_PCR_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:846 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:846 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:846 -1
     (nil))
(code_label 75 74 76 11 258 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.13755 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:848 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13755 ])) tssmarshal.c:848 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:849 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:849 -1
     (nil))

;; Function TSS_PCR_SetAuthValue_In_Marshal (TSS_PCR_SetAuthValue_In_Marshal, funcdef_no=51, decl_uid=4109, cgraph_uid=51, symbol_order=51)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:852 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:852 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:852 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:852 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:853 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:854 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:854 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13756 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:855 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:855 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:855 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:855 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:855 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:855 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:855 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13756 ])) tssmarshal.c:855 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_PCR_Marshal") [flags 0x1]  <function_decl 0x7fd46612c5e8 TSS_TPMI_DH_PCR_Marshal>) [0 TSS_TPMI_DH_PCR_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:855 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:855 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:855 -1
     (nil))
(code_label 24 23 25 5 261 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:857 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:857 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:858 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13757 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:858 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:858 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:858 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:858 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:858 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:858 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:858 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13757 ])) tssmarshal.c:858 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:858 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:858 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:858 -1
     (nil))
(code_label 41 40 42 7 262 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13758 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:860 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13758 ])) tssmarshal.c:860 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:861 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:861 -1
     (nil))

;; Function TSS_PCR_Reset_In_Marshal (TSS_PCR_Reset_In_Marshal, funcdef_no=52, decl_uid=4114, cgraph_uid=52, symbol_order=52)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:864 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:864 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:864 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:864 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:865 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:866 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:866 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13759 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:867 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:867 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:867 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:867 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:867 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:867 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:867 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13759 ])) tssmarshal.c:867 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_PCR_Marshal") [flags 0x1]  <function_decl 0x7fd46612c5e8 TSS_TPMI_DH_PCR_Marshal>) [0 TSS_TPMI_DH_PCR_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:867 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:867 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:867 -1
     (nil))
(code_label 24 23 25 5 265 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13760 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:869 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13760 ])) tssmarshal.c:869 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:870 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:870 -1
     (nil))

;; Function TSS_PolicySigned_In_Marshal (TSS_PolicySigned_In_Marshal, funcdef_no=53, decl_uid=4119, cgraph_uid=53, symbol_order=53)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 18 into block 17...
Merged blocks 17 and 18.
Merged 17 and 18 without moving.
Removing jump 132.
Merging block 19 into block 17...
Merged blocks 17 and 19.
Merged 17 and 19 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:873 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:873 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:873 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:873 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:874 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:875 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:875 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13761 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:876 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:876 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:876 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:876 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:876 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:876 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:876 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13761 ])) tssmarshal.c:876 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:876 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:876 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:876 -1
     (nil))
(code_label 24 23 25 5 268 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:878 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:878 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:879 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13762 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:879 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:879 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:879 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:879 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 101)) tssmarshal.c:879 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 102)) tssmarshal.c:879 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 103)) tssmarshal.c:879 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13762 ])) tssmarshal.c:879 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:879 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 104)
        (reg:SI 0 ax)) tssmarshal.c:879 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 104)) tssmarshal.c:879 -1
     (nil))
(code_label 41 40 42 7 269 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:881 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:881 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:882 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13763 ])
                (plus:DI (reg/f:DI 105)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:882 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:882 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:882 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:882 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 106)) tssmarshal.c:882 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 107)) tssmarshal.c:882 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 108)) tssmarshal.c:882 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13763 ])) tssmarshal.c:882 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NONCE_Marshal") [flags 0x1]  <function_decl 0x7fd46613e000 TSS_TPM2B_NONCE_Marshal>) [0 TSS_TPM2B_NONCE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:882 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 109)
        (reg:SI 0 ax)) tssmarshal.c:882 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 109)) tssmarshal.c:882 -1
     (nil))
(code_label 58 57 59 9 270 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:884 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:884 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:885 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13764 ])
                (plus:DI (reg/f:DI 110)
                    (const_int 138 [0x8a])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:885 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 138 [0x8a]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:885 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:885 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:885 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 111)) tssmarshal.c:885 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 112)) tssmarshal.c:885 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 113)) tssmarshal.c:885 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13764 ])) tssmarshal.c:885 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:885 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 114)
        (reg:SI 0 ax)) tssmarshal.c:885 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 114)) tssmarshal.c:885 -1
     (nil))
(code_label 75 74 76 11 271 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:887 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:887 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:888 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.13763 ])
                (plus:DI (reg/f:DI 115)
                    (const_int 268 [0x10c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:888 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 268 [0x10c]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:888 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:888 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 118)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:888 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 116)) tssmarshal.c:888 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 117)) tssmarshal.c:888 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 118)) tssmarshal.c:888 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.13763 ])) tssmarshal.c:888 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NONCE_Marshal") [flags 0x1]  <function_decl 0x7fd46613e000 TSS_TPM2B_NONCE_Marshal>) [0 TSS_TPM2B_NONCE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:888 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 119)
        (reg:SI 0 ax)) tssmarshal.c:888 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 119)) tssmarshal.c:888 -1
     (nil))
(code_label 92 91 93 13 272 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:890 -1
     (nil))
(jump_insn 95 94 96 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 109)
            (pc))) tssmarshal.c:890 -1
     (nil)
 -> 109)
(note 96 95 97 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 14 (set (reg/f:DI 120)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:891 -1
     (nil))
(insn 98 97 99 14 (parallel [
            (set (reg/f:DI 92 [ D.13765 ])
                (plus:DI (reg/f:DI 120)
                    (const_int 400 [0x190])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:891 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 400 [0x190]))
        (nil)))
(insn 99 98 100 14 (set (reg:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:891 -1
     (nil))
(insn 100 99 101 14 (set (reg:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:891 -1
     (nil))
(insn 101 100 102 14 (set (reg:DI 123)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:891 -1
     (nil))
(insn 102 101 103 14 (set (reg:DI 2 cx)
        (reg:DI 121)) tssmarshal.c:891 -1
     (nil))
(insn 103 102 104 14 (set (reg:DI 1 dx)
        (reg:DI 122)) tssmarshal.c:891 -1
     (nil))
(insn 104 103 105 14 (set (reg:DI 4 si)
        (reg:DI 123)) tssmarshal.c:891 -1
     (nil))
(insn 105 104 106 14 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.13765 ])) tssmarshal.c:891 -1
     (nil))
(call_insn 106 105 107 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_INT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cca8 TSS_INT32_Marshal>) [0 TSS_INT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:891 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 107 106 108 14 (set (reg:SI 124)
        (reg:SI 0 ax)) tssmarshal.c:891 -1
     (nil))
(insn 108 107 109 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 124)) tssmarshal.c:891 -1
     (nil))
(code_label 109 108 110 15 273 "" [1 uses])
(note 110 109 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:893 -1
     (nil))
(jump_insn 112 111 113 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 126)
            (pc))) tssmarshal.c:893 -1
     (nil)
 -> 126)
(note 113 112 114 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 115 16 (set (reg/f:DI 125)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:894 -1
     (nil))
(insn 115 114 116 16 (parallel [
            (set (reg/f:DI 93 [ D.13766 ])
                (plus:DI (reg/f:DI 125)
                    (const_int 404 [0x194])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:894 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 404 [0x194]))
        (nil)))
(insn 116 115 117 16 (set (reg:DI 126)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:894 -1
     (nil))
(insn 117 116 118 16 (set (reg:DI 127)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:894 -1
     (nil))
(insn 118 117 119 16 (set (reg:DI 128)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:894 -1
     (nil))
(insn 119 118 120 16 (set (reg:DI 2 cx)
        (reg:DI 126)) tssmarshal.c:894 -1
     (nil))
(insn 120 119 121 16 (set (reg:DI 1 dx)
        (reg:DI 127)) tssmarshal.c:894 -1
     (nil))
(insn 121 120 122 16 (set (reg:DI 4 si)
        (reg:DI 128)) tssmarshal.c:894 -1
     (nil))
(insn 122 121 123 16 (set (reg:DI 5 di)
        (reg/f:DI 93 [ D.13766 ])) tssmarshal.c:894 -1
     (nil))
(call_insn 123 122 124 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_SIGNATURE_Marshal") [flags 0x1]  <function_decl 0x7fd466171ca8 TSS_TPMT_SIGNATURE_Marshal>) [0 TSS_TPMT_SIGNATURE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:894 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 124 123 125 16 (set (reg:SI 129)
        (reg:SI 0 ax)) tssmarshal.c:894 -1
     (nil))
(insn 125 124 126 16 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 129)) tssmarshal.c:894 -1
     (nil))
(code_label 126 125 127 17 274 "" [1 uses])
(note 127 126 128 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 128 127 131 17 (set (reg:SI 94 [ D.13767 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:896 -1
     (nil))
(insn 131 128 135 17 (set (reg:SI 95 [ <retval> ])
        (reg:SI 94 [ D.13767 ])) tssmarshal.c:896 -1
     (nil))
(insn 135 131 136 17 (set (reg/i:SI 0 ax)
        (reg:SI 95 [ <retval> ])) tssmarshal.c:897 -1
     (nil))
(insn 136 135 0 17 (use (reg/i:SI 0 ax)) tssmarshal.c:897 -1
     (nil))

;; Function TSS_PolicySecret_In_Marshal (TSS_PolicySecret_In_Marshal, funcdef_no=54, decl_uid=4124, cgraph_uid=54, symbol_order=54)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 16 into block 15...
Merged blocks 15 and 16.
Merged 15 and 16 without moving.
Removing jump 115.
Merging block 17 into block 15...
Merged blocks 15 and 17.
Merged 15 and 17 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:900 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:900 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:900 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:900 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:901 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:902 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:902 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13768 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:903 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:903 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:903 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:903 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 95)) tssmarshal.c:903 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:903 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:903 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13768 ])) tssmarshal.c:903 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_ENTITY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c510 TSS_TPMI_DH_ENTITY_Marshal>) [0 TSS_TPMI_DH_ENTITY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:903 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:903 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:903 -1
     (nil))
(code_label 24 23 25 5 277 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:905 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:905 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:906 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13769 ])
                (plus:DI (reg/f:DI 99)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:906 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:906 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:906 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:906 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 100)) tssmarshal.c:906 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:906 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:906 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13769 ])) tssmarshal.c:906 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:906 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:906 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:906 -1
     (nil))
(code_label 41 40 42 7 278 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:908 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:908 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:909 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13770 ])
                (plus:DI (reg/f:DI 104)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:909 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:909 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:909 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:909 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 105)) tssmarshal.c:909 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 106)) tssmarshal.c:909 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 107)) tssmarshal.c:909 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13770 ])) tssmarshal.c:909 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NONCE_Marshal") [flags 0x1]  <function_decl 0x7fd46613e000 TSS_TPM2B_NONCE_Marshal>) [0 TSS_TPM2B_NONCE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:909 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 108)
        (reg:SI 0 ax)) tssmarshal.c:909 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 108)) tssmarshal.c:909 -1
     (nil))
(code_label 58 57 59 9 279 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:911 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:911 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:912 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13771 ])
                (plus:DI (reg/f:DI 109)
                    (const_int 138 [0x8a])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:912 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 138 [0x8a]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:912 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:912 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:912 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 110)) tssmarshal.c:912 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 111)) tssmarshal.c:912 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 112)) tssmarshal.c:912 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13771 ])) tssmarshal.c:912 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:912 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 113)
        (reg:SI 0 ax)) tssmarshal.c:912 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 113)) tssmarshal.c:912 -1
     (nil))
(code_label 75 74 76 11 280 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:914 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:914 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:915 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.13770 ])
                (plus:DI (reg/f:DI 114)
                    (const_int 268 [0x10c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:915 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 268 [0x10c]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:915 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:915 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:915 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 115)) tssmarshal.c:915 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 116)) tssmarshal.c:915 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 117)) tssmarshal.c:915 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.13770 ])) tssmarshal.c:915 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NONCE_Marshal") [flags 0x1]  <function_decl 0x7fd46613e000 TSS_TPM2B_NONCE_Marshal>) [0 TSS_TPM2B_NONCE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:915 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 118)
        (reg:SI 0 ax)) tssmarshal.c:915 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 118)) tssmarshal.c:915 -1
     (nil))
(code_label 92 91 93 13 281 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:917 -1
     (nil))
(jump_insn 95 94 96 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 109)
            (pc))) tssmarshal.c:917 -1
     (nil)
 -> 109)
(note 96 95 97 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 14 (set (reg/f:DI 119)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:918 -1
     (nil))
(insn 98 97 99 14 (parallel [
            (set (reg/f:DI 92 [ D.13772 ])
                (plus:DI (reg/f:DI 119)
                    (const_int 400 [0x190])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:918 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 400 [0x190]))
        (nil)))
(insn 99 98 100 14 (set (reg:DI 120)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:918 -1
     (nil))
(insn 100 99 101 14 (set (reg:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:918 -1
     (nil))
(insn 101 100 102 14 (set (reg:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:918 -1
     (nil))
(insn 102 101 103 14 (set (reg:DI 2 cx)
        (reg:DI 120)) tssmarshal.c:918 -1
     (nil))
(insn 103 102 104 14 (set (reg:DI 1 dx)
        (reg:DI 121)) tssmarshal.c:918 -1
     (nil))
(insn 104 103 105 14 (set (reg:DI 4 si)
        (reg:DI 122)) tssmarshal.c:918 -1
     (nil))
(insn 105 104 106 14 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.13772 ])) tssmarshal.c:918 -1
     (nil))
(call_insn 106 105 107 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_INT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cca8 TSS_INT32_Marshal>) [0 TSS_INT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:918 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 107 106 108 14 (set (reg:SI 123)
        (reg:SI 0 ax)) tssmarshal.c:918 -1
     (nil))
(insn 108 107 109 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 123)) tssmarshal.c:918 -1
     (nil))
(code_label 109 108 110 15 282 "" [1 uses])
(note 110 109 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 114 15 (set (reg:SI 93 [ D.13773 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:920 -1
     (nil))
(insn 114 111 118 15 (set (reg:SI 94 [ <retval> ])
        (reg:SI 93 [ D.13773 ])) tssmarshal.c:920 -1
     (nil))
(insn 118 114 119 15 (set (reg/i:SI 0 ax)
        (reg:SI 94 [ <retval> ])) tssmarshal.c:921 -1
     (nil))
(insn 119 118 0 15 (use (reg/i:SI 0 ax)) tssmarshal.c:921 -1
     (nil))

;; Function TSS_PolicyTicket_In_Marshal (TSS_PolicyTicket_In_Marshal, funcdef_no=55, decl_uid=4129, cgraph_uid=55, symbol_order=55)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 16 into block 15...
Merged blocks 15 and 16.
Merged 15 and 16 without moving.
Removing jump 115.
Merging block 17 into block 15...
Merged blocks 15 and 17.
Merged 15 and 17 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:924 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:924 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:924 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:924 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:925 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:926 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:926 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13774 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:927 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:927 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:927 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:927 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 95)) tssmarshal.c:927 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:927 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:927 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13774 ])) tssmarshal.c:927 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:927 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:927 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:927 -1
     (nil))
(code_label 24 23 25 5 285 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:929 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:929 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:930 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13775 ])
                (plus:DI (reg/f:DI 99)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:930 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:930 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:930 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:930 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 100)) tssmarshal.c:930 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:930 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:930 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13775 ])) tssmarshal.c:930 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_TIMEOUT_Marshal") [flags 0x1]  <function_decl 0x7fd46613e510 TSS_TPM2B_TIMEOUT_Marshal>) [0 TSS_TPM2B_TIMEOUT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:930 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:930 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:930 -1
     (nil))
(code_label 41 40 42 7 286 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:932 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:932 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:933 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13776 ])
                (plus:DI (reg/f:DI 104)
                    (const_int 134 [0x86])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:933 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 134 [0x86]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:933 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:933 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:933 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 105)) tssmarshal.c:933 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 106)) tssmarshal.c:933 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 107)) tssmarshal.c:933 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13776 ])) tssmarshal.c:933 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:933 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 108)
        (reg:SI 0 ax)) tssmarshal.c:933 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 108)) tssmarshal.c:933 -1
     (nil))
(code_label 58 57 59 9 287 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:935 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:935 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:936 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13777 ])
                (plus:DI (reg/f:DI 109)
                    (const_int 264 [0x108])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:936 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 264 [0x108]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:936 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:936 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:936 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 110)) tssmarshal.c:936 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 111)) tssmarshal.c:936 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 112)) tssmarshal.c:936 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13777 ])) tssmarshal.c:936 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NONCE_Marshal") [flags 0x1]  <function_decl 0x7fd46613e000 TSS_TPM2B_NONCE_Marshal>) [0 TSS_TPM2B_NONCE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:936 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 113)
        (reg:SI 0 ax)) tssmarshal.c:936 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 113)) tssmarshal.c:936 -1
     (nil))
(code_label 75 74 76 11 288 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:938 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:938 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:939 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.13778 ])
                (plus:DI (reg/f:DI 114)
                    (const_int 394 [0x18a])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:939 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 394 [0x18a]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:939 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:939 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:939 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 115)) tssmarshal.c:939 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 116)) tssmarshal.c:939 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 117)) tssmarshal.c:939 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.13778 ])) tssmarshal.c:939 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NAME_Marshal") [flags 0x1]  <function_decl 0x7fd46613e6c0 TSS_TPM2B_NAME_Marshal>) [0 TSS_TPM2B_NAME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:939 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 118)
        (reg:SI 0 ax)) tssmarshal.c:939 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 118)) tssmarshal.c:939 -1
     (nil))
(code_label 92 91 93 13 289 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:941 -1
     (nil))
(jump_insn 95 94 96 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 109)
            (pc))) tssmarshal.c:941 -1
     (nil)
 -> 109)
(note 96 95 97 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 14 (set (reg/f:DI 119)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:942 -1
     (nil))
(insn 98 97 99 14 (parallel [
            (set (reg/f:DI 92 [ D.13779 ])
                (plus:DI (reg/f:DI 119)
                    (const_int 528 [0x210])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:942 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 528 [0x210]))
        (nil)))
(insn 99 98 100 14 (set (reg:DI 120)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:942 -1
     (nil))
(insn 100 99 101 14 (set (reg:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:942 -1
     (nil))
(insn 101 100 102 14 (set (reg:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:942 -1
     (nil))
(insn 102 101 103 14 (set (reg:DI 2 cx)
        (reg:DI 120)) tssmarshal.c:942 -1
     (nil))
(insn 103 102 104 14 (set (reg:DI 1 dx)
        (reg:DI 121)) tssmarshal.c:942 -1
     (nil))
(insn 104 103 105 14 (set (reg:DI 4 si)
        (reg:DI 122)) tssmarshal.c:942 -1
     (nil))
(insn 105 104 106 14 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.13779 ])) tssmarshal.c:942 -1
     (nil))
(call_insn 106 105 107 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_TK_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd46613ea20 TSS_TPMT_TK_AUTH_Marshal>) [0 TSS_TPMT_TK_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:942 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 107 106 108 14 (set (reg:SI 123)
        (reg:SI 0 ax)) tssmarshal.c:942 -1
     (nil))
(insn 108 107 109 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 123)) tssmarshal.c:942 -1
     (nil))
(code_label 109 108 110 15 290 "" [1 uses])
(note 110 109 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 114 15 (set (reg:SI 93 [ D.13780 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:944 -1
     (nil))
(insn 114 111 118 15 (set (reg:SI 94 [ <retval> ])
        (reg:SI 93 [ D.13780 ])) tssmarshal.c:944 -1
     (nil))
(insn 118 114 119 15 (set (reg/i:SI 0 ax)
        (reg:SI 94 [ <retval> ])) tssmarshal.c:945 -1
     (nil))
(insn 119 118 0 15 (use (reg/i:SI 0 ax)) tssmarshal.c:945 -1
     (nil))

;; Function TSS_PolicyOR_In_Marshal (TSS_PolicyOR_In_Marshal, funcdef_no=56, decl_uid=4134, cgraph_uid=56, symbol_order=56)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:948 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:948 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:948 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:948 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:949 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:950 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:950 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13781 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:951 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:951 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:951 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:951 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:951 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:951 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:951 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13781 ])) tssmarshal.c:951 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:951 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:951 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:951 -1
     (nil))
(code_label 24 23 25 5 293 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:953 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:953 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:954 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13782 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:954 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:954 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:954 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:954 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:954 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:954 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:954 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13782 ])) tssmarshal.c:954 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466148288 TSS_TPML_DIGEST_Marshal>) [0 TSS_TPML_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:954 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:954 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:954 -1
     (nil))
(code_label 41 40 42 7 294 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13783 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:956 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13783 ])) tssmarshal.c:956 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:957 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:957 -1
     (nil))

;; Function TSS_PolicyPCR_In_Marshal (TSS_PolicyPCR_In_Marshal, funcdef_no=57, decl_uid=4139, cgraph_uid=57, symbol_order=57)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:960 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:960 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:960 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:960 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:961 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:962 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:962 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13784 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:963 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:963 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:963 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:963 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:963 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:963 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:963 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13784 ])) tssmarshal.c:963 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:963 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:963 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:963 -1
     (nil))
(code_label 24 23 25 5 297 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:965 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:965 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:966 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13785 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:966 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:966 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:966 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:966 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:966 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:966 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:966 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13785 ])) tssmarshal.c:966 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:966 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:966 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:966 -1
     (nil))
(code_label 41 40 42 7 298 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:968 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:968 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:969 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13786 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 136 [0x88])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:969 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 136 [0x88]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:969 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:969 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:969 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:969 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:969 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:969 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13786 ])) tssmarshal.c:969 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_PCR_SELECTION_Marshal") [flags 0x1]  <function_decl 0x7fd466148438 TSS_TPML_PCR_SELECTION_Marshal>) [0 TSS_TPML_PCR_SELECTION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:969 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:969 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:969 -1
     (nil))
(code_label 58 57 59 9 299 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13787 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:971 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13787 ])) tssmarshal.c:971 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:972 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:972 -1
     (nil))

;; Function TSS_PolicyLocality_In_Marshal (TSS_PolicyLocality_In_Marshal, funcdef_no=58, decl_uid=4144, cgraph_uid=58, symbol_order=58)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:975 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:975 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:975 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:975 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:976 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:977 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:977 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13788 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:978 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:978 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:978 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:978 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:978 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:978 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:978 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13788 ])) tssmarshal.c:978 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:978 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:978 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:978 -1
     (nil))
(code_label 24 23 25 5 302 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:980 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:980 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:981 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13789 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:981 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:981 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:981 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:981 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:981 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:981 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:981 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13789 ])) tssmarshal.c:981 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMA_LOCALITY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c000 TSS_TPMA_LOCALITY_Marshal>) [0 TSS_TPMA_LOCALITY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:981 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:981 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:981 -1
     (nil))
(code_label 41 40 42 7 303 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13790 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:983 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13790 ])) tssmarshal.c:983 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:984 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:984 -1
     (nil))

;; Function TSS_PolicyNV_In_Marshal (TSS_PolicyNV_In_Marshal, funcdef_no=59, decl_uid=4149, cgraph_uid=59, symbol_order=59)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 16 into block 15...
Merged blocks 15 and 16.
Merged 15 and 16 without moving.
Removing jump 115.
Merging block 17 into block 15...
Merged blocks 15 and 17.
Merged 15 and 17 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:987 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:987 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:987 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:987 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:988 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:989 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:989 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13791 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:990 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:990 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:990 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:990 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 95)) tssmarshal.c:990 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:990 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:990 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13791 ])) tssmarshal.c:990 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd4661370d8 TSS_TPMI_RH_NV_AUTH_Marshal>) [0 TSS_TPMI_RH_NV_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:990 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:990 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:990 -1
     (nil))
(code_label 24 23 25 5 306 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:992 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:992 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:993 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13792 ])
                (plus:DI (reg/f:DI 99)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:993 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:993 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:993 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:993 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 100)) tssmarshal.c:993 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:993 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:993 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13792 ])) tssmarshal.c:993 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_INDEX_Marshal") [flags 0x1]  <function_decl 0x7fd466137288 TSS_TPMI_RH_NV_INDEX_Marshal>) [0 TSS_TPMI_RH_NV_INDEX_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:993 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:993 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:993 -1
     (nil))
(code_label 41 40 42 7 307 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:995 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:995 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:996 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13793 ])
                (plus:DI (reg/f:DI 104)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:996 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:996 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:996 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:996 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 105)) tssmarshal.c:996 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 106)) tssmarshal.c:996 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 107)) tssmarshal.c:996 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13793 ])) tssmarshal.c:996 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:996 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 108)
        (reg:SI 0 ax)) tssmarshal.c:996 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 108)) tssmarshal.c:996 -1
     (nil))
(code_label 58 57 59 9 308 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:998 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:998 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:999 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13794 ])
                (plus:DI (reg/f:DI 109)
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:999 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 12 [0xc]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:999 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:999 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:999 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 110)) tssmarshal.c:999 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 111)) tssmarshal.c:999 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 112)) tssmarshal.c:999 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13794 ])) tssmarshal.c:999 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_OPERAND_Marshal") [flags 0x1]  <function_decl 0x7fd46613e1b0 TSS_TPM2B_OPERAND_Marshal>) [0 TSS_TPM2B_OPERAND_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:999 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 113)
        (reg:SI 0 ax)) tssmarshal.c:999 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 113)) tssmarshal.c:999 -1
     (nil))
(code_label 75 74 76 11 309 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1001 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:1001 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1002 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.13795 ])
                (plus:DI (reg/f:DI 114)
                    (const_int 142 [0x8e])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1002 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 142 [0x8e]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1002 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1002 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1002 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 115)) tssmarshal.c:1002 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 116)) tssmarshal.c:1002 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 117)) tssmarshal.c:1002 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.13795 ])) tssmarshal.c:1002 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1002 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 118)
        (reg:SI 0 ax)) tssmarshal.c:1002 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 118)) tssmarshal.c:1002 -1
     (nil))
(code_label 92 91 93 13 310 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1004 -1
     (nil))
(jump_insn 95 94 96 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 109)
            (pc))) tssmarshal.c:1004 -1
     (nil)
 -> 109)
(note 96 95 97 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 14 (set (reg/f:DI 119)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1005 -1
     (nil))
(insn 98 97 99 14 (parallel [
            (set (reg/f:DI 92 [ D.13796 ])
                (plus:DI (reg/f:DI 119)
                    (const_int 144 [0x90])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1005 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 144 [0x90]))
        (nil)))
(insn 99 98 100 14 (set (reg:DI 120)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1005 -1
     (nil))
(insn 100 99 101 14 (set (reg:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1005 -1
     (nil))
(insn 101 100 102 14 (set (reg:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1005 -1
     (nil))
(insn 102 101 103 14 (set (reg:DI 2 cx)
        (reg:DI 120)) tssmarshal.c:1005 -1
     (nil))
(insn 103 102 104 14 (set (reg:DI 1 dx)
        (reg:DI 121)) tssmarshal.c:1005 -1
     (nil))
(insn 104 103 105 14 (set (reg:DI 4 si)
        (reg:DI 122)) tssmarshal.c:1005 -1
     (nil))
(insn 105 104 106 14 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.13796 ])) tssmarshal.c:1005 -1
     (nil))
(call_insn 106 105 107 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_EO_Marshal") [flags 0x1]  <function_decl 0x7fd4661245e8 TSS_TPM_EO_Marshal>) [0 TSS_TPM_EO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1005 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 107 106 108 14 (set (reg:SI 123)
        (reg:SI 0 ax)) tssmarshal.c:1005 -1
     (nil))
(insn 108 107 109 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 123)) tssmarshal.c:1005 -1
     (nil))
(code_label 109 108 110 15 311 "" [1 uses])
(note 110 109 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 114 15 (set (reg:SI 93 [ D.13797 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1007 -1
     (nil))
(insn 114 111 118 15 (set (reg:SI 94 [ <retval> ])
        (reg:SI 93 [ D.13797 ])) tssmarshal.c:1007 -1
     (nil))
(insn 118 114 119 15 (set (reg/i:SI 0 ax)
        (reg:SI 94 [ <retval> ])) tssmarshal.c:1008 -1
     (nil))
(insn 119 118 0 15 (use (reg/i:SI 0 ax)) tssmarshal.c:1008 -1
     (nil))

;; Function TSS_PolicyCounterTimer_In_Marshal (TSS_PolicyCounterTimer_In_Marshal, funcdef_no=60, decl_uid=4159, cgraph_uid=60, symbol_order=60)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1011 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1011 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1011 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1011 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1012 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1013 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1013 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13798 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1014 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1014 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1014 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1014 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:1014 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:1014 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:1014 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13798 ])) tssmarshal.c:1014 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1014 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:1014 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:1014 -1
     (nil))
(code_label 24 23 25 5 314 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1016 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1016 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1017 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13799 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1017 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1017 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1017 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1017 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:1017 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:1017 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:1017 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13799 ])) tssmarshal.c:1017 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_OPERAND_Marshal") [flags 0x1]  <function_decl 0x7fd46613e1b0 TSS_TPM2B_OPERAND_Marshal>) [0 TSS_TPM2B_OPERAND_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1017 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:1017 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:1017 -1
     (nil))
(code_label 41 40 42 7 315 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1019 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1019 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1020 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13800 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 134 [0x86])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1020 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 134 [0x86]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1020 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1020 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1020 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:1020 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:1020 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:1020 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13800 ])) tssmarshal.c:1020 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1020 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:1020 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:1020 -1
     (nil))
(code_label 58 57 59 9 316 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1022 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:1022 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1023 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13801 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 136 [0x88])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1023 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 136 [0x88]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1023 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1023 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1023 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:1023 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:1023 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:1023 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13801 ])) tssmarshal.c:1023 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_EO_Marshal") [flags 0x1]  <function_decl 0x7fd4661245e8 TSS_TPM_EO_Marshal>) [0 TSS_TPM_EO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1023 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:1023 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:1023 -1
     (nil))
(code_label 75 74 76 11 317 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.13802 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1025 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13802 ])) tssmarshal.c:1025 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:1026 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:1026 -1
     (nil))

;; Function TSS_PolicyCommandCode_In_Marshal (TSS_PolicyCommandCode_In_Marshal, funcdef_no=61, decl_uid=4164, cgraph_uid=61, symbol_order=61)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1029 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1029 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1029 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1029 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1030 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1031 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1031 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13803 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1032 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1032 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1032 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1032 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:1032 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1032 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1032 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13803 ])) tssmarshal.c:1032 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1032 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:1032 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:1032 -1
     (nil))
(code_label 24 23 25 5 320 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1034 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1034 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1035 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13804 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1035 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1035 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1035 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1035 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:1035 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1035 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1035 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13804 ])) tssmarshal.c:1035 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_CC_Marshal") [flags 0x1]  <function_decl 0x7fd46612c0d8 TSS_TPM_CC_Marshal>) [0 TSS_TPM_CC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1035 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1035 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1035 -1
     (nil))
(code_label 41 40 42 7 321 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13805 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1037 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13805 ])) tssmarshal.c:1037 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1038 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:1038 -1
     (nil))

;; Function TSS_PolicyPhysicalPresence_In_Marshal (TSS_PolicyPhysicalPresence_In_Marshal, funcdef_no=62, decl_uid=4169, cgraph_uid=62, symbol_order=62)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1041 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1041 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1041 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1041 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1042 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1043 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1043 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13806 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1044 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1044 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1044 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1044 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:1044 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:1044 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:1044 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13806 ])) tssmarshal.c:1044 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1044 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:1044 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:1044 -1
     (nil))
(code_label 24 23 25 5 324 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13807 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1046 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13807 ])) tssmarshal.c:1046 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1047 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:1047 -1
     (nil))

;; Function TSS_PolicyCpHash_In_Marshal (TSS_PolicyCpHash_In_Marshal, funcdef_no=63, decl_uid=4174, cgraph_uid=63, symbol_order=63)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1050 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1050 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1050 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1050 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1051 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1052 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1052 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13808 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1053 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1053 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1053 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1053 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:1053 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1053 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1053 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13808 ])) tssmarshal.c:1053 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1053 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:1053 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:1053 -1
     (nil))
(code_label 24 23 25 5 327 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1055 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1055 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1056 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13809 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1056 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1056 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1056 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1056 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:1056 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1056 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1056 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13809 ])) tssmarshal.c:1056 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1056 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1056 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1056 -1
     (nil))
(code_label 41 40 42 7 328 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13810 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1058 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13810 ])) tssmarshal.c:1058 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1059 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:1059 -1
     (nil))

;; Function TSS_PolicyNameHash_In_Marshal (TSS_PolicyNameHash_In_Marshal, funcdef_no=64, decl_uid=4179, cgraph_uid=64, symbol_order=64)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1062 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1062 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1062 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1062 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1063 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1064 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1064 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13811 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1065 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1065 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1065 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1065 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:1065 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1065 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1065 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13811 ])) tssmarshal.c:1065 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1065 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:1065 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:1065 -1
     (nil))
(code_label 24 23 25 5 331 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1067 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1067 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1068 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13812 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1068 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1068 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1068 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1068 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:1068 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1068 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1068 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13812 ])) tssmarshal.c:1068 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1068 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1068 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1068 -1
     (nil))
(code_label 41 40 42 7 332 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13813 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1070 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13813 ])) tssmarshal.c:1070 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1071 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:1071 -1
     (nil))

;; Function TSS_PolicyDuplicationSelect_In_Marshal (TSS_PolicyDuplicationSelect_In_Marshal, funcdef_no=65, decl_uid=4184, cgraph_uid=65, symbol_order=65)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1074 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1074 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1074 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1074 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1075 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1076 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1076 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13814 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1077 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1077 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1077 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1077 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:1077 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:1077 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:1077 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13814 ])) tssmarshal.c:1077 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1077 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:1077 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:1077 -1
     (nil))
(code_label 24 23 25 5 335 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1079 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1079 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1080 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13815 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1080 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1080 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1080 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1080 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:1080 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:1080 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:1080 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13815 ])) tssmarshal.c:1080 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NAME_Marshal") [flags 0x1]  <function_decl 0x7fd46613e6c0 TSS_TPM2B_NAME_Marshal>) [0 TSS_TPM2B_NAME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1080 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:1080 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:1080 -1
     (nil))
(code_label 41 40 42 7 336 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1082 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1082 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1083 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13815 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 138 [0x8a])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1083 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 138 [0x8a]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1083 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1083 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1083 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:1083 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:1083 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:1083 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13815 ])) tssmarshal.c:1083 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NAME_Marshal") [flags 0x1]  <function_decl 0x7fd46613e6c0 TSS_TPM2B_NAME_Marshal>) [0 TSS_TPM2B_NAME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1083 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:1083 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:1083 -1
     (nil))
(code_label 58 57 59 9 337 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1085 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:1085 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1086 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13816 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 272 [0x110])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1086 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 272 [0x110]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1086 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1086 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1086 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:1086 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:1086 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:1086 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13816 ])) tssmarshal.c:1086 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_YES_NO_Marshal") [flags 0x1]  <function_decl 0x7fd46612c288 TSS_TPMI_YES_NO_Marshal>) [0 TSS_TPMI_YES_NO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1086 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:1086 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:1086 -1
     (nil))
(code_label 75 74 76 11 338 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.13817 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1088 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13817 ])) tssmarshal.c:1088 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:1089 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:1089 -1
     (nil))

;; Function TSS_PolicyAuthorize_In_Marshal (TSS_PolicyAuthorize_In_Marshal, funcdef_no=66, decl_uid=4189, cgraph_uid=66, symbol_order=66)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 14 into block 13...
Merged blocks 13 and 14.
Merged 13 and 14 without moving.
Removing jump 98.
Merging block 15 into block 13...
Merged blocks 13 and 15.
Merged 13 and 15 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1092 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1092 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1092 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1092 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1093 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1094 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1094 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13818 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1095 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1095 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1095 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1095 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 94)) tssmarshal.c:1095 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:1095 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 96)) tssmarshal.c:1095 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13818 ])) tssmarshal.c:1095 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1095 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 97)
        (reg:SI 0 ax)) tssmarshal.c:1095 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 97)) tssmarshal.c:1095 -1
     (nil))
(code_label 24 23 25 5 341 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1097 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1097 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1098 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13819 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1098 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1098 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1098 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1098 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:1098 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:1098 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:1098 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13819 ])) tssmarshal.c:1098 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1098 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:1098 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:1098 -1
     (nil))
(code_label 41 40 42 7 342 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1100 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1100 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1101 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13820 ])
                (plus:DI (reg/f:DI 103)
                    (const_int 134 [0x86])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1101 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 134 [0x86]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1101 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1101 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1101 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 104)) tssmarshal.c:1101 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 105)) tssmarshal.c:1101 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 106)) tssmarshal.c:1101 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13820 ])) tssmarshal.c:1101 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NONCE_Marshal") [flags 0x1]  <function_decl 0x7fd46613e000 TSS_TPM2B_NONCE_Marshal>) [0 TSS_TPM2B_NONCE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1101 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 107)
        (reg:SI 0 ax)) tssmarshal.c:1101 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 107)) tssmarshal.c:1101 -1
     (nil))
(code_label 58 57 59 9 343 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1103 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:1103 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1104 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13821 ])
                (plus:DI (reg/f:DI 108)
                    (const_int 264 [0x108])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1104 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 264 [0x108]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1104 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1104 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1104 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:1104 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:1104 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:1104 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13821 ])) tssmarshal.c:1104 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NAME_Marshal") [flags 0x1]  <function_decl 0x7fd46613e6c0 TSS_TPM2B_NAME_Marshal>) [0 TSS_TPM2B_NAME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1104 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 112)
        (reg:SI 0 ax)) tssmarshal.c:1104 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 112)) tssmarshal.c:1104 -1
     (nil))
(code_label 75 74 76 11 344 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1106 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:1106 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1107 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.13822 ])
                (plus:DI (reg/f:DI 113)
                    (const_int 400 [0x190])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1107 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 400 [0x190]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1107 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1107 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1107 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 114)) tssmarshal.c:1107 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 115)) tssmarshal.c:1107 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 116)) tssmarshal.c:1107 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.13822 ])) tssmarshal.c:1107 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_TK_VERIFIED_Marshal") [flags 0x1]  <function_decl 0x7fd46613e948 TSS_TPMT_TK_VERIFIED_Marshal>) [0 TSS_TPMT_TK_VERIFIED_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1107 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 117)
        (reg:SI 0 ax)) tssmarshal.c:1107 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 117)) tssmarshal.c:1107 -1
     (nil))
(code_label 92 91 93 13 345 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 97 13 (set (reg:SI 92 [ D.13823 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1109 -1
     (nil))
(insn 97 94 101 13 (set (reg:SI 93 [ <retval> ])
        (reg:SI 92 [ D.13823 ])) tssmarshal.c:1109 -1
     (nil))
(insn 101 97 102 13 (set (reg/i:SI 0 ax)
        (reg:SI 93 [ <retval> ])) tssmarshal.c:1110 -1
     (nil))
(insn 102 101 0 13 (use (reg/i:SI 0 ax)) tssmarshal.c:1110 -1
     (nil))

;; Function TSS_PolicyAuthValue_In_Marshal (TSS_PolicyAuthValue_In_Marshal, funcdef_no=67, decl_uid=4194, cgraph_uid=67, symbol_order=67)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1113 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1113 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1113 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1113 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1114 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1115 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1115 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13824 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1116 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1116 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1116 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1116 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:1116 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:1116 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:1116 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13824 ])) tssmarshal.c:1116 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1116 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:1116 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:1116 -1
     (nil))
(code_label 24 23 25 5 348 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13825 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1118 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13825 ])) tssmarshal.c:1118 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1119 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:1119 -1
     (nil))

;; Function TSS_PolicyPassword_In_Marshal (TSS_PolicyPassword_In_Marshal, funcdef_no=68, decl_uid=4199, cgraph_uid=68, symbol_order=68)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1122 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1122 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1122 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1122 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1123 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1124 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1124 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13826 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1125 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1125 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1125 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1125 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:1125 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:1125 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:1125 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13826 ])) tssmarshal.c:1125 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1125 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:1125 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:1125 -1
     (nil))
(code_label 24 23 25 5 351 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13827 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1127 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13827 ])) tssmarshal.c:1127 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1128 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:1128 -1
     (nil))

;; Function TSS_PolicyGetDigest_In_Marshal (TSS_PolicyGetDigest_In_Marshal, funcdef_no=69, decl_uid=4204, cgraph_uid=69, symbol_order=69)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1131 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1131 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1131 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1131 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1132 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1133 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1133 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13828 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1134 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1134 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1134 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1134 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:1134 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:1134 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:1134 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13828 ])) tssmarshal.c:1134 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1134 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:1134 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:1134 -1
     (nil))
(code_label 24 23 25 5 354 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13829 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1136 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13829 ])) tssmarshal.c:1136 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1137 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:1137 -1
     (nil))

;; Function TSS_PolicyNvWritten_In_Marshal (TSS_PolicyNvWritten_In_Marshal, funcdef_no=70, decl_uid=4209, cgraph_uid=70, symbol_order=70)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1140 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1140 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1140 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1140 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1141 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1142 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1142 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13830 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1143 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1143 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1143 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1143 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:1143 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1143 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1143 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13830 ])) tssmarshal.c:1143 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1143 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:1143 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:1143 -1
     (nil))
(code_label 24 23 25 5 357 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1145 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1145 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1146 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13831 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1146 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1146 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1146 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1146 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:1146 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1146 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1146 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13831 ])) tssmarshal.c:1146 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_YES_NO_Marshal") [flags 0x1]  <function_decl 0x7fd46612c288 TSS_TPMI_YES_NO_Marshal>) [0 TSS_TPMI_YES_NO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1146 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1146 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1146 -1
     (nil))
(code_label 41 40 42 7 358 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13832 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1148 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13832 ])) tssmarshal.c:1148 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1149 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:1149 -1
     (nil))

;; Function TSS_PolicyTemplate_In_Marshal (TSS_PolicyTemplate_In_Marshal, funcdef_no=71, decl_uid=4214, cgraph_uid=71, symbol_order=71)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1152 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1152 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1152 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1152 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1153 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1154 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1154 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13833 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1155 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1155 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1155 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1155 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:1155 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1155 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1155 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13833 ])) tssmarshal.c:1155 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1155 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:1155 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:1155 -1
     (nil))
(code_label 24 23 25 5 361 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1157 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1157 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1158 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13834 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1158 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1158 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1158 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1158 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:1158 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1158 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1158 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13834 ])) tssmarshal.c:1158 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1158 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1158 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1158 -1
     (nil))
(code_label 41 40 42 7 362 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13835 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1160 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13835 ])) tssmarshal.c:1160 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1161 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:1161 -1
     (nil))

;; Function TSS_PolicyAuthorizeNV_In_Marshal (TSS_PolicyAuthorizeNV_In_Marshal, funcdef_no=72, decl_uid=4154, cgraph_uid=72, symbol_order=72)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1164 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1164 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1164 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1164 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1165 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1166 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1166 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13836 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1167 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1167 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1167 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1167 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:1167 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:1167 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:1167 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13836 ])) tssmarshal.c:1167 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd4661370d8 TSS_TPMI_RH_NV_AUTH_Marshal>) [0 TSS_TPMI_RH_NV_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1167 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1167 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1167 -1
     (nil))
(code_label 24 23 25 5 365 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1169 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1169 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1170 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13837 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1170 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1170 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1170 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1170 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:1170 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:1170 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:1170 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13837 ])) tssmarshal.c:1170 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_INDEX_Marshal") [flags 0x1]  <function_decl 0x7fd466137288 TSS_TPMI_RH_NV_INDEX_Marshal>) [0 TSS_TPMI_RH_NV_INDEX_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1170 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:1170 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:1170 -1
     (nil))
(code_label 41 40 42 7 366 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1172 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1172 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1173 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13838 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1173 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1173 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1173 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1173 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:1173 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:1173 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:1173 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13838 ])) tssmarshal.c:1173 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_POLICY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c870 TSS_TPMI_SH_POLICY_Marshal>) [0 TSS_TPMI_SH_POLICY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1173 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:1173 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:1173 -1
     (nil))
(code_label 58 57 59 9 367 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13839 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1175 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13839 ])) tssmarshal.c:1175 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:1176 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:1176 -1
     (nil))

;; Function TSS_CreatePrimary_In_Marshal (TSS_CreatePrimary_In_Marshal, funcdef_no=73, decl_uid=4219, cgraph_uid=73, symbol_order=73)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 14 into block 13...
Merged blocks 13 and 14.
Merged 13 and 14 without moving.
Removing jump 98.
Merging block 15 into block 13...
Merged blocks 13 and 15.
Merged 13 and 15 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1179 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1179 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1179 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1179 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1180 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1181 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1181 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13840 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1182 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1182 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1182 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1182 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 94)) tssmarshal.c:1182 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:1182 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 96)) tssmarshal.c:1182 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13840 ])) tssmarshal.c:1182 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_HIERARCHY_Marshal") [flags 0x1]  <function_decl 0x7fd46612ca20 TSS_TPMI_RH_HIERARCHY_Marshal>) [0 TSS_TPMI_RH_HIERARCHY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1182 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 97)
        (reg:SI 0 ax)) tssmarshal.c:1182 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 97)) tssmarshal.c:1182 -1
     (nil))
(code_label 24 23 25 5 370 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1184 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1184 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1185 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13841 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1185 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1185 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1185 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1185 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:1185 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:1185 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:1185 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13841 ])) tssmarshal.c:1185 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_SENSITIVE_CREATE_Marshal") [flags 0x1]  <function_decl 0x7fd46615e0d8 TSS_TPM2B_SENSITIVE_CREATE_Marshal>) [0 TSS_TPM2B_SENSITIVE_CREATE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1185 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:1185 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:1185 -1
     (nil))
(code_label 41 40 42 7 371 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1187 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1187 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1188 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13842 ])
                (plus:DI (reg/f:DI 103)
                    (const_int 268 [0x10c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1188 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 268 [0x10c]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1188 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1188 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1188 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 104)) tssmarshal.c:1188 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 105)) tssmarshal.c:1188 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 106)) tssmarshal.c:1188 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13842 ])) tssmarshal.c:1188 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_PUBLIC_Marshal") [flags 0x1]  <function_decl 0x7fd46617a6c0 TSS_TPM2B_PUBLIC_Marshal>) [0 TSS_TPM2B_PUBLIC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1188 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 107)
        (reg:SI 0 ax)) tssmarshal.c:1188 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 107)) tssmarshal.c:1188 -1
     (nil))
(code_label 58 57 59 9 372 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1190 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:1190 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1191 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13843 ])
                (plus:DI (reg/f:DI 108)
                    (const_int 692 [0x2b4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1191 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 692 [0x2b4]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1191 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1191 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1191 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:1191 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:1191 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:1191 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13843 ])) tssmarshal.c:1191 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466137e58 TSS_TPM2B_DATA_Marshal>) [0 TSS_TPM2B_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1191 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 112)
        (reg:SI 0 ax)) tssmarshal.c:1191 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 112)) tssmarshal.c:1191 -1
     (nil))
(code_label 75 74 76 11 373 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1193 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:1193 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1194 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.13844 ])
                (plus:DI (reg/f:DI 113)
                    (const_int 824 [0x338])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1194 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 824 [0x338]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1194 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1194 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1194 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 114)) tssmarshal.c:1194 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 115)) tssmarshal.c:1194 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 116)) tssmarshal.c:1194 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.13844 ])) tssmarshal.c:1194 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_PCR_SELECTION_Marshal") [flags 0x1]  <function_decl 0x7fd466148438 TSS_TPML_PCR_SELECTION_Marshal>) [0 TSS_TPML_PCR_SELECTION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1194 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 117)
        (reg:SI 0 ax)) tssmarshal.c:1194 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 117)) tssmarshal.c:1194 -1
     (nil))
(code_label 92 91 93 13 374 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 97 13 (set (reg:SI 92 [ D.13845 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1196 -1
     (nil))
(insn 97 94 101 13 (set (reg:SI 93 [ <retval> ])
        (reg:SI 92 [ D.13845 ])) tssmarshal.c:1196 -1
     (nil))
(insn 101 97 102 13 (set (reg/i:SI 0 ax)
        (reg:SI 93 [ <retval> ])) tssmarshal.c:1197 -1
     (nil))
(insn 102 101 0 13 (use (reg/i:SI 0 ax)) tssmarshal.c:1197 -1
     (nil))

;; Function TSS_HierarchyControl_In_Marshal (TSS_HierarchyControl_In_Marshal, funcdef_no=74, decl_uid=4224, cgraph_uid=74, symbol_order=74)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1200 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1200 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1200 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1200 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1201 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1202 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1202 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13846 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1203 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1203 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1203 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1203 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:1203 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:1203 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:1203 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13846 ])) tssmarshal.c:1203 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_HIERARCHY_Marshal") [flags 0x1]  <function_decl 0x7fd46612ca20 TSS_TPMI_RH_HIERARCHY_Marshal>) [0 TSS_TPMI_RH_HIERARCHY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1203 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1203 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1203 -1
     (nil))
(code_label 24 23 25 5 377 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1205 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1205 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1206 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13847 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1206 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1206 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1206 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1206 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:1206 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:1206 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:1206 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13847 ])) tssmarshal.c:1206 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_ENABLES_Marshal") [flags 0x1]  <function_decl 0x7fd46612caf8 TSS_TPMI_RH_ENABLES_Marshal>) [0 TSS_TPMI_RH_ENABLES_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1206 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:1206 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:1206 -1
     (nil))
(code_label 41 40 42 7 378 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1208 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1208 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1209 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13848 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1209 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1209 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1209 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1209 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:1209 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:1209 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:1209 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13848 ])) tssmarshal.c:1209 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_YES_NO_Marshal") [flags 0x1]  <function_decl 0x7fd46612c288 TSS_TPMI_YES_NO_Marshal>) [0 TSS_TPMI_YES_NO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1209 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:1209 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:1209 -1
     (nil))
(code_label 58 57 59 9 379 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13849 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1211 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13849 ])) tssmarshal.c:1211 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:1212 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:1212 -1
     (nil))

;; Function TSS_SetPrimaryPolicy_In_Marshal (TSS_SetPrimaryPolicy_In_Marshal, funcdef_no=75, decl_uid=4229, cgraph_uid=75, symbol_order=75)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1215 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1215 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1215 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1215 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1216 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1217 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1217 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13850 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1218 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1218 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1218 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1218 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:1218 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:1218 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:1218 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13850 ])) tssmarshal.c:1218 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_HIERARCHY_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd46612cbd0 TSS_TPMI_RH_HIERARCHY_AUTH_Marshal>) [0 TSS_TPMI_RH_HIERARCHY_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1218 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1218 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1218 -1
     (nil))
(code_label 24 23 25 5 382 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1220 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1220 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1221 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13851 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1221 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1221 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1221 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1221 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:1221 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:1221 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:1221 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13851 ])) tssmarshal.c:1221 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1221 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:1221 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:1221 -1
     (nil))
(code_label 41 40 42 7 383 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1223 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1223 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1224 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13852 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 134 [0x86])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1224 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 134 [0x86]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1224 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1224 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1224 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:1224 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:1224 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:1224 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13852 ])) tssmarshal.c:1224 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1224 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:1224 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:1224 -1
     (nil))
(code_label 58 57 59 9 384 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13853 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1226 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13853 ])) tssmarshal.c:1226 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:1227 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:1227 -1
     (nil))

;; Function TSS_ChangePPS_In_Marshal (TSS_ChangePPS_In_Marshal, funcdef_no=76, decl_uid=4234, cgraph_uid=76, symbol_order=76)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1230 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1230 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1230 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1230 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1231 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1232 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1232 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13854 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1233 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1233 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1233 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1233 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:1233 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:1233 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:1233 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13854 ])) tssmarshal.c:1233 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_PLATFORM_Marshal") [flags 0x1]  <function_decl 0x7fd46612cca8 TSS_TPMI_RH_PLATFORM_Marshal>) [0 TSS_TPMI_RH_PLATFORM_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1233 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:1233 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:1233 -1
     (nil))
(code_label 24 23 25 5 387 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13855 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1235 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13855 ])) tssmarshal.c:1235 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1236 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:1236 -1
     (nil))

;; Function TSS_ChangeEPS_In_Marshal (TSS_ChangeEPS_In_Marshal, funcdef_no=77, decl_uid=4239, cgraph_uid=77, symbol_order=77)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1239 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1239 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1239 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1239 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1240 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1241 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1241 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13856 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1242 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1242 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1242 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1242 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:1242 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:1242 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:1242 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13856 ])) tssmarshal.c:1242 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_PLATFORM_Marshal") [flags 0x1]  <function_decl 0x7fd46612cca8 TSS_TPMI_RH_PLATFORM_Marshal>) [0 TSS_TPMI_RH_PLATFORM_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1242 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:1242 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:1242 -1
     (nil))
(code_label 24 23 25 5 390 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13857 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1244 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13857 ])) tssmarshal.c:1244 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1245 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:1245 -1
     (nil))

;; Function TSS_Clear_In_Marshal (TSS_Clear_In_Marshal, funcdef_no=78, decl_uid=4244, cgraph_uid=78, symbol_order=78)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1248 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1248 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1248 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1248 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1249 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1250 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1250 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13858 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1251 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1251 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1251 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1251 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:1251 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:1251 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:1251 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13858 ])) tssmarshal.c:1251 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_CLEAR_Marshal") [flags 0x1]  <function_decl 0x7fd466137000 TSS_TPMI_RH_CLEAR_Marshal>) [0 TSS_TPMI_RH_CLEAR_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1251 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:1251 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:1251 -1
     (nil))
(code_label 24 23 25 5 393 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13859 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1253 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13859 ])) tssmarshal.c:1253 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1254 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:1254 -1
     (nil))

;; Function TSS_ClearControl_In_Marshal (TSS_ClearControl_In_Marshal, funcdef_no=79, decl_uid=4249, cgraph_uid=79, symbol_order=79)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1257 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1257 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1257 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1257 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1258 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1259 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1259 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13860 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1260 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1260 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1260 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1260 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:1260 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1260 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1260 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13860 ])) tssmarshal.c:1260 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_CLEAR_Marshal") [flags 0x1]  <function_decl 0x7fd466137000 TSS_TPMI_RH_CLEAR_Marshal>) [0 TSS_TPMI_RH_CLEAR_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1260 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:1260 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:1260 -1
     (nil))
(code_label 24 23 25 5 396 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1262 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1262 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1263 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13861 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1263 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1263 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1263 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1263 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:1263 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1263 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1263 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13861 ])) tssmarshal.c:1263 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_YES_NO_Marshal") [flags 0x1]  <function_decl 0x7fd46612c288 TSS_TPMI_YES_NO_Marshal>) [0 TSS_TPMI_YES_NO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1263 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1263 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1263 -1
     (nil))
(code_label 41 40 42 7 397 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13862 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1265 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13862 ])) tssmarshal.c:1265 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1266 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:1266 -1
     (nil))

;; Function TSS_HierarchyChangeAuth_In_Marshal (TSS_HierarchyChangeAuth_In_Marshal, funcdef_no=80, decl_uid=4254, cgraph_uid=80, symbol_order=80)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1269 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1269 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1269 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1269 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1270 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1271 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1271 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13863 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1272 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1272 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1272 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1272 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:1272 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1272 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1272 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13863 ])) tssmarshal.c:1272 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_HIERARCHY_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd46612cbd0 TSS_TPMI_RH_HIERARCHY_AUTH_Marshal>) [0 TSS_TPMI_RH_HIERARCHY_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1272 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:1272 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:1272 -1
     (nil))
(code_label 24 23 25 5 400 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1274 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1274 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1275 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13864 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1275 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1275 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1275 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1275 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:1275 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1275 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1275 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13864 ])) tssmarshal.c:1275 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd46613e0d8 TSS_TPM2B_AUTH_Marshal>) [0 TSS_TPM2B_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1275 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1275 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1275 -1
     (nil))
(code_label 41 40 42 7 401 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13865 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1277 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13865 ])) tssmarshal.c:1277 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1278 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:1278 -1
     (nil))

;; Function TSS_DictionaryAttackLockReset_In_Marshal (TSS_DictionaryAttackLockReset_In_Marshal, funcdef_no=81, decl_uid=4259, cgraph_uid=81, symbol_order=81)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1281 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1281 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1281 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1281 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1282 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1283 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1283 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13866 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1284 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1284 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1284 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1284 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:1284 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:1284 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:1284 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13866 ])) tssmarshal.c:1284 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_LOCKOUT_Marshal") [flags 0x1]  <function_decl 0x7fd4661371b0 TSS_TPMI_RH_LOCKOUT_Marshal>) [0 TSS_TPMI_RH_LOCKOUT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1284 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:1284 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:1284 -1
     (nil))
(code_label 24 23 25 5 404 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13867 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1286 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13867 ])) tssmarshal.c:1286 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1287 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:1287 -1
     (nil))

;; Function TSS_DictionaryAttackParameters_In_Marshal (TSS_DictionaryAttackParameters_In_Marshal, funcdef_no=82, decl_uid=4264, cgraph_uid=82, symbol_order=82)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1290 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1290 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1290 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1290 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1291 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1292 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1292 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13868 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1293 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1293 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1293 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1293 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:1293 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:1293 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:1293 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13868 ])) tssmarshal.c:1293 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_LOCKOUT_Marshal") [flags 0x1]  <function_decl 0x7fd4661371b0 TSS_TPMI_RH_LOCKOUT_Marshal>) [0 TSS_TPMI_RH_LOCKOUT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1293 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:1293 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:1293 -1
     (nil))
(code_label 24 23 25 5 407 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1295 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1295 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1296 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13869 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1296 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1296 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1296 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1296 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:1296 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:1296 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:1296 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13869 ])) tssmarshal.c:1296 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1296 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:1296 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:1296 -1
     (nil))
(code_label 41 40 42 7 408 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1298 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1298 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1299 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13869 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1299 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1299 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1299 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1299 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:1299 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:1299 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:1299 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13869 ])) tssmarshal.c:1299 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1299 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:1299 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:1299 -1
     (nil))
(code_label 58 57 59 9 409 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1301 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:1301 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1302 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13869 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1302 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 12 [0xc]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1302 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1302 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1302 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:1302 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:1302 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:1302 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13869 ])) tssmarshal.c:1302 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1302 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:1302 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:1302 -1
     (nil))
(code_label 75 74 76 11 410 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.13870 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1304 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13870 ])) tssmarshal.c:1304 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:1305 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:1305 -1
     (nil))

;; Function TSS_PP_Commands_In_Marshal (TSS_PP_Commands_In_Marshal, funcdef_no=83, decl_uid=4269, cgraph_uid=83, symbol_order=83)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1308 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1308 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1308 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1308 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1309 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1310 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1310 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13871 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1311 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1311 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1311 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1311 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:1311 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:1311 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:1311 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13871 ])) tssmarshal.c:1311 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_PLATFORM_Marshal") [flags 0x1]  <function_decl 0x7fd46612cca8 TSS_TPMI_RH_PLATFORM_Marshal>) [0 TSS_TPMI_RH_PLATFORM_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1311 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1311 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1311 -1
     (nil))
(code_label 24 23 25 5 413 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1313 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1313 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1314 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13872 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1314 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1314 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1314 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1314 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:1314 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:1314 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:1314 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13872 ])) tssmarshal.c:1314 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_CC_Marshal") [flags 0x1]  <function_decl 0x7fd46613ee58 TSS_TPML_CC_Marshal>) [0 TSS_TPML_CC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1314 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:1314 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:1314 -1
     (nil))
(code_label 41 40 42 7 414 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1316 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1316 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1317 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13872 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 2048 [0x800])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1317 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2048 [0x800]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1317 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1317 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1317 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:1317 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:1317 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:1317 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13872 ])) tssmarshal.c:1317 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_CC_Marshal") [flags 0x1]  <function_decl 0x7fd46613ee58 TSS_TPML_CC_Marshal>) [0 TSS_TPML_CC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1317 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:1317 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:1317 -1
     (nil))
(code_label 58 57 59 9 415 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13873 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1319 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13873 ])) tssmarshal.c:1319 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:1320 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:1320 -1
     (nil))

;; Function TSS_SetAlgorithmSet_In_Marshal (TSS_SetAlgorithmSet_In_Marshal, funcdef_no=84, decl_uid=4274, cgraph_uid=84, symbol_order=84)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1323 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1323 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1323 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1323 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1324 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1325 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1325 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13874 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1326 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1326 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1326 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1326 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:1326 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1326 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1326 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13874 ])) tssmarshal.c:1326 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_PLATFORM_Marshal") [flags 0x1]  <function_decl 0x7fd46612cca8 TSS_TPMI_RH_PLATFORM_Marshal>) [0 TSS_TPMI_RH_PLATFORM_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1326 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:1326 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:1326 -1
     (nil))
(code_label 24 23 25 5 418 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1328 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1328 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1329 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13875 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1329 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1329 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1329 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1329 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:1329 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1329 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1329 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13875 ])) tssmarshal.c:1329 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1329 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1329 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1329 -1
     (nil))
(code_label 41 40 42 7 419 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13876 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1331 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13876 ])) tssmarshal.c:1331 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1332 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:1332 -1
     (nil))

;; Function TSS_ContextSave_In_Marshal (TSS_ContextSave_In_Marshal, funcdef_no=85, decl_uid=4279, cgraph_uid=85, symbol_order=85)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1335 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1335 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1335 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1335 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1336 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1337 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1337 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13877 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1338 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1338 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1338 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1338 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:1338 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:1338 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:1338 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13877 ])) tssmarshal.c:1338 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_CONTEXT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c948 TSS_TPMI_DH_CONTEXT_Marshal>) [0 TSS_TPMI_DH_CONTEXT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1338 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:1338 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:1338 -1
     (nil))
(code_label 24 23 25 5 422 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13878 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1340 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13878 ])) tssmarshal.c:1340 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1341 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:1341 -1
     (nil))

;; Function TSS_ContextLoad_In_Marshal (TSS_ContextLoad_In_Marshal, funcdef_no=86, decl_uid=4284, cgraph_uid=86, symbol_order=86)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1344 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1344 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1344 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1344 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1345 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1346 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1346 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13879 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1347 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1347 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1347 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1347 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:1347 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:1347 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:1347 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13879 ])) tssmarshal.c:1347 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_CONTEXT_Marshal") [flags 0x1]  <function_decl 0x7fd4661841b0 TSS_TPMS_CONTEXT_Marshal>) [0 TSS_TPMS_CONTEXT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1347 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:1347 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:1347 -1
     (nil))
(code_label 24 23 25 5 425 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13880 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1349 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13880 ])) tssmarshal.c:1349 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1350 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:1350 -1
     (nil))

;; Function TSS_FlushContext_In_Marshal (TSS_FlushContext_In_Marshal, funcdef_no=87, decl_uid=4289, cgraph_uid=87, symbol_order=87)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1353 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1353 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1353 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1353 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1354 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1355 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1355 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13881 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1356 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1356 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1356 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1356 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:1356 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:1356 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:1356 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13881 ])) tssmarshal.c:1356 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_CONTEXT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c948 TSS_TPMI_DH_CONTEXT_Marshal>) [0 TSS_TPMI_DH_CONTEXT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1356 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:1356 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:1356 -1
     (nil))
(code_label 24 23 25 5 428 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13882 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1358 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13882 ])) tssmarshal.c:1358 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1359 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:1359 -1
     (nil))

;; Function TSS_EvictControl_In_Marshal (TSS_EvictControl_In_Marshal, funcdef_no=88, decl_uid=4294, cgraph_uid=88, symbol_order=88)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1362 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1362 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1362 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1362 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1363 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1364 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1364 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13883 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1365 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1365 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1365 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1365 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:1365 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:1365 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:1365 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13883 ])) tssmarshal.c:1365 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_PROVISION_Marshal") [flags 0x1]  <function_decl 0x7fd46612ce58 TSS_TPMI_RH_PROVISION_Marshal>) [0 TSS_TPMI_RH_PROVISION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1365 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1365 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1365 -1
     (nil))
(code_label 24 23 25 5 431 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1367 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1367 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1368 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13884 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1368 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1368 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1368 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1368 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:1368 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:1368 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:1368 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13884 ])) tssmarshal.c:1368 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1368 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:1368 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:1368 -1
     (nil))
(code_label 41 40 42 7 432 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1370 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1370 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1371 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13885 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1371 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1371 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1371 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1371 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:1371 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:1371 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:1371 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13885 ])) tssmarshal.c:1371 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_PERSISTENT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c438 TSS_TPMI_DH_PERSISTENT_Marshal>) [0 TSS_TPMI_DH_PERSISTENT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1371 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:1371 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:1371 -1
     (nil))
(code_label 58 57 59 9 433 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13886 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1373 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13886 ])) tssmarshal.c:1373 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:1374 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:1374 -1
     (nil))

;; Function TSS_ClockSet_In_Marshal (TSS_ClockSet_In_Marshal, funcdef_no=89, decl_uid=4299, cgraph_uid=89, symbol_order=89)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1377 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1377 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1377 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1377 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1378 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1379 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1379 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13887 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1380 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1380 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1380 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1380 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:1380 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1380 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1380 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13887 ])) tssmarshal.c:1380 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_PROVISION_Marshal") [flags 0x1]  <function_decl 0x7fd46612ce58 TSS_TPMI_RH_PROVISION_Marshal>) [0 TSS_TPMI_RH_PROVISION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1380 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:1380 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:1380 -1
     (nil))
(code_label 24 23 25 5 436 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1382 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1382 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1383 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13888 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1383 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1383 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1383 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1383 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:1383 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1383 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1383 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13888 ])) tssmarshal.c:1383 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT64_Marshal") [flags 0x1]  <function_decl 0x7fd46611cd80 TSS_UINT64_Marshal>) [0 TSS_UINT64_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1383 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1383 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1383 -1
     (nil))
(code_label 41 40 42 7 437 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13889 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1385 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13889 ])) tssmarshal.c:1385 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1386 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:1386 -1
     (nil))

;; Function TSS_ClockRateAdjust_In_Marshal (TSS_ClockRateAdjust_In_Marshal, funcdef_no=90, decl_uid=4304, cgraph_uid=90, symbol_order=90)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1389 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1389 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1389 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1389 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1390 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1391 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1391 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13890 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1392 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1392 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1392 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1392 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:1392 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1392 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1392 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13890 ])) tssmarshal.c:1392 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_PROVISION_Marshal") [flags 0x1]  <function_decl 0x7fd46612ce58 TSS_TPMI_RH_PROVISION_Marshal>) [0 TSS_TPMI_RH_PROVISION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1392 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:1392 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:1392 -1
     (nil))
(code_label 24 23 25 5 440 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1394 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1394 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1395 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13891 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1395 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1395 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1395 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1395 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:1395 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1395 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1395 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13891 ])) tssmarshal.c:1395 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_CLOCK_ADJUST_Marshal") [flags 0x1]  <function_decl 0x7fd466124510 TSS_TPM_CLOCK_ADJUST_Marshal>) [0 TSS_TPM_CLOCK_ADJUST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1395 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1395 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1395 -1
     (nil))
(code_label 41 40 42 7 441 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13892 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1397 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13892 ])) tssmarshal.c:1397 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1398 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:1398 -1
     (nil))

;; Function TSS_GetCapability_In_Marshal (TSS_GetCapability_In_Marshal, funcdef_no=91, decl_uid=4309, cgraph_uid=91, symbol_order=91)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1401 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1401 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1401 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1401 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1402 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1403 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1403 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13893 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1404 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1404 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1404 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1404 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:1404 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:1404 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:1404 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13893 ])) tssmarshal.c:1404 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_CAP_Marshal") [flags 0x1]  <function_decl 0x7fd466124948 TSS_TPM_CAP_Marshal>) [0 TSS_TPM_CAP_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1404 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1404 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1404 -1
     (nil))
(code_label 24 23 25 5 444 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1406 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1406 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1407 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13894 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1407 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1407 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1407 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1407 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:1407 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:1407 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:1407 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13894 ])) tssmarshal.c:1407 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1407 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:1407 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:1407 -1
     (nil))
(code_label 41 40 42 7 445 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1409 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1409 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1410 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13894 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1410 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1410 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1410 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1410 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:1410 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:1410 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:1410 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13894 ])) tssmarshal.c:1410 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1410 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:1410 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:1410 -1
     (nil))
(code_label 58 57 59 9 446 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13895 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1412 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13895 ])) tssmarshal.c:1412 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:1413 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:1413 -1
     (nil))

;; Function TSS_TestParms_In_Marshal (TSS_TestParms_In_Marshal, funcdef_no=92, decl_uid=4314, cgraph_uid=92, symbol_order=92)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1416 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1416 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1416 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1416 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1417 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1418 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1418 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13896 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1419 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1419 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1419 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1419 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:1419 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:1419 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:1419 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13896 ])) tssmarshal.c:1419 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_PUBLIC_PARMS_Marshal") [flags 0x1]  <function_decl 0x7fd46617a438 TSS_TPMT_PUBLIC_PARMS_Marshal>) [0 TSS_TPMT_PUBLIC_PARMS_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1419 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:1419 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:1419 -1
     (nil))
(code_label 24 23 25 5 449 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13897 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1421 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13897 ])) tssmarshal.c:1421 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1422 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:1422 -1
     (nil))

;; Function TSS_NV_DefineSpace_In_Marshal (TSS_NV_DefineSpace_In_Marshal, funcdef_no=93, decl_uid=4319, cgraph_uid=93, symbol_order=93)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1425 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1425 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1425 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1425 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1426 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1427 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1427 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13898 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1428 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1428 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1428 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1428 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:1428 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:1428 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:1428 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13898 ])) tssmarshal.c:1428 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_PROVISION_Marshal") [flags 0x1]  <function_decl 0x7fd46612ce58 TSS_TPMI_RH_PROVISION_Marshal>) [0 TSS_TPMI_RH_PROVISION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1428 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1428 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1428 -1
     (nil))
(code_label 24 23 25 5 452 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1430 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1430 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1431 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13899 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1431 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1431 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1431 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1431 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:1431 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:1431 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:1431 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13899 ])) tssmarshal.c:1431 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd46613e0d8 TSS_TPM2B_AUTH_Marshal>) [0 TSS_TPM2B_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1431 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:1431 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:1431 -1
     (nil))
(code_label 41 40 42 7 453 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1433 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1433 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1434 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13900 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 136 [0x88])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1434 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 136 [0x88]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1434 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1434 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1434 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:1434 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:1434 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:1434 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13900 ])) tssmarshal.c:1434 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NV_PUBLIC_Marshal") [flags 0x1]  <function_decl 0x7fd46617ae58 TSS_TPM2B_NV_PUBLIC_Marshal>) [0 TSS_TPM2B_NV_PUBLIC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1434 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:1434 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:1434 -1
     (nil))
(code_label 58 57 59 9 454 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13901 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1436 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13901 ])) tssmarshal.c:1436 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:1437 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:1437 -1
     (nil))

;; Function TSS_NV_UndefineSpace_In_Marshal (TSS_NV_UndefineSpace_In_Marshal, funcdef_no=94, decl_uid=4324, cgraph_uid=94, symbol_order=94)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1440 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1440 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1440 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1440 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1441 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1442 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1442 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13902 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1443 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1443 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1443 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1443 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:1443 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1443 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1443 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13902 ])) tssmarshal.c:1443 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_PROVISION_Marshal") [flags 0x1]  <function_decl 0x7fd46612ce58 TSS_TPMI_RH_PROVISION_Marshal>) [0 TSS_TPMI_RH_PROVISION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1443 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:1443 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:1443 -1
     (nil))
(code_label 24 23 25 5 457 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1445 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1445 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1446 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13903 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1446 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1446 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1446 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1446 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:1446 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1446 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1446 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13903 ])) tssmarshal.c:1446 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_INDEX_Marshal") [flags 0x1]  <function_decl 0x7fd466137288 TSS_TPMI_RH_NV_INDEX_Marshal>) [0 TSS_TPMI_RH_NV_INDEX_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1446 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1446 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1446 -1
     (nil))
(code_label 41 40 42 7 458 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13904 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1448 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13904 ])) tssmarshal.c:1448 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1449 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:1449 -1
     (nil))

;; Function TSS_NV_UndefineSpaceSpecial_In_Marshal (TSS_NV_UndefineSpaceSpecial_In_Marshal, funcdef_no=95, decl_uid=4329, cgraph_uid=95, symbol_order=95)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1452 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1452 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1452 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1452 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1453 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1454 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1454 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13905 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1455 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1455 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1455 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1455 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:1455 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1455 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1455 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13905 ])) tssmarshal.c:1455 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_INDEX_Marshal") [flags 0x1]  <function_decl 0x7fd466137288 TSS_TPMI_RH_NV_INDEX_Marshal>) [0 TSS_TPMI_RH_NV_INDEX_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1455 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:1455 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:1455 -1
     (nil))
(code_label 24 23 25 5 461 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1457 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1457 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1458 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13906 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1458 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1458 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1458 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1458 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:1458 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1458 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1458 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13906 ])) tssmarshal.c:1458 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_PLATFORM_Marshal") [flags 0x1]  <function_decl 0x7fd46612cca8 TSS_TPMI_RH_PLATFORM_Marshal>) [0 TSS_TPMI_RH_PLATFORM_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1458 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1458 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1458 -1
     (nil))
(code_label 41 40 42 7 462 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13907 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1460 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13907 ])) tssmarshal.c:1460 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1461 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:1461 -1
     (nil))

;; Function TSS_NV_ReadPublic_In_Marshal (TSS_NV_ReadPublic_In_Marshal, funcdef_no=96, decl_uid=4334, cgraph_uid=96, symbol_order=96)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1464 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1464 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1464 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1464 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1465 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1466 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1466 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13908 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1467 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1467 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1467 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1467 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:1467 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:1467 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:1467 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13908 ])) tssmarshal.c:1467 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_INDEX_Marshal") [flags 0x1]  <function_decl 0x7fd466137288 TSS_TPMI_RH_NV_INDEX_Marshal>) [0 TSS_TPMI_RH_NV_INDEX_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1467 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:1467 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:1467 -1
     (nil))
(code_label 24 23 25 5 465 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13909 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1469 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13909 ])) tssmarshal.c:1469 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1470 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:1470 -1
     (nil))

;; Function TSS_NV_Write_In_Marshal (TSS_NV_Write_In_Marshal, funcdef_no=97, decl_uid=4339, cgraph_uid=97, symbol_order=97)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1473 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1473 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1473 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1473 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1474 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1475 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1475 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13910 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1476 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1476 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1476 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1476 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:1476 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:1476 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:1476 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13910 ])) tssmarshal.c:1476 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd4661370d8 TSS_TPMI_RH_NV_AUTH_Marshal>) [0 TSS_TPMI_RH_NV_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1476 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:1476 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:1476 -1
     (nil))
(code_label 24 23 25 5 468 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1478 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1478 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1479 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13911 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1479 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1479 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1479 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1479 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:1479 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:1479 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:1479 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13911 ])) tssmarshal.c:1479 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_INDEX_Marshal") [flags 0x1]  <function_decl 0x7fd466137288 TSS_TPMI_RH_NV_INDEX_Marshal>) [0 TSS_TPMI_RH_NV_INDEX_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1479 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:1479 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:1479 -1
     (nil))
(code_label 41 40 42 7 469 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1481 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1481 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1482 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13912 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1482 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1482 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1482 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1482 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:1482 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:1482 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:1482 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13912 ])) tssmarshal.c:1482 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_MAX_NV_BUFFER_Marshal") [flags 0x1]  <function_decl 0x7fd46613e438 TSS_TPM2B_MAX_NV_BUFFER_Marshal>) [0 TSS_TPM2B_MAX_NV_BUFFER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1482 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:1482 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:1482 -1
     (nil))
(code_label 58 57 59 9 470 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1484 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:1484 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1485 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13913 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 2058 [0x80a])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1485 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2058 [0x80a]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1485 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1485 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1485 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:1485 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:1485 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:1485 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13913 ])) tssmarshal.c:1485 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1485 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:1485 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:1485 -1
     (nil))
(code_label 75 74 76 11 471 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.13914 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1487 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13914 ])) tssmarshal.c:1487 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:1488 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:1488 -1
     (nil))

;; Function TSS_NV_Increment_In_Marshal (TSS_NV_Increment_In_Marshal, funcdef_no=98, decl_uid=4344, cgraph_uid=98, symbol_order=98)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1491 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1491 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1491 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1491 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1492 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1493 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1493 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13915 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1494 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1494 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1494 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1494 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:1494 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1494 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1494 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13915 ])) tssmarshal.c:1494 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd4661370d8 TSS_TPMI_RH_NV_AUTH_Marshal>) [0 TSS_TPMI_RH_NV_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1494 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:1494 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:1494 -1
     (nil))
(code_label 24 23 25 5 474 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1496 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1496 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1497 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13916 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1497 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1497 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1497 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1497 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:1497 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1497 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1497 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13916 ])) tssmarshal.c:1497 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_INDEX_Marshal") [flags 0x1]  <function_decl 0x7fd466137288 TSS_TPMI_RH_NV_INDEX_Marshal>) [0 TSS_TPMI_RH_NV_INDEX_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1497 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1497 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1497 -1
     (nil))
(code_label 41 40 42 7 475 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13917 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1499 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13917 ])) tssmarshal.c:1499 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1500 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:1500 -1
     (nil))

;; Function TSS_NV_Extend_In_Marshal (TSS_NV_Extend_In_Marshal, funcdef_no=99, decl_uid=4349, cgraph_uid=99, symbol_order=99)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1503 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1503 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1503 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1503 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1504 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1505 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1505 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13918 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1506 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1506 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1506 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1506 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:1506 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:1506 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:1506 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13918 ])) tssmarshal.c:1506 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd4661370d8 TSS_TPMI_RH_NV_AUTH_Marshal>) [0 TSS_TPMI_RH_NV_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1506 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1506 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1506 -1
     (nil))
(code_label 24 23 25 5 478 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1508 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1508 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1509 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13919 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1509 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1509 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1509 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1509 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:1509 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:1509 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:1509 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13919 ])) tssmarshal.c:1509 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_INDEX_Marshal") [flags 0x1]  <function_decl 0x7fd466137288 TSS_TPMI_RH_NV_INDEX_Marshal>) [0 TSS_TPMI_RH_NV_INDEX_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1509 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:1509 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:1509 -1
     (nil))
(code_label 41 40 42 7 479 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1511 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1511 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1512 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13920 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1512 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1512 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1512 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1512 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:1512 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:1512 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:1512 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13920 ])) tssmarshal.c:1512 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_MAX_NV_BUFFER_Marshal") [flags 0x1]  <function_decl 0x7fd46613e438 TSS_TPM2B_MAX_NV_BUFFER_Marshal>) [0 TSS_TPM2B_MAX_NV_BUFFER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1512 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:1512 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:1512 -1
     (nil))
(code_label 58 57 59 9 480 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13921 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1514 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13921 ])) tssmarshal.c:1514 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:1515 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:1515 -1
     (nil))

;; Function TSS_NV_SetBits_In_Marshal (TSS_NV_SetBits_In_Marshal, funcdef_no=100, decl_uid=4354, cgraph_uid=100, symbol_order=100)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1518 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1518 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1518 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1518 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1519 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1520 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1520 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13922 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1521 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1521 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1521 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1521 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:1521 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:1521 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:1521 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13922 ])) tssmarshal.c:1521 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd4661370d8 TSS_TPMI_RH_NV_AUTH_Marshal>) [0 TSS_TPMI_RH_NV_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1521 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1521 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1521 -1
     (nil))
(code_label 24 23 25 5 483 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1523 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1523 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1524 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13923 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1524 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1524 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1524 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1524 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:1524 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:1524 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:1524 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13923 ])) tssmarshal.c:1524 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_INDEX_Marshal") [flags 0x1]  <function_decl 0x7fd466137288 TSS_TPMI_RH_NV_INDEX_Marshal>) [0 TSS_TPMI_RH_NV_INDEX_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1524 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:1524 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:1524 -1
     (nil))
(code_label 41 40 42 7 484 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1526 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1526 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1527 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13924 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1527 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1527 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1527 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1527 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:1527 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:1527 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:1527 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13924 ])) tssmarshal.c:1527 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT64_Marshal") [flags 0x1]  <function_decl 0x7fd46611cd80 TSS_UINT64_Marshal>) [0 TSS_UINT64_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1527 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:1527 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:1527 -1
     (nil))
(code_label 58 57 59 9 485 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.13925 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1529 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13925 ])) tssmarshal.c:1529 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:1530 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:1530 -1
     (nil))

;; Function TSS_NV_WriteLock_In_Marshal (TSS_NV_WriteLock_In_Marshal, funcdef_no=101, decl_uid=4359, cgraph_uid=101, symbol_order=101)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1533 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1533 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1533 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1533 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1534 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1535 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1535 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13926 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1536 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1536 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1536 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1536 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:1536 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1536 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1536 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13926 ])) tssmarshal.c:1536 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd4661370d8 TSS_TPMI_RH_NV_AUTH_Marshal>) [0 TSS_TPMI_RH_NV_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1536 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:1536 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:1536 -1
     (nil))
(code_label 24 23 25 5 488 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1538 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1538 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1539 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13927 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1539 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1539 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1539 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1539 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:1539 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1539 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1539 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13927 ])) tssmarshal.c:1539 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_INDEX_Marshal") [flags 0x1]  <function_decl 0x7fd466137288 TSS_TPMI_RH_NV_INDEX_Marshal>) [0 TSS_TPMI_RH_NV_INDEX_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1539 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1539 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1539 -1
     (nil))
(code_label 41 40 42 7 489 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13928 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1541 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13928 ])) tssmarshal.c:1541 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1542 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:1542 -1
     (nil))

;; Function TSS_NV_GlobalWriteLock_In_Marshal (TSS_NV_GlobalWriteLock_In_Marshal, funcdef_no=102, decl_uid=4364, cgraph_uid=102, symbol_order=102)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1545 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1545 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1545 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1545 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1546 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1547 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1547 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13929 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1548 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1548 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1548 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1548 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:1548 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:1548 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:1548 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13929 ])) tssmarshal.c:1548 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_PROVISION_Marshal") [flags 0x1]  <function_decl 0x7fd46612ce58 TSS_TPMI_RH_PROVISION_Marshal>) [0 TSS_TPMI_RH_PROVISION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1548 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:1548 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:1548 -1
     (nil))
(code_label 24 23 25 5 492 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.13930 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1550 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13930 ])) tssmarshal.c:1550 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1551 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:1551 -1
     (nil))

;; Function TSS_NV_Read_In_Marshal (TSS_NV_Read_In_Marshal, funcdef_no=103, decl_uid=4369, cgraph_uid=103, symbol_order=103)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1554 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1554 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1554 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1554 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1555 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1556 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1556 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13931 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1557 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1557 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1557 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1557 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:1557 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:1557 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:1557 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13931 ])) tssmarshal.c:1557 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd4661370d8 TSS_TPMI_RH_NV_AUTH_Marshal>) [0 TSS_TPMI_RH_NV_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1557 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:1557 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:1557 -1
     (nil))
(code_label 24 23 25 5 495 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1559 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1559 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1560 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13932 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1560 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1560 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1560 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1560 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:1560 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:1560 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:1560 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13932 ])) tssmarshal.c:1560 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_INDEX_Marshal") [flags 0x1]  <function_decl 0x7fd466137288 TSS_TPMI_RH_NV_INDEX_Marshal>) [0 TSS_TPMI_RH_NV_INDEX_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1560 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:1560 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:1560 -1
     (nil))
(code_label 41 40 42 7 496 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1562 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1562 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1563 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13933 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1563 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1563 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1563 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1563 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:1563 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:1563 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:1563 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13933 ])) tssmarshal.c:1563 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1563 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:1563 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:1563 -1
     (nil))
(code_label 58 57 59 9 497 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1565 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:1565 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1566 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13933 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 10 [0xa])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1566 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 10 [0xa]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1566 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1566 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1566 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:1566 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:1566 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:1566 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13933 ])) tssmarshal.c:1566 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1566 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:1566 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:1566 -1
     (nil))
(code_label 75 74 76 11 498 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.13934 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1568 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13934 ])) tssmarshal.c:1568 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:1569 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:1569 -1
     (nil))

;; Function TSS_NV_ReadLock_In_Marshal (TSS_NV_ReadLock_In_Marshal, funcdef_no=104, decl_uid=4374, cgraph_uid=104, symbol_order=104)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1572 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1572 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1572 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1572 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1573 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1574 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1574 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13935 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1575 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1575 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1575 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1575 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:1575 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1575 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1575 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13935 ])) tssmarshal.c:1575 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd4661370d8 TSS_TPMI_RH_NV_AUTH_Marshal>) [0 TSS_TPMI_RH_NV_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1575 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:1575 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:1575 -1
     (nil))
(code_label 24 23 25 5 501 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1577 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1577 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1578 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13936 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1578 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1578 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1578 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1578 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:1578 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1578 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1578 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13936 ])) tssmarshal.c:1578 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_INDEX_Marshal") [flags 0x1]  <function_decl 0x7fd466137288 TSS_TPMI_RH_NV_INDEX_Marshal>) [0 TSS_TPMI_RH_NV_INDEX_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1578 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1578 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1578 -1
     (nil))
(code_label 41 40 42 7 502 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13937 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1580 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13937 ])) tssmarshal.c:1580 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1581 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:1581 -1
     (nil))

;; Function TSS_NV_ChangeAuth_In_Marshal (TSS_NV_ChangeAuth_In_Marshal, funcdef_no=105, decl_uid=4379, cgraph_uid=105, symbol_order=105)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1584 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1584 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1584 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1584 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1585 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1586 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1586 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13938 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1587 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1587 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1587 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1587 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:1587 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1587 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1587 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13938 ])) tssmarshal.c:1587 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_INDEX_Marshal") [flags 0x1]  <function_decl 0x7fd466137288 TSS_TPMI_RH_NV_INDEX_Marshal>) [0 TSS_TPMI_RH_NV_INDEX_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1587 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:1587 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:1587 -1
     (nil))
(code_label 24 23 25 5 505 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1589 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1589 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1590 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13939 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1590 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1590 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1590 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1590 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:1590 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1590 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1590 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13939 ])) tssmarshal.c:1590 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd46613e0d8 TSS_TPM2B_AUTH_Marshal>) [0 TSS_TPM2B_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1590 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1590 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1590 -1
     (nil))
(code_label 41 40 42 7 506 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.13940 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1592 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13940 ])) tssmarshal.c:1592 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1593 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:1593 -1
     (nil))

;; Function TSS_NV_Certify_In_Marshal (TSS_NV_Certify_In_Marshal, funcdef_no=106, decl_uid=4384, cgraph_uid=106, symbol_order=106)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 18 into block 17...
Merged blocks 17 and 18.
Merged 17 and 18 without moving.
Removing jump 132.
Merging block 19 into block 17...
Merged blocks 17 and 19.
Merged 17 and 19 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:1596 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:1596 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1596 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1596 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1597 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1598 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:1598 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.13941 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1599 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1599 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1599 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1599 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:1599 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1599 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1599 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13941 ])) tssmarshal.c:1599 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c360 TSS_TPMI_DH_OBJECT_Marshal>) [0 TSS_TPMI_DH_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1599 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1599 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1599 -1
     (nil))
(code_label 24 23 25 5 509 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1601 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:1601 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1602 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.13942 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1602 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1602 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1602 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1602 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 101)) tssmarshal.c:1602 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 102)) tssmarshal.c:1602 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 103)) tssmarshal.c:1602 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13942 ])) tssmarshal.c:1602 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd4661370d8 TSS_TPMI_RH_NV_AUTH_Marshal>) [0 TSS_TPMI_RH_NV_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1602 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 104)
        (reg:SI 0 ax)) tssmarshal.c:1602 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 104)) tssmarshal.c:1602 -1
     (nil))
(code_label 41 40 42 7 510 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1604 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1604 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1605 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.13943 ])
                (plus:DI (reg/f:DI 105)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1605 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1605 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1605 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1605 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 106)) tssmarshal.c:1605 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 107)) tssmarshal.c:1605 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 108)) tssmarshal.c:1605 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13943 ])) tssmarshal.c:1605 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_INDEX_Marshal") [flags 0x1]  <function_decl 0x7fd466137288 TSS_TPMI_RH_NV_INDEX_Marshal>) [0 TSS_TPMI_RH_NV_INDEX_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1605 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 109)
        (reg:SI 0 ax)) tssmarshal.c:1605 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 109)) tssmarshal.c:1605 -1
     (nil))
(code_label 58 57 59 9 511 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1607 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:1607 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1608 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.13944 ])
                (plus:DI (reg/f:DI 110)
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1608 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 12 [0xc]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1608 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1608 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1608 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 111)) tssmarshal.c:1608 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 112)) tssmarshal.c:1608 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 113)) tssmarshal.c:1608 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13944 ])) tssmarshal.c:1608 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466137e58 TSS_TPM2B_DATA_Marshal>) [0 TSS_TPM2B_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1608 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 114)
        (reg:SI 0 ax)) tssmarshal.c:1608 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 114)) tssmarshal.c:1608 -1
     (nil))
(code_label 75 74 76 11 512 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1610 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:1610 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1611 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.13945 ])
                (plus:DI (reg/f:DI 115)
                    (const_int 144 [0x90])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1611 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 144 [0x90]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1611 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1611 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 118)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1611 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 116)) tssmarshal.c:1611 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 117)) tssmarshal.c:1611 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 118)) tssmarshal.c:1611 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.13945 ])) tssmarshal.c:1611 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_SIG_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd46615ed80 TSS_TPMT_SIG_SCHEME_Marshal>) [0 TSS_TPMT_SIG_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1611 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 119)
        (reg:SI 0 ax)) tssmarshal.c:1611 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 119)) tssmarshal.c:1611 -1
     (nil))
(code_label 92 91 93 13 513 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1613 -1
     (nil))
(jump_insn 95 94 96 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 109)
            (pc))) tssmarshal.c:1613 -1
     (nil)
 -> 109)
(note 96 95 97 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 14 (set (reg/f:DI 120)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1614 -1
     (nil))
(insn 98 97 99 14 (parallel [
            (set (reg/f:DI 92 [ D.13946 ])
                (plus:DI (reg/f:DI 120)
                    (const_int 150 [0x96])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1614 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 150 [0x96]))
        (nil)))
(insn 99 98 100 14 (set (reg:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1614 -1
     (nil))
(insn 100 99 101 14 (set (reg:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1614 -1
     (nil))
(insn 101 100 102 14 (set (reg:DI 123)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1614 -1
     (nil))
(insn 102 101 103 14 (set (reg:DI 2 cx)
        (reg:DI 121)) tssmarshal.c:1614 -1
     (nil))
(insn 103 102 104 14 (set (reg:DI 1 dx)
        (reg:DI 122)) tssmarshal.c:1614 -1
     (nil))
(insn 104 103 105 14 (set (reg:DI 4 si)
        (reg:DI 123)) tssmarshal.c:1614 -1
     (nil))
(insn 105 104 106 14 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.13946 ])) tssmarshal.c:1614 -1
     (nil))
(call_insn 106 105 107 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1614 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 107 106 108 14 (set (reg:SI 124)
        (reg:SI 0 ax)) tssmarshal.c:1614 -1
     (nil))
(insn 108 107 109 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 124)) tssmarshal.c:1614 -1
     (nil))
(code_label 109 108 110 15 514 "" [1 uses])
(note 110 109 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1616 -1
     (nil))
(jump_insn 112 111 113 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 126)
            (pc))) tssmarshal.c:1616 -1
     (nil)
 -> 126)
(note 113 112 114 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 115 16 (set (reg/f:DI 125)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:1617 -1
     (nil))
(insn 115 114 116 16 (parallel [
            (set (reg/f:DI 93 [ D.13946 ])
                (plus:DI (reg/f:DI 125)
                    (const_int 152 [0x98])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1617 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 152 [0x98]))
        (nil)))
(insn 116 115 117 16 (set (reg:DI 126)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1617 -1
     (nil))
(insn 117 116 118 16 (set (reg:DI 127)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1617 -1
     (nil))
(insn 118 117 119 16 (set (reg:DI 128)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:1617 -1
     (nil))
(insn 119 118 120 16 (set (reg:DI 2 cx)
        (reg:DI 126)) tssmarshal.c:1617 -1
     (nil))
(insn 120 119 121 16 (set (reg:DI 1 dx)
        (reg:DI 127)) tssmarshal.c:1617 -1
     (nil))
(insn 121 120 122 16 (set (reg:DI 4 si)
        (reg:DI 128)) tssmarshal.c:1617 -1
     (nil))
(insn 122 121 123 16 (set (reg:DI 5 di)
        (reg/f:DI 93 [ D.13946 ])) tssmarshal.c:1617 -1
     (nil))
(call_insn 123 122 124 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1617 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 124 123 125 16 (set (reg:SI 129)
        (reg:SI 0 ax)) tssmarshal.c:1617 -1
     (nil))
(insn 125 124 126 16 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 129)) tssmarshal.c:1617 -1
     (nil))
(code_label 126 125 127 17 515 "" [1 uses])
(note 127 126 128 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 128 127 131 17 (set (reg:SI 94 [ D.13947 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:1619 -1
     (nil))
(insn 131 128 135 17 (set (reg:SI 95 [ <retval> ])
        (reg:SI 94 [ D.13947 ])) tssmarshal.c:1619 -1
     (nil))
(insn 135 131 136 17 (set (reg/i:SI 0 ax)
        (reg:SI 95 [ <retval> ])) tssmarshal.c:1620 -1
     (nil))
(insn 136 135 0 17 (use (reg/i:SI 0 ax)) tssmarshal.c:1620 -1
     (nil))

;; Function TSS_IncrementalSelfTest_Out_Unmarshal (TSS_IncrementalSelfTest_Out_Unmarshal, funcdef_no=107, decl_uid=4389, cgraph_uid=107, symbol_order=107)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 49.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1628 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1628 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1628 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1628 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:1628 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1628 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.13950+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1628 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1629 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1630 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1631 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1631 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1632 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1632 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1633 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1633 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1633 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1633 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1633 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:1633 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1633 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1633 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1633 -1
     (nil))
(code_label 29 28 30 6 518 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1636 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1636 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.13948 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1637 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1637 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1637 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:1637 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:1637 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13948 ])) tssmarshal.c:1637 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPML_ALG_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e0a948 TPML_ALG_Unmarshal>) [0 TPML_ALG_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1637 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:1637 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:1637 -1
     (nil))
(code_label 43 42 44 8 519 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 48 8 (set (reg:SI 88 [ D.13949 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1639 -1
     (nil))
(insn 48 45 52 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13949 ])) tssmarshal.c:1639 -1
     (nil))
(insn 52 48 53 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1640 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1640 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.13950+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1640 -1
     (nil))
(jump_insn 55 54 61 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1640 -1
     (nil)
 -> 58)
(note 61 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 56 61 57 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1640 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 57 56 58)
(code_label 58 57 62 12 521 "" [1 uses])
(note 62 58 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 59 62 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:1640 -1
     (nil))

;; Function TSS_GetTestResult_Out_Unmarshal (TSS_GetTestResult_Out_Unmarshal, funcdef_no=108, decl_uid=4394, cgraph_uid=108, symbol_order=108)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 63.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1643 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1643 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1643 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1643 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:1643 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1643 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.13954+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1643 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1644 -1
     (nil))
(insn 13 12 14 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1647 -1
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) tssmarshal.c:1647 -1
     (nil)
 -> 28)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1648 -1
     (nil))
(jump_insn 17 16 18 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) tssmarshal.c:1648 -1
     (nil)
 -> 28)
(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1649 -1
     (nil))
(insn 20 19 21 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1649 -1
     (nil))
(insn 21 20 22 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1649 -1
     (nil))
(insn 22 21 23 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:1649 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:1649 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:1649 -1
     (nil))
(call_insn 25 24 26 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1649 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 26 25 27 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:1649 -1
     (nil))
(insn 27 26 28 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:1649 -1
     (nil))
(code_label 28 27 29 6 523 "" [2 uses])
(note 29 28 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1652 -1
     (nil))
(jump_insn 31 30 32 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) tssmarshal.c:1652 -1
     (nil)
 -> 42)
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 7 (set (reg/f:DI 87 [ D.13951 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1653 -1
     (nil))
(insn 34 33 35 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1653 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1653 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1653 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1653 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13951 ])) tssmarshal.c:1653 -1
     (nil))
(call_insn 39 38 40 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_MAX_BUFFER_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e02af8 TPM2B_MAX_BUFFER_Unmarshal>) [0 TPM2B_MAX_BUFFER_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1653 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 40 39 41 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1653 -1
     (nil))
(insn 41 40 42 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1653 -1
     (nil))
(code_label 42 41 43 8 524 "" [1 uses])
(note 43 42 44 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1655 -1
     (nil))
(jump_insn 45 44 46 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) tssmarshal.c:1655 -1
     (nil)
 -> 57)
(note 46 45 47 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1656 -1
     (nil))
(insn 48 47 49 9 (parallel [
            (set (reg/f:DI 88 [ D.13952 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 2052 [0x804])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1656 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 2052 [0x804]))
        (nil)))
(insn 49 48 50 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1656 -1
     (nil))
(insn 50 49 51 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1656 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:1656 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:1656 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13952 ])) tssmarshal.c:1656 -1
     (nil))
(call_insn 54 53 55 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM_RC_Unmarshal") [flags 0x41]  <function_decl 0x7fd465dedaf8 TPM_RC_Unmarshal>) [0 TPM_RC_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1656 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 55 54 56 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:1656 -1
     (nil))
(insn 56 55 57 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:1656 -1
     (nil))
(code_label 57 56 58 10 525 "" [1 uses])
(note 58 57 59 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 62 10 (set (reg:SI 89 [ D.13953 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1658 -1
     (nil))
(insn 62 59 66 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13953 ])) tssmarshal.c:1658 -1
     (nil))
(insn 66 62 67 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1659 -1
     (nil))
(insn 67 66 68 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1659 -1
     (nil))
(insn 68 67 69 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.13954+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1659 -1
     (nil))
(jump_insn 69 68 75 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 72)
            (pc))) tssmarshal.c:1659 -1
     (nil)
 -> 72)
(note 75 69 70 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 70 75 71 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1659 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 71 70 72)
(code_label 72 71 76 14 527 "" [1 uses])
(note 76 72 73 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 73 76 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:1659 -1
     (nil))

;; Function TSS_StartAuthSession_Out_Unmarshal (TSS_StartAuthSession_Out_Unmarshal, funcdef_no=109, decl_uid=4399, cgraph_uid=109, symbol_order=109)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 65.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1662 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1662 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1662 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1662 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:1662 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1662 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.13958+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1662 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1663 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1664 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1666 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) tssmarshal.c:1666 -1
     (nil)
 -> 27)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg/f:DI 87 [ D.13955 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1667 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1667 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1667 -1
     (nil))
(insn 20 19 21 4 (set (reg:SI 2 cx)
        (const_int 0 [0])) tssmarshal.c:1667 -1
     (nil))
(insn 21 20 22 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:1667 -1
     (nil))
(insn 22 21 23 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:1667 -1
     (nil))
(insn 23 22 24 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13955 ])) tssmarshal.c:1667 -1
     (nil))
(call_insn 24 23 25 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMI_SH_AUTH_SESSION_Unmarshal") [flags 0x41]  <function_decl 0x7fd465df5d80 TPMI_SH_AUTH_SESSION_Unmarshal>) [0 TPMI_SH_AUTH_SESSION_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1667 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 25 24 26 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1667 -1
     (nil))
(insn 26 25 27 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1667 -1
     (nil))
(code_label 27 26 28 5 529 "" [1 uses])
(note 28 27 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1669 -1
     (nil))
(jump_insn 30 29 31 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) tssmarshal.c:1669 -1
     (nil)
 -> 44)
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1670 -1
     (nil))
(jump_insn 33 32 34 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) tssmarshal.c:1670 -1
     (nil)
 -> 44)
(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1671 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1671 -1
     (nil))
(insn 37 36 38 7 (parallel [
            (set (reg:DI 98)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1671 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:1671 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:1671 -1
     (nil))
(insn 40 39 41 7 (set (reg:DI 5 di)
        (reg:DI 98)) tssmarshal.c:1671 -1
     (nil))
(call_insn 41 40 42 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1671 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 42 41 43 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1671 -1
     (nil))
(insn 43 42 44 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1671 -1
     (nil))
(code_label 44 43 45 8 530 "" [2 uses])
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1674 -1
     (nil))
(jump_insn 47 46 48 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:1674 -1
     (nil)
 -> 59)
(note 48 47 49 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1675 -1
     (nil))
(insn 50 49 51 9 (parallel [
            (set (reg/f:DI 88 [ D.13956 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1675 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 51 50 52 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1675 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1675 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:1675 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:1675 -1
     (nil))
(insn 55 54 56 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13956 ])) tssmarshal.c:1675 -1
     (nil))
(call_insn 56 55 57 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_NONCE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e02798 TPM2B_NONCE_Unmarshal>) [0 TPM2B_NONCE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1675 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 57 56 58 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:1675 -1
     (nil))
(insn 58 57 59 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:1675 -1
     (nil))
(code_label 59 58 60 10 531 "" [1 uses])
(note 60 59 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 64 10 (set (reg:SI 89 [ D.13957 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1677 -1
     (nil))
(insn 64 61 68 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13957 ])) tssmarshal.c:1677 -1
     (nil))
(insn 68 64 69 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1678 -1
     (nil))
(insn 69 68 70 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1678 -1
     (nil))
(insn 70 69 71 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.13958+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1678 -1
     (nil))
(jump_insn 71 70 77 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) tssmarshal.c:1678 -1
     (nil)
 -> 74)
(note 77 71 72 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 72 77 73 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1678 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 73 72 74)
(code_label 74 73 78 14 533 "" [1 uses])
(note 78 74 75 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 75 78 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:1678 -1
     (nil))

;; Function TSS_Create_Out_Unmarshal (TSS_Create_Out_Unmarshal, funcdef_no=110, decl_uid=4404, cgraph_uid=110, symbol_order=110)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 17 into block 16...
Merged blocks 16 and 17.
Merged 16 and 17 without moving.
Removing jump 110.
Merging block 18 into block 16...
Merged blocks 16 and 18.
Merged 16 and 18 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1681 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 94)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1681 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1681 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1681 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 94) 0)) tssmarshal.c:1681 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 95)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1681 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.13965+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1681 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1682 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1683 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1685 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1685 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1686 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1686 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1687 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1687 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 98)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1687 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:1687 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:1687 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 98)) tssmarshal.c:1687 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1687 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1687 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1687 -1
     (nil))
(code_label 29 28 30 6 535 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1690 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1690 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.13959 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1691 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1691 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1691 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:1691 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:1691 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13959 ])) tssmarshal.c:1691 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_PRIVATE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e376c0 TPM2B_PRIVATE_Unmarshal>) [0 TPM2B_PRIVATE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1691 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:1691 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:1691 -1
     (nil))
(code_label 43 42 44 8 536 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1693 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:1693 -1
     (nil)
 -> 59)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1694 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.13960 ])
                (plus:DI (reg/f:DI 103)
                    (const_int 1168 [0x490])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1694 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 1168 [0x490]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1694 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1694 -1
     (nil))
(insn 52 51 53 9 (set (reg:SI 2 cx)
        (const_int 0 [0])) tssmarshal.c:1694 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:1694 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:1694 -1
     (nil))
(insn 55 54 56 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13960 ])) tssmarshal.c:1694 -1
     (nil))
(call_insn 56 55 57 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_PUBLIC_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e371b0 TPM2B_PUBLIC_Unmarshal>) [0 TPM2B_PUBLIC_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1694 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 57 56 58 9 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:1694 -1
     (nil))
(insn 58 57 59 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:1694 -1
     (nil))
(code_label 59 58 60 10 537 "" [1 uses])
(note 60 59 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1696 -1
     (nil))
(jump_insn 62 61 63 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) tssmarshal.c:1696 -1
     (nil)
 -> 74)
(note 63 62 64 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 11 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1697 -1
     (nil))
(insn 65 64 66 11 (parallel [
            (set (reg/f:DI 89 [ D.13961 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 1592 [0x638])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1697 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 1592 [0x638]))
        (nil)))
(insn 66 65 67 11 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1697 -1
     (nil))
(insn 67 66 68 11 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1697 -1
     (nil))
(insn 68 67 69 11 (set (reg:DI 1 dx)
        (reg:DI 108)) tssmarshal.c:1697 -1
     (nil))
(insn 69 68 70 11 (set (reg:DI 4 si)
        (reg:DI 109)) tssmarshal.c:1697 -1
     (nil))
(insn 70 69 71 11 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13961 ])) tssmarshal.c:1697 -1
     (nil))
(call_insn 71 70 72 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_CREATION_DATA_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e40000 TPM2B_CREATION_DATA_Unmarshal>) [0 TPM2B_CREATION_DATA_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1697 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 72 71 73 11 (set (reg:SI 110)
        (reg:SI 0 ax)) tssmarshal.c:1697 -1
     (nil))
(insn 73 72 74 11 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 110)) tssmarshal.c:1697 -1
     (nil))
(code_label 74 73 75 12 538 "" [1 uses])
(note 75 74 76 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1699 -1
     (nil))
(jump_insn 77 76 78 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 89)
            (pc))) tssmarshal.c:1699 -1
     (nil)
 -> 89)
(note 78 77 79 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 79 78 80 13 (set (reg/f:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1700 -1
     (nil))
(insn 80 79 81 13 (parallel [
            (set (reg/f:DI 90 [ D.13962 ])
                (plus:DI (reg/f:DI 111)
                    (const_int 2156 [0x86c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1700 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 2156 [0x86c]))
        (nil)))
(insn 81 80 82 13 (set (reg:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1700 -1
     (nil))
(insn 82 81 83 13 (set (reg:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1700 -1
     (nil))
(insn 83 82 84 13 (set (reg:DI 1 dx)
        (reg:DI 112)) tssmarshal.c:1700 -1
     (nil))
(insn 84 83 85 13 (set (reg:DI 4 si)
        (reg:DI 113)) tssmarshal.c:1700 -1
     (nil))
(insn 85 84 86 13 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13962 ])) tssmarshal.c:1700 -1
     (nil))
(call_insn 86 85 87 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_DIGEST_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e025e8 TPM2B_DIGEST_Unmarshal>) [0 TPM2B_DIGEST_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1700 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 87 86 88 13 (set (reg:SI 114)
        (reg:SI 0 ax)) tssmarshal.c:1700 -1
     (nil))
(insn 88 87 89 13 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 114)) tssmarshal.c:1700 -1
     (nil))
(code_label 89 88 90 14 539 "" [1 uses])
(note 90 89 91 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1702 -1
     (nil))
(jump_insn 92 91 93 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 104)
            (pc))) tssmarshal.c:1702 -1
     (nil)
 -> 104)
(note 93 92 94 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 15 (set (reg/f:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1703 -1
     (nil))
(insn 95 94 96 15 (parallel [
            (set (reg/f:DI 91 [ D.13963 ])
                (plus:DI (reg/f:DI 115)
                    (const_int 2288 [0x8f0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1703 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 2288 [0x8f0]))
        (nil)))
(insn 96 95 97 15 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1703 -1
     (nil))
(insn 97 96 98 15 (set (reg:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1703 -1
     (nil))
(insn 98 97 99 15 (set (reg:DI 1 dx)
        (reg:DI 116)) tssmarshal.c:1703 -1
     (nil))
(insn 99 98 100 15 (set (reg:DI 4 si)
        (reg:DI 117)) tssmarshal.c:1703 -1
     (nil))
(insn 100 99 101 15 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.13963 ])) tssmarshal.c:1703 -1
     (nil))
(call_insn 101 100 102 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMT_TK_CREATION_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e0a0d8 TPMT_TK_CREATION_Unmarshal>) [0 TPMT_TK_CREATION_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1703 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 102 101 103 15 (set (reg:SI 118)
        (reg:SI 0 ax)) tssmarshal.c:1703 -1
     (nil))
(insn 103 102 104 15 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 118)) tssmarshal.c:1703 -1
     (nil))
(code_label 104 103 105 16 540 "" [1 uses])
(note 105 104 106 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 106 105 109 16 (set (reg:SI 92 [ D.13964 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1705 -1
     (nil))
(insn 109 106 113 16 (set (reg:SI 93 [ <retval> ])
        (reg:SI 92 [ D.13964 ])) tssmarshal.c:1705 -1
     (nil))
(insn 113 109 114 16 (set (reg/i:SI 0 ax)
        (reg:SI 93 [ <retval> ])) tssmarshal.c:1706 -1
     (nil))
(insn 114 113 115 16 (set (reg/f:DI 120)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1706 -1
     (nil))
(insn 115 114 116 16 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.13965+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1706 -1
     (nil))
(jump_insn 116 115 122 16 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 119)
            (pc))) tssmarshal.c:1706 -1
     (nil)
 -> 119)
(note 122 116 117 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(call_insn 117 122 118 19 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1706 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 118 117 119)
(code_label 119 118 123 20 542 "" [1 uses])
(note 123 119 120 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 120 123 0 20 (use (reg/i:SI 0 ax)) tssmarshal.c:1706 -1
     (nil))

;; Function TSS_Load_Out_Unmarshal (TSS_Load_Out_Unmarshal, funcdef_no=111, decl_uid=4409, cgraph_uid=111, symbol_order=111)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 64.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1709 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1709 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1709 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1709 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:1709 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1709 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.13969+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1709 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1710 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1711 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1713 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) tssmarshal.c:1713 -1
     (nil)
 -> 26)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg/f:DI 87 [ D.13966 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1714 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1714 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1714 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:1714 -1
     (nil))
(insn 21 20 22 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:1714 -1
     (nil))
(insn 22 21 23 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13966 ])) tssmarshal.c:1714 -1
     (nil))
(call_insn 23 22 24 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM_HANDLE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465df5360 TPM_HANDLE_Unmarshal>) [0 TPM_HANDLE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1714 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 24 23 25 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1714 -1
     (nil))
(insn 25 24 26 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1714 -1
     (nil))
(code_label 26 25 27 5 544 "" [1 uses])
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1716 -1
     (nil))
(jump_insn 29 28 30 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1716 -1
     (nil)
 -> 43)
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1717 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1717 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1718 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1718 -1
     (nil))
(insn 36 35 37 7 (parallel [
            (set (reg:DI 98)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1718 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:1718 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:1718 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg:DI 98)) tssmarshal.c:1718 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1718 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1718 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1718 -1
     (nil))
(code_label 43 42 44 8 545 "" [2 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1721 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1721 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1722 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.13967 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1722 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1722 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1722 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:1722 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:1722 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13967 ])) tssmarshal.c:1722 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_NAME_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e02e58 TPM2B_NAME_Unmarshal>) [0 TPM2B_NAME_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1722 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:1722 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:1722 -1
     (nil))
(code_label 58 57 59 10 546 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 10 (set (reg:SI 89 [ D.13968 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1724 -1
     (nil))
(insn 63 60 67 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13968 ])) tssmarshal.c:1724 -1
     (nil))
(insn 67 63 68 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1725 -1
     (nil))
(insn 68 67 69 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1725 -1
     (nil))
(insn 69 68 70 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.13969+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1725 -1
     (nil))
(jump_insn 70 69 76 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) tssmarshal.c:1725 -1
     (nil)
 -> 73)
(note 76 70 71 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 71 76 72 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1725 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 72 71 73)
(code_label 73 72 77 14 548 "" [1 uses])
(note 77 73 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 74 77 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:1725 -1
     (nil))

;; Function TSS_LoadExternal_Out_Unmarshal (TSS_LoadExternal_Out_Unmarshal, funcdef_no=112, decl_uid=4414, cgraph_uid=112, symbol_order=112)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 64.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1728 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1728 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1728 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1728 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:1728 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1728 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.13973+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1728 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1729 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1730 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1732 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) tssmarshal.c:1732 -1
     (nil)
 -> 26)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg/f:DI 87 [ D.13970 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1733 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1733 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1733 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:1733 -1
     (nil))
(insn 21 20 22 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:1733 -1
     (nil))
(insn 22 21 23 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13970 ])) tssmarshal.c:1733 -1
     (nil))
(call_insn 23 22 24 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM_HANDLE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465df5360 TPM_HANDLE_Unmarshal>) [0 TPM_HANDLE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1733 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 24 23 25 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1733 -1
     (nil))
(insn 25 24 26 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1733 -1
     (nil))
(code_label 26 25 27 5 550 "" [1 uses])
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1735 -1
     (nil))
(jump_insn 29 28 30 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1735 -1
     (nil)
 -> 43)
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1736 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1736 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1737 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1737 -1
     (nil))
(insn 36 35 37 7 (parallel [
            (set (reg:DI 98)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1737 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:1737 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:1737 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg:DI 98)) tssmarshal.c:1737 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1737 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1737 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1737 -1
     (nil))
(code_label 43 42 44 8 551 "" [2 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1740 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1740 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1741 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.13971 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1741 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1741 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1741 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:1741 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:1741 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13971 ])) tssmarshal.c:1741 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_NAME_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e02e58 TPM2B_NAME_Unmarshal>) [0 TPM2B_NAME_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1741 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:1741 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:1741 -1
     (nil))
(code_label 58 57 59 10 552 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 10 (set (reg:SI 89 [ D.13972 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1743 -1
     (nil))
(insn 63 60 67 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13972 ])) tssmarshal.c:1743 -1
     (nil))
(insn 67 63 68 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1744 -1
     (nil))
(insn 68 67 69 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1744 -1
     (nil))
(insn 69 68 70 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.13973+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1744 -1
     (nil))
(jump_insn 70 69 76 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) tssmarshal.c:1744 -1
     (nil)
 -> 73)
(note 76 70 71 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 71 76 72 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1744 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 72 71 73)
(code_label 73 72 77 14 554 "" [1 uses])
(note 77 73 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 74 77 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:1744 -1
     (nil))

;; Function TSS_ReadPublic_Out_Unmarshal (TSS_ReadPublic_Out_Unmarshal, funcdef_no=113, decl_uid=4419, cgraph_uid=113, symbol_order=113)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 13 into block 12...
Merged blocks 12 and 13.
Merged 12 and 13 without moving.
Removing jump 80.
Merging block 14 into block 12...
Merged blocks 12 and 14.
Merged 12 and 14 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1747 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 92)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1747 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1747 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1747 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 92) 0)) tssmarshal.c:1747 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 93)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1747 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.13977+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1747 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1748 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1749 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1751 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1751 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1752 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1752 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1753 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1753 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 96)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1753 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:1753 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:1753 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 96)) tssmarshal.c:1753 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1753 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 97)
        (reg:SI 0 ax)) tssmarshal.c:1753 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 97)) tssmarshal.c:1753 -1
     (nil))
(code_label 29 28 30 6 556 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1756 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) tssmarshal.c:1756 -1
     (nil)
 -> 44)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.13974 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1757 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1757 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1757 -1
     (nil))
(insn 37 36 38 7 (set (reg:SI 2 cx)
        (const_int 0 [0])) tssmarshal.c:1757 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:1757 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:1757 -1
     (nil))
(insn 40 39 41 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13974 ])) tssmarshal.c:1757 -1
     (nil))
(call_insn 41 40 42 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_PUBLIC_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e371b0 TPM2B_PUBLIC_Unmarshal>) [0 TPM2B_PUBLIC_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1757 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 42 41 43 7 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:1757 -1
     (nil))
(insn 43 42 44 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:1757 -1
     (nil))
(code_label 44 43 45 8 557 "" [1 uses])
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1759 -1
     (nil))
(jump_insn 47 46 48 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:1759 -1
     (nil)
 -> 59)
(note 48 47 49 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 9 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1760 -1
     (nil))
(insn 50 49 51 9 (parallel [
            (set (reg/f:DI 88 [ D.13975 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 424 [0x1a8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1760 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 424 [0x1a8]))
        (nil)))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1760 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1760 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 1 dx)
        (reg:DI 102)) tssmarshal.c:1760 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 4 si)
        (reg:DI 103)) tssmarshal.c:1760 -1
     (nil))
(insn 55 54 56 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13975 ])) tssmarshal.c:1760 -1
     (nil))
(call_insn 56 55 57 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_NAME_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e02e58 TPM2B_NAME_Unmarshal>) [0 TPM2B_NAME_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1760 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 57 56 58 9 (set (reg:SI 104)
        (reg:SI 0 ax)) tssmarshal.c:1760 -1
     (nil))
(insn 58 57 59 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 104)) tssmarshal.c:1760 -1
     (nil))
(code_label 59 58 60 10 558 "" [1 uses])
(note 60 59 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1762 -1
     (nil))
(jump_insn 62 61 63 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) tssmarshal.c:1762 -1
     (nil)
 -> 74)
(note 63 62 64 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 11 (set (reg/f:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1763 -1
     (nil))
(insn 65 64 66 11 (parallel [
            (set (reg/f:DI 89 [ D.13975 ])
                (plus:DI (reg/f:DI 105)
                    (const_int 558 [0x22e])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1763 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 558 [0x22e]))
        (nil)))
(insn 66 65 67 11 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1763 -1
     (nil))
(insn 67 66 68 11 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1763 -1
     (nil))
(insn 68 67 69 11 (set (reg:DI 1 dx)
        (reg:DI 106)) tssmarshal.c:1763 -1
     (nil))
(insn 69 68 70 11 (set (reg:DI 4 si)
        (reg:DI 107)) tssmarshal.c:1763 -1
     (nil))
(insn 70 69 71 11 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13975 ])) tssmarshal.c:1763 -1
     (nil))
(call_insn 71 70 72 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_NAME_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e02e58 TPM2B_NAME_Unmarshal>) [0 TPM2B_NAME_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1763 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 72 71 73 11 (set (reg:SI 108)
        (reg:SI 0 ax)) tssmarshal.c:1763 -1
     (nil))
(insn 73 72 74 11 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 108)) tssmarshal.c:1763 -1
     (nil))
(code_label 74 73 75 12 559 "" [1 uses])
(note 75 74 76 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 79 12 (set (reg:SI 90 [ D.13976 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1765 -1
     (nil))
(insn 79 76 83 12 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.13976 ])) tssmarshal.c:1765 -1
     (nil))
(insn 83 79 84 12 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:1766 -1
     (nil))
(insn 84 83 85 12 (set (reg/f:DI 110)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1766 -1
     (nil))
(insn 85 84 86 12 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.13977+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1766 -1
     (nil))
(jump_insn 86 85 92 12 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 89)
            (pc))) tssmarshal.c:1766 -1
     (nil)
 -> 89)
(note 92 86 87 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(call_insn 87 92 88 15 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1766 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 88 87 89)
(code_label 89 88 93 16 561 "" [1 uses])
(note 93 89 90 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 90 93 0 16 (use (reg/i:SI 0 ax)) tssmarshal.c:1766 -1
     (nil))

;; Function TSS_ActivateCredential_Out_Unmarshal (TSS_ActivateCredential_Out_Unmarshal, funcdef_no=114, decl_uid=4424, cgraph_uid=114, symbol_order=114)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 49.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1769 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1769 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1769 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1769 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:1769 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1769 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.13980+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1769 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1770 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1771 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1773 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1773 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1774 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1774 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1775 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1775 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1775 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1775 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1775 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:1775 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1775 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1775 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1775 -1
     (nil))
(code_label 29 28 30 6 563 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1778 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1778 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.13978 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1779 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1779 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1779 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:1779 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:1779 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13978 ])) tssmarshal.c:1779 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_DIGEST_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e025e8 TPM2B_DIGEST_Unmarshal>) [0 TPM2B_DIGEST_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1779 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:1779 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:1779 -1
     (nil))
(code_label 43 42 44 8 564 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 48 8 (set (reg:SI 88 [ D.13979 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1781 -1
     (nil))
(insn 48 45 52 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13979 ])) tssmarshal.c:1781 -1
     (nil))
(insn 52 48 53 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1782 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1782 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.13980+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1782 -1
     (nil))
(jump_insn 55 54 61 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1782 -1
     (nil)
 -> 58)
(note 61 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 56 61 57 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1782 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 57 56 58)
(code_label 58 57 62 12 566 "" [1 uses])
(note 62 58 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 59 62 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:1782 -1
     (nil))

;; Function TSS_MakeCredential_Out_Unmarshal (TSS_MakeCredential_Out_Unmarshal, funcdef_no=115, decl_uid=4429, cgraph_uid=115, symbol_order=115)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 64.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1785 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1785 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1785 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1785 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:1785 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1785 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.13984+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1785 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1786 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1787 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1789 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1789 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1790 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1790 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1791 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1791 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1791 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:1791 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:1791 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:1791 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1791 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:1791 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:1791 -1
     (nil))
(code_label 29 28 30 6 568 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1794 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1794 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.13981 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1795 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1795 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1795 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1795 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1795 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13981 ])) tssmarshal.c:1795 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ID_OBJECT_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e37798 TPM2B_ID_OBJECT_Unmarshal>) [0 TPM2B_ID_OBJECT_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1795 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1795 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1795 -1
     (nil))
(code_label 43 42 44 8 569 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1797 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1797 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1798 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.13982 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 262 [0x106])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1798 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 262 [0x106]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1798 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1798 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:1798 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:1798 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13982 ])) tssmarshal.c:1798 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ENCRYPTED_SECRET_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e30870 TPM2B_ENCRYPTED_SECRET_Unmarshal>) [0 TPM2B_ENCRYPTED_SECRET_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1798 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:1798 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:1798 -1
     (nil))
(code_label 58 57 59 10 570 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 10 (set (reg:SI 89 [ D.13983 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1800 -1
     (nil))
(insn 63 60 67 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.13983 ])) tssmarshal.c:1800 -1
     (nil))
(insn 67 63 68 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1801 -1
     (nil))
(insn 68 67 69 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1801 -1
     (nil))
(insn 69 68 70 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.13984+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1801 -1
     (nil))
(jump_insn 70 69 76 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) tssmarshal.c:1801 -1
     (nil)
 -> 73)
(note 76 70 71 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 71 76 72 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1801 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 72 71 73)
(code_label 73 72 77 14 572 "" [1 uses])
(note 77 73 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 74 77 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:1801 -1
     (nil))

;; Function TSS_Unseal_Out_Unmarshal (TSS_Unseal_Out_Unmarshal, funcdef_no=116, decl_uid=4434, cgraph_uid=116, symbol_order=116)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 49.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1804 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1804 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1804 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1804 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:1804 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1804 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.13987+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1804 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1805 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1806 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1807 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1807 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1808 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1808 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1809 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1809 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1809 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1809 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1809 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:1809 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1809 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1809 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1809 -1
     (nil))
(code_label 29 28 30 6 574 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1812 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1812 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.13985 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1813 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1813 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1813 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:1813 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:1813 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13985 ])) tssmarshal.c:1813 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_SENSITIVE_DATA_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e19798 TPM2B_SENSITIVE_DATA_Unmarshal>) [0 TPM2B_SENSITIVE_DATA_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1813 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:1813 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:1813 -1
     (nil))
(code_label 43 42 44 8 575 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 48 8 (set (reg:SI 88 [ D.13986 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1815 -1
     (nil))
(insn 48 45 52 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13986 ])) tssmarshal.c:1815 -1
     (nil))
(insn 52 48 53 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1816 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1816 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.13987+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1816 -1
     (nil))
(jump_insn 55 54 61 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1816 -1
     (nil)
 -> 58)
(note 61 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 56 61 57 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1816 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 57 56 58)
(code_label 58 57 62 12 577 "" [1 uses])
(note 62 58 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 59 62 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:1816 -1
     (nil))

;; Function TSS_ObjectChangeAuth_Out_Unmarshal (TSS_ObjectChangeAuth_Out_Unmarshal, funcdef_no=117, decl_uid=4439, cgraph_uid=117, symbol_order=117)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 49.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1819 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1819 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1819 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1819 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:1819 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1819 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.13990+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1819 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1820 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1821 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1822 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1822 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1823 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1823 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1824 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1824 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1824 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1824 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1824 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:1824 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1824 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1824 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1824 -1
     (nil))
(code_label 29 28 30 6 579 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1827 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1827 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.13988 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1828 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1828 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1828 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:1828 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:1828 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13988 ])) tssmarshal.c:1828 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_PRIVATE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e376c0 TPM2B_PRIVATE_Unmarshal>) [0 TPM2B_PRIVATE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1828 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:1828 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:1828 -1
     (nil))
(code_label 43 42 44 8 580 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 48 8 (set (reg:SI 88 [ D.13989 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1830 -1
     (nil))
(insn 48 45 52 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.13989 ])) tssmarshal.c:1830 -1
     (nil))
(insn 52 48 53 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1831 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1831 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.13990+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1831 -1
     (nil))
(jump_insn 55 54 61 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1831 -1
     (nil)
 -> 58)
(note 61 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 56 61 57 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1831 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 57 56 58)
(code_label 58 57 62 12 582 "" [1 uses])
(note 62 58 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 59 62 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:1831 -1
     (nil))

;; Function TSS_CreateLoaded_Out_Unmarshal (TSS_CreateLoaded_Out_Unmarshal, funcdef_no=118, decl_uid=4444, cgraph_uid=118, symbol_order=118)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 15 into block 14...
Merged blocks 14 and 15.
Merged 14 and 15 without moving.
Removing jump 95.
Merging block 16 into block 14...
Merged blocks 14 and 16.
Merged 14 and 16 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1834 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 93)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1834 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1834 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1834 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 93) 0)) tssmarshal.c:1834 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 94)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1834 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.13996+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1834 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1835 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1836 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1838 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) tssmarshal.c:1838 -1
     (nil)
 -> 26)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg/f:DI 87 [ D.13991 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1839 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1839 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1839 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:1839 -1
     (nil))
(insn 21 20 22 4 (set (reg:DI 4 si)
        (reg:DI 96)) tssmarshal.c:1839 -1
     (nil))
(insn 22 21 23 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13991 ])) tssmarshal.c:1839 -1
     (nil))
(call_insn 23 22 24 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM_HANDLE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465df5360 TPM_HANDLE_Unmarshal>) [0 TPM_HANDLE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1839 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 24 23 25 4 (set (reg:SI 97)
        (reg:SI 0 ax)) tssmarshal.c:1839 -1
     (nil))
(insn 25 24 26 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 97)) tssmarshal.c:1839 -1
     (nil))
(code_label 26 25 27 5 584 "" [1 uses])
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1841 -1
     (nil))
(jump_insn 29 28 30 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1841 -1
     (nil)
 -> 43)
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1842 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1842 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1843 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1843 -1
     (nil))
(insn 36 35 37 7 (parallel [
            (set (reg:DI 100)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1843 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:1843 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:1843 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg:DI 100)) tssmarshal.c:1843 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1843 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:1843 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:1843 -1
     (nil))
(code_label 43 42 44 8 585 "" [2 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1846 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1846 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1847 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.13992 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1847 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1847 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1847 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:1847 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:1847 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13992 ])) tssmarshal.c:1847 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_PRIVATE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e376c0 TPM2B_PRIVATE_Unmarshal>) [0 TPM2B_PRIVATE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1847 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:1847 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:1847 -1
     (nil))
(code_label 58 57 59 10 586 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1849 -1
     (nil))
(jump_insn 61 60 62 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) tssmarshal.c:1849 -1
     (nil)
 -> 74)
(note 62 61 63 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 11 (set (reg/f:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1850 -1
     (nil))
(insn 64 63 65 11 (parallel [
            (set (reg/f:DI 89 [ D.13993 ])
                (plus:DI (reg/f:DI 106)
                    (const_int 1172 [0x494])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1850 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 1172 [0x494]))
        (nil)))
(insn 65 64 66 11 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1850 -1
     (nil))
(insn 66 65 67 11 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1850 -1
     (nil))
(insn 67 66 68 11 (set (reg:SI 2 cx)
        (const_int 0 [0])) tssmarshal.c:1850 -1
     (nil))
(insn 68 67 69 11 (set (reg:DI 1 dx)
        (reg:DI 107)) tssmarshal.c:1850 -1
     (nil))
(insn 69 68 70 11 (set (reg:DI 4 si)
        (reg:DI 108)) tssmarshal.c:1850 -1
     (nil))
(insn 70 69 71 11 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13993 ])) tssmarshal.c:1850 -1
     (nil))
(call_insn 71 70 72 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_PUBLIC_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e371b0 TPM2B_PUBLIC_Unmarshal>) [0 TPM2B_PUBLIC_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1850 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 72 71 73 11 (set (reg:SI 109)
        (reg:SI 0 ax)) tssmarshal.c:1850 -1
     (nil))
(insn 73 72 74 11 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 109)) tssmarshal.c:1850 -1
     (nil))
(code_label 74 73 75 12 587 "" [1 uses])
(note 75 74 76 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1852 -1
     (nil))
(jump_insn 77 76 78 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 89)
            (pc))) tssmarshal.c:1852 -1
     (nil)
 -> 89)
(note 78 77 79 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 79 78 80 13 (set (reg/f:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1853 -1
     (nil))
(insn 80 79 81 13 (parallel [
            (set (reg/f:DI 90 [ D.13994 ])
                (plus:DI (reg/f:DI 110)
                    (const_int 1596 [0x63c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1853 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 1596 [0x63c]))
        (nil)))
(insn 81 80 82 13 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1853 -1
     (nil))
(insn 82 81 83 13 (set (reg:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1853 -1
     (nil))
(insn 83 82 84 13 (set (reg:DI 1 dx)
        (reg:DI 111)) tssmarshal.c:1853 -1
     (nil))
(insn 84 83 85 13 (set (reg:DI 4 si)
        (reg:DI 112)) tssmarshal.c:1853 -1
     (nil))
(insn 85 84 86 13 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.13994 ])) tssmarshal.c:1853 -1
     (nil))
(call_insn 86 85 87 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_NAME_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e02e58 TPM2B_NAME_Unmarshal>) [0 TPM2B_NAME_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1853 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 87 86 88 13 (set (reg:SI 113)
        (reg:SI 0 ax)) tssmarshal.c:1853 -1
     (nil))
(insn 88 87 89 13 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 113)) tssmarshal.c:1853 -1
     (nil))
(code_label 89 88 90 14 588 "" [1 uses])
(note 90 89 91 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 94 14 (set (reg:SI 91 [ D.13995 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1855 -1
     (nil))
(insn 94 91 98 14 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.13995 ])) tssmarshal.c:1855 -1
     (nil))
(insn 98 94 99 14 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:1856 -1
     (nil))
(insn 99 98 100 14 (set (reg/f:DI 115)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1856 -1
     (nil))
(insn 100 99 101 14 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.13996+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1856 -1
     (nil))
(jump_insn 101 100 107 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 104)
            (pc))) tssmarshal.c:1856 -1
     (nil)
 -> 104)
(note 107 101 102 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(call_insn 102 107 103 17 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1856 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 103 102 104)
(code_label 104 103 108 18 590 "" [1 uses])
(note 108 104 105 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 105 108 0 18 (use (reg/i:SI 0 ax)) tssmarshal.c:1856 -1
     (nil))

;; Function TSS_Duplicate_Out_Unmarshal (TSS_Duplicate_Out_Unmarshal, funcdef_no=119, decl_uid=4449, cgraph_uid=119, symbol_order=119)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 13 into block 12...
Merged blocks 12 and 13.
Merged 12 and 13 without moving.
Removing jump 79.
Merging block 14 into block 12...
Merged blocks 12 and 14.
Merged 12 and 14 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1859 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 92)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1859 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1859 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1859 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 92) 0)) tssmarshal.c:1859 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 93)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1859 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14001+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1859 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1860 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1861 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1862 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1862 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1863 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1863 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1864 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1864 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 96)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1864 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:1864 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:1864 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 96)) tssmarshal.c:1864 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1864 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 97)
        (reg:SI 0 ax)) tssmarshal.c:1864 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 97)) tssmarshal.c:1864 -1
     (nil))
(code_label 29 28 30 6 592 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1867 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1867 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.13997 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1868 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1868 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1868 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:1868 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:1868 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.13997 ])) tssmarshal.c:1868 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_DATA_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e026c0 TPM2B_DATA_Unmarshal>) [0 TPM2B_DATA_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1868 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:1868 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:1868 -1
     (nil))
(code_label 43 42 44 8 593 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1870 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1870 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1871 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.13998 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 132 [0x84])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1871 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 132 [0x84]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1871 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1871 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 102)) tssmarshal.c:1871 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 103)) tssmarshal.c:1871 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.13998 ])) tssmarshal.c:1871 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_PRIVATE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e376c0 TPM2B_PRIVATE_Unmarshal>) [0 TPM2B_PRIVATE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1871 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 104)
        (reg:SI 0 ax)) tssmarshal.c:1871 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 104)) tssmarshal.c:1871 -1
     (nil))
(code_label 58 57 59 10 594 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1873 -1
     (nil))
(jump_insn 61 60 62 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) tssmarshal.c:1873 -1
     (nil)
 -> 73)
(note 62 61 63 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 11 (set (reg/f:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1874 -1
     (nil))
(insn 64 63 65 11 (parallel [
            (set (reg/f:DI 89 [ D.13999 ])
                (plus:DI (reg/f:DI 105)
                    (const_int 1300 [0x514])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1874 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 1300 [0x514]))
        (nil)))
(insn 65 64 66 11 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1874 -1
     (nil))
(insn 66 65 67 11 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1874 -1
     (nil))
(insn 67 66 68 11 (set (reg:DI 1 dx)
        (reg:DI 106)) tssmarshal.c:1874 -1
     (nil))
(insn 68 67 69 11 (set (reg:DI 4 si)
        (reg:DI 107)) tssmarshal.c:1874 -1
     (nil))
(insn 69 68 70 11 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.13999 ])) tssmarshal.c:1874 -1
     (nil))
(call_insn 70 69 71 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ENCRYPTED_SECRET_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e30870 TPM2B_ENCRYPTED_SECRET_Unmarshal>) [0 TPM2B_ENCRYPTED_SECRET_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1874 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 71 70 72 11 (set (reg:SI 108)
        (reg:SI 0 ax)) tssmarshal.c:1874 -1
     (nil))
(insn 72 71 73 11 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 108)) tssmarshal.c:1874 -1
     (nil))
(code_label 73 72 74 12 595 "" [1 uses])
(note 74 73 75 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 78 12 (set (reg:SI 90 [ D.14000 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1876 -1
     (nil))
(insn 78 75 82 12 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14000 ])) tssmarshal.c:1876 -1
     (nil))
(insn 82 78 83 12 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:1877 -1
     (nil))
(insn 83 82 84 12 (set (reg/f:DI 110)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1877 -1
     (nil))
(insn 84 83 85 12 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14001+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1877 -1
     (nil))
(jump_insn 85 84 91 12 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) tssmarshal.c:1877 -1
     (nil)
 -> 88)
(note 91 85 86 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(call_insn 86 91 87 15 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1877 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 87 86 88)
(code_label 88 87 92 16 597 "" [1 uses])
(note 92 88 89 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 89 92 0 16 (use (reg/i:SI 0 ax)) tssmarshal.c:1877 -1
     (nil))

;; Function TSS_Rewrap_Out_Unmarshal (TSS_Rewrap_Out_Unmarshal, funcdef_no=120, decl_uid=4454, cgraph_uid=120, symbol_order=120)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 64.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1880 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1880 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1880 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1880 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:1880 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1880 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14005+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1880 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1881 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1882 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1883 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1883 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1884 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1884 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1885 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1885 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1885 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:1885 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:1885 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:1885 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1885 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:1885 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:1885 -1
     (nil))
(code_label 29 28 30 6 599 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1888 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1888 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14002 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1889 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1889 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1889 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1889 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1889 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14002 ])) tssmarshal.c:1889 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_PRIVATE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e376c0 TPM2B_PRIVATE_Unmarshal>) [0 TPM2B_PRIVATE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1889 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1889 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1889 -1
     (nil))
(code_label 43 42 44 8 600 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1891 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1891 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1892 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14003 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 1168 [0x490])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1892 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 1168 [0x490]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1892 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1892 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:1892 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:1892 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14003 ])) tssmarshal.c:1892 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ENCRYPTED_SECRET_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e30870 TPM2B_ENCRYPTED_SECRET_Unmarshal>) [0 TPM2B_ENCRYPTED_SECRET_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1892 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:1892 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:1892 -1
     (nil))
(code_label 58 57 59 10 601 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 10 (set (reg:SI 89 [ D.14004 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1894 -1
     (nil))
(insn 63 60 67 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14004 ])) tssmarshal.c:1894 -1
     (nil))
(insn 67 63 68 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1895 -1
     (nil))
(insn 68 67 69 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1895 -1
     (nil))
(insn 69 68 70 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14005+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1895 -1
     (nil))
(jump_insn 70 69 76 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) tssmarshal.c:1895 -1
     (nil)
 -> 73)
(note 76 70 71 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 71 76 72 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1895 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 72 71 73)
(code_label 73 72 77 14 603 "" [1 uses])
(note 77 73 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 74 77 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:1895 -1
     (nil))

;; Function TSS_Import_Out_Unmarshal (TSS_Import_Out_Unmarshal, funcdef_no=121, decl_uid=4459, cgraph_uid=121, symbol_order=121)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 49.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1898 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1898 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1898 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1898 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:1898 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1898 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14008+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1898 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1899 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1900 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1901 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1901 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1902 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1902 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1903 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1903 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1903 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1903 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1903 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:1903 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1903 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1903 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1903 -1
     (nil))
(code_label 29 28 30 6 605 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1906 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1906 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14006 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1907 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1907 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1907 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:1907 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:1907 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14006 ])) tssmarshal.c:1907 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_PRIVATE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e376c0 TPM2B_PRIVATE_Unmarshal>) [0 TPM2B_PRIVATE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1907 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:1907 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:1907 -1
     (nil))
(code_label 43 42 44 8 606 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 48 8 (set (reg:SI 88 [ D.14007 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1909 -1
     (nil))
(insn 48 45 52 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14007 ])) tssmarshal.c:1909 -1
     (nil))
(insn 52 48 53 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1910 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1910 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14008+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1910 -1
     (nil))
(jump_insn 55 54 61 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1910 -1
     (nil)
 -> 58)
(note 61 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 56 61 57 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1910 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 57 56 58)
(code_label 58 57 62 12 608 "" [1 uses])
(note 62 58 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 59 62 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:1910 -1
     (nil))

;; Function TSS_RSA_Encrypt_Out_Unmarshal (TSS_RSA_Encrypt_Out_Unmarshal, funcdef_no=122, decl_uid=4464, cgraph_uid=122, symbol_order=122)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 49.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1913 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1913 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1913 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1913 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:1913 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1913 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14011+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1913 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1914 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1915 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1916 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1916 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1917 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1917 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1918 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1918 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1918 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1918 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1918 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:1918 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1918 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1918 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1918 -1
     (nil))
(code_label 29 28 30 6 610 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1921 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1921 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14009 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1922 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1922 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1922 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:1922 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:1922 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14009 ])) tssmarshal.c:1922 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_PUBLIC_KEY_RSA_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e286c0 TPM2B_PUBLIC_KEY_RSA_Unmarshal>) [0 TPM2B_PUBLIC_KEY_RSA_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1922 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:1922 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:1922 -1
     (nil))
(code_label 43 42 44 8 611 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 48 8 (set (reg:SI 88 [ D.14010 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1924 -1
     (nil))
(insn 48 45 52 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14010 ])) tssmarshal.c:1924 -1
     (nil))
(insn 52 48 53 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1925 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1925 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14011+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1925 -1
     (nil))
(jump_insn 55 54 61 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1925 -1
     (nil)
 -> 58)
(note 61 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 56 61 57 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1925 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 57 56 58)
(code_label 58 57 62 12 613 "" [1 uses])
(note 62 58 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 59 62 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:1925 -1
     (nil))

;; Function TSS_RSA_Decrypt_Out_Unmarshal (TSS_RSA_Decrypt_Out_Unmarshal, funcdef_no=123, decl_uid=4469, cgraph_uid=123, symbol_order=123)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 49.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1928 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1928 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1928 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1928 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:1928 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1928 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14014+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1928 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1929 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1930 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1931 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1931 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1932 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1932 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1933 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1933 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1933 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1933 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1933 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:1933 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1933 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1933 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1933 -1
     (nil))
(code_label 29 28 30 6 615 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1936 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1936 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14012 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1937 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1937 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1937 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:1937 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:1937 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14012 ])) tssmarshal.c:1937 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_PUBLIC_KEY_RSA_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e286c0 TPM2B_PUBLIC_KEY_RSA_Unmarshal>) [0 TPM2B_PUBLIC_KEY_RSA_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1937 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:1937 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:1937 -1
     (nil))
(code_label 43 42 44 8 616 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 48 8 (set (reg:SI 88 [ D.14013 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1939 -1
     (nil))
(insn 48 45 52 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14013 ])) tssmarshal.c:1939 -1
     (nil))
(insn 52 48 53 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1940 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1940 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14014+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1940 -1
     (nil))
(jump_insn 55 54 61 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1940 -1
     (nil)
 -> 58)
(note 61 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 56 61 57 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1940 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 57 56 58)
(code_label 58 57 62 12 618 "" [1 uses])
(note 62 58 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 59 62 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:1940 -1
     (nil))

;; Function TSS_ECDH_KeyGen_Out_Unmarshal (TSS_ECDH_KeyGen_Out_Unmarshal, funcdef_no=124, decl_uid=4474, cgraph_uid=124, symbol_order=124)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 64.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1943 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1943 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1943 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1943 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:1943 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1943 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14017+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1943 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1944 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1945 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1946 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1946 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1947 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1947 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1948 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1948 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1948 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:1948 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:1948 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:1948 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1948 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:1948 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:1948 -1
     (nil))
(code_label 29 28 30 6 620 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1951 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1951 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14015 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1952 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1952 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1952 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:1952 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:1952 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14015 ])) tssmarshal.c:1952 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ECC_POINT_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e28af8 TPM2B_ECC_POINT_Unmarshal>) [0 TPM2B_ECC_POINT_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1952 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:1952 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:1952 -1
     (nil))
(code_label 43 42 44 8 621 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1954 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1954 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1955 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14015 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 102 [0x66])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1955 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 102 [0x66]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1955 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1955 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:1955 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:1955 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14015 ])) tssmarshal.c:1955 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ECC_POINT_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e28af8 TPM2B_ECC_POINT_Unmarshal>) [0 TPM2B_ECC_POINT_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1955 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:1955 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:1955 -1
     (nil))
(code_label 58 57 59 10 622 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 10 (set (reg:SI 89 [ D.14016 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1957 -1
     (nil))
(insn 63 60 67 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14016 ])) tssmarshal.c:1957 -1
     (nil))
(insn 67 63 68 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:1958 -1
     (nil))
(insn 68 67 69 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1958 -1
     (nil))
(insn 69 68 70 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14017+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1958 -1
     (nil))
(jump_insn 70 69 76 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) tssmarshal.c:1958 -1
     (nil)
 -> 73)
(note 76 70 71 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 71 76 72 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1958 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 72 71 73)
(code_label 73 72 77 14 624 "" [1 uses])
(note 77 73 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 74 77 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:1958 -1
     (nil))

;; Function TSS_ECDH_ZGen_Out_Unmarshal (TSS_ECDH_ZGen_Out_Unmarshal, funcdef_no=125, decl_uid=4479, cgraph_uid=125, symbol_order=125)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 49.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1961 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1961 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1961 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1961 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:1961 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1961 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14020+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1961 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1962 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1963 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1964 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1964 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1965 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1965 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1966 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1966 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1966 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1966 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1966 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:1966 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1966 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1966 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1966 -1
     (nil))
(code_label 29 28 30 6 626 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1969 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1969 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14018 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1970 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1970 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1970 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:1970 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:1970 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14018 ])) tssmarshal.c:1970 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ECC_POINT_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e28af8 TPM2B_ECC_POINT_Unmarshal>) [0 TPM2B_ECC_POINT_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1970 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:1970 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:1970 -1
     (nil))
(code_label 43 42 44 8 627 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 48 8 (set (reg:SI 88 [ D.14019 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1972 -1
     (nil))
(insn 48 45 52 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14019 ])) tssmarshal.c:1972 -1
     (nil))
(insn 52 48 53 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1973 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1973 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14020+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1973 -1
     (nil))
(jump_insn 55 54 61 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1973 -1
     (nil)
 -> 58)
(note 61 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 56 61 57 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1973 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 57 56 58)
(code_label 58 57 62 12 629 "" [1 uses])
(note 62 58 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 59 62 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:1973 -1
     (nil))

;; Function TSS_ECC_Parameters_Out_Unmarshal (TSS_ECC_Parameters_Out_Unmarshal, funcdef_no=126, decl_uid=4484, cgraph_uid=126, symbol_order=126)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 49.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1976 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1976 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1976 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1976 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:1976 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1976 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14023+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1976 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1977 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1978 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1979 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1979 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1980 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1980 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1981 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1981 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1981 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:1981 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:1981 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:1981 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1981 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:1981 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:1981 -1
     (nil))
(code_label 29 28 30 6 631 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1984 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1984 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14021 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:1985 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1985 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1985 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:1985 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:1985 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14021 ])) tssmarshal.c:1985 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMS_ALGORITHM_DETAIL_ECC_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e28e58 TPMS_ALGORITHM_DETAIL_ECC_Unmarshal>) [0 TPMS_ALGORITHM_DETAIL_ECC_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1985 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:1985 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:1985 -1
     (nil))
(code_label 43 42 44 8 632 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 48 8 (set (reg:SI 88 [ D.14022 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:1987 -1
     (nil))
(insn 48 45 52 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14022 ])) tssmarshal.c:1987 -1
     (nil))
(insn 52 48 53 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:1988 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1988 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14023+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:1988 -1
     (nil))
(jump_insn 55 54 61 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:1988 -1
     (nil)
 -> 58)
(note 61 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 56 61 57 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:1988 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 57 56 58)
(code_label 58 57 62 12 634 "" [1 uses])
(note 62 58 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 59 62 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:1988 -1
     (nil))

;; Function TSS_ZGen_2Phase_Out_Unmarshal (TSS_ZGen_2Phase_Out_Unmarshal, funcdef_no=127, decl_uid=4489, cgraph_uid=127, symbol_order=127)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 64.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:1991 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:1991 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:1991 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:1991 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:1991 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:1991 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14026+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1991 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:1992 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:1993 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1994 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1994 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:1995 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:1995 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:1996 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:1996 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:1996 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:1996 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:1996 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:1996 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:1996 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:1996 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:1996 -1
     (nil))
(code_label 29 28 30 6 636 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:1999 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:1999 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14024 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2000 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2000 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2000 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:2000 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:2000 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14024 ])) tssmarshal.c:2000 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ECC_POINT_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e28af8 TPM2B_ECC_POINT_Unmarshal>) [0 TPM2B_ECC_POINT_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2000 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:2000 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:2000 -1
     (nil))
(code_label 43 42 44 8 637 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2002 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2002 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2003 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14024 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 102 [0x66])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2003 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 102 [0x66]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2003 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2003 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:2003 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:2003 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14024 ])) tssmarshal.c:2003 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ECC_POINT_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e28af8 TPM2B_ECC_POINT_Unmarshal>) [0 TPM2B_ECC_POINT_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2003 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:2003 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:2003 -1
     (nil))
(code_label 58 57 59 10 638 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 10 (set (reg:SI 89 [ D.14025 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2005 -1
     (nil))
(insn 63 60 67 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14025 ])) tssmarshal.c:2005 -1
     (nil))
(insn 67 63 68 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:2006 -1
     (nil))
(insn 68 67 69 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2006 -1
     (nil))
(insn 69 68 70 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14026+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2006 -1
     (nil))
(jump_insn 70 69 76 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) tssmarshal.c:2006 -1
     (nil)
 -> 73)
(note 76 70 71 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 71 76 72 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2006 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 72 71 73)
(code_label 73 72 77 14 640 "" [1 uses])
(note 77 73 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 74 77 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:2006 -1
     (nil))

;; Function TSS_EncryptDecrypt_Out_Unmarshal (TSS_EncryptDecrypt_Out_Unmarshal, funcdef_no=128, decl_uid=4494, cgraph_uid=128, symbol_order=128)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 64.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2009 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2009 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2009 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2009 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:2009 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2009 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14030+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2009 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2010 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2011 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2012 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2012 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2013 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2013 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2014 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2014 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2014 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:2014 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:2014 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:2014 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2014 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:2014 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:2014 -1
     (nil))
(code_label 29 28 30 6 642 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2017 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2017 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14027 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2018 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2018 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2018 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:2018 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:2018 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14027 ])) tssmarshal.c:2018 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_MAX_BUFFER_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e02af8 TPM2B_MAX_BUFFER_Unmarshal>) [0 TPM2B_MAX_BUFFER_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2018 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:2018 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:2018 -1
     (nil))
(code_label 43 42 44 8 643 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2020 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2020 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2021 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14028 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 2050 [0x802])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2021 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 2050 [0x802]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2021 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2021 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:2021 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:2021 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14028 ])) tssmarshal.c:2021 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_IV_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e02d80 TPM2B_IV_Unmarshal>) [0 TPM2B_IV_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2021 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:2021 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:2021 -1
     (nil))
(code_label 58 57 59 10 644 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 10 (set (reg:SI 89 [ D.14029 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2023 -1
     (nil))
(insn 63 60 67 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14029 ])) tssmarshal.c:2023 -1
     (nil))
(insn 67 63 68 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:2024 -1
     (nil))
(insn 68 67 69 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2024 -1
     (nil))
(insn 69 68 70 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14030+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2024 -1
     (nil))
(jump_insn 70 69 76 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) tssmarshal.c:2024 -1
     (nil)
 -> 73)
(note 76 70 71 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 71 76 72 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2024 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 72 71 73)
(code_label 73 72 77 14 646 "" [1 uses])
(note 77 73 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 74 77 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:2024 -1
     (nil))

;; Function TSS_EncryptDecrypt2_Out_Unmarshal (TSS_EncryptDecrypt2_Out_Unmarshal, funcdef_no=129, decl_uid=4499, cgraph_uid=129, symbol_order=129)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Removing jump 23.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2027 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2027 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2027 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2027 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:2027 -1
     (nil))
(note 7 4 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg:SI 87 [ D.14031 ])
        (zero_extend:SI (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 tag+0 S2 A32]))) tssmarshal.c:2028 -1
     (nil))
(insn 11 10 12 2 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 size+0 S8 A64])) tssmarshal.c:2028 -1
     (nil))
(insn 12 11 13 2 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 buffer+0 S8 A64])) tssmarshal.c:2028 -1
     (nil))
(insn 13 12 14 2 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 target+0 S8 A64])) tssmarshal.c:2028 -1
     (nil))
(insn 14 13 15 2 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:2028 -1
     (nil))
(insn 15 14 16 2 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:2028 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 4 si)
        (reg:SI 87 [ D.14031 ])) tssmarshal.c:2028 -1
     (nil))
(insn 17 16 18 2 (set (reg:DI 5 di)
        (reg:DI 93)) tssmarshal.c:2028 -1
     (nil))
(call_insn 18 17 19 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_EncryptDecrypt_Out_Unmarshal") [flags 0x1]  <function_decl 0x7fd46610fbd0 TSS_EncryptDecrypt_Out_Unmarshal>) [0 TSS_EncryptDecrypt_Out_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2028 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 19 18 22 2 (set (reg:SI 88 [ D.14032 ])
        (reg:SI 0 ax)) tssmarshal.c:2028 -1
     (nil))
(insn 22 19 26 2 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14032 ])) tssmarshal.c:2028 -1
     (nil))
(insn 26 22 27 2 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2029 -1
     (nil))
(insn 27 26 0 2 (use (reg/i:SI 0 ax)) tssmarshal.c:2029 -1
     (nil))

;; Function TSS_Hash_Out_Unmarshal (TSS_Hash_Out_Unmarshal, funcdef_no=130, decl_uid=4504, cgraph_uid=130, symbol_order=130)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 64.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2032 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2032 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2032 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2032 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:2032 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2032 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14036+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2032 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2033 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2034 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2035 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2035 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2036 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2036 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2037 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2037 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2037 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:2037 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:2037 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:2037 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2037 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:2037 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:2037 -1
     (nil))
(code_label 29 28 30 6 650 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2040 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2040 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14033 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2041 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2041 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2041 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:2041 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:2041 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14033 ])) tssmarshal.c:2041 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_DIGEST_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e025e8 TPM2B_DIGEST_Unmarshal>) [0 TPM2B_DIGEST_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2041 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:2041 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:2041 -1
     (nil))
(code_label 43 42 44 8 651 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2043 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2043 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2044 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14034 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 132 [0x84])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2044 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 132 [0x84]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2044 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2044 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:2044 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:2044 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14034 ])) tssmarshal.c:2044 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMT_TK_HASHCHECK_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e0a360 TPMT_TK_HASHCHECK_Unmarshal>) [0 TPMT_TK_HASHCHECK_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2044 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:2044 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:2044 -1
     (nil))
(code_label 58 57 59 10 652 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 10 (set (reg:SI 89 [ D.14035 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2046 -1
     (nil))
(insn 63 60 67 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14035 ])) tssmarshal.c:2046 -1
     (nil))
(insn 67 63 68 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:2047 -1
     (nil))
(insn 68 67 69 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2047 -1
     (nil))
(insn 69 68 70 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14036+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2047 -1
     (nil))
(jump_insn 70 69 76 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) tssmarshal.c:2047 -1
     (nil)
 -> 73)
(note 76 70 71 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 71 76 72 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2047 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 72 71 73)
(code_label 73 72 77 14 654 "" [1 uses])
(note 77 73 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 74 77 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:2047 -1
     (nil))

;; Function TSS_HMAC_Out_Unmarshal (TSS_HMAC_Out_Unmarshal, funcdef_no=131, decl_uid=4509, cgraph_uid=131, symbol_order=131)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 49.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2050 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2050 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2050 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2050 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:2050 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2050 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14039+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2050 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2051 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2052 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2053 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2053 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2054 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2054 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2055 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2055 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2055 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:2055 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:2055 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:2055 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2055 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:2055 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:2055 -1
     (nil))
(code_label 29 28 30 6 656 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2058 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2058 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14037 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2059 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2059 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2059 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:2059 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:2059 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14037 ])) tssmarshal.c:2059 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_DIGEST_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e025e8 TPM2B_DIGEST_Unmarshal>) [0 TPM2B_DIGEST_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2059 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:2059 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:2059 -1
     (nil))
(code_label 43 42 44 8 657 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 48 8 (set (reg:SI 88 [ D.14038 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2061 -1
     (nil))
(insn 48 45 52 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14038 ])) tssmarshal.c:2061 -1
     (nil))
(insn 52 48 53 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2062 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2062 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14039+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2062 -1
     (nil))
(jump_insn 55 54 61 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2062 -1
     (nil)
 -> 58)
(note 61 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 56 61 57 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2062 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 57 56 58)
(code_label 58 57 62 12 659 "" [1 uses])
(note 62 58 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 59 62 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:2062 -1
     (nil))

;; Function TSS_GetRandom_Out_Unmarshal (TSS_GetRandom_Out_Unmarshal, funcdef_no=132, decl_uid=4514, cgraph_uid=132, symbol_order=132)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 49.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2065 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2065 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2065 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2065 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:2065 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2065 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14042+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2065 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2066 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2067 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2068 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2068 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2069 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2069 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2070 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2070 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2070 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:2070 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:2070 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:2070 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2070 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:2070 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:2070 -1
     (nil))
(code_label 29 28 30 6 661 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2073 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2073 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14040 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2074 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2074 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2074 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:2074 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:2074 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14040 ])) tssmarshal.c:2074 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_DIGEST_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e025e8 TPM2B_DIGEST_Unmarshal>) [0 TPM2B_DIGEST_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2074 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:2074 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:2074 -1
     (nil))
(code_label 43 42 44 8 662 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 48 8 (set (reg:SI 88 [ D.14041 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2076 -1
     (nil))
(insn 48 45 52 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14041 ])) tssmarshal.c:2076 -1
     (nil))
(insn 52 48 53 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2077 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2077 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14042+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2077 -1
     (nil))
(jump_insn 55 54 61 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2077 -1
     (nil)
 -> 58)
(note 61 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 56 61 57 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2077 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 57 56 58)
(code_label 58 57 62 12 664 "" [1 uses])
(note 62 58 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 59 62 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:2077 -1
     (nil))

;; Function TSS_HMAC_Start_Out_Unmarshal (TSS_HMAC_Start_Out_Unmarshal, funcdef_no=133, decl_uid=4519, cgraph_uid=133, symbol_order=133)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 50.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2080 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2080 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2080 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2080 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:2080 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2080 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14045+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2080 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2081 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2082 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2083 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) tssmarshal.c:2083 -1
     (nil)
 -> 27)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg/f:DI 87 [ D.14043 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2084 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2084 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2084 -1
     (nil))
(insn 20 19 21 4 (set (reg:SI 2 cx)
        (const_int 0 [0])) tssmarshal.c:2084 -1
     (nil))
(insn 21 20 22 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:2084 -1
     (nil))
(insn 22 21 23 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:2084 -1
     (nil))
(insn 23 22 24 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14043 ])) tssmarshal.c:2084 -1
     (nil))
(call_insn 24 23 25 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMI_DH_OBJECT_Unmarshal") [flags 0x41]  <function_decl 0x7fd465df5948 TPMI_DH_OBJECT_Unmarshal>) [0 TPMI_DH_OBJECT_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2084 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 25 24 26 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:2084 -1
     (nil))
(insn 26 25 27 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:2084 -1
     (nil))
(code_label 27 26 28 5 666 "" [1 uses])
(note 28 27 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2086 -1
     (nil))
(jump_insn 30 29 31 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) tssmarshal.c:2086 -1
     (nil)
 -> 44)
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2087 -1
     (nil))
(jump_insn 33 32 34 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) tssmarshal.c:2087 -1
     (nil)
 -> 44)
(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 7 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2088 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2088 -1
     (nil))
(insn 37 36 38 7 (parallel [
            (set (reg:DI 97)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2088 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:2088 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 4 si)
        (reg:DI 96)) tssmarshal.c:2088 -1
     (nil))
(insn 40 39 41 7 (set (reg:DI 5 di)
        (reg:DI 97)) tssmarshal.c:2088 -1
     (nil))
(call_insn 41 40 42 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2088 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 42 41 43 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:2088 -1
     (nil))
(insn 43 42 44 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:2088 -1
     (nil))
(code_label 44 43 45 8 667 "" [2 uses])
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 49 8 (set (reg:SI 88 [ D.14044 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2091 -1
     (nil))
(insn 49 46 53 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14044 ])) tssmarshal.c:2091 -1
     (nil))
(insn 53 49 54 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2092 -1
     (nil))
(insn 54 53 55 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2092 -1
     (nil))
(insn 55 54 56 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14045+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2092 -1
     (nil))
(jump_insn 56 55 62 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:2092 -1
     (nil)
 -> 59)
(note 62 56 57 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 57 62 58 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2092 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 58 57 59)
(code_label 59 58 63 12 669 "" [1 uses])
(note 63 59 60 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 60 63 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:2092 -1
     (nil))

;; Function TSS_HashSequenceStart_Out_Unmarshal (TSS_HashSequenceStart_Out_Unmarshal, funcdef_no=134, decl_uid=4524, cgraph_uid=134, symbol_order=134)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 50.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2095 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2095 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2095 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2095 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:2095 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2095 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14048+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2095 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2096 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2097 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2098 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) tssmarshal.c:2098 -1
     (nil)
 -> 27)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg/f:DI 87 [ D.14046 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2099 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2099 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2099 -1
     (nil))
(insn 20 19 21 4 (set (reg:SI 2 cx)
        (const_int 0 [0])) tssmarshal.c:2099 -1
     (nil))
(insn 21 20 22 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:2099 -1
     (nil))
(insn 22 21 23 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:2099 -1
     (nil))
(insn 23 22 24 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14046 ])) tssmarshal.c:2099 -1
     (nil))
(call_insn 24 23 25 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMI_DH_OBJECT_Unmarshal") [flags 0x41]  <function_decl 0x7fd465df5948 TPMI_DH_OBJECT_Unmarshal>) [0 TPMI_DH_OBJECT_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2099 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 25 24 26 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:2099 -1
     (nil))
(insn 26 25 27 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:2099 -1
     (nil))
(code_label 27 26 28 5 671 "" [1 uses])
(note 28 27 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2101 -1
     (nil))
(jump_insn 30 29 31 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) tssmarshal.c:2101 -1
     (nil)
 -> 44)
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2102 -1
     (nil))
(jump_insn 33 32 34 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) tssmarshal.c:2102 -1
     (nil)
 -> 44)
(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 7 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2103 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2103 -1
     (nil))
(insn 37 36 38 7 (parallel [
            (set (reg:DI 97)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2103 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:2103 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 4 si)
        (reg:DI 96)) tssmarshal.c:2103 -1
     (nil))
(insn 40 39 41 7 (set (reg:DI 5 di)
        (reg:DI 97)) tssmarshal.c:2103 -1
     (nil))
(call_insn 41 40 42 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2103 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 42 41 43 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:2103 -1
     (nil))
(insn 43 42 44 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:2103 -1
     (nil))
(code_label 44 43 45 8 672 "" [2 uses])
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 49 8 (set (reg:SI 88 [ D.14047 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2106 -1
     (nil))
(insn 49 46 53 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14047 ])) tssmarshal.c:2106 -1
     (nil))
(insn 53 49 54 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2107 -1
     (nil))
(insn 54 53 55 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2107 -1
     (nil))
(insn 55 54 56 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14048+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2107 -1
     (nil))
(jump_insn 56 55 62 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:2107 -1
     (nil)
 -> 59)
(note 62 56 57 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 57 62 58 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2107 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 58 57 59)
(code_label 59 58 63 12 674 "" [1 uses])
(note 63 59 60 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 60 63 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:2107 -1
     (nil))

;; Function TSS_SequenceComplete_Out_Unmarshal (TSS_SequenceComplete_Out_Unmarshal, funcdef_no=135, decl_uid=4529, cgraph_uid=135, symbol_order=135)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 64.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2110 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2110 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2110 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2110 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:2110 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2110 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14052+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2110 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2111 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2112 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2113 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2113 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2114 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2114 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2115 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2115 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2115 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:2115 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:2115 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:2115 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2115 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:2115 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:2115 -1
     (nil))
(code_label 29 28 30 6 676 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2118 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2118 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14049 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2119 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2119 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2119 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:2119 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:2119 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14049 ])) tssmarshal.c:2119 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_DIGEST_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e025e8 TPM2B_DIGEST_Unmarshal>) [0 TPM2B_DIGEST_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2119 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:2119 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:2119 -1
     (nil))
(code_label 43 42 44 8 677 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2121 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2121 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2122 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14050 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 132 [0x84])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2122 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 132 [0x84]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2122 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2122 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:2122 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:2122 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14050 ])) tssmarshal.c:2122 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMT_TK_HASHCHECK_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e0a360 TPMT_TK_HASHCHECK_Unmarshal>) [0 TPMT_TK_HASHCHECK_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2122 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:2122 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:2122 -1
     (nil))
(code_label 58 57 59 10 678 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 10 (set (reg:SI 89 [ D.14051 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2124 -1
     (nil))
(insn 63 60 67 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14051 ])) tssmarshal.c:2124 -1
     (nil))
(insn 67 63 68 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:2125 -1
     (nil))
(insn 68 67 69 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2125 -1
     (nil))
(insn 69 68 70 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14052+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2125 -1
     (nil))
(jump_insn 70 69 76 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) tssmarshal.c:2125 -1
     (nil)
 -> 73)
(note 76 70 71 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 71 76 72 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2125 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 72 71 73)
(code_label 73 72 77 14 680 "" [1 uses])
(note 77 73 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 74 77 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:2125 -1
     (nil))

;; Function TSS_EventSequenceComplete_Out_Unmarshal (TSS_EventSequenceComplete_Out_Unmarshal, funcdef_no=136, decl_uid=4534, cgraph_uid=136, symbol_order=136)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 49.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2128 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2128 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2128 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2128 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:2128 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2128 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14055+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2128 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2129 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2130 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2131 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2131 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2132 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2132 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2133 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2133 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2133 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:2133 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:2133 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:2133 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2133 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:2133 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:2133 -1
     (nil))
(code_label 29 28 30 6 682 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2136 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2136 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14053 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2137 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2137 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2137 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:2137 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:2137 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14053 ])) tssmarshal.c:2137 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPML_DIGEST_VALUES_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e0abd0 TPML_DIGEST_VALUES_Unmarshal>) [0 TPML_DIGEST_VALUES_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2137 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:2137 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:2137 -1
     (nil))
(code_label 43 42 44 8 683 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 48 8 (set (reg:SI 88 [ D.14054 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2139 -1
     (nil))
(insn 48 45 52 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14054 ])) tssmarshal.c:2139 -1
     (nil))
(insn 52 48 53 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2140 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2140 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14055+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2140 -1
     (nil))
(jump_insn 55 54 61 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2140 -1
     (nil)
 -> 58)
(note 61 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 56 61 57 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2140 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 57 56 58)
(code_label 58 57 62 12 685 "" [1 uses])
(note 62 58 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 59 62 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:2140 -1
     (nil))

;; Function TSS_Certify_Out_Unmarshal (TSS_Certify_Out_Unmarshal, funcdef_no=137, decl_uid=4539, cgraph_uid=137, symbol_order=137)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 65.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2143 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2143 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2143 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2143 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:2143 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2143 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14059+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2143 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2144 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2145 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2146 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2146 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2147 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2147 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2148 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2148 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2148 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:2148 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:2148 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:2148 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2148 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:2148 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:2148 -1
     (nil))
(code_label 29 28 30 6 687 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2151 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2151 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14056 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2152 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2152 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2152 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:2152 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:2152 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14056 ])) tssmarshal.c:2152 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ATTEST_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e12d80 TPM2B_ATTEST_Unmarshal>) [0 TPM2B_ATTEST_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2152 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:2152 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:2152 -1
     (nil))
(code_label 43 42 44 8 688 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2154 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:2154 -1
     (nil)
 -> 59)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2155 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14057 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 2498 [0x9c2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2155 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 2498 [0x9c2]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2155 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2155 -1
     (nil))
(insn 52 51 53 9 (set (reg:SI 2 cx)
        (const_int 0 [0])) tssmarshal.c:2155 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:2155 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:2155 -1
     (nil))
(insn 55 54 56 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14057 ])) tssmarshal.c:2155 -1
     (nil))
(call_insn 56 55 57 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMT_SIGNATURE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e30798 TPMT_SIGNATURE_Unmarshal>) [0 TPMT_SIGNATURE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2155 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 57 56 58 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:2155 -1
     (nil))
(insn 58 57 59 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:2155 -1
     (nil))
(code_label 59 58 60 10 689 "" [1 uses])
(note 60 59 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 64 10 (set (reg:SI 89 [ D.14058 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2157 -1
     (nil))
(insn 64 61 68 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14058 ])) tssmarshal.c:2157 -1
     (nil))
(insn 68 64 69 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:2158 -1
     (nil))
(insn 69 68 70 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2158 -1
     (nil))
(insn 70 69 71 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14059+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2158 -1
     (nil))
(jump_insn 71 70 77 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) tssmarshal.c:2158 -1
     (nil)
 -> 74)
(note 77 71 72 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 72 77 73 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2158 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 73 72 74)
(code_label 74 73 78 14 691 "" [1 uses])
(note 78 74 75 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 75 78 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:2158 -1
     (nil))

;; Function TSS_CertifyCreation_Out_Unmarshal (TSS_CertifyCreation_Out_Unmarshal, funcdef_no=138, decl_uid=4544, cgraph_uid=138, symbol_order=138)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 65.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2161 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2161 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2161 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2161 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:2161 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2161 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14063+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2161 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2162 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2163 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2164 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2164 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2165 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2165 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2166 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2166 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2166 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:2166 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:2166 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:2166 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2166 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:2166 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:2166 -1
     (nil))
(code_label 29 28 30 6 693 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2169 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2169 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14060 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2170 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2170 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2170 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:2170 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:2170 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14060 ])) tssmarshal.c:2170 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ATTEST_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e12d80 TPM2B_ATTEST_Unmarshal>) [0 TPM2B_ATTEST_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2170 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:2170 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:2170 -1
     (nil))
(code_label 43 42 44 8 694 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2172 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:2172 -1
     (nil)
 -> 59)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2173 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14061 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 2498 [0x9c2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2173 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 2498 [0x9c2]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2173 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2173 -1
     (nil))
(insn 52 51 53 9 (set (reg:SI 2 cx)
        (const_int 0 [0])) tssmarshal.c:2173 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:2173 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:2173 -1
     (nil))
(insn 55 54 56 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14061 ])) tssmarshal.c:2173 -1
     (nil))
(call_insn 56 55 57 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMT_SIGNATURE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e30798 TPMT_SIGNATURE_Unmarshal>) [0 TPMT_SIGNATURE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2173 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 57 56 58 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:2173 -1
     (nil))
(insn 58 57 59 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:2173 -1
     (nil))
(code_label 59 58 60 10 695 "" [1 uses])
(note 60 59 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 64 10 (set (reg:SI 89 [ D.14062 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2175 -1
     (nil))
(insn 64 61 68 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14062 ])) tssmarshal.c:2175 -1
     (nil))
(insn 68 64 69 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:2176 -1
     (nil))
(insn 69 68 70 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2176 -1
     (nil))
(insn 70 69 71 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14063+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2176 -1
     (nil))
(jump_insn 71 70 77 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) tssmarshal.c:2176 -1
     (nil)
 -> 74)
(note 77 71 72 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 72 77 73 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2176 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 73 72 74)
(code_label 74 73 78 14 697 "" [1 uses])
(note 78 74 75 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 75 78 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:2176 -1
     (nil))

;; Function TSS_Quote_Out_Unmarshal (TSS_Quote_Out_Unmarshal, funcdef_no=139, decl_uid=4549, cgraph_uid=139, symbol_order=139)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 65.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2179 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2179 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2179 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2179 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:2179 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2179 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14067+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2179 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2180 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2181 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2182 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2182 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2183 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2183 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2184 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2184 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2184 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:2184 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:2184 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:2184 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2184 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:2184 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:2184 -1
     (nil))
(code_label 29 28 30 6 699 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2187 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2187 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14064 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2188 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2188 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2188 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:2188 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:2188 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14064 ])) tssmarshal.c:2188 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ATTEST_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e12d80 TPM2B_ATTEST_Unmarshal>) [0 TPM2B_ATTEST_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2188 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:2188 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:2188 -1
     (nil))
(code_label 43 42 44 8 700 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2190 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:2190 -1
     (nil)
 -> 59)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2191 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14065 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 2498 [0x9c2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2191 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 2498 [0x9c2]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2191 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2191 -1
     (nil))
(insn 52 51 53 9 (set (reg:SI 2 cx)
        (const_int 0 [0])) tssmarshal.c:2191 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:2191 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:2191 -1
     (nil))
(insn 55 54 56 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14065 ])) tssmarshal.c:2191 -1
     (nil))
(call_insn 56 55 57 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMT_SIGNATURE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e30798 TPMT_SIGNATURE_Unmarshal>) [0 TPMT_SIGNATURE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2191 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 57 56 58 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:2191 -1
     (nil))
(insn 58 57 59 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:2191 -1
     (nil))
(code_label 59 58 60 10 701 "" [1 uses])
(note 60 59 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 64 10 (set (reg:SI 89 [ D.14066 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2193 -1
     (nil))
(insn 64 61 68 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14066 ])) tssmarshal.c:2193 -1
     (nil))
(insn 68 64 69 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:2194 -1
     (nil))
(insn 69 68 70 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2194 -1
     (nil))
(insn 70 69 71 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14067+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2194 -1
     (nil))
(jump_insn 71 70 77 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) tssmarshal.c:2194 -1
     (nil)
 -> 74)
(note 77 71 72 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 72 77 73 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2194 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 73 72 74)
(code_label 74 73 78 14 703 "" [1 uses])
(note 78 74 75 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 75 78 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:2194 -1
     (nil))

;; Function TSS_GetSessionAuditDigest_Out_Unmarshal (TSS_GetSessionAuditDigest_Out_Unmarshal, funcdef_no=140, decl_uid=4554, cgraph_uid=140, symbol_order=140)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 65.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2197 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2197 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2197 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2197 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:2197 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2197 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14071+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2197 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2198 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2199 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2200 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2200 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2201 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2201 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2202 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2202 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2202 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:2202 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:2202 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:2202 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2202 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:2202 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:2202 -1
     (nil))
(code_label 29 28 30 6 705 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2205 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2205 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14068 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2206 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2206 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2206 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:2206 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:2206 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14068 ])) tssmarshal.c:2206 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ATTEST_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e12d80 TPM2B_ATTEST_Unmarshal>) [0 TPM2B_ATTEST_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2206 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:2206 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:2206 -1
     (nil))
(code_label 43 42 44 8 706 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2208 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:2208 -1
     (nil)
 -> 59)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2209 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14069 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 2498 [0x9c2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2209 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 2498 [0x9c2]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2209 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2209 -1
     (nil))
(insn 52 51 53 9 (set (reg:SI 2 cx)
        (const_int 0 [0])) tssmarshal.c:2209 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:2209 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:2209 -1
     (nil))
(insn 55 54 56 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14069 ])) tssmarshal.c:2209 -1
     (nil))
(call_insn 56 55 57 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMT_SIGNATURE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e30798 TPMT_SIGNATURE_Unmarshal>) [0 TPMT_SIGNATURE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2209 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 57 56 58 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:2209 -1
     (nil))
(insn 58 57 59 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:2209 -1
     (nil))
(code_label 59 58 60 10 707 "" [1 uses])
(note 60 59 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 64 10 (set (reg:SI 89 [ D.14070 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2211 -1
     (nil))
(insn 64 61 68 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14070 ])) tssmarshal.c:2211 -1
     (nil))
(insn 68 64 69 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:2212 -1
     (nil))
(insn 69 68 70 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2212 -1
     (nil))
(insn 70 69 71 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14071+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2212 -1
     (nil))
(jump_insn 71 70 77 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) tssmarshal.c:2212 -1
     (nil)
 -> 74)
(note 77 71 72 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 72 77 73 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2212 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 73 72 74)
(code_label 74 73 78 14 709 "" [1 uses])
(note 78 74 75 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 75 78 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:2212 -1
     (nil))

;; Function TSS_GetCommandAuditDigest_Out_Unmarshal (TSS_GetCommandAuditDigest_Out_Unmarshal, funcdef_no=141, decl_uid=4559, cgraph_uid=141, symbol_order=141)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 65.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2215 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2215 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2215 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2215 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:2215 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2215 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14075+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2215 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2216 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2217 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2218 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2218 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2219 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2219 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2220 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2220 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2220 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:2220 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:2220 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:2220 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2220 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:2220 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:2220 -1
     (nil))
(code_label 29 28 30 6 711 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2223 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2223 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14072 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2224 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2224 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2224 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:2224 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:2224 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14072 ])) tssmarshal.c:2224 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ATTEST_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e12d80 TPM2B_ATTEST_Unmarshal>) [0 TPM2B_ATTEST_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2224 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:2224 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:2224 -1
     (nil))
(code_label 43 42 44 8 712 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2226 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:2226 -1
     (nil)
 -> 59)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2227 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14073 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 2498 [0x9c2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2227 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 2498 [0x9c2]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2227 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2227 -1
     (nil))
(insn 52 51 53 9 (set (reg:SI 2 cx)
        (const_int 0 [0])) tssmarshal.c:2227 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:2227 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:2227 -1
     (nil))
(insn 55 54 56 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14073 ])) tssmarshal.c:2227 -1
     (nil))
(call_insn 56 55 57 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMT_SIGNATURE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e30798 TPMT_SIGNATURE_Unmarshal>) [0 TPMT_SIGNATURE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2227 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 57 56 58 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:2227 -1
     (nil))
(insn 58 57 59 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:2227 -1
     (nil))
(code_label 59 58 60 10 713 "" [1 uses])
(note 60 59 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 64 10 (set (reg:SI 89 [ D.14074 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2229 -1
     (nil))
(insn 64 61 68 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14074 ])) tssmarshal.c:2229 -1
     (nil))
(insn 68 64 69 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:2230 -1
     (nil))
(insn 69 68 70 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2230 -1
     (nil))
(insn 70 69 71 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14075+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2230 -1
     (nil))
(jump_insn 71 70 77 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) tssmarshal.c:2230 -1
     (nil)
 -> 74)
(note 77 71 72 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 72 77 73 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2230 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 73 72 74)
(code_label 74 73 78 14 715 "" [1 uses])
(note 78 74 75 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 75 78 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:2230 -1
     (nil))

;; Function TSS_GetTime_Out_Unmarshal (TSS_GetTime_Out_Unmarshal, funcdef_no=142, decl_uid=4564, cgraph_uid=142, symbol_order=142)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 65.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2233 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2233 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2233 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2233 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:2233 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2233 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14079+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2233 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2234 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2235 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2236 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2236 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2237 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2237 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2238 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2238 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2238 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:2238 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:2238 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:2238 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2238 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:2238 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:2238 -1
     (nil))
(code_label 29 28 30 6 717 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2241 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2241 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14076 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2242 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2242 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2242 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:2242 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:2242 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14076 ])) tssmarshal.c:2242 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ATTEST_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e12d80 TPM2B_ATTEST_Unmarshal>) [0 TPM2B_ATTEST_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2242 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:2242 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:2242 -1
     (nil))
(code_label 43 42 44 8 718 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2244 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:2244 -1
     (nil)
 -> 59)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2245 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14077 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 2498 [0x9c2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2245 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 2498 [0x9c2]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2245 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2245 -1
     (nil))
(insn 52 51 53 9 (set (reg:SI 2 cx)
        (const_int 0 [0])) tssmarshal.c:2245 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:2245 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:2245 -1
     (nil))
(insn 55 54 56 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14077 ])) tssmarshal.c:2245 -1
     (nil))
(call_insn 56 55 57 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMT_SIGNATURE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e30798 TPMT_SIGNATURE_Unmarshal>) [0 TPMT_SIGNATURE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2245 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 57 56 58 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:2245 -1
     (nil))
(insn 58 57 59 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:2245 -1
     (nil))
(code_label 59 58 60 10 719 "" [1 uses])
(note 60 59 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 64 10 (set (reg:SI 89 [ D.14078 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2247 -1
     (nil))
(insn 64 61 68 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14078 ])) tssmarshal.c:2247 -1
     (nil))
(insn 68 64 69 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:2248 -1
     (nil))
(insn 69 68 70 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2248 -1
     (nil))
(insn 70 69 71 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14079+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2248 -1
     (nil))
(jump_insn 71 70 77 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) tssmarshal.c:2248 -1
     (nil)
 -> 74)
(note 77 71 72 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 72 77 73 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2248 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 73 72 74)
(code_label 74 73 78 14 721 "" [1 uses])
(note 78 74 75 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 75 78 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:2248 -1
     (nil))

;; Function TSS_Commit_Out_Unmarshal (TSS_Commit_Out_Unmarshal, funcdef_no=143, decl_uid=4569, cgraph_uid=143, symbol_order=143)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 15 into block 14...
Merged blocks 14 and 15.
Merged 14 and 15 without moving.
Removing jump 94.
Merging block 16 into block 14...
Merged blocks 14 and 16.
Merged 14 and 16 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2251 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 93)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2251 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2251 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2251 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 93) 0)) tssmarshal.c:2251 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 94)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2251 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14083+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2251 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2252 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2253 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2254 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2254 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2255 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2255 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2256 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2256 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 97)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2256 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:2256 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 96)) tssmarshal.c:2256 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 97)) tssmarshal.c:2256 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2256 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:2256 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:2256 -1
     (nil))
(code_label 29 28 30 6 723 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2259 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2259 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14080 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2260 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2260 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2260 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:2260 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:2260 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14080 ])) tssmarshal.c:2260 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ECC_POINT_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e28af8 TPM2B_ECC_POINT_Unmarshal>) [0 TPM2B_ECC_POINT_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2260 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:2260 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:2260 -1
     (nil))
(code_label 43 42 44 8 724 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2262 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2262 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2263 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14080 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 102 [0x66])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2263 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 102 [0x66]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2263 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2263 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:2263 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:2263 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14080 ])) tssmarshal.c:2263 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ECC_POINT_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e28af8 TPM2B_ECC_POINT_Unmarshal>) [0 TPM2B_ECC_POINT_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2263 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:2263 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:2263 -1
     (nil))
(code_label 58 57 59 10 725 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2265 -1
     (nil))
(jump_insn 61 60 62 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) tssmarshal.c:2265 -1
     (nil)
 -> 73)
(note 62 61 63 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 11 (set (reg/f:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2266 -1
     (nil))
(insn 64 63 65 11 (parallel [
            (set (reg/f:DI 89 [ D.14080 ])
                (plus:DI (reg/f:DI 106)
                    (const_int 204 [0xcc])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2266 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 204 [0xcc]))
        (nil)))
(insn 65 64 66 11 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2266 -1
     (nil))
(insn 66 65 67 11 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2266 -1
     (nil))
(insn 67 66 68 11 (set (reg:DI 1 dx)
        (reg:DI 107)) tssmarshal.c:2266 -1
     (nil))
(insn 68 67 69 11 (set (reg:DI 4 si)
        (reg:DI 108)) tssmarshal.c:2266 -1
     (nil))
(insn 69 68 70 11 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14080 ])) tssmarshal.c:2266 -1
     (nil))
(call_insn 70 69 71 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ECC_POINT_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e28af8 TPM2B_ECC_POINT_Unmarshal>) [0 TPM2B_ECC_POINT_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2266 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 71 70 72 11 (set (reg:SI 109)
        (reg:SI 0 ax)) tssmarshal.c:2266 -1
     (nil))
(insn 72 71 73 11 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 109)) tssmarshal.c:2266 -1
     (nil))
(code_label 73 72 74 12 726 "" [1 uses])
(note 74 73 75 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 76 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2268 -1
     (nil))
(jump_insn 76 75 77 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) tssmarshal.c:2268 -1
     (nil)
 -> 88)
(note 77 76 78 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 79 13 (set (reg/f:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2269 -1
     (nil))
(insn 79 78 80 13 (parallel [
            (set (reg/f:DI 90 [ D.14081 ])
                (plus:DI (reg/f:DI 110)
                    (const_int 306 [0x132])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2269 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 306 [0x132]))
        (nil)))
(insn 80 79 81 13 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2269 -1
     (nil))
(insn 81 80 82 13 (set (reg:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2269 -1
     (nil))
(insn 82 81 83 13 (set (reg:DI 1 dx)
        (reg:DI 111)) tssmarshal.c:2269 -1
     (nil))
(insn 83 82 84 13 (set (reg:DI 4 si)
        (reg:DI 112)) tssmarshal.c:2269 -1
     (nil))
(insn 84 83 85 13 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14081 ])) tssmarshal.c:2269 -1
     (nil))
(call_insn 85 84 86 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT16_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded1b0 UINT16_Unmarshal>) [0 UINT16_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2269 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 86 85 87 13 (set (reg:SI 113)
        (reg:SI 0 ax)) tssmarshal.c:2269 -1
     (nil))
(insn 87 86 88 13 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 113)) tssmarshal.c:2269 -1
     (nil))
(code_label 88 87 89 14 727 "" [1 uses])
(note 89 88 90 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 93 14 (set (reg:SI 91 [ D.14082 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2271 -1
     (nil))
(insn 93 90 97 14 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14082 ])) tssmarshal.c:2271 -1
     (nil))
(insn 97 93 98 14 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:2272 -1
     (nil))
(insn 98 97 99 14 (set (reg/f:DI 115)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2272 -1
     (nil))
(insn 99 98 100 14 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14083+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2272 -1
     (nil))
(jump_insn 100 99 106 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) tssmarshal.c:2272 -1
     (nil)
 -> 103)
(note 106 100 101 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(call_insn 101 106 102 17 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2272 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 102 101 103)
(code_label 103 102 107 18 729 "" [1 uses])
(note 107 103 104 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 104 107 0 18 (use (reg/i:SI 0 ax)) tssmarshal.c:2272 -1
     (nil))

;; Function TSS_EC_Ephemeral_Out_Unmarshal (TSS_EC_Ephemeral_Out_Unmarshal, funcdef_no=144, decl_uid=4574, cgraph_uid=144, symbol_order=144)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 64.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2275 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2275 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2275 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2275 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:2275 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2275 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14087+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2275 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2276 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2277 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2278 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2278 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2279 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2279 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2280 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2280 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2280 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:2280 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:2280 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:2280 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2280 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:2280 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:2280 -1
     (nil))
(code_label 29 28 30 6 731 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2283 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2283 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14084 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2284 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2284 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2284 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:2284 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:2284 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14084 ])) tssmarshal.c:2284 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ECC_POINT_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e28af8 TPM2B_ECC_POINT_Unmarshal>) [0 TPM2B_ECC_POINT_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2284 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:2284 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:2284 -1
     (nil))
(code_label 43 42 44 8 732 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2286 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2286 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2287 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14085 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 102 [0x66])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2287 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 102 [0x66]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2287 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2287 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:2287 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:2287 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14085 ])) tssmarshal.c:2287 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT16_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded1b0 UINT16_Unmarshal>) [0 UINT16_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2287 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:2287 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:2287 -1
     (nil))
(code_label 58 57 59 10 733 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 10 (set (reg:SI 89 [ D.14086 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2289 -1
     (nil))
(insn 63 60 67 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14086 ])) tssmarshal.c:2289 -1
     (nil))
(insn 67 63 68 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:2290 -1
     (nil))
(insn 68 67 69 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2290 -1
     (nil))
(insn 69 68 70 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14087+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2290 -1
     (nil))
(jump_insn 70 69 76 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) tssmarshal.c:2290 -1
     (nil)
 -> 73)
(note 76 70 71 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 71 76 72 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2290 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 72 71 73)
(code_label 73 72 77 14 735 "" [1 uses])
(note 77 73 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 74 77 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:2290 -1
     (nil))

;; Function TSS_VerifySignature_Out_Unmarshal (TSS_VerifySignature_Out_Unmarshal, funcdef_no=145, decl_uid=4579, cgraph_uid=145, symbol_order=145)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 49.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2293 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2293 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2293 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2293 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:2293 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2293 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14090+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2293 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2294 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2295 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2296 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2296 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2297 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2297 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2298 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2298 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2298 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:2298 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:2298 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:2298 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2298 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:2298 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:2298 -1
     (nil))
(code_label 29 28 30 6 737 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2301 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2301 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14088 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2302 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2302 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2302 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:2302 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:2302 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14088 ])) tssmarshal.c:2302 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMT_TK_VERIFIED_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e0a1b0 TPMT_TK_VERIFIED_Unmarshal>) [0 TPMT_TK_VERIFIED_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2302 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:2302 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:2302 -1
     (nil))
(code_label 43 42 44 8 738 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 48 8 (set (reg:SI 88 [ D.14089 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2304 -1
     (nil))
(insn 48 45 52 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14089 ])) tssmarshal.c:2304 -1
     (nil))
(insn 52 48 53 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2305 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2305 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14090+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2305 -1
     (nil))
(jump_insn 55 54 61 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2305 -1
     (nil)
 -> 58)
(note 61 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 56 61 57 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2305 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 57 56 58)
(code_label 58 57 62 12 740 "" [1 uses])
(note 62 58 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 59 62 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:2305 -1
     (nil))

;; Function TSS_Sign_Out_Unmarshal (TSS_Sign_Out_Unmarshal, funcdef_no=146, decl_uid=4584, cgraph_uid=146, symbol_order=146)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 50.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2308 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2308 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2308 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2308 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:2308 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2308 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14093+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2308 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2309 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2310 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2311 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2311 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2312 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2312 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2313 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2313 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2313 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:2313 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:2313 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:2313 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2313 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:2313 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:2313 -1
     (nil))
(code_label 29 28 30 6 742 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2316 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) tssmarshal.c:2316 -1
     (nil)
 -> 44)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14091 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2317 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2317 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2317 -1
     (nil))
(insn 37 36 38 7 (set (reg:SI 2 cx)
        (const_int 0 [0])) tssmarshal.c:2317 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:2317 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:2317 -1
     (nil))
(insn 40 39 41 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14091 ])) tssmarshal.c:2317 -1
     (nil))
(call_insn 41 40 42 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMT_SIGNATURE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e30798 TPMT_SIGNATURE_Unmarshal>) [0 TPMT_SIGNATURE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2317 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 42 41 43 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:2317 -1
     (nil))
(insn 43 42 44 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:2317 -1
     (nil))
(code_label 44 43 45 8 743 "" [1 uses])
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 49 8 (set (reg:SI 88 [ D.14092 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2319 -1
     (nil))
(insn 49 46 53 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14092 ])) tssmarshal.c:2319 -1
     (nil))
(insn 53 49 54 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2320 -1
     (nil))
(insn 54 53 55 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2320 -1
     (nil))
(insn 55 54 56 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14093+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2320 -1
     (nil))
(jump_insn 56 55 62 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:2320 -1
     (nil)
 -> 59)
(note 62 56 57 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 57 62 58 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2320 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 58 57 59)
(code_label 59 58 63 12 745 "" [1 uses])
(note 63 59 60 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 60 63 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:2320 -1
     (nil))

;; Function TSS_PCR_Event_Out_Unmarshal (TSS_PCR_Event_Out_Unmarshal, funcdef_no=147, decl_uid=4589, cgraph_uid=147, symbol_order=147)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 49.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2323 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2323 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2323 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2323 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:2323 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2323 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14096+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2323 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2324 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2325 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2326 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2326 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2327 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2327 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2328 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2328 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2328 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:2328 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:2328 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:2328 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2328 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:2328 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:2328 -1
     (nil))
(code_label 29 28 30 6 747 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2331 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2331 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14094 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2332 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2332 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2332 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:2332 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:2332 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14094 ])) tssmarshal.c:2332 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPML_DIGEST_VALUES_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e0abd0 TPML_DIGEST_VALUES_Unmarshal>) [0 TPML_DIGEST_VALUES_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2332 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:2332 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:2332 -1
     (nil))
(code_label 43 42 44 8 748 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 48 8 (set (reg:SI 88 [ D.14095 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2334 -1
     (nil))
(insn 48 45 52 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14095 ])) tssmarshal.c:2334 -1
     (nil))
(insn 52 48 53 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2335 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2335 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14096+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2335 -1
     (nil))
(jump_insn 55 54 61 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2335 -1
     (nil)
 -> 58)
(note 61 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 56 61 57 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2335 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 57 56 58)
(code_label 58 57 62 12 750 "" [1 uses])
(note 62 58 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 59 62 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:2335 -1
     (nil))

;; Function TSS_PCR_Read_Out_Unmarshal (TSS_PCR_Read_Out_Unmarshal, funcdef_no=148, decl_uid=4594, cgraph_uid=148, symbol_order=148)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 13 into block 12...
Merged blocks 12 and 13.
Merged 12 and 13 without moving.
Removing jump 80.
Merging block 14 into block 12...
Merged blocks 12 and 14.
Merged 12 and 14 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2338 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 92)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2338 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2338 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2338 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 92) 0)) tssmarshal.c:2338 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 93)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2338 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14101+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2338 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2339 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2340 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2341 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2341 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2342 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2342 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2343 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2343 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 96)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2343 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:2343 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:2343 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 96)) tssmarshal.c:2343 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2343 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 97)
        (reg:SI 0 ax)) tssmarshal.c:2343 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 97)) tssmarshal.c:2343 -1
     (nil))
(code_label 29 28 30 6 752 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2346 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2346 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14097 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2347 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2347 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2347 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:2347 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:2347 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14097 ])) tssmarshal.c:2347 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2347 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:2347 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:2347 -1
     (nil))
(code_label 43 42 44 8 753 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2349 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2349 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2350 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14098 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2350 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2350 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2350 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 102)) tssmarshal.c:2350 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 103)) tssmarshal.c:2350 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14098 ])) tssmarshal.c:2350 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPML_PCR_SELECTION_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e0aca8 TPML_PCR_SELECTION_Unmarshal>) [0 TPML_PCR_SELECTION_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2350 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 104)
        (reg:SI 0 ax)) tssmarshal.c:2350 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 104)) tssmarshal.c:2350 -1
     (nil))
(code_label 58 57 59 10 754 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2352 -1
     (nil))
(jump_insn 61 60 62 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) tssmarshal.c:2352 -1
     (nil)
 -> 74)
(note 62 61 63 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 11 (set (reg/f:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2353 -1
     (nil))
(insn 64 63 65 11 (parallel [
            (set (reg/f:DI 89 [ D.14099 ])
                (plus:DI (reg/f:DI 105)
                    (const_int 28 [0x1c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2353 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 28 [0x1c]))
        (nil)))
(insn 65 64 66 11 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2353 -1
     (nil))
(insn 66 65 67 11 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2353 -1
     (nil))
(insn 67 66 68 11 (set (reg:SI 2 cx)
        (const_int 0 [0])) tssmarshal.c:2353 -1
     (nil))
(insn 68 67 69 11 (set (reg:DI 1 dx)
        (reg:DI 106)) tssmarshal.c:2353 -1
     (nil))
(insn 69 68 70 11 (set (reg:DI 4 si)
        (reg:DI 107)) tssmarshal.c:2353 -1
     (nil))
(insn 70 69 71 11 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14099 ])) tssmarshal.c:2353 -1
     (nil))
(call_insn 71 70 72 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPML_DIGEST_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e0aaf8 TPML_DIGEST_Unmarshal>) [0 TPML_DIGEST_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2353 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 72 71 73 11 (set (reg:SI 108)
        (reg:SI 0 ax)) tssmarshal.c:2353 -1
     (nil))
(insn 73 72 74 11 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 108)) tssmarshal.c:2353 -1
     (nil))
(code_label 74 73 75 12 755 "" [1 uses])
(note 75 74 76 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 79 12 (set (reg:SI 90 [ D.14100 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2355 -1
     (nil))
(insn 79 76 83 12 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14100 ])) tssmarshal.c:2355 -1
     (nil))
(insn 83 79 84 12 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:2356 -1
     (nil))
(insn 84 83 85 12 (set (reg/f:DI 110)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2356 -1
     (nil))
(insn 85 84 86 12 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14101+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2356 -1
     (nil))
(jump_insn 86 85 92 12 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 89)
            (pc))) tssmarshal.c:2356 -1
     (nil)
 -> 89)
(note 92 86 87 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(call_insn 87 92 88 15 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2356 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 88 87 89)
(code_label 89 88 93 16 757 "" [1 uses])
(note 93 89 90 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 90 93 0 16 (use (reg/i:SI 0 ax)) tssmarshal.c:2356 -1
     (nil))

;; Function TSS_PCR_Allocate_Out_Unmarshal (TSS_PCR_Allocate_Out_Unmarshal, funcdef_no=149, decl_uid=4599, cgraph_uid=149, symbol_order=149)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 15 into block 14...
Merged blocks 14 and 15.
Merged 14 and 15 without moving.
Removing jump 94.
Merging block 16 into block 14...
Merged blocks 14 and 16.
Merged 14 and 16 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2359 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 93)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2359 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2359 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2359 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 93) 0)) tssmarshal.c:2359 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 94)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2359 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14105+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2359 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2360 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2361 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2362 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2362 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2363 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2363 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2364 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2364 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 97)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2364 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:2364 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 96)) tssmarshal.c:2364 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 97)) tssmarshal.c:2364 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2364 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:2364 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:2364 -1
     (nil))
(code_label 29 28 30 6 759 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2367 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2367 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14102 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2368 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2368 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2368 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:2368 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:2368 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14102 ])) tssmarshal.c:2368 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMI_YES_NO_Unmarshal") [flags 0x41]  <function_decl 0x7fd465df5870 TPMI_YES_NO_Unmarshal>) [0 TPMI_YES_NO_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2368 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:2368 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:2368 -1
     (nil))
(code_label 43 42 44 8 760 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2370 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2370 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2371 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14103 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2371 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2371 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2371 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:2371 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:2371 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14103 ])) tssmarshal.c:2371 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2371 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:2371 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:2371 -1
     (nil))
(code_label 58 57 59 10 761 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2373 -1
     (nil))
(jump_insn 61 60 62 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) tssmarshal.c:2373 -1
     (nil)
 -> 73)
(note 62 61 63 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 11 (set (reg/f:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2374 -1
     (nil))
(insn 64 63 65 11 (parallel [
            (set (reg/f:DI 89 [ D.14103 ])
                (plus:DI (reg/f:DI 106)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2374 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 65 64 66 11 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2374 -1
     (nil))
(insn 66 65 67 11 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2374 -1
     (nil))
(insn 67 66 68 11 (set (reg:DI 1 dx)
        (reg:DI 107)) tssmarshal.c:2374 -1
     (nil))
(insn 68 67 69 11 (set (reg:DI 4 si)
        (reg:DI 108)) tssmarshal.c:2374 -1
     (nil))
(insn 69 68 70 11 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14103 ])) tssmarshal.c:2374 -1
     (nil))
(call_insn 70 69 71 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2374 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 71 70 72 11 (set (reg:SI 109)
        (reg:SI 0 ax)) tssmarshal.c:2374 -1
     (nil))
(insn 72 71 73 11 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 109)) tssmarshal.c:2374 -1
     (nil))
(code_label 73 72 74 12 762 "" [1 uses])
(note 74 73 75 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 76 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2376 -1
     (nil))
(jump_insn 76 75 77 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) tssmarshal.c:2376 -1
     (nil)
 -> 88)
(note 77 76 78 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 79 13 (set (reg/f:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2377 -1
     (nil))
(insn 79 78 80 13 (parallel [
            (set (reg/f:DI 90 [ D.14103 ])
                (plus:DI (reg/f:DI 110)
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2377 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 12 [0xc]))
        (nil)))
(insn 80 79 81 13 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2377 -1
     (nil))
(insn 81 80 82 13 (set (reg:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2377 -1
     (nil))
(insn 82 81 83 13 (set (reg:DI 1 dx)
        (reg:DI 111)) tssmarshal.c:2377 -1
     (nil))
(insn 83 82 84 13 (set (reg:DI 4 si)
        (reg:DI 112)) tssmarshal.c:2377 -1
     (nil))
(insn 84 83 85 13 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14103 ])) tssmarshal.c:2377 -1
     (nil))
(call_insn 85 84 86 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2377 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 86 85 87 13 (set (reg:SI 113)
        (reg:SI 0 ax)) tssmarshal.c:2377 -1
     (nil))
(insn 87 86 88 13 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 113)) tssmarshal.c:2377 -1
     (nil))
(code_label 88 87 89 14 763 "" [1 uses])
(note 89 88 90 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 93 14 (set (reg:SI 91 [ D.14104 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2379 -1
     (nil))
(insn 93 90 97 14 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14104 ])) tssmarshal.c:2379 -1
     (nil))
(insn 97 93 98 14 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:2380 -1
     (nil))
(insn 98 97 99 14 (set (reg/f:DI 115)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2380 -1
     (nil))
(insn 99 98 100 14 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14105+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2380 -1
     (nil))
(jump_insn 100 99 106 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) tssmarshal.c:2380 -1
     (nil)
 -> 103)
(note 106 100 101 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(call_insn 101 106 102 17 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2380 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 102 101 103)
(code_label 103 102 107 18 765 "" [1 uses])
(note 107 103 104 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 104 107 0 18 (use (reg/i:SI 0 ax)) tssmarshal.c:2380 -1
     (nil))

;; Function TSS_PolicySigned_Out_Unmarshal (TSS_PolicySigned_Out_Unmarshal, funcdef_no=150, decl_uid=4604, cgraph_uid=150, symbol_order=150)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 64.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2383 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2383 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2383 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2383 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:2383 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2383 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14109+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2383 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2384 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2385 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2386 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2386 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2387 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2387 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2388 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2388 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2388 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:2388 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:2388 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:2388 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2388 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:2388 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:2388 -1
     (nil))
(code_label 29 28 30 6 767 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2391 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2391 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14106 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2392 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2392 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2392 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:2392 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:2392 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14106 ])) tssmarshal.c:2392 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_TIMEOUT_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e02ca8 TPM2B_TIMEOUT_Unmarshal>) [0 TPM2B_TIMEOUT_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2392 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:2392 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:2392 -1
     (nil))
(code_label 43 42 44 8 768 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2394 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2394 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2395 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14107 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 132 [0x84])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2395 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 132 [0x84]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2395 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2395 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:2395 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:2395 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14107 ])) tssmarshal.c:2395 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMT_TK_AUTH_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e0a288 TPMT_TK_AUTH_Unmarshal>) [0 TPMT_TK_AUTH_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2395 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:2395 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:2395 -1
     (nil))
(code_label 58 57 59 10 769 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 10 (set (reg:SI 89 [ D.14108 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2397 -1
     (nil))
(insn 63 60 67 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14108 ])) tssmarshal.c:2397 -1
     (nil))
(insn 67 63 68 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:2398 -1
     (nil))
(insn 68 67 69 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2398 -1
     (nil))
(insn 69 68 70 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14109+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2398 -1
     (nil))
(jump_insn 70 69 76 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) tssmarshal.c:2398 -1
     (nil)
 -> 73)
(note 76 70 71 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 71 76 72 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2398 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 72 71 73)
(code_label 73 72 77 14 771 "" [1 uses])
(note 77 73 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 74 77 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:2398 -1
     (nil))

;; Function TSS_PolicySecret_Out_Unmarshal (TSS_PolicySecret_Out_Unmarshal, funcdef_no=151, decl_uid=4609, cgraph_uid=151, symbol_order=151)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 64.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2401 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2401 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2401 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2401 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:2401 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2401 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14113+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2401 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2402 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2403 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2404 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2404 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2405 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2405 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2406 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2406 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2406 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:2406 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:2406 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:2406 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2406 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:2406 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:2406 -1
     (nil))
(code_label 29 28 30 6 773 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2409 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2409 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14110 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2410 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2410 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2410 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:2410 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:2410 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14110 ])) tssmarshal.c:2410 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_TIMEOUT_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e02ca8 TPM2B_TIMEOUT_Unmarshal>) [0 TPM2B_TIMEOUT_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2410 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:2410 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:2410 -1
     (nil))
(code_label 43 42 44 8 774 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2412 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2412 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2413 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14111 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 132 [0x84])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2413 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 132 [0x84]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2413 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2413 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:2413 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:2413 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14111 ])) tssmarshal.c:2413 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMT_TK_AUTH_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e0a288 TPMT_TK_AUTH_Unmarshal>) [0 TPMT_TK_AUTH_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2413 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:2413 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:2413 -1
     (nil))
(code_label 58 57 59 10 775 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 10 (set (reg:SI 89 [ D.14112 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2415 -1
     (nil))
(insn 63 60 67 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14112 ])) tssmarshal.c:2415 -1
     (nil))
(insn 67 63 68 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:2416 -1
     (nil))
(insn 68 67 69 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2416 -1
     (nil))
(insn 69 68 70 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14113+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2416 -1
     (nil))
(jump_insn 70 69 76 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) tssmarshal.c:2416 -1
     (nil)
 -> 73)
(note 76 70 71 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 71 76 72 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2416 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 72 71 73)
(code_label 73 72 77 14 777 "" [1 uses])
(note 77 73 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 74 77 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:2416 -1
     (nil))

;; Function TSS_PolicyGetDigest_Out_Unmarshal (TSS_PolicyGetDigest_Out_Unmarshal, funcdef_no=152, decl_uid=4614, cgraph_uid=152, symbol_order=152)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 49.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2419 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2419 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2419 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2419 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:2419 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2419 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14116+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2419 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2420 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2421 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2422 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2422 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2423 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2423 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2424 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2424 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2424 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:2424 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:2424 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:2424 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2424 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:2424 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:2424 -1
     (nil))
(code_label 29 28 30 6 779 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2427 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2427 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14114 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2428 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2428 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2428 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:2428 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:2428 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14114 ])) tssmarshal.c:2428 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_DIGEST_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e025e8 TPM2B_DIGEST_Unmarshal>) [0 TPM2B_DIGEST_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2428 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:2428 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:2428 -1
     (nil))
(code_label 43 42 44 8 780 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 48 8 (set (reg:SI 88 [ D.14115 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2430 -1
     (nil))
(insn 48 45 52 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14115 ])) tssmarshal.c:2430 -1
     (nil))
(insn 52 48 53 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2431 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2431 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14116+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2431 -1
     (nil))
(jump_insn 55 54 61 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2431 -1
     (nil)
 -> 58)
(note 61 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 56 61 57 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2431 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 57 56 58)
(code_label 58 57 62 12 782 "" [1 uses])
(note 62 58 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 59 62 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:2431 -1
     (nil))

;; Function TSS_CreatePrimary_Out_Unmarshal (TSS_CreatePrimary_Out_Unmarshal, funcdef_no=153, decl_uid=4619, cgraph_uid=153, symbol_order=153)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 19 into block 18...
Merged blocks 18 and 19.
Merged 18 and 19 without moving.
Removing jump 125.
Merging block 20 into block 18...
Merged blocks 18 and 20.
Merged 18 and 20 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2434 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 95)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2434 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2434 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2434 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 95) 0)) tssmarshal.c:2434 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 96)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2434 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14124+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2434 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2435 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2436 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2438 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) tssmarshal.c:2438 -1
     (nil)
 -> 26)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg/f:DI 87 [ D.14117 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2439 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2439 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2439 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:2439 -1
     (nil))
(insn 21 20 22 4 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:2439 -1
     (nil))
(insn 22 21 23 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14117 ])) tssmarshal.c:2439 -1
     (nil))
(call_insn 23 22 24 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM_HANDLE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465df5360 TPM_HANDLE_Unmarshal>) [0 TPM_HANDLE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2439 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 24 23 25 4 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:2439 -1
     (nil))
(insn 25 24 26 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:2439 -1
     (nil))
(code_label 26 25 27 5 784 "" [1 uses])
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2441 -1
     (nil))
(jump_insn 29 28 30 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2441 -1
     (nil)
 -> 43)
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2442 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2442 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2443 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2443 -1
     (nil))
(insn 36 35 37 7 (parallel [
            (set (reg:DI 102)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2443 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:2443 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:2443 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg:DI 102)) tssmarshal.c:2443 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2443 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:2443 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:2443 -1
     (nil))
(code_label 43 42 44 8 785 "" [2 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2446 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:2446 -1
     (nil)
 -> 59)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2447 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14118 ])
                (plus:DI (reg/f:DI 104)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2447 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2447 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2447 -1
     (nil))
(insn 52 51 53 9 (set (reg:SI 2 cx)
        (const_int 0 [0])) tssmarshal.c:2447 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 1 dx)
        (reg:DI 105)) tssmarshal.c:2447 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 4 si)
        (reg:DI 106)) tssmarshal.c:2447 -1
     (nil))
(insn 55 54 56 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14118 ])) tssmarshal.c:2447 -1
     (nil))
(call_insn 56 55 57 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_PUBLIC_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e371b0 TPM2B_PUBLIC_Unmarshal>) [0 TPM2B_PUBLIC_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2447 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 57 56 58 9 (set (reg:SI 107)
        (reg:SI 0 ax)) tssmarshal.c:2447 -1
     (nil))
(insn 58 57 59 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 107)) tssmarshal.c:2447 -1
     (nil))
(code_label 59 58 60 10 786 "" [1 uses])
(note 60 59 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2449 -1
     (nil))
(jump_insn 62 61 63 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) tssmarshal.c:2449 -1
     (nil)
 -> 74)
(note 63 62 64 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 11 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2450 -1
     (nil))
(insn 65 64 66 11 (parallel [
            (set (reg/f:DI 89 [ D.14119 ])
                (plus:DI (reg/f:DI 108)
                    (const_int 428 [0x1ac])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2450 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 428 [0x1ac]))
        (nil)))
(insn 66 65 67 11 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2450 -1
     (nil))
(insn 67 66 68 11 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2450 -1
     (nil))
(insn 68 67 69 11 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:2450 -1
     (nil))
(insn 69 68 70 11 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:2450 -1
     (nil))
(insn 70 69 71 11 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14119 ])) tssmarshal.c:2450 -1
     (nil))
(call_insn 71 70 72 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_CREATION_DATA_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e40000 TPM2B_CREATION_DATA_Unmarshal>) [0 TPM2B_CREATION_DATA_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2450 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 72 71 73 11 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:2450 -1
     (nil))
(insn 73 72 74 11 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:2450 -1
     (nil))
(code_label 74 73 75 12 787 "" [1 uses])
(note 75 74 76 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2452 -1
     (nil))
(jump_insn 77 76 78 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 89)
            (pc))) tssmarshal.c:2452 -1
     (nil)
 -> 89)
(note 78 77 79 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 79 78 80 13 (set (reg/f:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2453 -1
     (nil))
(insn 80 79 81 13 (parallel [
            (set (reg/f:DI 90 [ D.14120 ])
                (plus:DI (reg/f:DI 112)
                    (const_int 992 [0x3e0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2453 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 992 [0x3e0]))
        (nil)))
(insn 81 80 82 13 (set (reg:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2453 -1
     (nil))
(insn 82 81 83 13 (set (reg:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2453 -1
     (nil))
(insn 83 82 84 13 (set (reg:DI 1 dx)
        (reg:DI 113)) tssmarshal.c:2453 -1
     (nil))
(insn 84 83 85 13 (set (reg:DI 4 si)
        (reg:DI 114)) tssmarshal.c:2453 -1
     (nil))
(insn 85 84 86 13 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14120 ])) tssmarshal.c:2453 -1
     (nil))
(call_insn 86 85 87 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_DIGEST_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e025e8 TPM2B_DIGEST_Unmarshal>) [0 TPM2B_DIGEST_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2453 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 87 86 88 13 (set (reg:SI 115)
        (reg:SI 0 ax)) tssmarshal.c:2453 -1
     (nil))
(insn 88 87 89 13 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 115)) tssmarshal.c:2453 -1
     (nil))
(code_label 89 88 90 14 788 "" [1 uses])
(note 90 89 91 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2455 -1
     (nil))
(jump_insn 92 91 93 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 104)
            (pc))) tssmarshal.c:2455 -1
     (nil)
 -> 104)
(note 93 92 94 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 15 (set (reg/f:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2456 -1
     (nil))
(insn 95 94 96 15 (parallel [
            (set (reg/f:DI 91 [ D.14121 ])
                (plus:DI (reg/f:DI 116)
                    (const_int 1124 [0x464])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2456 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 1124 [0x464]))
        (nil)))
(insn 96 95 97 15 (set (reg:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2456 -1
     (nil))
(insn 97 96 98 15 (set (reg:DI 118)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2456 -1
     (nil))
(insn 98 97 99 15 (set (reg:DI 1 dx)
        (reg:DI 117)) tssmarshal.c:2456 -1
     (nil))
(insn 99 98 100 15 (set (reg:DI 4 si)
        (reg:DI 118)) tssmarshal.c:2456 -1
     (nil))
(insn 100 99 101 15 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.14121 ])) tssmarshal.c:2456 -1
     (nil))
(call_insn 101 100 102 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMT_TK_CREATION_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e0a0d8 TPMT_TK_CREATION_Unmarshal>) [0 TPMT_TK_CREATION_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2456 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 102 101 103 15 (set (reg:SI 119)
        (reg:SI 0 ax)) tssmarshal.c:2456 -1
     (nil))
(insn 103 102 104 15 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 119)) tssmarshal.c:2456 -1
     (nil))
(code_label 104 103 105 16 789 "" [1 uses])
(note 105 104 106 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 106 105 107 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2458 -1
     (nil))
(jump_insn 107 106 108 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 119)
            (pc))) tssmarshal.c:2458 -1
     (nil)
 -> 119)
(note 108 107 109 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 109 108 110 17 (set (reg/f:DI 120)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2459 -1
     (nil))
(insn 110 109 111 17 (parallel [
            (set (reg/f:DI 92 [ D.14122 ])
                (plus:DI (reg/f:DI 120)
                    (const_int 1264 [0x4f0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2459 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 1264 [0x4f0]))
        (nil)))
(insn 111 110 112 17 (set (reg:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2459 -1
     (nil))
(insn 112 111 113 17 (set (reg:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2459 -1
     (nil))
(insn 113 112 114 17 (set (reg:DI 1 dx)
        (reg:DI 121)) tssmarshal.c:2459 -1
     (nil))
(insn 114 113 115 17 (set (reg:DI 4 si)
        (reg:DI 122)) tssmarshal.c:2459 -1
     (nil))
(insn 115 114 116 17 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.14122 ])) tssmarshal.c:2459 -1
     (nil))
(call_insn 116 115 117 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_NAME_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e02e58 TPM2B_NAME_Unmarshal>) [0 TPM2B_NAME_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2459 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 117 116 118 17 (set (reg:SI 123)
        (reg:SI 0 ax)) tssmarshal.c:2459 -1
     (nil))
(insn 118 117 119 17 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 123)) tssmarshal.c:2459 -1
     (nil))
(code_label 119 118 120 18 790 "" [1 uses])
(note 120 119 121 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 121 120 124 18 (set (reg:SI 93 [ D.14123 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2461 -1
     (nil))
(insn 124 121 128 18 (set (reg:SI 94 [ <retval> ])
        (reg:SI 93 [ D.14123 ])) tssmarshal.c:2461 -1
     (nil))
(insn 128 124 129 18 (set (reg/i:SI 0 ax)
        (reg:SI 94 [ <retval> ])) tssmarshal.c:2462 -1
     (nil))
(insn 129 128 130 18 (set (reg/f:DI 125)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2462 -1
     (nil))
(insn 130 129 131 18 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14124+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2462 -1
     (nil))
(jump_insn 131 130 137 18 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 134)
            (pc))) tssmarshal.c:2462 -1
     (nil)
 -> 134)
(note 137 131 132 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(call_insn 132 137 133 21 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2462 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 133 132 134)
(code_label 134 133 138 22 792 "" [1 uses])
(note 138 134 135 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 135 138 0 22 (use (reg/i:SI 0 ax)) tssmarshal.c:2462 -1
     (nil))

;; Function TSS_ContextSave_Out_Unmarshal (TSS_ContextSave_Out_Unmarshal, funcdef_no=154, decl_uid=4624, cgraph_uid=154, symbol_order=154)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 49.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2465 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2465 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2465 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2465 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:2465 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2465 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14127+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2465 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2466 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2467 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2468 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2468 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2469 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2469 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2470 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2470 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2470 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:2470 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:2470 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:2470 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2470 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:2470 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:2470 -1
     (nil))
(code_label 29 28 30 6 794 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2473 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2473 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14125 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2474 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2474 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2474 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:2474 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:2474 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14125 ])) tssmarshal.c:2474 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMS_CONTEXT_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e37d80 TPMS_CONTEXT_Unmarshal>) [0 TPMS_CONTEXT_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2474 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:2474 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:2474 -1
     (nil))
(code_label 43 42 44 8 795 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 48 8 (set (reg:SI 88 [ D.14126 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2476 -1
     (nil))
(insn 48 45 52 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14126 ])) tssmarshal.c:2476 -1
     (nil))
(insn 52 48 53 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2477 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2477 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14127+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2477 -1
     (nil))
(jump_insn 55 54 61 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2477 -1
     (nil)
 -> 58)
(note 61 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 56 61 57 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2477 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 57 56 58)
(code_label 58 57 62 12 797 "" [1 uses])
(note 62 58 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 59 62 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:2477 -1
     (nil))

;; Function TSS_ContextLoad_Out_Unmarshal (TSS_ContextLoad_Out_Unmarshal, funcdef_no=155, decl_uid=4629, cgraph_uid=155, symbol_order=155)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 50.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2480 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2480 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2480 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2480 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:2480 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2480 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14130+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2480 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2481 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2482 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2483 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) tssmarshal.c:2483 -1
     (nil)
 -> 27)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg/f:DI 87 [ D.14128 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2484 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2484 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2484 -1
     (nil))
(insn 20 19 21 4 (set (reg:SI 2 cx)
        (const_int 0 [0])) tssmarshal.c:2484 -1
     (nil))
(insn 21 20 22 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:2484 -1
     (nil))
(insn 22 21 23 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:2484 -1
     (nil))
(insn 23 22 24 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14128 ])) tssmarshal.c:2484 -1
     (nil))
(call_insn 24 23 25 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMI_DH_CONTEXT_Unmarshal") [flags 0x41]  <function_decl 0x7fd465dfc0d8 TPMI_DH_CONTEXT_Unmarshal>) [0 TPMI_DH_CONTEXT_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2484 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 25 24 26 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:2484 -1
     (nil))
(insn 26 25 27 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:2484 -1
     (nil))
(code_label 27 26 28 5 799 "" [1 uses])
(note 28 27 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2486 -1
     (nil))
(jump_insn 30 29 31 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) tssmarshal.c:2486 -1
     (nil)
 -> 44)
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2487 -1
     (nil))
(jump_insn 33 32 34 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) tssmarshal.c:2487 -1
     (nil)
 -> 44)
(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 7 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2488 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2488 -1
     (nil))
(insn 37 36 38 7 (parallel [
            (set (reg:DI 97)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2488 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:2488 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 4 si)
        (reg:DI 96)) tssmarshal.c:2488 -1
     (nil))
(insn 40 39 41 7 (set (reg:DI 5 di)
        (reg:DI 97)) tssmarshal.c:2488 -1
     (nil))
(call_insn 41 40 42 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2488 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 42 41 43 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:2488 -1
     (nil))
(insn 43 42 44 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:2488 -1
     (nil))
(code_label 44 43 45 8 800 "" [2 uses])
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 49 8 (set (reg:SI 88 [ D.14129 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2491 -1
     (nil))
(insn 49 46 53 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14129 ])) tssmarshal.c:2491 -1
     (nil))
(insn 53 49 54 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2492 -1
     (nil))
(insn 54 53 55 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2492 -1
     (nil))
(insn 55 54 56 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14130+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2492 -1
     (nil))
(jump_insn 56 55 62 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:2492 -1
     (nil)
 -> 59)
(note 62 56 57 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 57 62 58 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2492 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 58 57 59)
(code_label 59 58 63 12 802 "" [1 uses])
(note 63 59 60 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 60 63 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:2492 -1
     (nil))

;; Function TSS_ReadClock_Out_Unmarshal (TSS_ReadClock_Out_Unmarshal, funcdef_no=156, decl_uid=4634, cgraph_uid=156, symbol_order=156)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 49.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2495 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2495 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2495 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2495 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:2495 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2495 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14133+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2495 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2496 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2497 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2498 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2498 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2499 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2499 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2500 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2500 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2500 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:2500 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:2500 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:2500 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2500 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:2500 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:2500 -1
     (nil))
(code_label 29 28 30 6 804 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2503 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2503 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14131 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2504 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2504 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2504 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:2504 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:2504 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14131 ])) tssmarshal.c:2504 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMS_TIME_INFO_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e12438 TPMS_TIME_INFO_Unmarshal>) [0 TPMS_TIME_INFO_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2504 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:2504 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:2504 -1
     (nil))
(code_label 43 42 44 8 805 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 48 8 (set (reg:SI 88 [ D.14132 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2506 -1
     (nil))
(insn 48 45 52 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14132 ])) tssmarshal.c:2506 -1
     (nil))
(insn 52 48 53 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2507 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2507 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14133+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2507 -1
     (nil))
(jump_insn 55 54 61 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2507 -1
     (nil)
 -> 58)
(note 61 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 56 61 57 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2507 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 57 56 58)
(code_label 58 57 62 12 807 "" [1 uses])
(note 62 58 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 59 62 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:2507 -1
     (nil))

;; Function TSS_GetCapability_Out_Unmarshal (TSS_GetCapability_Out_Unmarshal, funcdef_no=157, decl_uid=4639, cgraph_uid=157, symbol_order=157)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 64.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2510 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2510 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2510 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2510 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:2510 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2510 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14137+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2510 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2511 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2512 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2514 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2514 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2515 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2515 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2516 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2516 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2516 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:2516 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:2516 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:2516 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2516 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:2516 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:2516 -1
     (nil))
(code_label 29 28 30 6 809 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2519 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2519 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14134 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2520 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2520 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2520 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:2520 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:2520 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14134 ])) tssmarshal.c:2520 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMI_YES_NO_Unmarshal") [flags 0x41]  <function_decl 0x7fd465df5870 TPMI_YES_NO_Unmarshal>) [0 TPMI_YES_NO_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2520 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:2520 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:2520 -1
     (nil))
(code_label 43 42 44 8 810 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2522 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2522 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2523 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14135 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2523 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2523 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2523 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:2523 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:2523 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14135 ])) tssmarshal.c:2523 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMS_CAPABILITY_DATA_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e12e58 TPMS_CAPABILITY_DATA_Unmarshal>) [0 TPMS_CAPABILITY_DATA_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2523 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:2523 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:2523 -1
     (nil))
(code_label 58 57 59 10 811 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 10 (set (reg:SI 89 [ D.14136 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2525 -1
     (nil))
(insn 63 60 67 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14136 ])) tssmarshal.c:2525 -1
     (nil))
(insn 67 63 68 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:2526 -1
     (nil))
(insn 68 67 69 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2526 -1
     (nil))
(insn 69 68 70 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14137+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2526 -1
     (nil))
(jump_insn 70 69 76 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) tssmarshal.c:2526 -1
     (nil)
 -> 73)
(note 76 70 71 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 71 76 72 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2526 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 72 71 73)
(code_label 73 72 77 14 813 "" [1 uses])
(note 77 73 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 74 77 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:2526 -1
     (nil))

;; Function TSS_NV_ReadPublic_Out_Unmarshal (TSS_NV_ReadPublic_Out_Unmarshal, funcdef_no=158, decl_uid=4644, cgraph_uid=158, symbol_order=158)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 64.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2529 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2529 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2529 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2529 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:2529 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2529 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14141+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2529 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2530 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2531 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2532 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2532 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2533 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2533 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2534 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2534 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2534 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:2534 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:2534 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:2534 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2534 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:2534 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:2534 -1
     (nil))
(code_label 29 28 30 6 815 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2537 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2537 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14138 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2538 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2538 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2538 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:2538 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:2538 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14138 ])) tssmarshal.c:2538 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_NV_PUBLIC_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e37a20 TPM2B_NV_PUBLIC_Unmarshal>) [0 TPM2B_NV_PUBLIC_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2538 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:2538 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:2538 -1
     (nil))
(code_label 43 42 44 8 816 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2540 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2540 -1
     (nil)
 -> 58)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2541 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14139 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 148 [0x94])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2541 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 148 [0x94]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2541 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2541 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:2541 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:2541 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14139 ])) tssmarshal.c:2541 -1
     (nil))
(call_insn 55 54 56 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_NAME_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e02e58 TPM2B_NAME_Unmarshal>) [0 TPM2B_NAME_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2541 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 56 55 57 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:2541 -1
     (nil))
(insn 57 56 58 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:2541 -1
     (nil))
(code_label 58 57 59 10 817 "" [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 10 (set (reg:SI 89 [ D.14140 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2543 -1
     (nil))
(insn 63 60 67 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14140 ])) tssmarshal.c:2543 -1
     (nil))
(insn 67 63 68 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:2544 -1
     (nil))
(insn 68 67 69 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2544 -1
     (nil))
(insn 69 68 70 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14141+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2544 -1
     (nil))
(jump_insn 70 69 76 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) tssmarshal.c:2544 -1
     (nil)
 -> 73)
(note 76 70 71 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 71 76 72 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2544 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 72 71 73)
(code_label 73 72 77 14 819 "" [1 uses])
(note 77 73 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 74 77 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:2544 -1
     (nil))

;; Function TSS_NV_Read_Out_Unmarshal (TSS_NV_Read_Out_Unmarshal, funcdef_no=159, decl_uid=4649, cgraph_uid=159, symbol_order=159)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Removing jump 49.
Merging block 10 into block 8...
Merged blocks 8 and 10.
Merged 8 and 10 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2547 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 90)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2547 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2547 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2547 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 90) 0)) tssmarshal.c:2547 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 91)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2547 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14144+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2547 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2548 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2549 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2550 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2550 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2551 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2551 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2552 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2552 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 94)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2552 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:2552 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:2552 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 94)) tssmarshal.c:2552 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2552 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:2552 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:2552 -1
     (nil))
(code_label 29 28 30 6 821 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2555 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2555 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14142 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2556 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2556 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2556 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:2556 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:2556 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14142 ])) tssmarshal.c:2556 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_MAX_NV_BUFFER_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e02bd0 TPM2B_MAX_NV_BUFFER_Unmarshal>) [0 TPM2B_MAX_NV_BUFFER_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2556 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:2556 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:2556 -1
     (nil))
(code_label 43 42 44 8 822 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 48 8 (set (reg:SI 88 [ D.14143 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2558 -1
     (nil))
(insn 48 45 52 8 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14143 ])) tssmarshal.c:2558 -1
     (nil))
(insn 52 48 53 8 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2559 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 100)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2559 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14144+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2559 -1
     (nil))
(jump_insn 55 54 61 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:2559 -1
     (nil)
 -> 58)
(note 61 55 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(call_insn 56 61 57 11 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2559 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 57 56 58)
(code_label 58 57 62 12 824 "" [1 uses])
(note 62 58 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 59 62 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:2559 -1
     (nil))

;; Function TSS_NV_Certify_Out_Unmarshal (TSS_NV_Certify_Out_Unmarshal, funcdef_no=160, decl_uid=4654, cgraph_uid=160, symbol_order=160)

Partition 0: size 4 align 4
	rc_1
Partition 1: size 4 align 4
	parameterSize

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 65.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
        (reg:DI 5 di [ target ])) tssmarshal.c:2562 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 91)
        (reg:SI 4 si [ tag ])) tssmarshal.c:2562 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2562 -1
     (nil))
(insn 6 5 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2562 -1
     (nil))
(insn 4 6 7 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
        (subreg:HI (reg:SI 91) 0)) tssmarshal.c:2562 -1
     (nil))
(note 7 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 7 9 2 (set (reg/f:DI 92)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2562 -1
     (nil))
(insn 9 8 12 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14148+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2562 -1
     (nil))
(insn 12 9 13 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2563 -1
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 parameterSize+0 S4 A64])
        (const_int 0 [0])) tssmarshal.c:2564 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2565 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2565 -1
     (nil)
 -> 29)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 tag+0 S2 A32])
            (const_int -32766 [0xffffffffffff8002]))) tssmarshal.c:2566 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) tssmarshal.c:2566 -1
     (nil)
 -> 29)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2567 -1
     (nil))
(insn 21 20 22 5 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2567 -1
     (nil))
(insn 22 21 23 5 (parallel [
            (set (reg:DI 95)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2567 -1
     (nil))
(insn 23 22 24 5 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:2567 -1
     (nil))
(insn 24 23 25 5 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:2567 -1
     (nil))
(insn 25 24 26 5 (set (reg:DI 5 di)
        (reg:DI 95)) tssmarshal.c:2567 -1
     (nil))
(call_insn 26 25 27 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("UINT32_Unmarshal") [flags 0x41]  <function_decl 0x7fd465ded288 UINT32_Unmarshal>) [0 UINT32_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2567 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 27 26 28 5 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:2567 -1
     (nil))
(insn 28 27 29 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:2567 -1
     (nil))
(code_label 29 28 30 6 826 "" [2 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2570 -1
     (nil))
(jump_insn 32 31 33 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) tssmarshal.c:2570 -1
     (nil)
 -> 43)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 7 (set (reg/f:DI 87 [ D.14145 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2571 -1
     (nil))
(insn 35 34 36 7 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2571 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2571 -1
     (nil))
(insn 37 36 38 7 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:2571 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:2571 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14145 ])) tssmarshal.c:2571 -1
     (nil))
(call_insn 40 39 41 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPM2B_ATTEST_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e12d80 TPM2B_ATTEST_Unmarshal>) [0 TPM2B_ATTEST_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2571 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 41 40 42 7 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:2571 -1
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:2571 -1
     (nil))
(code_label 43 42 44 8 827 "" [1 uses])
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2573 -1
     (nil))
(jump_insn 46 45 47 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:2573 -1
     (nil)
 -> 59)
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])) tssmarshal.c:2574 -1
     (nil))
(insn 49 48 50 9 (parallel [
            (set (reg/f:DI 88 [ D.14146 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 2498 [0x9c2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2574 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 target+0 S8 A64])
            (const_int 2498 [0x9c2]))
        (nil)))
(insn 50 49 51 9 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2574 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2574 -1
     (nil))
(insn 52 51 53 9 (set (reg:SI 2 cx)
        (const_int 0 [0])) tssmarshal.c:2574 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:2574 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:2574 -1
     (nil))
(insn 55 54 56 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14146 ])) tssmarshal.c:2574 -1
     (nil))
(call_insn 56 55 57 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TPMT_SIGNATURE_Unmarshal") [flags 0x41]  <function_decl 0x7fd465e30798 TPMT_SIGNATURE_Unmarshal>) [0 TPMT_SIGNATURE_Unmarshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2574 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 57 56 58 9 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:2574 -1
     (nil))
(insn 58 57 59 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:2574 -1
     (nil))
(code_label 59 58 60 10 828 "" [1 uses])
(note 60 59 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 64 10 (set (reg:SI 89 [ D.14147 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 rc+0 S4 A32])) tssmarshal.c:2576 -1
     (nil))
(insn 64 61 68 10 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14147 ])) tssmarshal.c:2576 -1
     (nil))
(insn 68 64 69 10 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:2577 -1
     (nil))
(insn 69 68 70 10 (set (reg/f:DI 105)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:2577 -1
     (nil))
(insn 70 69 71 10 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14148+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:2577 -1
     (nil))
(jump_insn 71 70 77 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) tssmarshal.c:2577 -1
     (nil)
 -> 74)
(note 77 71 72 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(call_insn 72 77 73 13 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:2577 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 73 72 74)
(code_label 74 73 78 14 830 "" [1 uses])
(note 78 74 75 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 75 78 0 14 (use (reg/i:SI 0 ax)) tssmarshal.c:2577 -1
     (nil))

;; Function TSS_UINT8_Marshal (TSS_UINT8_Marshal, funcdef_no=161, decl_uid=4659, cgraph_uid=161, symbol_order=161)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 6->8 redirected to 10
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 60.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2585 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2585 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2585 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2585 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2586 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:2587 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 49)
            (pc))) tssmarshal.c:2587 -1
     (nil)
 -> 49)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:2589 -1
     (nil))
(jump_insn 14 13 15 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) tssmarshal.c:2589 -1
     (nil)
 -> 20)
(note 15 14 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 5 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2589 -1
     (nil))
(insn 17 16 18 5 (set (reg:SI 87 [ D.14149 ])
        (mem:SI (reg/f:DI 100) [0 *size_7(D)+0 S4 A32])) tssmarshal.c:2589 -1
     (nil))
(insn 18 17 19 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 87 [ D.14149 ])
            (const_int 0 [0]))) tssmarshal.c:2589 -1
     (nil))
(jump_insn 19 18 20 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) tssmarshal.c:2589 -1
     (nil)
 -> 46)
(code_label 20 19 21 6 833 "" [1 uses])
(note 21 20 22 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 6 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2591 -1
     (nil))
(insn 23 22 24 6 (set (reg/f:DI 88 [ D.14150 ])
        (mem/f:DI (reg/f:DI 101) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2591 -1
     (nil))
(insn 24 23 25 6 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2591 -1
     (nil))
(insn 25 24 26 6 (set (reg:QI 89 [ D.14151 ])
        (mem:QI (reg/f:DI 102) [0 *source_11(D)+0 S1 A8])) tssmarshal.c:2591 -1
     (nil))
(insn 26 25 27 6 (set (mem:QI (reg/f:DI 88 [ D.14150 ]) [0 *_10+0 S1 A8])
        (reg:QI 89 [ D.14151 ])) tssmarshal.c:2591 -1
     (nil))
(insn 27 26 28 6 (set (reg/f:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2592 -1
     (nil))
(insn 28 27 29 6 (set (reg/f:DI 90 [ D.14150 ])
        (mem/f:DI (reg/f:DI 103) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2592 -1
     (nil))
(insn 29 28 30 6 (parallel [
            (set (reg/f:DI 91 [ D.14150 ])
                (plus:DI (reg/f:DI 90 [ D.14150 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2592 -1
     (nil))
(insn 30 29 31 6 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2592 -1
     (nil))
(insn 31 30 32 6 (set (mem/f:DI (reg/f:DI 104) [0 *buffer_5(D)+0 S8 A64])
        (reg/f:DI 91 [ D.14150 ])) tssmarshal.c:2592 -1
     (nil))
(insn 32 31 33 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:2594 -1
     (nil))
(jump_insn 33 32 34 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 49)
            (pc))) tssmarshal.c:2594 612 {*jcc_1}
     (nil)
 -> 49)
(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 7 (set (reg/f:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2595 -1
     (nil))
(insn 36 35 37 7 (set (reg:SI 92 [ D.14149 ])
        (mem:SI (reg/f:DI 105) [0 *size_7(D)+0 S4 A32])) tssmarshal.c:2595 -1
     (nil))
(insn 37 36 38 7 (set (reg:SI 93 [ D.14152 ])
        (reg:SI 92 [ D.14149 ])) tssmarshal.c:2595 -1
     (nil))
(insn 38 37 39 7 (parallel [
            (set (reg:SI 94 [ D.14152 ])
                (plus:SI (reg:SI 93 [ D.14152 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2595 -1
     (nil))
(insn 39 38 40 7 (set (reg:SI 95 [ D.14149 ])
        (reg:SI 94 [ D.14152 ])) tssmarshal.c:2595 -1
     (nil))
(insn 40 39 41 7 (set (reg/f:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2595 -1
     (nil))
(insn 41 40 44 7 (set (mem:SI (reg/f:DI 106) [0 *size_7(D)+0 S4 A32])
        (reg:SI 95 [ D.14149 ])) tssmarshal.c:2595 -1
     (nil))
(jump_insn 44 41 45 7 (set (pc)
        (label_ref 49)) tssmarshal.c:2594 -1
     (nil)
 -> 49)
(barrier 45 44 46)
(code_label 46 45 47 9 834 "" [1 uses])
(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 720900 [0xb0004])) tssmarshal.c:2599 -1
     (nil))
(code_label 49 48 50 10 832 "" [3 uses])
(note 50 49 51 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 52 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2602 -1
     (nil))
(insn 52 51 53 10 (set (reg:HI 96 [ D.14153 ])
        (mem:HI (reg/f:DI 107) [0 *written_22(D)+0 S2 A16])) tssmarshal.c:2602 -1
     (nil))
(insn 53 52 54 10 (parallel [
            (set (reg:HI 97 [ D.14153 ])
                (plus:HI (reg:HI 96 [ D.14153 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2602 -1
     (nil))
(insn 54 53 55 10 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2602 -1
     (nil))
(insn 55 54 56 10 (set (mem:HI (reg/f:DI 108) [0 *written_22(D)+0 S2 A16])
        (reg:HI 97 [ D.14153 ])) tssmarshal.c:2602 -1
     (nil))
(insn 56 55 59 10 (set (reg:SI 98 [ D.14154 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2603 -1
     (nil))
(insn 59 56 63 10 (set (reg:SI 99 [ <retval> ])
        (reg:SI 98 [ D.14154 ])) tssmarshal.c:2603 -1
     (nil))
(insn 63 59 64 10 (set (reg/i:SI 0 ax)
        (reg:SI 99 [ <retval> ])) tssmarshal.c:2604 -1
     (nil))
(insn 64 63 0 10 (use (reg/i:SI 0 ax)) tssmarshal.c:2604 -1
     (nil))

;; Function TSS_INT8_Marshal (TSS_INT8_Marshal, funcdef_no=162, decl_uid=4664, cgraph_uid=162, symbol_order=162)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Removing jump 25.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2608 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2608 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2608 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2608 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2609 -1
     (nil))
(insn 10 9 11 2 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2610 -1
     (nil))
(insn 11 10 12 2 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2610 -1
     (nil))
(insn 12 11 13 2 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2610 -1
     (nil))
(insn 13 12 14 2 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2610 -1
     (nil))
(insn 14 13 15 2 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2610 -1
     (nil))
(insn 15 14 16 2 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2610 -1
     (nil))
(insn 16 15 17 2 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2610 -1
     (nil))
(insn 17 16 18 2 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2610 -1
     (nil))
(call_insn 18 17 19 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT8_Marshal") [flags 0x1]  <function_decl 0x7fd46611c948 TSS_UINT8_Marshal>) [0 TSS_UINT8_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2610 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 19 18 20 2 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2610 -1
     (nil))
(insn 20 19 21 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2610 -1
     (nil))
(insn 21 20 24 2 (set (reg:SI 87 [ D.14155 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2611 -1
     (nil))
(insn 24 21 28 2 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14155 ])) tssmarshal.c:2611 -1
     (nil))
(insn 28 24 29 2 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2612 -1
     (nil))
(insn 29 28 0 2 (use (reg/i:SI 0 ax)) tssmarshal.c:2612 -1
     (nil))

;; Function TSS_UINT16_Marshal (TSS_UINT16_Marshal, funcdef_no=163, decl_uid=4669, cgraph_uid=163, symbol_order=163)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 6->8 redirected to 10
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 70.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2616 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2616 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2616 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2616 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2617 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:2618 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:2618 -1
     (nil)
 -> 59)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:2619 -1
     (nil))
(jump_insn 14 13 15 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 21)
            (pc))) tssmarshal.c:2619 -1
     (nil)
 -> 21)
(note 15 14 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 5 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2619 -1
     (nil))
(insn 17 16 18 5 (set (reg:SI 87 [ D.14156 ])
        (mem:SI (reg/f:DI 107) [0 *size_7(D)+0 S4 A32])) tssmarshal.c:2619 -1
     (nil))
(insn 18 17 19 5 (set (reg:SI 88 [ D.14157 ])
        (reg:SI 87 [ D.14156 ])) tssmarshal.c:2619 -1
     (nil))
(insn 19 18 20 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 88 [ D.14157 ])
            (const_int 1 [0x1]))) tssmarshal.c:2619 -1
     (nil))
(jump_insn 20 19 21 5 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) tssmarshal.c:2619 -1
     (nil)
 -> 56)
(code_label 21 20 22 6 841 "" [1 uses])
(note 22 21 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 6 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2621 -1
     (nil))
(insn 24 23 25 6 (set (reg/f:DI 89 [ D.14158 ])
        (mem/f:DI (reg/f:DI 108) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2621 -1
     (nil))
(insn 25 24 26 6 (set (reg/f:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2621 -1
     (nil))
(insn 26 25 27 6 (set (reg:HI 90 [ D.14159 ])
        (mem:HI (reg/f:DI 109) [0 *source_12(D)+0 S2 A16])) tssmarshal.c:2621 -1
     (nil))
(insn 27 26 28 6 (parallel [
            (set (reg:HI 91 [ D.14159 ])
                (lshiftrt:HI (reg:HI 90 [ D.14159 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2621 -1
     (nil))
(insn 28 27 29 6 (set (reg:QI 92 [ D.14160 ])
        (subreg:QI (reg:HI 91 [ D.14159 ]) 0)) tssmarshal.c:2621 -1
     (nil))
(insn 29 28 30 6 (set (mem:QI (reg/f:DI 89 [ D.14158 ]) [0 *_11+0 S1 A8])
        (reg:QI 92 [ D.14160 ])) tssmarshal.c:2621 -1
     (nil))
(insn 30 29 31 6 (set (reg/f:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2622 -1
     (nil))
(insn 31 30 32 6 (set (reg/f:DI 93 [ D.14158 ])
        (mem/f:DI (reg/f:DI 110) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2622 -1
     (nil))
(insn 32 31 33 6 (parallel [
            (set (reg/f:DI 94 [ D.14158 ])
                (plus:DI (reg/f:DI 93 [ D.14158 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2622 -1
     (nil))
(insn 33 32 34 6 (set (reg/f:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2622 -1
     (nil))
(insn 34 33 35 6 (set (reg:HI 95 [ D.14159 ])
        (mem:HI (reg/f:DI 111) [0 *source_12(D)+0 S2 A16])) tssmarshal.c:2622 -1
     (nil))
(insn 35 34 36 6 (set (reg:QI 96 [ D.14160 ])
        (subreg:QI (reg:HI 95 [ D.14159 ]) 0)) tssmarshal.c:2622 -1
     (nil))
(insn 36 35 37 6 (set (mem:QI (reg/f:DI 94 [ D.14158 ]) [0 *_18+0 S1 A8])
        (reg:QI 96 [ D.14160 ])) tssmarshal.c:2622 -1
     (nil))
(insn 37 36 38 6 (set (reg/f:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2623 -1
     (nil))
(insn 38 37 39 6 (set (reg/f:DI 97 [ D.14158 ])
        (mem/f:DI (reg/f:DI 112) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2623 -1
     (nil))
(insn 39 38 40 6 (parallel [
            (set (reg/f:DI 98 [ D.14158 ])
                (plus:DI (reg/f:DI 97 [ D.14158 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2623 -1
     (nil))
(insn 40 39 41 6 (set (reg/f:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2623 -1
     (nil))
(insn 41 40 42 6 (set (mem/f:DI (reg/f:DI 113) [0 *buffer_5(D)+0 S8 A64])
        (reg/f:DI 98 [ D.14158 ])) tssmarshal.c:2623 -1
     (nil))
(insn 42 41 43 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:2625 -1
     (nil))
(jump_insn 43 42 44 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) tssmarshal.c:2625 612 {*jcc_1}
     (nil)
 -> 59)
(note 44 43 45 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 7 (set (reg/f:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2626 -1
     (nil))
(insn 46 45 47 7 (set (reg:SI 99 [ D.14156 ])
        (mem:SI (reg/f:DI 114) [0 *size_7(D)+0 S4 A32])) tssmarshal.c:2626 -1
     (nil))
(insn 47 46 48 7 (set (reg:SI 100 [ D.14161 ])
        (reg:SI 99 [ D.14156 ])) tssmarshal.c:2626 -1
     (nil))
(insn 48 47 49 7 (parallel [
            (set (reg:SI 101 [ D.14161 ])
                (plus:SI (reg:SI 100 [ D.14161 ])
                    (const_int -2 [0xfffffffffffffffe])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2626 -1
     (nil))
(insn 49 48 50 7 (set (reg:SI 102 [ D.14156 ])
        (reg:SI 101 [ D.14161 ])) tssmarshal.c:2626 -1
     (nil))
(insn 50 49 51 7 (set (reg/f:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2626 -1
     (nil))
(insn 51 50 54 7 (set (mem:SI (reg/f:DI 115) [0 *size_7(D)+0 S4 A32])
        (reg:SI 102 [ D.14156 ])) tssmarshal.c:2626 -1
     (nil))
(jump_insn 54 51 55 7 (set (pc)
        (label_ref 59)) tssmarshal.c:2625 -1
     (nil)
 -> 59)
(barrier 55 54 56)
(code_label 56 55 57 9 842 "" [1 uses])
(note 57 56 58 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 58 57 59 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 720900 [0xb0004])) tssmarshal.c:2630 -1
     (nil))
(code_label 59 58 60 10 840 "" [3 uses])
(note 60 59 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 10 (set (reg/f:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2633 -1
     (nil))
(insn 62 61 63 10 (set (reg:HI 103 [ D.14159 ])
        (mem:HI (reg/f:DI 116) [0 *written_30(D)+0 S2 A16])) tssmarshal.c:2633 -1
     (nil))
(insn 63 62 64 10 (parallel [
            (set (reg:HI 104 [ D.14159 ])
                (plus:HI (reg:HI 103 [ D.14159 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2633 -1
     (nil))
(insn 64 63 65 10 (set (reg/f:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2633 -1
     (nil))
(insn 65 64 66 10 (set (mem:HI (reg/f:DI 117) [0 *written_30(D)+0 S2 A16])
        (reg:HI 104 [ D.14159 ])) tssmarshal.c:2633 -1
     (nil))
(insn 66 65 69 10 (set (reg:SI 105 [ D.14162 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2634 -1
     (nil))
(insn 69 66 73 10 (set (reg:SI 106 [ <retval> ])
        (reg:SI 105 [ D.14162 ])) tssmarshal.c:2634 -1
     (nil))
(insn 73 69 74 10 (set (reg/i:SI 0 ax)
        (reg:SI 106 [ <retval> ])) tssmarshal.c:2635 -1
     (nil))
(insn 74 73 0 10 (use (reg/i:SI 0 ax)) tssmarshal.c:2635 -1
     (nil))

;; Function TSS_UINT32_Marshal (TSS_UINT32_Marshal, funcdef_no=164, decl_uid=4674, cgraph_uid=164, symbol_order=164)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 6->8 redirected to 10
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 86.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2639 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2639 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2639 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2639 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2640 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:2641 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:2641 -1
     (nil)
 -> 75)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:2642 -1
     (nil))
(jump_insn 14 13 15 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 21)
            (pc))) tssmarshal.c:2642 -1
     (nil)
 -> 21)
(note 15 14 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 5 (set (reg/f:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2642 -1
     (nil))
(insn 17 16 18 5 (set (reg:SI 87 [ D.14163 ])
        (mem:SI (reg/f:DI 117) [0 *size_7(D)+0 S4 A32])) tssmarshal.c:2642 -1
     (nil))
(insn 18 17 19 5 (set (reg:SI 88 [ D.14164 ])
        (reg:SI 87 [ D.14163 ])) tssmarshal.c:2642 -1
     (nil))
(insn 19 18 20 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 88 [ D.14164 ])
            (const_int 3 [0x3]))) tssmarshal.c:2642 -1
     (nil))
(jump_insn 20 19 21 5 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 72)
            (pc))) tssmarshal.c:2642 -1
     (nil)
 -> 72)
(code_label 21 20 22 6 847 "" [1 uses])
(note 22 21 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 6 (set (reg/f:DI 118)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2644 -1
     (nil))
(insn 24 23 25 6 (set (reg/f:DI 89 [ D.14165 ])
        (mem/f:DI (reg/f:DI 118) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2644 -1
     (nil))
(insn 25 24 26 6 (set (reg/f:DI 119)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2644 -1
     (nil))
(insn 26 25 27 6 (set (reg:SI 90 [ D.14164 ])
        (mem:SI (reg/f:DI 119) [0 *source_12(D)+0 S4 A32])) tssmarshal.c:2644 -1
     (nil))
(insn 27 26 28 6 (parallel [
            (set (reg:SI 91 [ D.14164 ])
                (lshiftrt:SI (reg:SI 90 [ D.14164 ])
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2644 -1
     (nil))
(insn 28 27 29 6 (set (reg:QI 92 [ D.14166 ])
        (subreg:QI (reg:SI 91 [ D.14164 ]) 0)) tssmarshal.c:2644 -1
     (nil))
(insn 29 28 30 6 (set (mem:QI (reg/f:DI 89 [ D.14165 ]) [0 *_11+0 S1 A8])
        (reg:QI 92 [ D.14166 ])) tssmarshal.c:2644 -1
     (nil))
(insn 30 29 31 6 (set (reg/f:DI 120)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2645 -1
     (nil))
(insn 31 30 32 6 (set (reg/f:DI 93 [ D.14165 ])
        (mem/f:DI (reg/f:DI 120) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2645 -1
     (nil))
(insn 32 31 33 6 (parallel [
            (set (reg/f:DI 94 [ D.14165 ])
                (plus:DI (reg/f:DI 93 [ D.14165 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2645 -1
     (nil))
(insn 33 32 34 6 (set (reg/f:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2645 -1
     (nil))
(insn 34 33 35 6 (set (reg:SI 95 [ D.14164 ])
        (mem:SI (reg/f:DI 121) [0 *source_12(D)+0 S4 A32])) tssmarshal.c:2645 -1
     (nil))
(insn 35 34 36 6 (parallel [
            (set (reg:SI 96 [ D.14164 ])
                (lshiftrt:SI (reg:SI 95 [ D.14164 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2645 -1
     (nil))
(insn 36 35 37 6 (set (reg:QI 97 [ D.14166 ])
        (subreg:QI (reg:SI 96 [ D.14164 ]) 0)) tssmarshal.c:2645 -1
     (nil))
(insn 37 36 38 6 (set (mem:QI (reg/f:DI 94 [ D.14165 ]) [0 *_18+0 S1 A8])
        (reg:QI 97 [ D.14166 ])) tssmarshal.c:2645 -1
     (nil))
(insn 38 37 39 6 (set (reg/f:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2646 -1
     (nil))
(insn 39 38 40 6 (set (reg/f:DI 98 [ D.14165 ])
        (mem/f:DI (reg/f:DI 122) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2646 -1
     (nil))
(insn 40 39 41 6 (parallel [
            (set (reg/f:DI 99 [ D.14165 ])
                (plus:DI (reg/f:DI 98 [ D.14165 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2646 -1
     (nil))
(insn 41 40 42 6 (set (reg/f:DI 123)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2646 -1
     (nil))
(insn 42 41 43 6 (set (reg:SI 100 [ D.14164 ])
        (mem:SI (reg/f:DI 123) [0 *source_12(D)+0 S4 A32])) tssmarshal.c:2646 -1
     (nil))
(insn 43 42 44 6 (parallel [
            (set (reg:SI 101 [ D.14164 ])
                (lshiftrt:SI (reg:SI 100 [ D.14164 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2646 -1
     (nil))
(insn 44 43 45 6 (set (reg:QI 102 [ D.14166 ])
        (subreg:QI (reg:SI 101 [ D.14164 ]) 0)) tssmarshal.c:2646 -1
     (nil))
(insn 45 44 46 6 (set (mem:QI (reg/f:DI 99 [ D.14165 ]) [0 *_24+0 S1 A8])
        (reg:QI 102 [ D.14166 ])) tssmarshal.c:2646 -1
     (nil))
(insn 46 45 47 6 (set (reg/f:DI 124)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2647 -1
     (nil))
(insn 47 46 48 6 (set (reg/f:DI 103 [ D.14165 ])
        (mem/f:DI (reg/f:DI 124) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2647 -1
     (nil))
(insn 48 47 49 6 (parallel [
            (set (reg/f:DI 104 [ D.14165 ])
                (plus:DI (reg/f:DI 103 [ D.14165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2647 -1
     (nil))
(insn 49 48 50 6 (set (reg/f:DI 125)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2647 -1
     (nil))
(insn 50 49 51 6 (set (reg:SI 105 [ D.14164 ])
        (mem:SI (reg/f:DI 125) [0 *source_12(D)+0 S4 A32])) tssmarshal.c:2647 -1
     (nil))
(insn 51 50 52 6 (set (reg:QI 106 [ D.14166 ])
        (subreg:QI (reg:SI 105 [ D.14164 ]) 0)) tssmarshal.c:2647 -1
     (nil))
(insn 52 51 53 6 (set (mem:QI (reg/f:DI 104 [ D.14165 ]) [0 *_30+0 S1 A8])
        (reg:QI 106 [ D.14166 ])) tssmarshal.c:2647 -1
     (nil))
(insn 53 52 54 6 (set (reg/f:DI 126)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2648 -1
     (nil))
(insn 54 53 55 6 (set (reg/f:DI 107 [ D.14165 ])
        (mem/f:DI (reg/f:DI 126) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2648 -1
     (nil))
(insn 55 54 56 6 (parallel [
            (set (reg/f:DI 108 [ D.14165 ])
                (plus:DI (reg/f:DI 107 [ D.14165 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2648 -1
     (nil))
(insn 56 55 57 6 (set (reg/f:DI 127)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2648 -1
     (nil))
(insn 57 56 58 6 (set (mem/f:DI (reg/f:DI 127) [0 *buffer_5(D)+0 S8 A64])
        (reg/f:DI 108 [ D.14165 ])) tssmarshal.c:2648 -1
     (nil))
(insn 58 57 59 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:2650 -1
     (nil))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 75)
            (pc))) tssmarshal.c:2650 612 {*jcc_1}
     (nil)
 -> 75)
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 7 (set (reg/f:DI 128)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2651 -1
     (nil))
(insn 62 61 63 7 (set (reg:SI 109 [ D.14163 ])
        (mem:SI (reg/f:DI 128) [0 *size_7(D)+0 S4 A32])) tssmarshal.c:2651 -1
     (nil))
(insn 63 62 64 7 (set (reg:SI 110 [ D.14167 ])
        (reg:SI 109 [ D.14163 ])) tssmarshal.c:2651 -1
     (nil))
(insn 64 63 65 7 (parallel [
            (set (reg:SI 111 [ D.14167 ])
                (plus:SI (reg:SI 110 [ D.14167 ])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2651 -1
     (nil))
(insn 65 64 66 7 (set (reg:SI 112 [ D.14163 ])
        (reg:SI 111 [ D.14167 ])) tssmarshal.c:2651 -1
     (nil))
(insn 66 65 67 7 (set (reg/f:DI 129)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2651 -1
     (nil))
(insn 67 66 70 7 (set (mem:SI (reg/f:DI 129) [0 *size_7(D)+0 S4 A32])
        (reg:SI 112 [ D.14163 ])) tssmarshal.c:2651 -1
     (nil))
(jump_insn 70 67 71 7 (set (pc)
        (label_ref 75)) tssmarshal.c:2650 -1
     (nil)
 -> 75)
(barrier 71 70 72)
(code_label 72 71 73 9 848 "" [1 uses])
(note 73 72 74 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 75 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 720900 [0xb0004])) tssmarshal.c:2655 -1
     (nil))
(code_label 75 74 76 10 846 "" [3 uses])
(note 76 75 77 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 10 (set (reg/f:DI 130)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2658 -1
     (nil))
(insn 78 77 79 10 (set (reg:HI 113 [ D.14168 ])
        (mem:HI (reg/f:DI 130) [0 *written_42(D)+0 S2 A16])) tssmarshal.c:2658 -1
     (nil))
(insn 79 78 80 10 (parallel [
            (set (reg:HI 114 [ D.14168 ])
                (plus:HI (reg:HI 113 [ D.14168 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2658 -1
     (nil))
(insn 80 79 81 10 (set (reg/f:DI 131)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2658 -1
     (nil))
(insn 81 80 82 10 (set (mem:HI (reg/f:DI 131) [0 *written_42(D)+0 S2 A16])
        (reg:HI 114 [ D.14168 ])) tssmarshal.c:2658 -1
     (nil))
(insn 82 81 85 10 (set (reg:SI 115 [ D.14169 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2659 -1
     (nil))
(insn 85 82 89 10 (set (reg:SI 116 [ <retval> ])
        (reg:SI 115 [ D.14169 ])) tssmarshal.c:2659 -1
     (nil))
(insn 89 85 90 10 (set (reg/i:SI 0 ax)
        (reg:SI 116 [ <retval> ])) tssmarshal.c:2660 -1
     (nil))
(insn 90 89 0 10 (use (reg/i:SI 0 ax)) tssmarshal.c:2660 -1
     (nil))

;; Function TSS_INT32_Marshal (TSS_INT32_Marshal, funcdef_no=165, decl_uid=4679, cgraph_uid=165, symbol_order=165)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Removing jump 25.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2664 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2664 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2664 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2664 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2665 -1
     (nil))
(insn 10 9 11 2 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2666 -1
     (nil))
(insn 11 10 12 2 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2666 -1
     (nil))
(insn 12 11 13 2 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2666 -1
     (nil))
(insn 13 12 14 2 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2666 -1
     (nil))
(insn 14 13 15 2 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2666 -1
     (nil))
(insn 15 14 16 2 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2666 -1
     (nil))
(insn 16 15 17 2 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2666 -1
     (nil))
(insn 17 16 18 2 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2666 -1
     (nil))
(call_insn 18 17 19 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2666 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 19 18 20 2 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2666 -1
     (nil))
(insn 20 19 21 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2666 -1
     (nil))
(insn 21 20 24 2 (set (reg:SI 87 [ D.14170 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2667 -1
     (nil))
(insn 24 21 28 2 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14170 ])) tssmarshal.c:2667 -1
     (nil))
(insn 28 24 29 2 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2668 -1
     (nil))
(insn 29 28 0 2 (use (reg/i:SI 0 ax)) tssmarshal.c:2668 -1
     (nil))

;; Function TSS_UINT64_Marshal (TSS_UINT64_Marshal, funcdef_no=166, decl_uid=4684, cgraph_uid=166, symbol_order=166)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 6->8 redirected to 10
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 118.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2672 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2672 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2672 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2672 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2673 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:2674 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) tssmarshal.c:2674 -1
     (nil)
 -> 107)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:2675 -1
     (nil))
(jump_insn 14 13 15 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 21)
            (pc))) tssmarshal.c:2675 -1
     (nil)
 -> 21)
(note 15 14 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 5 (set (reg/f:DI 137)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2675 -1
     (nil))
(insn 17 16 18 5 (set (reg:SI 87 [ D.14171 ])
        (mem:SI (reg/f:DI 137) [0 *size_7(D)+0 S4 A32])) tssmarshal.c:2675 -1
     (nil))
(insn 18 17 19 5 (set (reg:SI 88 [ D.14172 ])
        (reg:SI 87 [ D.14171 ])) tssmarshal.c:2675 -1
     (nil))
(insn 19 18 20 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 88 [ D.14172 ])
            (const_int 7 [0x7]))) tssmarshal.c:2675 -1
     (nil))
(jump_insn 20 19 21 5 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 104)
            (pc))) tssmarshal.c:2675 -1
     (nil)
 -> 104)
(code_label 21 20 22 6 855 "" [1 uses])
(note 22 21 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 6 (set (reg/f:DI 138)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2677 -1
     (nil))
(insn 24 23 25 6 (set (reg/f:DI 89 [ D.14173 ])
        (mem/f:DI (reg/f:DI 138) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2677 -1
     (nil))
(insn 25 24 26 6 (set (reg/f:DI 139)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2677 -1
     (nil))
(insn 26 25 27 6 (set (reg:DI 90 [ D.14174 ])
        (mem:DI (reg/f:DI 139) [0 *source_12(D)+0 S8 A64])) tssmarshal.c:2677 -1
     (nil))
(insn 27 26 28 6 (parallel [
            (set (reg:DI 91 [ D.14174 ])
                (lshiftrt:DI (reg:DI 90 [ D.14174 ])
                    (const_int 56 [0x38])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2677 -1
     (nil))
(insn 28 27 29 6 (set (reg:QI 92 [ D.14175 ])
        (subreg:QI (reg:DI 91 [ D.14174 ]) 0)) tssmarshal.c:2677 -1
     (nil))
(insn 29 28 30 6 (set (mem:QI (reg/f:DI 89 [ D.14173 ]) [0 *_11+0 S1 A8])
        (reg:QI 92 [ D.14175 ])) tssmarshal.c:2677 -1
     (nil))
(insn 30 29 31 6 (set (reg/f:DI 140)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2678 -1
     (nil))
(insn 31 30 32 6 (set (reg/f:DI 93 [ D.14173 ])
        (mem/f:DI (reg/f:DI 140) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2678 -1
     (nil))
(insn 32 31 33 6 (parallel [
            (set (reg/f:DI 94 [ D.14173 ])
                (plus:DI (reg/f:DI 93 [ D.14173 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2678 -1
     (nil))
(insn 33 32 34 6 (set (reg/f:DI 141)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2678 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 95 [ D.14174 ])
        (mem:DI (reg/f:DI 141) [0 *source_12(D)+0 S8 A64])) tssmarshal.c:2678 -1
     (nil))
(insn 35 34 36 6 (parallel [
            (set (reg:DI 96 [ D.14174 ])
                (lshiftrt:DI (reg:DI 95 [ D.14174 ])
                    (const_int 48 [0x30])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2678 -1
     (nil))
(insn 36 35 37 6 (set (reg:QI 97 [ D.14175 ])
        (subreg:QI (reg:DI 96 [ D.14174 ]) 0)) tssmarshal.c:2678 -1
     (nil))
(insn 37 36 38 6 (set (mem:QI (reg/f:DI 94 [ D.14173 ]) [0 *_18+0 S1 A8])
        (reg:QI 97 [ D.14175 ])) tssmarshal.c:2678 -1
     (nil))
(insn 38 37 39 6 (set (reg/f:DI 142)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2679 -1
     (nil))
(insn 39 38 40 6 (set (reg/f:DI 98 [ D.14173 ])
        (mem/f:DI (reg/f:DI 142) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2679 -1
     (nil))
(insn 40 39 41 6 (parallel [
            (set (reg/f:DI 99 [ D.14173 ])
                (plus:DI (reg/f:DI 98 [ D.14173 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2679 -1
     (nil))
(insn 41 40 42 6 (set (reg/f:DI 143)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2679 -1
     (nil))
(insn 42 41 43 6 (set (reg:DI 100 [ D.14174 ])
        (mem:DI (reg/f:DI 143) [0 *source_12(D)+0 S8 A64])) tssmarshal.c:2679 -1
     (nil))
(insn 43 42 44 6 (parallel [
            (set (reg:DI 101 [ D.14174 ])
                (lshiftrt:DI (reg:DI 100 [ D.14174 ])
                    (const_int 40 [0x28])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2679 -1
     (nil))
(insn 44 43 45 6 (set (reg:QI 102 [ D.14175 ])
        (subreg:QI (reg:DI 101 [ D.14174 ]) 0)) tssmarshal.c:2679 -1
     (nil))
(insn 45 44 46 6 (set (mem:QI (reg/f:DI 99 [ D.14173 ]) [0 *_24+0 S1 A8])
        (reg:QI 102 [ D.14175 ])) tssmarshal.c:2679 -1
     (nil))
(insn 46 45 47 6 (set (reg/f:DI 144)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2680 -1
     (nil))
(insn 47 46 48 6 (set (reg/f:DI 103 [ D.14173 ])
        (mem/f:DI (reg/f:DI 144) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2680 -1
     (nil))
(insn 48 47 49 6 (parallel [
            (set (reg/f:DI 104 [ D.14173 ])
                (plus:DI (reg/f:DI 103 [ D.14173 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2680 -1
     (nil))
(insn 49 48 50 6 (set (reg/f:DI 145)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2680 -1
     (nil))
(insn 50 49 51 6 (set (reg:DI 105 [ D.14174 ])
        (mem:DI (reg/f:DI 145) [0 *source_12(D)+0 S8 A64])) tssmarshal.c:2680 -1
     (nil))
(insn 51 50 52 6 (parallel [
            (set (reg:DI 106 [ D.14174 ])
                (lshiftrt:DI (reg:DI 105 [ D.14174 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2680 -1
     (nil))
(insn 52 51 53 6 (set (reg:QI 107 [ D.14175 ])
        (subreg:QI (reg:DI 106 [ D.14174 ]) 0)) tssmarshal.c:2680 -1
     (nil))
(insn 53 52 54 6 (set (mem:QI (reg/f:DI 104 [ D.14173 ]) [0 *_30+0 S1 A8])
        (reg:QI 107 [ D.14175 ])) tssmarshal.c:2680 -1
     (nil))
(insn 54 53 55 6 (set (reg/f:DI 146)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2681 -1
     (nil))
(insn 55 54 56 6 (set (reg/f:DI 108 [ D.14173 ])
        (mem/f:DI (reg/f:DI 146) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2681 -1
     (nil))
(insn 56 55 57 6 (parallel [
            (set (reg/f:DI 109 [ D.14173 ])
                (plus:DI (reg/f:DI 108 [ D.14173 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2681 -1
     (nil))
(insn 57 56 58 6 (set (reg/f:DI 147)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2681 -1
     (nil))
(insn 58 57 59 6 (set (reg:DI 110 [ D.14174 ])
        (mem:DI (reg/f:DI 147) [0 *source_12(D)+0 S8 A64])) tssmarshal.c:2681 -1
     (nil))
(insn 59 58 60 6 (parallel [
            (set (reg:DI 111 [ D.14174 ])
                (lshiftrt:DI (reg:DI 110 [ D.14174 ])
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2681 -1
     (nil))
(insn 60 59 61 6 (set (reg:QI 112 [ D.14175 ])
        (subreg:QI (reg:DI 111 [ D.14174 ]) 0)) tssmarshal.c:2681 -1
     (nil))
(insn 61 60 62 6 (set (mem:QI (reg/f:DI 109 [ D.14173 ]) [0 *_36+0 S1 A8])
        (reg:QI 112 [ D.14175 ])) tssmarshal.c:2681 -1
     (nil))
(insn 62 61 63 6 (set (reg/f:DI 148)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2682 -1
     (nil))
(insn 63 62 64 6 (set (reg/f:DI 113 [ D.14173 ])
        (mem/f:DI (reg/f:DI 148) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2682 -1
     (nil))
(insn 64 63 65 6 (parallel [
            (set (reg/f:DI 114 [ D.14173 ])
                (plus:DI (reg/f:DI 113 [ D.14173 ])
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2682 -1
     (nil))
(insn 65 64 66 6 (set (reg/f:DI 149)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2682 -1
     (nil))
(insn 66 65 67 6 (set (reg:DI 115 [ D.14174 ])
        (mem:DI (reg/f:DI 149) [0 *source_12(D)+0 S8 A64])) tssmarshal.c:2682 -1
     (nil))
(insn 67 66 68 6 (parallel [
            (set (reg:DI 116 [ D.14174 ])
                (lshiftrt:DI (reg:DI 115 [ D.14174 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2682 -1
     (nil))
(insn 68 67 69 6 (set (reg:QI 117 [ D.14175 ])
        (subreg:QI (reg:DI 116 [ D.14174 ]) 0)) tssmarshal.c:2682 -1
     (nil))
(insn 69 68 70 6 (set (mem:QI (reg/f:DI 114 [ D.14173 ]) [0 *_42+0 S1 A8])
        (reg:QI 117 [ D.14175 ])) tssmarshal.c:2682 -1
     (nil))
(insn 70 69 71 6 (set (reg/f:DI 150)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2683 -1
     (nil))
(insn 71 70 72 6 (set (reg/f:DI 118 [ D.14173 ])
        (mem/f:DI (reg/f:DI 150) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2683 -1
     (nil))
(insn 72 71 73 6 (parallel [
            (set (reg/f:DI 119 [ D.14173 ])
                (plus:DI (reg/f:DI 118 [ D.14173 ])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2683 -1
     (nil))
(insn 73 72 74 6 (set (reg/f:DI 151)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2683 -1
     (nil))
(insn 74 73 75 6 (set (reg:DI 120 [ D.14174 ])
        (mem:DI (reg/f:DI 151) [0 *source_12(D)+0 S8 A64])) tssmarshal.c:2683 -1
     (nil))
(insn 75 74 76 6 (parallel [
            (set (reg:DI 121 [ D.14174 ])
                (lshiftrt:DI (reg:DI 120 [ D.14174 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2683 -1
     (nil))
(insn 76 75 77 6 (set (reg:QI 122 [ D.14175 ])
        (subreg:QI (reg:DI 121 [ D.14174 ]) 0)) tssmarshal.c:2683 -1
     (nil))
(insn 77 76 78 6 (set (mem:QI (reg/f:DI 119 [ D.14173 ]) [0 *_48+0 S1 A8])
        (reg:QI 122 [ D.14175 ])) tssmarshal.c:2683 -1
     (nil))
(insn 78 77 79 6 (set (reg/f:DI 152)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2684 -1
     (nil))
(insn 79 78 80 6 (set (reg/f:DI 123 [ D.14173 ])
        (mem/f:DI (reg/f:DI 152) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2684 -1
     (nil))
(insn 80 79 81 6 (parallel [
            (set (reg/f:DI 124 [ D.14173 ])
                (plus:DI (reg/f:DI 123 [ D.14173 ])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2684 -1
     (nil))
(insn 81 80 82 6 (set (reg/f:DI 153)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2684 -1
     (nil))
(insn 82 81 83 6 (set (reg:DI 125 [ D.14174 ])
        (mem:DI (reg/f:DI 153) [0 *source_12(D)+0 S8 A64])) tssmarshal.c:2684 -1
     (nil))
(insn 83 82 84 6 (set (reg:QI 126 [ D.14175 ])
        (subreg:QI (reg:DI 125 [ D.14174 ]) 0)) tssmarshal.c:2684 -1
     (nil))
(insn 84 83 85 6 (set (mem:QI (reg/f:DI 124 [ D.14173 ]) [0 *_54+0 S1 A8])
        (reg:QI 126 [ D.14175 ])) tssmarshal.c:2684 -1
     (nil))
(insn 85 84 86 6 (set (reg/f:DI 154)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2685 -1
     (nil))
(insn 86 85 87 6 (set (reg/f:DI 127 [ D.14173 ])
        (mem/f:DI (reg/f:DI 154) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2685 -1
     (nil))
(insn 87 86 88 6 (parallel [
            (set (reg/f:DI 128 [ D.14173 ])
                (plus:DI (reg/f:DI 127 [ D.14173 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2685 -1
     (nil))
(insn 88 87 89 6 (set (reg/f:DI 155)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2685 -1
     (nil))
(insn 89 88 90 6 (set (mem/f:DI (reg/f:DI 155) [0 *buffer_5(D)+0 S8 A64])
        (reg/f:DI 128 [ D.14173 ])) tssmarshal.c:2685 -1
     (nil))
(insn 90 89 91 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:2687 -1
     (nil))
(jump_insn 91 90 92 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 107)
            (pc))) tssmarshal.c:2687 612 {*jcc_1}
     (nil)
 -> 107)
(note 92 91 93 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 7 (set (reg/f:DI 156)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2688 -1
     (nil))
(insn 94 93 95 7 (set (reg:SI 129 [ D.14171 ])
        (mem:SI (reg/f:DI 156) [0 *size_7(D)+0 S4 A32])) tssmarshal.c:2688 -1
     (nil))
(insn 95 94 96 7 (set (reg:SI 130 [ D.14176 ])
        (reg:SI 129 [ D.14171 ])) tssmarshal.c:2688 -1
     (nil))
(insn 96 95 97 7 (parallel [
            (set (reg:SI 131 [ D.14176 ])
                (plus:SI (reg:SI 130 [ D.14176 ])
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2688 -1
     (nil))
(insn 97 96 98 7 (set (reg:SI 132 [ D.14171 ])
        (reg:SI 131 [ D.14176 ])) tssmarshal.c:2688 -1
     (nil))
(insn 98 97 99 7 (set (reg/f:DI 157)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2688 -1
     (nil))
(insn 99 98 102 7 (set (mem:SI (reg/f:DI 157) [0 *size_7(D)+0 S4 A32])
        (reg:SI 132 [ D.14171 ])) tssmarshal.c:2688 -1
     (nil))
(jump_insn 102 99 103 7 (set (pc)
        (label_ref 107)) tssmarshal.c:2687 -1
     (nil)
 -> 107)
(barrier 103 102 104)
(code_label 104 103 105 9 856 "" [1 uses])
(note 105 104 106 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 106 105 107 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 720900 [0xb0004])) tssmarshal.c:2692 -1
     (nil))
(code_label 107 106 108 10 854 "" [3 uses])
(note 108 107 109 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 109 108 110 10 (set (reg/f:DI 158)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2695 -1
     (nil))
(insn 110 109 111 10 (set (reg:HI 133 [ D.14177 ])
        (mem:HI (reg/f:DI 158) [0 *written_66(D)+0 S2 A16])) tssmarshal.c:2695 -1
     (nil))
(insn 111 110 112 10 (parallel [
            (set (reg:HI 134 [ D.14177 ])
                (plus:HI (reg:HI 133 [ D.14177 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2695 -1
     (nil))
(insn 112 111 113 10 (set (reg/f:DI 159)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2695 -1
     (nil))
(insn 113 112 114 10 (set (mem:HI (reg/f:DI 159) [0 *written_66(D)+0 S2 A16])
        (reg:HI 134 [ D.14177 ])) tssmarshal.c:2695 -1
     (nil))
(insn 114 113 117 10 (set (reg:SI 135 [ D.14178 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2696 -1
     (nil))
(insn 117 114 121 10 (set (reg:SI 136 [ <retval> ])
        (reg:SI 135 [ D.14178 ])) tssmarshal.c:2696 -1
     (nil))
(insn 121 117 122 10 (set (reg/i:SI 0 ax)
        (reg:SI 136 [ <retval> ])) tssmarshal.c:2697 -1
     (nil))
(insn 122 121 0 10 (use (reg/i:SI 0 ax)) tssmarshal.c:2697 -1
     (nil))

;; Function TSS_Array_Marshal (TSS_Array_Marshal, funcdef_no=167, decl_uid=4690, cgraph_uid=167, symbol_order=167)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 6->8 redirected to 10
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 67.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2701 -1
     (nil))
(insn 3 2 5 2 (set (reg:SI 101)
        (reg:SI 4 si [ sourceSize ])) tssmarshal.c:2701 -1
     (nil))
(insn 5 3 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 written+0 S8 A64])
        (reg:DI 1 dx [ written ])) tssmarshal.c:2701 -1
     (nil))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 buffer+0 S8 A64])
        (reg:DI 2 cx [ buffer ])) tssmarshal.c:2701 -1
     (nil))
(insn 7 6 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 size+0 S8 A64])
        (reg:DI 37 r8 [ size ])) tssmarshal.c:2701 -1
     (nil))
(insn 4 7 8 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 sourceSize+0 S2 A32])
        (subreg:HI (reg:SI 101) 0)) tssmarshal.c:2701 -1
     (nil))
(note 8 4 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 8 12 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2702 -1
     (nil))
(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -48 [0xffffffffffffffd0])) [0 buffer+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:2703 -1
     (nil))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) tssmarshal.c:2703 -1
     (nil)
 -> 55)
(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -56 [0xffffffffffffffc8])) [0 size+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:2704 -1
     (nil))
(jump_insn 16 15 17 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) tssmarshal.c:2704 -1
     (nil)
 -> 23)
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 5 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 size+0 S8 A64])) tssmarshal.c:2704 -1
     (nil))
(insn 19 18 20 5 (set (reg:SI 87 [ D.14179 ])
        (mem:SI (reg/f:DI 102) [0 *size_7(D)+0 S4 A32])) tssmarshal.c:2704 -1
     (nil))
(insn 20 19 21 5 (set (reg:SI 88 [ D.14179 ])
        (zero_extend:SI (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 sourceSize+0 S2 A32]))) tssmarshal.c:2704 -1
     (nil))
(insn 21 20 22 5 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 87 [ D.14179 ])
            (reg:SI 88 [ D.14179 ]))) tssmarshal.c:2704 -1
     (nil))
(jump_insn 22 21 23 5 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) tssmarshal.c:2704 -1
     (nil)
 -> 52)
(code_label 23 22 24 6 861 "" [1 uses])
(note 24 23 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 6 (set (reg:DI 89 [ D.14180 ])
        (zero_extend:DI (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 sourceSize+0 S2 A32]))) tssmarshal.c:2705 -1
     (nil))
(insn 26 25 27 6 (set (reg/f:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 buffer+0 S8 A64])) tssmarshal.c:2705 -1
     (nil))
(insn 27 26 28 6 (set (reg/f:DI 90 [ D.14181 ])
        (mem/f:DI (reg/f:DI 103) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2705 -1
     (nil))
(insn 28 27 29 6 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2705 -1
     (nil))
(insn 29 28 30 6 (set (reg:DI 1 dx)
        (reg:DI 89 [ D.14180 ])) tssmarshal.c:2705 -1
     (nil))
(insn 30 29 31 6 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:2705 -1
     (nil))
(insn 31 30 32 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14181 ])) tssmarshal.c:2705 -1
     (nil))
(call_insn 32 31 33 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x7fd46623be58 memcpy>) [0 __builtin_memcpy S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2705 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 33 32 34 6 (set (reg/f:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 buffer+0 S8 A64])) tssmarshal.c:2707 -1
     (nil))
(insn 34 33 35 6 (set (reg/f:DI 91 [ D.14181 ])
        (mem/f:DI (reg/f:DI 105) [0 *buffer_5(D)+0 S8 A64])) tssmarshal.c:2707 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 92 [ D.14182 ])
        (zero_extend:DI (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 sourceSize+0 S2 A32]))) tssmarshal.c:2707 -1
     (nil))
(insn 36 35 37 6 (parallel [
            (set (reg/f:DI 93 [ D.14181 ])
                (plus:DI (reg/f:DI 91 [ D.14181 ])
                    (reg:DI 92 [ D.14182 ])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2707 -1
     (nil))
(insn 37 36 38 6 (set (reg/f:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 buffer+0 S8 A64])) tssmarshal.c:2707 -1
     (nil))
(insn 38 37 39 6 (set (mem/f:DI (reg/f:DI 106) [0 *buffer_5(D)+0 S8 A64])
        (reg/f:DI 93 [ D.14181 ])) tssmarshal.c:2707 -1
     (nil))
(insn 39 38 40 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -56 [0xffffffffffffffc8])) [0 size+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:2709 -1
     (nil))
(jump_insn 40 39 41 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 55)
            (pc))) tssmarshal.c:2709 612 {*jcc_1}
     (nil)
 -> 55)
(note 41 40 42 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 7 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 size+0 S8 A64])) tssmarshal.c:2710 -1
     (nil))
(insn 43 42 44 7 (set (reg:SI 94 [ D.14179 ])
        (mem:SI (reg/f:DI 107) [0 *size_7(D)+0 S4 A32])) tssmarshal.c:2710 -1
     (nil))
(insn 44 43 45 7 (set (reg:SI 95 [ D.14179 ])
        (zero_extend:SI (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 sourceSize+0 S2 A32]))) tssmarshal.c:2710 -1
     (nil))
(insn 45 44 46 7 (parallel [
            (set (reg:SI 96 [ D.14179 ])
                (minus:SI (reg:SI 94 [ D.14179 ])
                    (reg:SI 95 [ D.14179 ])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2710 -1
     (nil))
(insn 46 45 47 7 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 size+0 S8 A64])) tssmarshal.c:2710 -1
     (nil))
(insn 47 46 50 7 (set (mem:SI (reg/f:DI 108) [0 *size_7(D)+0 S4 A32])
        (reg:SI 96 [ D.14179 ])) tssmarshal.c:2710 -1
     (nil))
(jump_insn 50 47 51 7 (set (pc)
        (label_ref 55)) tssmarshal.c:2709 -1
     (nil)
 -> 55)
(barrier 51 50 52)
(code_label 52 51 53 9 862 "" [1 uses])
(note 53 52 54 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 720900 [0xb0004])) tssmarshal.c:2714 -1
     (nil))
(code_label 55 54 56 10 860 "" [3 uses])
(note 56 55 57 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 10 (set (reg/f:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 written+0 S8 A64])) tssmarshal.c:2717 -1
     (nil))
(insn 58 57 59 10 (set (reg:HI 97 [ D.14183 ])
        (mem:HI (reg/f:DI 109) [0 *written_24(D)+0 S2 A16])) tssmarshal.c:2717 -1
     (nil))
(insn 59 58 60 10 (set (reg:HI 110)
        (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -28 [0xffffffffffffffe4])) [0 sourceSize+0 S2 A32])) tssmarshal.c:2717 -1
     (nil))
(insn 60 59 61 10 (parallel [
            (set (reg:HI 98 [ D.14183 ])
                (plus:HI (reg:HI 97 [ D.14183 ])
                    (reg:HI 110)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2717 -1
     (expr_list:REG_EQUAL (plus:HI (reg:HI 97 [ D.14183 ])
            (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -28 [0xffffffffffffffe4])) [0 sourceSize+0 S2 A32]))
        (nil)))
(insn 61 60 62 10 (set (reg/f:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 written+0 S8 A64])) tssmarshal.c:2717 -1
     (nil))
(insn 62 61 63 10 (set (mem:HI (reg/f:DI 111) [0 *written_24(D)+0 S2 A16])
        (reg:HI 98 [ D.14183 ])) tssmarshal.c:2717 -1
     (nil))
(insn 63 62 66 10 (set (reg:SI 99 [ D.14184 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2718 -1
     (nil))
(insn 66 63 70 10 (set (reg:SI 100 [ <retval> ])
        (reg:SI 99 [ D.14184 ])) tssmarshal.c:2718 -1
     (nil))
(insn 70 66 71 10 (set (reg/i:SI 0 ax)
        (reg:SI 100 [ <retval> ])) tssmarshal.c:2719 -1
     (nil))
(insn 71 70 0 10 (use (reg/i:SI 0 ax)) tssmarshal.c:2719 -1
     (nil))

;; Function TSS_TPM2B_Marshal (TSS_TPM2B_Marshal, funcdef_no=168, decl_uid=4695, cgraph_uid=168, symbol_order=168)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 51.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2723 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2723 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2723 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2723 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2724 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2725 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2725 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14185 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2726 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2726 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2726 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2726 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:2726 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:2726 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:2726 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14185 ])) tssmarshal.c:2726 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2726 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:2726 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:2726 -1
     (nil))
(code_label 24 23 25 5 866 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2728 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) tssmarshal.c:2728 -1
     (nil)
 -> 45)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2729 -1
     (nil))
(insn 30 29 31 6 (set (reg:HI 88 [ D.14186 ])
        (mem/j:HI (reg/f:DI 97) [0 source_7(D)->size+0 S2 A16])) tssmarshal.c:2729 -1
     (nil))
(insn 31 30 32 6 (set (reg:SI 89 [ D.14187 ])
        (zero_extend:SI (reg:HI 88 [ D.14186 ]))) tssmarshal.c:2729 -1
     (nil))
(insn 32 31 33 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2729 -1
     (nil))
(insn 33 32 34 6 (parallel [
            (set (reg/f:DI 90 [ D.14188 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:2729 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 34 33 35 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2729 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2729 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2729 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 37 r8)
        (reg:DI 99)) tssmarshal.c:2729 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 2 cx)
        (reg:DI 100)) tssmarshal.c:2729 -1
     (nil))
(insn 39 38 40 6 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:2729 -1
     (nil))
(insn 40 39 41 6 (set (reg:SI 4 si)
        (reg:SI 89 [ D.14187 ])) tssmarshal.c:2729 -1
     (nil))
(insn 41 40 42 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14188 ])) tssmarshal.c:2729 -1
     (nil))
(call_insn 42 41 43 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_Array_Marshal") [flags 0x1]  <function_decl 0x7fd46611ce58 TSS_Array_Marshal>) [0 TSS_Array_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2729 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 43 42 44 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:2729 -1
     (nil))
(insn 44 43 45 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:2729 -1
     (nil))
(code_label 45 44 46 7 867 "" [1 uses])
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 50 7 (set (reg:SI 91 [ D.14189 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2731 -1
     (nil))
(insn 50 47 54 7 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14189 ])) tssmarshal.c:2731 -1
     (nil))
(insn 54 50 55 7 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:2732 -1
     (nil))
(insn 55 54 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:2732 -1
     (nil))

;; Function TSS_TPM_KEY_BITS_Marshal (TSS_TPM_KEY_BITS_Marshal, funcdef_no=169, decl_uid=4700, cgraph_uid=169, symbol_order=169)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2738 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2738 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2738 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2738 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2739 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2740 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2740 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2741 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2741 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2741 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2741 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2741 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2741 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2741 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2741 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2741 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2741 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2741 -1
     (nil))
(code_label 24 23 25 5 870 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14190 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2743 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14190 ])) tssmarshal.c:2743 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2744 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2744 -1
     (nil))

;; Function TSS_TPM_GENERATED_Marshal (TSS_TPM_GENERATED_Marshal, funcdef_no=170, decl_uid=4705, cgraph_uid=170, symbol_order=170)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2750 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2750 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2750 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2750 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2751 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2752 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2752 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2753 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2753 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2753 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2753 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2753 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2753 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2753 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2753 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2753 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2753 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2753 -1
     (nil))
(code_label 24 23 25 5 873 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14191 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2755 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14191 ])) tssmarshal.c:2755 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2756 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2756 -1
     (nil))

;; Function TSS_TPM_ALG_ID_Marshal (TSS_TPM_ALG_ID_Marshal, funcdef_no=171, decl_uid=4710, cgraph_uid=171, symbol_order=171)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2762 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2762 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2762 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2762 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2763 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2764 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2764 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2765 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2765 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2765 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2765 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2765 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2765 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2765 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2765 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2765 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2765 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2765 -1
     (nil))
(code_label 24 23 25 5 876 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14192 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2767 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14192 ])) tssmarshal.c:2767 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2768 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2768 -1
     (nil))

;; Function TSS_TPM_ECC_CURVE_Marshal (TSS_TPM_ECC_CURVE_Marshal, funcdef_no=172, decl_uid=4715, cgraph_uid=172, symbol_order=172)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2775 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2775 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2775 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2775 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2776 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2777 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2777 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2778 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2778 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2778 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2778 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2778 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2778 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2778 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2778 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2778 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2778 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2778 -1
     (nil))
(code_label 24 23 25 5 879 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14193 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2780 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14193 ])) tssmarshal.c:2780 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2781 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2781 -1
     (nil))

;; Function TSS_TPM_RC_Marshal (TSS_TPM_RC_Marshal, funcdef_no=173, decl_uid=4720, cgraph_uid=173, symbol_order=173)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2788 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2788 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2788 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2788 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2789 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2790 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2790 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2791 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2791 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2791 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2791 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2791 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2791 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2791 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2791 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2791 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2791 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2791 -1
     (nil))
(code_label 24 23 25 5 882 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14194 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2793 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14194 ])) tssmarshal.c:2793 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2794 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2794 -1
     (nil))

;; Function TSS_TPM_CLOCK_ADJUST_Marshal (TSS_TPM_CLOCK_ADJUST_Marshal, funcdef_no=174, decl_uid=4725, cgraph_uid=174, symbol_order=174)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2800 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2800 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2800 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2800 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2801 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2802 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2802 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2803 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2803 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2803 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2803 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2803 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2803 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2803 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2803 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_INT8_Marshal") [flags 0x1]  <function_decl 0x7fd46611ca20 TSS_INT8_Marshal>) [0 TSS_INT8_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2803 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2803 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2803 -1
     (nil))
(code_label 24 23 25 5 885 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14195 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2805 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14195 ])) tssmarshal.c:2805 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2806 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2806 -1
     (nil))

;; Function TSS_TPM_EO_Marshal (TSS_TPM_EO_Marshal, funcdef_no=175, decl_uid=4730, cgraph_uid=175, symbol_order=175)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2812 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2812 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2812 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2812 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2813 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2814 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2814 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2815 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2815 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2815 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2815 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2815 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2815 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2815 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2815 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2815 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2815 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2815 -1
     (nil))
(code_label 24 23 25 5 888 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14196 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2817 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14196 ])) tssmarshal.c:2817 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2818 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2818 -1
     (nil))

;; Function TSS_TPM_ST_Marshal (TSS_TPM_ST_Marshal, funcdef_no=176, decl_uid=4735, cgraph_uid=176, symbol_order=176)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2824 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2824 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2824 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2824 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2825 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2826 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2826 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2827 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2827 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2827 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2827 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2827 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2827 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2827 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2827 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2827 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2827 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2827 -1
     (nil))
(code_label 24 23 25 5 891 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14197 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2829 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14197 ])) tssmarshal.c:2829 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2830 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2830 -1
     (nil))

;; Function TSS_TPM_SU_Marshal (TSS_TPM_SU_Marshal, funcdef_no=177, decl_uid=4740, cgraph_uid=177, symbol_order=177)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2836 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2836 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2836 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2836 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2837 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2838 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2838 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2839 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2839 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2839 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2839 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2839 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2839 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2839 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2839 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2839 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2839 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2839 -1
     (nil))
(code_label 24 23 25 5 894 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14198 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2841 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14198 ])) tssmarshal.c:2841 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2842 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2842 -1
     (nil))

;; Function TSS_TPM_SE_Marshal (TSS_TPM_SE_Marshal, funcdef_no=178, decl_uid=4745, cgraph_uid=178, symbol_order=178)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2848 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2848 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2848 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2848 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2849 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2850 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2850 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2851 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2851 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2851 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2851 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2851 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2851 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2851 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2851 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT8_Marshal") [flags 0x1]  <function_decl 0x7fd46611c948 TSS_UINT8_Marshal>) [0 TSS_UINT8_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2851 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2851 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2851 -1
     (nil))
(code_label 24 23 25 5 897 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14199 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2853 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14199 ])) tssmarshal.c:2853 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2854 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2854 -1
     (nil))

;; Function TSS_TPM_CAP_Marshal (TSS_TPM_CAP_Marshal, funcdef_no=179, decl_uid=4750, cgraph_uid=179, symbol_order=179)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2860 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2860 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2860 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2860 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2861 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2862 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2862 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2863 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2863 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2863 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2863 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2863 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2863 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2863 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2863 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2863 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2863 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2863 -1
     (nil))
(code_label 24 23 25 5 900 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14200 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2865 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14200 ])) tssmarshal.c:2865 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2866 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2866 -1
     (nil))

;; Function TSS_TPM_PT_Marshal (TSS_TPM_PT_Marshal, funcdef_no=180, decl_uid=4755, cgraph_uid=180, symbol_order=180)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2872 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2872 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2872 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2872 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2873 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2874 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2874 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2875 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2875 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2875 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2875 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2875 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2875 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2875 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2875 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2875 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2875 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2875 -1
     (nil))
(code_label 24 23 25 5 903 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14201 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2877 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14201 ])) tssmarshal.c:2877 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2878 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2878 -1
     (nil))

;; Function TSS_TPM_PT_PCR_Marshal (TSS_TPM_PT_PCR_Marshal, funcdef_no=181, decl_uid=4760, cgraph_uid=181, symbol_order=181)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2884 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2884 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2884 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2884 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2885 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2886 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2886 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2887 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2887 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2887 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2887 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2887 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2887 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2887 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2887 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2887 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2887 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2887 -1
     (nil))
(code_label 24 23 25 5 906 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14202 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2889 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14202 ])) tssmarshal.c:2889 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2890 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2890 -1
     (nil))

;; Function TSS_TPM_HANDLE_Marshal (TSS_TPM_HANDLE_Marshal, funcdef_no=182, decl_uid=4765, cgraph_uid=182, symbol_order=182)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2896 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2896 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2896 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2896 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2897 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2898 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2898 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2899 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2899 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2899 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2899 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2899 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2899 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2899 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2899 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2899 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2899 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2899 -1
     (nil))
(code_label 24 23 25 5 909 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14203 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2901 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14203 ])) tssmarshal.c:2901 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2902 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2902 -1
     (nil))

;; Function TSS_TPMA_ALGORITHM_Marshal (TSS_TPMA_ALGORITHM_Marshal, funcdef_no=183, decl_uid=4770, cgraph_uid=183, symbol_order=183)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2908 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2908 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2908 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2908 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2909 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2910 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2910 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14204 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2911 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2911 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2911 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2911 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:2911 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:2911 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:2911 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14204 ])) tssmarshal.c:2911 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2911 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2911 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2911 -1
     (nil))
(code_label 24 23 25 5 912 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14205 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2913 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14205 ])) tssmarshal.c:2913 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2914 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2914 -1
     (nil))

;; Function TSS_TPMA_OBJECT_Marshal (TSS_TPMA_OBJECT_Marshal, funcdef_no=184, decl_uid=4775, cgraph_uid=184, symbol_order=184)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2920 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2920 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2920 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2920 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2921 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2922 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2922 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14206 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2923 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2923 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2923 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2923 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:2923 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:2923 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:2923 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14206 ])) tssmarshal.c:2923 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2923 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2923 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2923 -1
     (nil))
(code_label 24 23 25 5 915 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14207 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2925 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14207 ])) tssmarshal.c:2925 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2926 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2926 -1
     (nil))

;; Function TSS_TPMA_SESSION_Marshal (TSS_TPMA_SESSION_Marshal, funcdef_no=185, decl_uid=4780, cgraph_uid=185, symbol_order=185)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2932 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2932 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2932 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2932 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2933 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2934 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2934 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14208 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2935 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2935 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2935 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2935 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:2935 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:2935 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:2935 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14208 ])) tssmarshal.c:2935 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT8_Marshal") [flags 0x1]  <function_decl 0x7fd46611c948 TSS_UINT8_Marshal>) [0 TSS_UINT8_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2935 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2935 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2935 -1
     (nil))
(code_label 24 23 25 5 918 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14209 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2937 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14209 ])) tssmarshal.c:2937 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2938 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2938 -1
     (nil))

;; Function TSS_TPMA_LOCALITY_Marshal (TSS_TPMA_LOCALITY_Marshal, funcdef_no=186, decl_uid=4785, cgraph_uid=186, symbol_order=186)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2944 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2944 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2944 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2944 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2945 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2946 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2946 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14210 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2947 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2947 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2947 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2947 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:2947 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:2947 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:2947 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14210 ])) tssmarshal.c:2947 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT8_Marshal") [flags 0x1]  <function_decl 0x7fd46611c948 TSS_UINT8_Marshal>) [0 TSS_UINT8_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2947 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2947 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2947 -1
     (nil))
(code_label 24 23 25 5 921 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14211 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2949 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14211 ])) tssmarshal.c:2949 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2950 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2950 -1
     (nil))

;; Function TSS_TPM_CC_Marshal (TSS_TPM_CC_Marshal, funcdef_no=187, decl_uid=4790, cgraph_uid=187, symbol_order=187)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2956 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2956 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2956 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2956 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2957 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2958 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2958 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2959 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2959 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2959 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2959 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2959 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2959 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2959 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2959 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2959 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2959 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2959 -1
     (nil))
(code_label 24 23 25 5 924 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14212 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2961 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14212 ])) tssmarshal.c:2961 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2962 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2962 -1
     (nil))

;; Function TSS_TPMA_CC_Marshal (TSS_TPMA_CC_Marshal, funcdef_no=188, decl_uid=4795, cgraph_uid=188, symbol_order=188)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2968 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2968 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2968 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2968 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2969 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2970 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2970 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14213 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2971 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2971 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2971 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2971 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:2971 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:2971 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:2971 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14213 ])) tssmarshal.c:2971 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2971 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2971 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2971 -1
     (nil))
(code_label 24 23 25 5 927 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14214 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2973 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14214 ])) tssmarshal.c:2973 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:2974 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2974 -1
     (nil))

;; Function TSS_TPMI_YES_NO_Marshal (TSS_TPMI_YES_NO_Marshal, funcdef_no=189, decl_uid=4800, cgraph_uid=189, symbol_order=189)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2980 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2980 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2980 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2980 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2981 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2982 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2982 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2983 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2983 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2983 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2983 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2983 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2983 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2983 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2983 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT8_Marshal") [flags 0x1]  <function_decl 0x7fd46611c948 TSS_UINT8_Marshal>) [0 TSS_UINT8_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2983 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2983 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2983 -1
     (nil))
(code_label 24 23 25 5 930 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14215 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2985 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14215 ])) tssmarshal.c:2985 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2986 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2986 -1
     (nil))

;; Function TSS_TPMI_DH_OBJECT_Marshal (TSS_TPMI_DH_OBJECT_Marshal, funcdef_no=190, decl_uid=4805, cgraph_uid=190, symbol_order=190)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:2992 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:2992 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:2992 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:2992 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:2993 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:2994 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:2994 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:2995 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:2995 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:2995 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:2995 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:2995 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:2995 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:2995 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:2995 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:2995 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:2995 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:2995 -1
     (nil))
(code_label 24 23 25 5 933 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14216 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:2997 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14216 ])) tssmarshal.c:2997 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:2998 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:2998 -1
     (nil))

;; Function TSS_TPMI_DH_PERSISTENT_Marshal (TSS_TPMI_DH_PERSISTENT_Marshal, funcdef_no=191, decl_uid=4810, cgraph_uid=191, symbol_order=191)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3004 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3004 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3004 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3004 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3005 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3006 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3006 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3007 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3007 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3007 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3007 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3007 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3007 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3007 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3007 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3007 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3007 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3007 -1
     (nil))
(code_label 24 23 25 5 936 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14217 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3009 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14217 ])) tssmarshal.c:3009 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3010 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3010 -1
     (nil))

;; Function TSS_TPMI_DH_ENTITY_Marshal (TSS_TPMI_DH_ENTITY_Marshal, funcdef_no=192, decl_uid=4815, cgraph_uid=192, symbol_order=192)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3016 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3016 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3016 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3016 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3017 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3018 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3018 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3019 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3019 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3019 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3019 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3019 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3019 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3019 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3019 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3019 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3019 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3019 -1
     (nil))
(code_label 24 23 25 5 939 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14218 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3021 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14218 ])) tssmarshal.c:3021 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3022 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3022 -1
     (nil))

;; Function TSS_TPMI_DH_PCR_Marshal (TSS_TPMI_DH_PCR_Marshal, funcdef_no=193, decl_uid=4820, cgraph_uid=193, symbol_order=193)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3028 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3028 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3028 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3028 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3029 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3030 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3030 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3031 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3031 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3031 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3031 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3031 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3031 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3031 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3031 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3031 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3031 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3031 -1
     (nil))
(code_label 24 23 25 5 942 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14219 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3033 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14219 ])) tssmarshal.c:3033 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3034 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3034 -1
     (nil))

;; Function TSS_TPMI_SH_AUTH_SESSION_Marshal (TSS_TPMI_SH_AUTH_SESSION_Marshal, funcdef_no=194, decl_uid=4825, cgraph_uid=194, symbol_order=194)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3040 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3040 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3040 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3040 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3041 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3042 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3042 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3043 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3043 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3043 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3043 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3043 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3043 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3043 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3043 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3043 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3043 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3043 -1
     (nil))
(code_label 24 23 25 5 945 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14220 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3045 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14220 ])) tssmarshal.c:3045 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3046 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3046 -1
     (nil))

;; Function TSS_TPMI_SH_HMAC_Marshal (TSS_TPMI_SH_HMAC_Marshal, funcdef_no=195, decl_uid=4830, cgraph_uid=195, symbol_order=195)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3052 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3052 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3052 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3052 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3053 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3054 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3054 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3055 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3055 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3055 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3055 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3055 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3055 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3055 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3055 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3055 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3055 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3055 -1
     (nil))
(code_label 24 23 25 5 948 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14221 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3057 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14221 ])) tssmarshal.c:3057 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3058 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3058 -1
     (nil))

;; Function TSS_TPMI_SH_POLICY_Marshal (TSS_TPMI_SH_POLICY_Marshal, funcdef_no=196, decl_uid=4835, cgraph_uid=196, symbol_order=196)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3064 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3064 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3064 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3064 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3065 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3066 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3066 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3067 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3067 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3067 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3067 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3067 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3067 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3067 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3067 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3067 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3067 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3067 -1
     (nil))
(code_label 24 23 25 5 951 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14222 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3069 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14222 ])) tssmarshal.c:3069 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3070 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3070 -1
     (nil))

;; Function TSS_TPMI_DH_CONTEXT_Marshal (TSS_TPMI_DH_CONTEXT_Marshal, funcdef_no=197, decl_uid=4840, cgraph_uid=197, symbol_order=197)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3076 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3076 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3076 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3076 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3077 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3078 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3078 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3079 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3079 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3079 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3079 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3079 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3079 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3079 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3079 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3079 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3079 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3079 -1
     (nil))
(code_label 24 23 25 5 954 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14223 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3081 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14223 ])) tssmarshal.c:3081 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3082 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3082 -1
     (nil))

;; Function TSS_TPMI_RH_HIERARCHY_Marshal (TSS_TPMI_RH_HIERARCHY_Marshal, funcdef_no=198, decl_uid=4845, cgraph_uid=198, symbol_order=198)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3088 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3088 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3088 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3088 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3089 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3090 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3090 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3091 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3091 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3091 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3091 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3091 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3091 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3091 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3091 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3091 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3091 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3091 -1
     (nil))
(code_label 24 23 25 5 957 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14224 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3093 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14224 ])) tssmarshal.c:3093 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3094 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3094 -1
     (nil))

;; Function TSS_TPMI_RH_ENABLES_Marshal (TSS_TPMI_RH_ENABLES_Marshal, funcdef_no=199, decl_uid=4850, cgraph_uid=199, symbol_order=199)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3100 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3100 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3100 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3100 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3101 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3102 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3102 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3103 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3103 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3103 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3103 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3103 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3103 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3103 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3103 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3103 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3103 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3103 -1
     (nil))
(code_label 24 23 25 5 960 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14225 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3105 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14225 ])) tssmarshal.c:3105 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3106 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3106 -1
     (nil))

;; Function TSS_TPMI_RH_HIERARCHY_AUTH_Marshal (TSS_TPMI_RH_HIERARCHY_AUTH_Marshal, funcdef_no=200, decl_uid=4855, cgraph_uid=200, symbol_order=200)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3112 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3112 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3112 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3112 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3113 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3114 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3114 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3115 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3115 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3115 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3115 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3115 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3115 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3115 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3115 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3115 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3115 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3115 -1
     (nil))
(code_label 24 23 25 5 963 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14226 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3117 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14226 ])) tssmarshal.c:3117 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3118 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3118 -1
     (nil))

;; Function TSS_TPMI_RH_PLATFORM_Marshal (TSS_TPMI_RH_PLATFORM_Marshal, funcdef_no=201, decl_uid=4860, cgraph_uid=201, symbol_order=201)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3124 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3124 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3124 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3124 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3125 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3126 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3126 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3127 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3127 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3127 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3127 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3127 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3127 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3127 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3127 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3127 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3127 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3127 -1
     (nil))
(code_label 24 23 25 5 966 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14227 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3129 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14227 ])) tssmarshal.c:3129 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3130 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3130 -1
     (nil))

;; Function TSS_TPMI_RH_ENDORSEMENT_Marshal (TSS_TPMI_RH_ENDORSEMENT_Marshal, funcdef_no=202, decl_uid=4865, cgraph_uid=202, symbol_order=202)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3136 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3136 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3136 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3136 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3137 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3138 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3138 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3139 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3139 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3139 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3139 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3139 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3139 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3139 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3139 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3139 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3139 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3139 -1
     (nil))
(code_label 24 23 25 5 969 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14228 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3141 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14228 ])) tssmarshal.c:3141 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3142 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3142 -1
     (nil))

;; Function TSS_TPMI_RH_PROVISION_Marshal (TSS_TPMI_RH_PROVISION_Marshal, funcdef_no=203, decl_uid=4870, cgraph_uid=203, symbol_order=203)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3148 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3148 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3148 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3148 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3149 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3150 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3150 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3151 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3151 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3151 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3151 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3151 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3151 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3151 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3151 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3151 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3151 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3151 -1
     (nil))
(code_label 24 23 25 5 972 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14229 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3153 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14229 ])) tssmarshal.c:3153 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3154 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3154 -1
     (nil))

;; Function TSS_TPMI_RH_CLEAR_Marshal (TSS_TPMI_RH_CLEAR_Marshal, funcdef_no=204, decl_uid=4875, cgraph_uid=204, symbol_order=204)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3160 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3160 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3160 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3160 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3161 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3162 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3162 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3163 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3163 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3163 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3163 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3163 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3163 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3163 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3163 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3163 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3163 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3163 -1
     (nil))
(code_label 24 23 25 5 975 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14230 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3165 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14230 ])) tssmarshal.c:3165 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3166 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3166 -1
     (nil))

;; Function TSS_TPMI_RH_NV_AUTH_Marshal (TSS_TPMI_RH_NV_AUTH_Marshal, funcdef_no=205, decl_uid=4880, cgraph_uid=205, symbol_order=205)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3172 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3172 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3172 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3172 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3173 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3174 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3174 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3175 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3175 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3175 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3175 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3175 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3175 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3175 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3175 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3175 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3175 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3175 -1
     (nil))
(code_label 24 23 25 5 978 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14231 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3177 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14231 ])) tssmarshal.c:3177 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3178 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3178 -1
     (nil))

;; Function TSS_TPMI_RH_LOCKOUT_Marshal (TSS_TPMI_RH_LOCKOUT_Marshal, funcdef_no=206, decl_uid=4885, cgraph_uid=206, symbol_order=206)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3184 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3184 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3184 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3184 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3185 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3186 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3186 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3187 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3187 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3187 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3187 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3187 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3187 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3187 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3187 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3187 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3187 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3187 -1
     (nil))
(code_label 24 23 25 5 981 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14232 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3189 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14232 ])) tssmarshal.c:3189 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3190 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3190 -1
     (nil))

;; Function TSS_TPMI_RH_NV_INDEX_Marshal (TSS_TPMI_RH_NV_INDEX_Marshal, funcdef_no=207, decl_uid=4890, cgraph_uid=207, symbol_order=207)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3196 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3196 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3196 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3196 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3197 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3198 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3198 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3199 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3199 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3199 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3199 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3199 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3199 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3199 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3199 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3199 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3199 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3199 -1
     (nil))
(code_label 24 23 25 5 984 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14233 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3201 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14233 ])) tssmarshal.c:3201 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3202 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3202 -1
     (nil))

;; Function TSS_TPMI_ALG_HASH_Marshal (TSS_TPMI_ALG_HASH_Marshal, funcdef_no=208, decl_uid=4895, cgraph_uid=208, symbol_order=208)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3208 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3208 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3208 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3208 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3209 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3210 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3210 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3211 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3211 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3211 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3211 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3211 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3211 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3211 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3211 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ALG_ID_Marshal") [flags 0x1]  <function_decl 0x7fd466124288 TSS_TPM_ALG_ID_Marshal>) [0 TSS_TPM_ALG_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3211 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3211 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3211 -1
     (nil))
(code_label 24 23 25 5 987 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14234 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3213 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14234 ])) tssmarshal.c:3213 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3214 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3214 -1
     (nil))

;; Function TSS_TPMI_ALG_SYM_Marshal (TSS_TPMI_ALG_SYM_Marshal, funcdef_no=209, decl_uid=4900, cgraph_uid=209, symbol_order=209)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3220 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3220 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3220 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3220 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3221 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3222 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3222 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3223 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3223 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3223 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3223 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3223 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3223 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3223 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3223 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ALG_ID_Marshal") [flags 0x1]  <function_decl 0x7fd466124288 TSS_TPM_ALG_ID_Marshal>) [0 TSS_TPM_ALG_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3223 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3223 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3223 -1
     (nil))
(code_label 24 23 25 5 990 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14235 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3225 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14235 ])) tssmarshal.c:3225 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3226 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3226 -1
     (nil))

;; Function TSS_TPMI_ALG_SYM_OBJECT_Marshal (TSS_TPMI_ALG_SYM_OBJECT_Marshal, funcdef_no=210, decl_uid=4905, cgraph_uid=210, symbol_order=210)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3232 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3232 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3232 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3232 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3233 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3234 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3234 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3235 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3235 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3235 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3235 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3235 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3235 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3235 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3235 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ALG_ID_Marshal") [flags 0x1]  <function_decl 0x7fd466124288 TSS_TPM_ALG_ID_Marshal>) [0 TSS_TPM_ALG_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3235 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3235 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3235 -1
     (nil))
(code_label 24 23 25 5 993 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14236 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3237 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14236 ])) tssmarshal.c:3237 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3238 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3238 -1
     (nil))

;; Function TSS_TPMI_ALG_SYM_MODE_Marshal (TSS_TPMI_ALG_SYM_MODE_Marshal, funcdef_no=211, decl_uid=4910, cgraph_uid=211, symbol_order=211)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3244 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3244 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3244 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3244 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3245 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3246 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3246 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3247 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3247 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3247 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3247 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3247 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3247 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3247 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3247 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ALG_ID_Marshal") [flags 0x1]  <function_decl 0x7fd466124288 TSS_TPM_ALG_ID_Marshal>) [0 TSS_TPM_ALG_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3247 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3247 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3247 -1
     (nil))
(code_label 24 23 25 5 996 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14237 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3249 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14237 ])) tssmarshal.c:3249 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3250 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3250 -1
     (nil))

;; Function TSS_TPMI_ALG_KDF_Marshal (TSS_TPMI_ALG_KDF_Marshal, funcdef_no=212, decl_uid=4915, cgraph_uid=212, symbol_order=212)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3256 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3256 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3256 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3256 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3257 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3258 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3258 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3259 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3259 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3259 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3259 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3259 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3259 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3259 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3259 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ALG_ID_Marshal") [flags 0x1]  <function_decl 0x7fd466124288 TSS_TPM_ALG_ID_Marshal>) [0 TSS_TPM_ALG_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3259 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3259 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3259 -1
     (nil))
(code_label 24 23 25 5 999 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14238 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3261 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14238 ])) tssmarshal.c:3261 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3262 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3262 -1
     (nil))

;; Function TSS_TPMI_ALG_SIG_SCHEME_Marshal (TSS_TPMI_ALG_SIG_SCHEME_Marshal, funcdef_no=213, decl_uid=4920, cgraph_uid=213, symbol_order=213)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3268 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3268 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3268 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3268 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3269 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3270 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3270 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3271 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3271 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3271 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3271 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3271 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3271 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3271 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3271 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ALG_ID_Marshal") [flags 0x1]  <function_decl 0x7fd466124288 TSS_TPM_ALG_ID_Marshal>) [0 TSS_TPM_ALG_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3271 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3271 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3271 -1
     (nil))
(code_label 24 23 25 5 1002 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14239 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3273 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14239 ])) tssmarshal.c:3273 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3274 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3274 -1
     (nil))

;; Function TSS_TPMI_ECC_KEY_EXCHANGE_Marshal (TSS_TPMI_ECC_KEY_EXCHANGE_Marshal, funcdef_no=214, decl_uid=4925, cgraph_uid=214, symbol_order=214)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3280 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3280 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3280 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3280 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3281 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3282 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3282 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3283 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3283 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3283 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3283 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3283 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3283 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3283 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3283 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ALG_ID_Marshal") [flags 0x1]  <function_decl 0x7fd466124288 TSS_TPM_ALG_ID_Marshal>) [0 TSS_TPM_ALG_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3283 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3283 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3283 -1
     (nil))
(code_label 24 23 25 5 1005 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14240 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3285 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14240 ])) tssmarshal.c:3285 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3286 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3286 -1
     (nil))

;; Function TSS_TPMI_ST_COMMAND_TAG_Marshal (TSS_TPMI_ST_COMMAND_TAG_Marshal, funcdef_no=215, decl_uid=4930, cgraph_uid=215, symbol_order=215)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3292 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3292 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3292 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3292 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3293 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3294 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3294 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3295 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3295 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3295 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3295 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3295 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3295 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3295 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3295 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ST_Marshal") [flags 0x1]  <function_decl 0x7fd4661246c0 TSS_TPM_ST_Marshal>) [0 TSS_TPM_ST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3295 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3295 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3295 -1
     (nil))
(code_label 24 23 25 5 1008 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14241 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3297 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14241 ])) tssmarshal.c:3297 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3298 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3298 -1
     (nil))

;; Function TSS_TPMI_ALG_MAC_SCHEME_Marshal (TSS_TPMI_ALG_MAC_SCHEME_Marshal, funcdef_no=216, decl_uid=4935, cgraph_uid=216, symbol_order=216)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3304 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3304 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3304 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3304 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3305 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3306 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3306 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3307 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3307 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3307 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3307 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3307 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3307 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3307 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3307 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ALG_ID_Marshal") [flags 0x1]  <function_decl 0x7fd466124288 TSS_TPM_ALG_ID_Marshal>) [0 TSS_TPM_ALG_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3307 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3307 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3307 -1
     (nil))
(code_label 24 23 25 5 1011 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14242 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3309 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14242 ])) tssmarshal.c:3309 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3310 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3310 -1
     (nil))

;; Function TSS_TPMI_ALG_CIPHER_MODE_Marshal (TSS_TPMI_ALG_CIPHER_MODE_Marshal, funcdef_no=217, decl_uid=4940, cgraph_uid=217, symbol_order=217)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3316 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3316 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3316 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3316 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3317 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3318 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3318 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3319 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3319 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3319 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3319 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3319 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3319 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3319 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3319 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ALG_ID_Marshal") [flags 0x1]  <function_decl 0x7fd466124288 TSS_TPM_ALG_ID_Marshal>) [0 TSS_TPM_ALG_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3319 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3319 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3319 -1
     (nil))
(code_label 24 23 25 5 1014 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14243 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3321 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14243 ])) tssmarshal.c:3321 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3322 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3322 -1
     (nil))

;; Function TSS_TPMU_HA_Marshal (TSS_TPMU_HA_Marshal, funcdef_no=218, decl_uid=4946, cgraph_uid=218, symbol_order=218)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15
Purged edges from bb 23


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Forwarding edge 5->6 to 20 failed.
Edge 8->19 redirected to 21
Forwarding edge 8->9 to 20 failed.
Forwarding edge 8->9 to 20 failed.
Edge 10->12 redirected to 21
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Edge 13->15 redirected to 21
Merging block 15 into block 14...
Merged blocks 14 and 15.
Merged 14 and 15 without moving.
Edge 16->18 redirected to 21
Merging block 18 into block 17...
Merged blocks 17 and 18.
Merged 17 and 18 without moving.
deleting block 19
Merging block 22 into block 21...
Merged blocks 21 and 22.
Merged 21 and 22 without moving.
Removing jump 103.
Merging block 23 into block 21...
Merged blocks 21 and 23.
Merged 21 and 23 without moving.


try_optimize_cfg iteration 2

Forwarding edge 5->6 to 20 failed.
Forwarding edge 8->9 to 20 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3328 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3328 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3328 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3328 -1
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])
        (reg:SI 37 r8 [ selector ])) tssmarshal.c:3328 -1
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3329 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 92 [ selector ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])) tssmarshal.c:3331 -1
     (nil))
(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 92 [ selector ])
            (const_int 11 [0xb]))) tssmarshal.c:3331 -1
     (nil))
(jump_insn 13 12 109 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) tssmarshal.c:3331 -1
     (nil)
 -> 48)
(note 109 13 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 109 15 4 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 92 [ selector ])
            (const_int 11 [0xb]))) tssmarshal.c:3331 -1
     (nil))
(jump_insn 15 14 110 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) tssmarshal.c:3331 -1
     (nil)
 -> 20)
(note 110 15 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 110 17 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 92 [ selector ])
            (const_int 4 [0x4]))) tssmarshal.c:3331 -1
     (nil))
(jump_insn 17 16 111 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) tssmarshal.c:3331 -1
     (nil)
 -> 27)
(note 111 17 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 18 111 19 6 (set (pc)
        (label_ref 94)) tssmarshal.c:3331 -1
     (nil)
 -> 94)
(barrier 19 18 20)
(code_label 20 19 112 7 1019 "" [1 uses])
(note 112 20 21 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 21 112 22 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 92 [ selector ])
            (const_int 12 [0xc]))) tssmarshal.c:3331 -1
     (nil))
(jump_insn 22 21 113 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 69)
            (pc))) tssmarshal.c:3331 -1
     (nil)
 -> 69)
(note 113 22 23 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 23 113 24 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 92 [ selector ])
            (const_int 16 [0x10]))) tssmarshal.c:3331 -1
     (nil))
(jump_insn 24 23 114 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 97)
            (pc))) tssmarshal.c:3331 612 {*jcc_1}
     (nil)
 -> 97)
(note 114 24 25 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(jump_insn 25 114 26 9 (set (pc)
        (label_ref 94)) tssmarshal.c:3331 -1
     (nil)
 -> 94)
(barrier 26 25 27)
(code_label 27 26 28 10 1020 "" [1 uses])
(note 28 27 29 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3334 -1
     (nil))
(jump_insn 30 29 31 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 97)
            (pc))) tssmarshal.c:3334 612 {*jcc_1}
     (nil)
 -> 97)
(note 31 30 32 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 11 (set (reg/f:DI 87 [ D.14244 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3335 -1
     (nil))
(insn 33 32 34 11 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3335 -1
     (nil))
(insn 34 33 35 11 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3335 -1
     (nil))
(insn 35 34 36 11 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3335 -1
     (nil))
(insn 36 35 37 11 (set (reg:DI 37 r8)
        (reg:DI 93)) tssmarshal.c:3335 -1
     (nil))
(insn 37 36 38 11 (set (reg:DI 2 cx)
        (reg:DI 94)) tssmarshal.c:3335 -1
     (nil))
(insn 38 37 39 11 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:3335 -1
     (nil))
(insn 39 38 40 11 (set (reg:SI 4 si)
        (const_int 20 [0x14])) tssmarshal.c:3335 -1
     (nil))
(insn 40 39 41 11 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14244 ])) tssmarshal.c:3335 -1
     (nil))
(call_insn 41 40 42 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_Array_Marshal") [flags 0x1]  <function_decl 0x7fd46611ce58 TSS_Array_Marshal>) [0 TSS_Array_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3335 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 42 41 43 11 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:3335 -1
     (nil))
(insn 43 42 46 11 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:3335 -1
     (nil))
(jump_insn 46 43 47 11 (set (pc)
        (label_ref 97)) tssmarshal.c:3337 -1
     (nil)
 -> 97)
(barrier 47 46 48)
(code_label 48 47 49 13 1018 "" [1 uses])
(note 49 48 50 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3341 -1
     (nil))
(jump_insn 51 50 52 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 97)
            (pc))) tssmarshal.c:3341 612 {*jcc_1}
     (nil)
 -> 97)
(note 52 51 53 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 14 (set (reg/f:DI 88 [ D.14244 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3342 -1
     (nil))
(insn 54 53 55 14 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3342 -1
     (nil))
(insn 55 54 56 14 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3342 -1
     (nil))
(insn 56 55 57 14 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3342 -1
     (nil))
(insn 57 56 58 14 (set (reg:DI 37 r8)
        (reg:DI 97)) tssmarshal.c:3342 -1
     (nil))
(insn 58 57 59 14 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:3342 -1
     (nil))
(insn 59 58 60 14 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:3342 -1
     (nil))
(insn 60 59 61 14 (set (reg:SI 4 si)
        (const_int 32 [0x20])) tssmarshal.c:3342 -1
     (nil))
(insn 61 60 62 14 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14244 ])) tssmarshal.c:3342 -1
     (nil))
(call_insn 62 61 63 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_Array_Marshal") [flags 0x1]  <function_decl 0x7fd46611ce58 TSS_Array_Marshal>) [0 TSS_Array_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3342 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 63 62 64 14 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:3342 -1
     (nil))
(insn 64 63 67 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:3342 -1
     (nil))
(jump_insn 67 64 68 14 (set (pc)
        (label_ref 97)) tssmarshal.c:3344 -1
     (nil)
 -> 97)
(barrier 68 67 69)
(code_label 69 68 70 16 1021 "" [1 uses])
(note 70 69 71 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 72 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3348 -1
     (nil))
(jump_insn 72 71 73 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 97)
            (pc))) tssmarshal.c:3348 612 {*jcc_1}
     (nil)
 -> 97)
(note 73 72 74 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 75 17 (set (reg/f:DI 89 [ D.14244 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3349 -1
     (nil))
(insn 75 74 76 17 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3349 -1
     (nil))
(insn 76 75 77 17 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3349 -1
     (nil))
(insn 77 76 78 17 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3349 -1
     (nil))
(insn 78 77 79 17 (set (reg:DI 37 r8)
        (reg:DI 101)) tssmarshal.c:3349 -1
     (nil))
(insn 79 78 80 17 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:3349 -1
     (nil))
(insn 80 79 81 17 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:3349 -1
     (nil))
(insn 81 80 82 17 (set (reg:SI 4 si)
        (const_int 48 [0x30])) tssmarshal.c:3349 -1
     (nil))
(insn 82 81 83 17 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14244 ])) tssmarshal.c:3349 -1
     (nil))
(call_insn 83 82 84 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_Array_Marshal") [flags 0x1]  <function_decl 0x7fd46611ce58 TSS_Array_Marshal>) [0 TSS_Array_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3349 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 84 83 85 17 (set (reg:SI 104)
        (reg:SI 0 ax)) tssmarshal.c:3349 -1
     (nil))
(insn 85 84 88 17 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 104)) tssmarshal.c:3349 -1
     (nil))
(jump_insn 88 85 89 17 (set (pc)
        (label_ref 97)) tssmarshal.c:3351 -1
     (nil)
 -> 97)
(barrier 89 88 94)
(code_label 94 89 95 20 1017 "" [2 uses])
(note 95 94 96 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 96 95 97 20 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 152 [0x98])) tssmarshal.c:3370 -1
     (nil))
(code_label 97 96 98 21 1024 "" [7 uses])
(note 98 97 99 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 99 98 102 21 (set (reg:SI 90 [ D.14245 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3372 -1
     (nil))
(insn 102 99 106 21 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14245 ])) tssmarshal.c:3372 -1
     (nil))
(insn 106 102 107 21 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3373 -1
     (nil))
(insn 107 106 0 21 (use (reg/i:SI 0 ax)) tssmarshal.c:3373 -1
     (nil))

;; Function TSS_TPMT_HA_Marshal (TSS_TPMT_HA_Marshal, funcdef_no=219, decl_uid=4951, cgraph_uid=219, symbol_order=219)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 51.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3379 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3379 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3379 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3379 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3380 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3381 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3381 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14247 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3382 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3382 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3382 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3382 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:3382 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:3382 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:3382 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14247 ])) tssmarshal.c:3382 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3382 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:3382 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:3382 -1
     (nil))
(code_label 24 23 25 5 1033 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3384 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) tssmarshal.c:3384 -1
     (nil)
 -> 45)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3385 -1
     (nil))
(insn 30 29 31 6 (set (reg:HI 88 [ D.14248 ])
        (mem/j:HI (reg/f:DI 97) [0 source_7(D)->hashAlg+0 S2 A16])) tssmarshal.c:3385 -1
     (nil))
(insn 31 30 32 6 (set (reg:SI 89 [ D.14249 ])
        (zero_extend:SI (reg:HI 88 [ D.14248 ]))) tssmarshal.c:3385 -1
     (nil))
(insn 32 31 33 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3385 -1
     (nil))
(insn 33 32 34 6 (parallel [
            (set (reg/f:DI 90 [ D.14250 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3385 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 34 33 35 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3385 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3385 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3385 -1
     (nil))
(insn 37 36 38 6 (set (reg:SI 37 r8)
        (reg:SI 89 [ D.14249 ])) tssmarshal.c:3385 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:3385 -1
     (nil))
(insn 39 38 40 6 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:3385 -1
     (nil))
(insn 40 39 41 6 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:3385 -1
     (nil))
(insn 41 40 42 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14250 ])) tssmarshal.c:3385 -1
     (nil))
(call_insn 42 41 43 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_HA_Marshal") [flags 0x1]  <function_decl 0x7fd466137bd0 TSS_TPMU_HA_Marshal>) [0 TSS_TPMU_HA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3385 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 43 42 44 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:3385 -1
     (nil))
(insn 44 43 45 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:3385 -1
     (nil))
(code_label 45 44 46 7 1034 "" [1 uses])
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 50 7 (set (reg:SI 91 [ D.14251 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3387 -1
     (nil))
(insn 50 47 54 7 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14251 ])) tssmarshal.c:3387 -1
     (nil))
(insn 54 50 55 7 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:3388 -1
     (nil))
(insn 55 54 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:3388 -1
     (nil))

;; Function TSS_TPM2B_DIGEST_Marshal (TSS_TPM2B_DIGEST_Marshal, funcdef_no=220, decl_uid=4956, cgraph_uid=220, symbol_order=220)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3394 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3394 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3394 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3394 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3395 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3396 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3396 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14252 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3397 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3397 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3397 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3397 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:3397 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:3397 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:3397 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14252 ])) tssmarshal.c:3397 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3397 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3397 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3397 -1
     (nil))
(code_label 24 23 25 5 1037 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14253 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3399 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14253 ])) tssmarshal.c:3399 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:3400 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3400 -1
     (nil))

;; Function TSS_TPM2B_DATA_Marshal (TSS_TPM2B_DATA_Marshal, funcdef_no=221, decl_uid=4961, cgraph_uid=221, symbol_order=221)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3406 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3406 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3406 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3406 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3407 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3408 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3408 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14254 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3409 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3409 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3409 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3409 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:3409 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:3409 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:3409 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14254 ])) tssmarshal.c:3409 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3409 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3409 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3409 -1
     (nil))
(code_label 24 23 25 5 1040 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14255 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3411 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14255 ])) tssmarshal.c:3411 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:3412 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3412 -1
     (nil))

;; Function TSS_TPM2B_NONCE_Marshal (TSS_TPM2B_NONCE_Marshal, funcdef_no=222, decl_uid=4966, cgraph_uid=222, symbol_order=222)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3418 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3418 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3418 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3418 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3419 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3420 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3420 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3421 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3421 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3421 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3421 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3421 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3421 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3421 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3421 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3421 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3421 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3421 -1
     (nil))
(code_label 24 23 25 5 1043 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14256 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3423 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14256 ])) tssmarshal.c:3423 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3424 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3424 -1
     (nil))

;; Function TSS_TPM2B_AUTH_Marshal (TSS_TPM2B_AUTH_Marshal, funcdef_no=223, decl_uid=4971, cgraph_uid=223, symbol_order=223)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3430 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3430 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3430 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3430 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3431 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3432 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3432 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3433 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3433 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3433 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3433 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3433 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3433 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3433 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3433 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3433 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3433 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3433 -1
     (nil))
(code_label 24 23 25 5 1046 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14257 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3435 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14257 ])) tssmarshal.c:3435 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3436 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3436 -1
     (nil))

;; Function TSS_TPM2B_OPERAND_Marshal (TSS_TPM2B_OPERAND_Marshal, funcdef_no=224, decl_uid=4976, cgraph_uid=224, symbol_order=224)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3442 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3442 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3442 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3442 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3443 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3444 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3444 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3445 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3445 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3445 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3445 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3445 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3445 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3445 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3445 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3445 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3445 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3445 -1
     (nil))
(code_label 24 23 25 5 1049 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14258 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3447 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14258 ])) tssmarshal.c:3447 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3448 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3448 -1
     (nil))

;; Function TSS_TPM2B_EVENT_Marshal (TSS_TPM2B_EVENT_Marshal, funcdef_no=225, decl_uid=4981, cgraph_uid=225, symbol_order=225)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3454 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3454 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3454 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3454 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3455 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3456 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3456 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14259 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3457 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3457 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3457 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3457 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:3457 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:3457 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:3457 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14259 ])) tssmarshal.c:3457 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3457 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3457 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3457 -1
     (nil))
(code_label 24 23 25 5 1052 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14260 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3459 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14260 ])) tssmarshal.c:3459 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:3460 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3460 -1
     (nil))

;; Function TSS_TPM2B_MAX_BUFFER_Marshal (TSS_TPM2B_MAX_BUFFER_Marshal, funcdef_no=226, decl_uid=4986, cgraph_uid=226, symbol_order=226)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3466 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3466 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3466 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3466 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3467 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3468 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3468 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14261 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3469 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3469 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3469 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3469 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:3469 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:3469 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:3469 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14261 ])) tssmarshal.c:3469 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3469 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3469 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3469 -1
     (nil))
(code_label 24 23 25 5 1055 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14262 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3471 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14262 ])) tssmarshal.c:3471 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:3472 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3472 -1
     (nil))

;; Function TSS_TPM2B_MAX_NV_BUFFER_Marshal (TSS_TPM2B_MAX_NV_BUFFER_Marshal, funcdef_no=227, decl_uid=4991, cgraph_uid=227, symbol_order=227)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3478 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3478 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3478 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3478 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3479 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3480 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3480 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14263 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3481 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3481 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3481 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3481 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:3481 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:3481 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:3481 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14263 ])) tssmarshal.c:3481 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3481 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3481 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3481 -1
     (nil))
(code_label 24 23 25 5 1058 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14264 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3483 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14264 ])) tssmarshal.c:3483 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:3484 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3484 -1
     (nil))

;; Function TSS_TPM2B_TIMEOUT_Marshal (TSS_TPM2B_TIMEOUT_Marshal, funcdef_no=228, decl_uid=4996, cgraph_uid=228, symbol_order=228)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3490 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3490 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3490 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3490 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3491 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3492 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3492 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3493 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3493 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3493 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3493 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:3493 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:3493 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:3493 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:3493 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3493 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3493 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3493 -1
     (nil))
(code_label 24 23 25 5 1061 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14265 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3495 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14265 ])) tssmarshal.c:3495 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:3496 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3496 -1
     (nil))

;; Function TSS_TPM2B_IV_Marshal (TSS_TPM2B_IV_Marshal, funcdef_no=229, decl_uid=5001, cgraph_uid=229, symbol_order=229)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3502 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3502 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3502 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3502 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3503 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3504 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3504 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14266 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3505 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3505 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3505 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3505 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:3505 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:3505 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:3505 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14266 ])) tssmarshal.c:3505 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3505 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3505 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3505 -1
     (nil))
(code_label 24 23 25 5 1064 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14267 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3507 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14267 ])) tssmarshal.c:3507 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:3508 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3508 -1
     (nil))

;; Function TSS_TPM2B_NAME_Marshal (TSS_TPM2B_NAME_Marshal, funcdef_no=230, decl_uid=5006, cgraph_uid=230, symbol_order=230)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3514 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3514 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3514 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3514 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3515 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3516 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3516 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14268 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3517 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3517 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3517 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3517 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:3517 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:3517 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:3517 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14268 ])) tssmarshal.c:3517 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3517 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:3517 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:3517 -1
     (nil))
(code_label 24 23 25 5 1067 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14269 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3519 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14269 ])) tssmarshal.c:3519 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:3520 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:3520 -1
     (nil))

;; Function TSS_TPMS_PCR_SELECTION_Marshal (TSS_TPMS_PCR_SELECTION_Marshal, funcdef_no=231, decl_uid=5011, cgraph_uid=231, symbol_order=231)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 65.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3526 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3526 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3526 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3526 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3527 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3529 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3529 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14270 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3530 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3530 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3530 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3530 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:3530 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:3530 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:3530 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14270 ])) tssmarshal.c:3530 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3530 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:3530 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:3530 -1
     (nil))
(code_label 24 23 25 5 1070 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3532 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:3532 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3533 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14271 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3533 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3533 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3533 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3533 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:3533 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:3533 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:3533 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14271 ])) tssmarshal.c:3533 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT8_Marshal") [flags 0x1]  <function_decl 0x7fd46611c948 TSS_UINT8_Marshal>) [0 TSS_UINT8_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3533 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:3533 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:3533 -1
     (nil))
(code_label 41 40 42 7 1071 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3535 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:3535 -1
     (nil)
 -> 59)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3536 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14272 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3536 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 3 [0x3]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3536 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3536 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3536 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 37 r8)
        (reg:DI 102)) tssmarshal.c:3536 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:3536 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:3536 -1
     (nil))
(insn 54 53 55 8 (set (reg:SI 4 si)
        (const_int 3 [0x3])) tssmarshal.c:3536 -1
     (nil))
(insn 55 54 56 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14272 ])) tssmarshal.c:3536 -1
     (nil))
(call_insn 56 55 57 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_Array_Marshal") [flags 0x1]  <function_decl 0x7fd46611ce58 TSS_Array_Marshal>) [0 TSS_Array_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3536 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 57 56 58 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:3536 -1
     (nil))
(insn 58 57 59 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:3536 -1
     (nil))
(code_label 59 58 60 9 1072 "" [1 uses])
(note 60 59 61 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 64 9 (set (reg:SI 90 [ D.14273 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3538 -1
     (nil))
(insn 64 61 68 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14273 ])) tssmarshal.c:3538 -1
     (nil))
(insn 68 64 69 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3539 -1
     (nil))
(insn 69 68 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:3539 -1
     (nil))

;; Function TSS_TPMT_TK_CREATION_Marshal (TSS_TPMT_TK_CREATION_Marshal, funcdef_no=232, decl_uid=5016, cgraph_uid=232, symbol_order=232)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3545 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3545 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3545 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3545 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3546 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3547 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3547 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14274 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3548 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3548 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3548 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3548 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:3548 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:3548 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:3548 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14274 ])) tssmarshal.c:3548 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ST_Marshal") [flags 0x1]  <function_decl 0x7fd4661246c0 TSS_TPM_ST_Marshal>) [0 TSS_TPM_ST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3548 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:3548 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:3548 -1
     (nil))
(code_label 24 23 25 5 1075 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3550 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:3550 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3551 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14275 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3551 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3551 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3551 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3551 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:3551 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:3551 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:3551 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14275 ])) tssmarshal.c:3551 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_HIERARCHY_Marshal") [flags 0x1]  <function_decl 0x7fd46612ca20 TSS_TPMI_RH_HIERARCHY_Marshal>) [0 TSS_TPMI_RH_HIERARCHY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3551 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:3551 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:3551 -1
     (nil))
(code_label 41 40 42 7 1076 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3553 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:3553 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3554 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14276 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3554 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3554 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3554 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3554 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:3554 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:3554 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:3554 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14276 ])) tssmarshal.c:3554 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3554 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:3554 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:3554 -1
     (nil))
(code_label 58 57 59 9 1077 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.14277 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3556 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14277 ])) tssmarshal.c:3556 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3557 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:3557 -1
     (nil))

;; Function TSS_TPMT_TK_VERIFIED_Marshal (TSS_TPMT_TK_VERIFIED_Marshal, funcdef_no=233, decl_uid=5021, cgraph_uid=233, symbol_order=233)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3563 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3563 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3563 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3563 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3564 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3565 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3565 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14278 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3566 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3566 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3566 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3566 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:3566 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:3566 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:3566 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14278 ])) tssmarshal.c:3566 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ST_Marshal") [flags 0x1]  <function_decl 0x7fd4661246c0 TSS_TPM_ST_Marshal>) [0 TSS_TPM_ST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3566 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:3566 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:3566 -1
     (nil))
(code_label 24 23 25 5 1080 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3568 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:3568 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3569 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14279 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3569 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3569 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3569 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3569 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:3569 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:3569 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:3569 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14279 ])) tssmarshal.c:3569 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_HIERARCHY_Marshal") [flags 0x1]  <function_decl 0x7fd46612ca20 TSS_TPMI_RH_HIERARCHY_Marshal>) [0 TSS_TPMI_RH_HIERARCHY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3569 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:3569 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:3569 -1
     (nil))
(code_label 41 40 42 7 1081 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3571 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:3571 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3572 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14280 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3572 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3572 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3572 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3572 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:3572 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:3572 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:3572 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14280 ])) tssmarshal.c:3572 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3572 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:3572 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:3572 -1
     (nil))
(code_label 58 57 59 9 1082 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.14281 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3574 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14281 ])) tssmarshal.c:3574 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3575 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:3575 -1
     (nil))

;; Function TSS_TPMT_TK_AUTH_Marshal (TSS_TPMT_TK_AUTH_Marshal, funcdef_no=234, decl_uid=5026, cgraph_uid=234, symbol_order=234)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3581 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3581 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3581 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3581 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3582 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3583 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3583 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14282 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3584 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3584 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3584 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3584 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:3584 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:3584 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:3584 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14282 ])) tssmarshal.c:3584 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ST_Marshal") [flags 0x1]  <function_decl 0x7fd4661246c0 TSS_TPM_ST_Marshal>) [0 TSS_TPM_ST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3584 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:3584 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:3584 -1
     (nil))
(code_label 24 23 25 5 1085 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3586 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:3586 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3587 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14283 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3587 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3587 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3587 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3587 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:3587 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:3587 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:3587 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14283 ])) tssmarshal.c:3587 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_HIERARCHY_Marshal") [flags 0x1]  <function_decl 0x7fd46612ca20 TSS_TPMI_RH_HIERARCHY_Marshal>) [0 TSS_TPMI_RH_HIERARCHY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3587 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:3587 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:3587 -1
     (nil))
(code_label 41 40 42 7 1086 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3589 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:3589 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3590 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14284 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3590 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3590 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3590 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3590 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:3590 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:3590 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:3590 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14284 ])) tssmarshal.c:3590 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3590 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:3590 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:3590 -1
     (nil))
(code_label 58 57 59 9 1087 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.14285 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3592 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14285 ])) tssmarshal.c:3592 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3593 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:3593 -1
     (nil))

;; Function TSS_TPMT_TK_HASHCHECK_Marshal (TSS_TPMT_TK_HASHCHECK_Marshal, funcdef_no=235, decl_uid=5031, cgraph_uid=235, symbol_order=235)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3599 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3599 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3599 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3599 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3600 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3601 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3601 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14286 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3602 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3602 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3602 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3602 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:3602 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:3602 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:3602 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14286 ])) tssmarshal.c:3602 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ST_Marshal") [flags 0x1]  <function_decl 0x7fd4661246c0 TSS_TPM_ST_Marshal>) [0 TSS_TPM_ST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3602 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:3602 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:3602 -1
     (nil))
(code_label 24 23 25 5 1090 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3604 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:3604 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3605 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14287 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3605 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3605 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3605 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3605 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:3605 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:3605 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:3605 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14287 ])) tssmarshal.c:3605 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_HIERARCHY_Marshal") [flags 0x1]  <function_decl 0x7fd46612ca20 TSS_TPMI_RH_HIERARCHY_Marshal>) [0 TSS_TPMI_RH_HIERARCHY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3605 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:3605 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:3605 -1
     (nil))
(code_label 41 40 42 7 1091 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3607 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:3607 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3608 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14288 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3608 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3608 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3608 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3608 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:3608 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:3608 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:3608 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14288 ])) tssmarshal.c:3608 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3608 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:3608 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:3608 -1
     (nil))
(code_label 58 57 59 9 1092 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.14289 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3610 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14289 ])) tssmarshal.c:3610 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3611 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:3611 -1
     (nil))

;; Function TSS_TPMS_ALG_PROPERTY_Marshal (TSS_TPMS_ALG_PROPERTY_Marshal, funcdef_no=236, decl_uid=5036, cgraph_uid=236, symbol_order=236)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3617 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3617 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3617 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3617 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3618 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3619 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3619 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14290 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3620 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3620 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3620 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3620 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:3620 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:3620 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:3620 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14290 ])) tssmarshal.c:3620 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ALG_ID_Marshal") [flags 0x1]  <function_decl 0x7fd466124288 TSS_TPM_ALG_ID_Marshal>) [0 TSS_TPM_ALG_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3620 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:3620 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:3620 -1
     (nil))
(code_label 24 23 25 5 1095 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3622 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:3622 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3623 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14291 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3623 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3623 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3623 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3623 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:3623 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:3623 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:3623 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14291 ])) tssmarshal.c:3623 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMA_ALGORITHM_Marshal") [flags 0x1]  <function_decl 0x7fd466124ca8 TSS_TPMA_ALGORITHM_Marshal>) [0 TSS_TPMA_ALGORITHM_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3623 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:3623 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:3623 -1
     (nil))
(code_label 41 40 42 7 1096 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.14292 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3625 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14292 ])) tssmarshal.c:3625 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:3626 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:3626 -1
     (nil))

;; Function TSS_TPMS_TAGGED_PROPERTY_Marshal (TSS_TPMS_TAGGED_PROPERTY_Marshal, funcdef_no=237, decl_uid=5041, cgraph_uid=237, symbol_order=237)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3632 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3632 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3632 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3632 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3633 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3634 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3634 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14293 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3635 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3635 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3635 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3635 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:3635 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:3635 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:3635 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14293 ])) tssmarshal.c:3635 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_PT_Marshal") [flags 0x1]  <function_decl 0x7fd466124a20 TSS_TPM_PT_Marshal>) [0 TSS_TPM_PT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3635 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:3635 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:3635 -1
     (nil))
(code_label 24 23 25 5 1099 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3637 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:3637 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3638 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14294 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3638 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3638 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3638 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3638 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:3638 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:3638 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:3638 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14294 ])) tssmarshal.c:3638 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3638 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:3638 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:3638 -1
     (nil))
(code_label 41 40 42 7 1100 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.14295 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3640 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14295 ])) tssmarshal.c:3640 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:3641 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:3641 -1
     (nil))

;; Function TSS_TPMS_TAGGED_PCR_SELECT_Marshal (TSS_TPMS_TAGGED_PCR_SELECT_Marshal, funcdef_no=238, decl_uid=5046, cgraph_uid=238, symbol_order=238)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 65.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3647 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3647 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3647 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3647 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3648 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3649 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3649 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14296 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3650 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3650 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3650 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3650 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:3650 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:3650 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:3650 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14296 ])) tssmarshal.c:3650 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_PT_PCR_Marshal") [flags 0x1]  <function_decl 0x7fd466124af8 TSS_TPM_PT_PCR_Marshal>) [0 TSS_TPM_PT_PCR_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3650 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:3650 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:3650 -1
     (nil))
(code_label 24 23 25 5 1103 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3652 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:3652 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3653 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14297 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3653 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3653 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3653 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3653 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:3653 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:3653 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:3653 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14297 ])) tssmarshal.c:3653 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT8_Marshal") [flags 0x1]  <function_decl 0x7fd46611c948 TSS_UINT8_Marshal>) [0 TSS_UINT8_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3653 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:3653 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:3653 -1
     (nil))
(code_label 41 40 42 7 1104 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3655 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:3655 -1
     (nil)
 -> 59)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3656 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14298 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3656 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 5 [0x5]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3656 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3656 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3656 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 37 r8)
        (reg:DI 102)) tssmarshal.c:3656 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:3656 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:3656 -1
     (nil))
(insn 54 53 55 8 (set (reg:SI 4 si)
        (const_int 3 [0x3])) tssmarshal.c:3656 -1
     (nil))
(insn 55 54 56 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14298 ])) tssmarshal.c:3656 -1
     (nil))
(call_insn 56 55 57 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_Array_Marshal") [flags 0x1]  <function_decl 0x7fd46611ce58 TSS_Array_Marshal>) [0 TSS_Array_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3656 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (nil)))))))
(insn 57 56 58 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:3656 -1
     (nil))
(insn 58 57 59 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:3656 -1
     (nil))
(code_label 59 58 60 9 1105 "" [1 uses])
(note 60 59 61 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 64 9 (set (reg:SI 90 [ D.14299 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3658 -1
     (nil))
(insn 64 61 68 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14299 ])) tssmarshal.c:3658 -1
     (nil))
(insn 68 64 69 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3659 -1
     (nil))
(insn 69 68 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:3659 -1
     (nil))

;; Function TSS_TPML_CC_Marshal (TSS_TPML_CC_Marshal, funcdef_no=239, decl_uid=5051, cgraph_uid=239, symbol_order=239)

Partition 1: size 4 align 4
	i_4
Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 63.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3665 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3665 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3665 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3665 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3666 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3669 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3669 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14300 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3670 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3670 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3670 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3670 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:3670 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:3670 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:3670 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14300 ])) tssmarshal.c:3670 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3670 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:3670 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:3670 -1
     (nil))
(code_label 24 23 25 5 1108 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3672 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (label_ref 51)) tssmarshal.c:3672 -1
     (nil)
 -> 51)
(barrier 28 27 55)
(code_label 55 28 29 6 1111 "" [1 uses])
(note 29 55 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3673 -1
     (nil))
(jump_insn 31 30 32 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) tssmarshal.c:3673 -1
     (nil)
 -> 48)
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 7 (set (reg:DI 96)
        (zero_extend:DI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3674 -1
     (nil))
(insn 34 33 35 7 (parallel [
            (set (reg:DI 97)
                (ashift:DI (reg:DI 96)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3674 -1
     (nil))
(insn 35 34 36 7 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3674 -1
     (nil))
(insn 36 35 37 7 (parallel [
            (set (reg:DI 98)
                (plus:DI (reg:DI 97)
                    (reg/f:DI 99)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3674 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (reg:DI 97))
        (nil)))
(insn 37 36 38 7 (parallel [
            (set (reg/f:DI 89 [ D.14302 ])
                (plus:DI (reg:DI 98)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3674 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3674 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3674 -1
     (nil))
(insn 40 39 41 7 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3674 -1
     (nil))
(insn 41 40 42 7 (set (reg:DI 2 cx)
        (reg:DI 100)) tssmarshal.c:3674 -1
     (nil))
(insn 42 41 43 7 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:3674 -1
     (nil))
(insn 43 42 44 7 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:3674 -1
     (nil))
(insn 44 43 45 7 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14302 ])) tssmarshal.c:3674 -1
     (nil))
(call_insn 45 44 46 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_CC_Marshal") [flags 0x1]  <function_decl 0x7fd46612c0d8 TSS_TPM_CC_Marshal>) [0 TSS_TPM_CC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3674 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 46 45 47 7 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:3674 -1
     (nil))
(insn 47 46 48 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:3674 -1
     (nil))
(code_label 48 47 49 8 1110 "" [1 uses])
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 8 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3672 -1
     (nil))
(code_label 51 50 52 9 1109 "" [1 uses])
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 9 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3672 -1
     (nil))
(insn 54 53 56 9 (set (reg:SI 88 [ D.14301 ])
        (mem/j:SI (reg/f:DI 104) [0 source_10(D)->count+0 S4 A32])) tssmarshal.c:3672 -1
     (nil))
(insn 56 54 57 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 88 [ D.14301 ])
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3672 -1
     (nil))
(jump_insn 57 56 58 9 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) tssmarshal.c:3672 -1
     (nil)
 -> 55)
(note 58 57 59 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 62 10 (set (reg:SI 90 [ D.14303 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])) tssmarshal.c:3677 -1
     (nil))
(insn 62 59 66 10 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14303 ])) tssmarshal.c:3677 -1
     (nil))
(insn 66 62 67 10 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3678 -1
     (nil))
(insn 67 66 0 10 (use (reg/i:SI 0 ax)) tssmarshal.c:3678 -1
     (nil))

;; Function TSS_TPML_CCA_Marshal (TSS_TPML_CCA_Marshal, funcdef_no=240, decl_uid=5056, cgraph_uid=240, symbol_order=240)

Partition 1: size 4 align 4
	i_4
Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 63.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3684 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3684 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3684 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3684 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3685 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3688 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3688 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14304 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3689 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3689 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3689 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3689 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:3689 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:3689 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:3689 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14304 ])) tssmarshal.c:3689 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3689 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:3689 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:3689 -1
     (nil))
(code_label 24 23 25 5 1114 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3691 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (label_ref 51)) tssmarshal.c:3691 -1
     (nil)
 -> 51)
(barrier 28 27 55)
(code_label 55 28 29 6 1117 "" [1 uses])
(note 29 55 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3692 -1
     (nil))
(jump_insn 31 30 32 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) tssmarshal.c:3692 -1
     (nil)
 -> 48)
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 7 (set (reg:DI 96)
        (zero_extend:DI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3693 -1
     (nil))
(insn 34 33 35 7 (parallel [
            (set (reg:DI 97)
                (ashift:DI (reg:DI 96)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3693 -1
     (nil))
(insn 35 34 36 7 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3693 -1
     (nil))
(insn 36 35 37 7 (parallel [
            (set (reg:DI 98)
                (plus:DI (reg:DI 97)
                    (reg/f:DI 99)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3693 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (reg:DI 97))
        (nil)))
(insn 37 36 38 7 (parallel [
            (set (reg/f:DI 89 [ D.14306 ])
                (plus:DI (reg:DI 98)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3693 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3693 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3693 -1
     (nil))
(insn 40 39 41 7 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3693 -1
     (nil))
(insn 41 40 42 7 (set (reg:DI 2 cx)
        (reg:DI 100)) tssmarshal.c:3693 -1
     (nil))
(insn 42 41 43 7 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:3693 -1
     (nil))
(insn 43 42 44 7 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:3693 -1
     (nil))
(insn 44 43 45 7 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14306 ])) tssmarshal.c:3693 -1
     (nil))
(call_insn 45 44 46 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMA_CC_Marshal") [flags 0x1]  <function_decl 0x7fd46612c1b0 TSS_TPMA_CC_Marshal>) [0 TSS_TPMA_CC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3693 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 46 45 47 7 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:3693 -1
     (nil))
(insn 47 46 48 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:3693 -1
     (nil))
(code_label 48 47 49 8 1116 "" [1 uses])
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 8 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3691 -1
     (nil))
(code_label 51 50 52 9 1115 "" [1 uses])
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 9 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3691 -1
     (nil))
(insn 54 53 56 9 (set (reg:SI 88 [ D.14305 ])
        (mem/j:SI (reg/f:DI 104) [0 source_10(D)->count+0 S4 A32])) tssmarshal.c:3691 -1
     (nil))
(insn 56 54 57 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 88 [ D.14305 ])
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3691 -1
     (nil))
(jump_insn 57 56 58 9 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) tssmarshal.c:3691 -1
     (nil)
 -> 55)
(note 58 57 59 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 62 10 (set (reg:SI 90 [ D.14307 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])) tssmarshal.c:3696 -1
     (nil))
(insn 62 59 66 10 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14307 ])) tssmarshal.c:3696 -1
     (nil))
(insn 66 62 67 10 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3697 -1
     (nil))
(insn 67 66 0 10 (use (reg/i:SI 0 ax)) tssmarshal.c:3697 -1
     (nil))

;; Function TSS_TPML_ALG_Marshal (TSS_TPML_ALG_Marshal, funcdef_no=241, decl_uid=5061, cgraph_uid=241, symbol_order=241)

Partition 1: size 4 align 4
	i_4
Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 63.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3703 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3703 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3703 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3703 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3704 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3707 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3707 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14308 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3708 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3708 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3708 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3708 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:3708 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:3708 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:3708 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14308 ])) tssmarshal.c:3708 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3708 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:3708 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:3708 -1
     (nil))
(code_label 24 23 25 5 1120 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3710 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (label_ref 51)) tssmarshal.c:3710 -1
     (nil)
 -> 51)
(barrier 28 27 55)
(code_label 55 28 29 6 1123 "" [1 uses])
(note 29 55 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3711 -1
     (nil))
(jump_insn 31 30 32 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) tssmarshal.c:3711 -1
     (nil)
 -> 48)
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 7 (set (reg:DI 96)
        (zero_extend:DI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3712 -1
     (nil))
(insn 34 33 35 7 (parallel [
            (set (reg:DI 97)
                (ashift:DI (reg:DI 96)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3712 -1
     (nil))
(insn 35 34 36 7 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3712 -1
     (nil))
(insn 36 35 37 7 (parallel [
            (set (reg:DI 98)
                (plus:DI (reg:DI 97)
                    (reg/f:DI 99)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3712 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (reg:DI 97))
        (nil)))
(insn 37 36 38 7 (parallel [
            (set (reg/f:DI 89 [ D.14310 ])
                (plus:DI (reg:DI 98)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3712 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3712 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3712 -1
     (nil))
(insn 40 39 41 7 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3712 -1
     (nil))
(insn 41 40 42 7 (set (reg:DI 2 cx)
        (reg:DI 100)) tssmarshal.c:3712 -1
     (nil))
(insn 42 41 43 7 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:3712 -1
     (nil))
(insn 43 42 44 7 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:3712 -1
     (nil))
(insn 44 43 45 7 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14310 ])) tssmarshal.c:3712 -1
     (nil))
(call_insn 45 44 46 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ALG_ID_Marshal") [flags 0x1]  <function_decl 0x7fd466124288 TSS_TPM_ALG_ID_Marshal>) [0 TSS_TPM_ALG_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3712 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 46 45 47 7 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:3712 -1
     (nil))
(insn 47 46 48 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:3712 -1
     (nil))
(code_label 48 47 49 8 1122 "" [1 uses])
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 8 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3710 -1
     (nil))
(code_label 51 50 52 9 1121 "" [1 uses])
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 9 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3710 -1
     (nil))
(insn 54 53 56 9 (set (reg:SI 88 [ D.14309 ])
        (mem/j:SI (reg/f:DI 104) [0 source_10(D)->count+0 S4 A32])) tssmarshal.c:3710 -1
     (nil))
(insn 56 54 57 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 88 [ D.14309 ])
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3710 -1
     (nil))
(jump_insn 57 56 58 9 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) tssmarshal.c:3710 -1
     (nil)
 -> 55)
(note 58 57 59 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 62 10 (set (reg:SI 90 [ D.14311 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])) tssmarshal.c:3715 -1
     (nil))
(insn 62 59 66 10 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14311 ])) tssmarshal.c:3715 -1
     (nil))
(insn 66 62 67 10 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3716 -1
     (nil))
(insn 67 66 0 10 (use (reg/i:SI 0 ax)) tssmarshal.c:3716 -1
     (nil))

;; Function TSS_TPML_HANDLE_Marshal (TSS_TPML_HANDLE_Marshal, funcdef_no=242, decl_uid=5066, cgraph_uid=242, symbol_order=242)

Partition 1: size 4 align 4
	i_4
Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 63.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3722 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3722 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3722 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3722 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3723 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3726 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3726 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14312 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3727 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3727 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3727 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3727 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:3727 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:3727 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:3727 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14312 ])) tssmarshal.c:3727 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3727 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:3727 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:3727 -1
     (nil))
(code_label 24 23 25 5 1126 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3729 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (label_ref 51)) tssmarshal.c:3729 -1
     (nil)
 -> 51)
(barrier 28 27 55)
(code_label 55 28 29 6 1129 "" [1 uses])
(note 29 55 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3730 -1
     (nil))
(jump_insn 31 30 32 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) tssmarshal.c:3730 -1
     (nil)
 -> 48)
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 7 (set (reg:DI 96)
        (zero_extend:DI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3731 -1
     (nil))
(insn 34 33 35 7 (parallel [
            (set (reg:DI 97)
                (ashift:DI (reg:DI 96)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3731 -1
     (nil))
(insn 35 34 36 7 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3731 -1
     (nil))
(insn 36 35 37 7 (parallel [
            (set (reg:DI 98)
                (plus:DI (reg:DI 97)
                    (reg/f:DI 99)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3731 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (reg:DI 97))
        (nil)))
(insn 37 36 38 7 (parallel [
            (set (reg/f:DI 89 [ D.14314 ])
                (plus:DI (reg:DI 98)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3731 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3731 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3731 -1
     (nil))
(insn 40 39 41 7 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3731 -1
     (nil))
(insn 41 40 42 7 (set (reg:DI 2 cx)
        (reg:DI 100)) tssmarshal.c:3731 -1
     (nil))
(insn 42 41 43 7 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:3731 -1
     (nil))
(insn 43 42 44 7 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:3731 -1
     (nil))
(insn 44 43 45 7 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14314 ])) tssmarshal.c:3731 -1
     (nil))
(call_insn 45 44 46 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd466124bd0 TSS_TPM_HANDLE_Marshal>) [0 TSS_TPM_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3731 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 46 45 47 7 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:3731 -1
     (nil))
(insn 47 46 48 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:3731 -1
     (nil))
(code_label 48 47 49 8 1128 "" [1 uses])
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 8 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3729 -1
     (nil))
(code_label 51 50 52 9 1127 "" [1 uses])
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 9 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3729 -1
     (nil))
(insn 54 53 56 9 (set (reg:SI 88 [ D.14313 ])
        (mem/j:SI (reg/f:DI 104) [0 source_10(D)->count+0 S4 A32])) tssmarshal.c:3729 -1
     (nil))
(insn 56 54 57 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 88 [ D.14313 ])
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3729 -1
     (nil))
(jump_insn 57 56 58 9 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) tssmarshal.c:3729 -1
     (nil)
 -> 55)
(note 58 57 59 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 62 10 (set (reg:SI 90 [ D.14315 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])) tssmarshal.c:3734 -1
     (nil))
(insn 62 59 66 10 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14315 ])) tssmarshal.c:3734 -1
     (nil))
(insn 66 62 67 10 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3735 -1
     (nil))
(insn 67 66 0 10 (use (reg/i:SI 0 ax)) tssmarshal.c:3735 -1
     (nil))

;; Function TSS_TPML_DIGEST_Marshal (TSS_TPML_DIGEST_Marshal, funcdef_no=243, decl_uid=5071, cgraph_uid=243, symbol_order=243)

Partition 1: size 4 align 4
	i_4
Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 67.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3741 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3741 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3741 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3741 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3742 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3745 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3745 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14316 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3746 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3746 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3746 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3746 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:3746 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:3746 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:3746 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14316 ])) tssmarshal.c:3746 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3746 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:3746 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:3746 -1
     (nil))
(code_label 24 23 25 5 1132 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3748 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (label_ref 55)) tssmarshal.c:3748 -1
     (nil)
 -> 55)
(barrier 28 27 59)
(code_label 59 28 29 6 1135 "" [1 uses])
(note 29 59 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3749 -1
     (nil))
(jump_insn 31 30 32 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) tssmarshal.c:3749 -1
     (nil)
 -> 52)
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 7 (set (reg:DI 96)
        (zero_extend:DI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3750 -1
     (nil))
(insn 34 33 35 7 (set (reg:DI 97)
        (reg:DI 96)) tssmarshal.c:3750 -1
     (nil))
(insn 35 34 36 7 (parallel [
            (set (reg:DI 98)
                (ashift:DI (reg:DI 97)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3750 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (reg:DI 98)) tssmarshal.c:3750 -1
     (expr_list:REG_EQUAL (mult:DI (reg:DI 96)
            (const_int 2 [0x2]))
        (nil)))
(insn 37 36 38 7 (parallel [
            (set (reg:DI 99)
                (ashift:DI (reg:DI 97)
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3750 -1
     (nil))
(insn 38 37 39 7 (parallel [
            (set (reg:DI 97)
                (plus:DI (reg:DI 97)
                    (reg:DI 99)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3750 -1
     (expr_list:REG_EQUAL (mult:DI (reg:DI 96)
            (const_int 130 [0x82]))
        (nil)))
(insn 39 38 40 7 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3750 -1
     (nil))
(insn 40 39 41 7 (parallel [
            (set (reg:DI 100)
                (plus:DI (reg:DI 97)
                    (reg/f:DI 101)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3750 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (reg:DI 97))
        (nil)))
(insn 41 40 42 7 (parallel [
            (set (reg/f:DI 89 [ D.14318 ])
                (plus:DI (reg:DI 100)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3750 -1
     (nil))
(insn 42 41 43 7 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3750 -1
     (nil))
(insn 43 42 44 7 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3750 -1
     (nil))
(insn 44 43 45 7 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3750 -1
     (nil))
(insn 45 44 46 7 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:3750 -1
     (nil))
(insn 46 45 47 7 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:3750 -1
     (nil))
(insn 47 46 48 7 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:3750 -1
     (nil))
(insn 48 47 49 7 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14318 ])) tssmarshal.c:3750 -1
     (nil))
(call_insn 49 48 50 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3750 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 50 49 51 7 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:3750 -1
     (nil))
(insn 51 50 52 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:3750 -1
     (nil))
(code_label 52 51 53 8 1134 "" [1 uses])
(note 53 52 54 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 8 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3748 -1
     (nil))
(code_label 55 54 56 9 1133 "" [1 uses])
(note 56 55 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 9 (set (reg/f:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3748 -1
     (nil))
(insn 58 57 60 9 (set (reg:SI 88 [ D.14317 ])
        (mem/j:SI (reg/f:DI 106) [0 source_10(D)->count+0 S4 A32])) tssmarshal.c:3748 -1
     (nil))
(insn 60 58 61 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 88 [ D.14317 ])
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3748 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:3748 -1
     (nil)
 -> 59)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 66 10 (set (reg:SI 90 [ D.14319 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])) tssmarshal.c:3753 -1
     (nil))
(insn 66 63 70 10 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14319 ])) tssmarshal.c:3753 -1
     (nil))
(insn 70 66 71 10 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3754 -1
     (nil))
(insn 71 70 0 10 (use (reg/i:SI 0 ax)) tssmarshal.c:3754 -1
     (nil))

;; Function TSS_TPML_DIGEST_VALUES_Marshal (TSS_TPML_DIGEST_VALUES_Marshal, funcdef_no=244, decl_uid=5076, cgraph_uid=244, symbol_order=244)

Partition 1: size 4 align 4
	i_4
Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 67.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3760 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3760 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3760 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3760 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3761 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3764 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3764 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14320 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3765 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3765 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3765 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3765 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:3765 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:3765 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:3765 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14320 ])) tssmarshal.c:3765 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3765 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:3765 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:3765 -1
     (nil))
(code_label 24 23 25 5 1138 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3767 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (label_ref 55)) tssmarshal.c:3767 -1
     (nil)
 -> 55)
(barrier 28 27 59)
(code_label 59 28 29 6 1141 "" [1 uses])
(note 29 59 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3768 -1
     (nil))
(jump_insn 31 30 32 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) tssmarshal.c:3768 -1
     (nil)
 -> 52)
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 7 (set (reg:DI 96)
        (zero_extend:DI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3769 -1
     (nil))
(insn 34 33 35 7 (set (reg:DI 97)
        (reg:DI 96)) tssmarshal.c:3769 -1
     (nil))
(insn 35 34 36 7 (parallel [
            (set (reg:DI 98)
                (ashift:DI (reg:DI 97)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3769 -1
     (nil))
(insn 36 35 37 7 (set (reg:DI 97)
        (reg:DI 98)) tssmarshal.c:3769 -1
     (expr_list:REG_EQUAL (mult:DI (reg:DI 96)
            (const_int 2 [0x2]))
        (nil)))
(insn 37 36 38 7 (parallel [
            (set (reg:DI 99)
                (ashift:DI (reg:DI 97)
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3769 -1
     (nil))
(insn 38 37 39 7 (parallel [
            (set (reg:DI 97)
                (plus:DI (reg:DI 97)
                    (reg:DI 99)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3769 -1
     (expr_list:REG_EQUAL (mult:DI (reg:DI 96)
            (const_int 130 [0x82]))
        (nil)))
(insn 39 38 40 7 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3769 -1
     (nil))
(insn 40 39 41 7 (parallel [
            (set (reg:DI 100)
                (plus:DI (reg:DI 97)
                    (reg/f:DI 101)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3769 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (reg:DI 97))
        (nil)))
(insn 41 40 42 7 (parallel [
            (set (reg/f:DI 89 [ D.14322 ])
                (plus:DI (reg:DI 100)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3769 -1
     (nil))
(insn 42 41 43 7 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3769 -1
     (nil))
(insn 43 42 44 7 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3769 -1
     (nil))
(insn 44 43 45 7 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3769 -1
     (nil))
(insn 45 44 46 7 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:3769 -1
     (nil))
(insn 46 45 47 7 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:3769 -1
     (nil))
(insn 47 46 48 7 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:3769 -1
     (nil))
(insn 48 47 49 7 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14322 ])) tssmarshal.c:3769 -1
     (nil))
(call_insn 49 48 50 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_HA_Marshal") [flags 0x1]  <function_decl 0x7fd466137ca8 TSS_TPMT_HA_Marshal>) [0 TSS_TPMT_HA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3769 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 50 49 51 7 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:3769 -1
     (nil))
(insn 51 50 52 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:3769 -1
     (nil))
(code_label 52 51 53 8 1140 "" [1 uses])
(note 53 52 54 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 8 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3767 -1
     (nil))
(code_label 55 54 56 9 1139 "" [1 uses])
(note 56 55 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 9 (set (reg/f:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3767 -1
     (nil))
(insn 58 57 60 9 (set (reg:SI 88 [ D.14321 ])
        (mem/j:SI (reg/f:DI 106) [0 source_10(D)->count+0 S4 A32])) tssmarshal.c:3767 -1
     (nil))
(insn 60 58 61 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 88 [ D.14321 ])
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3767 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:3767 -1
     (nil)
 -> 59)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 66 10 (set (reg:SI 90 [ D.14323 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])) tssmarshal.c:3772 -1
     (nil))
(insn 66 63 70 10 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14323 ])) tssmarshal.c:3772 -1
     (nil))
(insn 70 66 71 10 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3773 -1
     (nil))
(insn 71 70 0 10 (use (reg/i:SI 0 ax)) tssmarshal.c:3773 -1
     (nil))

;; Function TSS_TPML_PCR_SELECTION_Marshal (TSS_TPML_PCR_SELECTION_Marshal, funcdef_no=245, decl_uid=5081, cgraph_uid=245, symbol_order=245)

Partition 1: size 4 align 4
	i_4
Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 67.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3779 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3779 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3779 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3779 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3780 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3783 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3783 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14324 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3784 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3784 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3784 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3784 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:3784 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:3784 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:3784 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14324 ])) tssmarshal.c:3784 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3784 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:3784 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:3784 -1
     (nil))
(code_label 24 23 25 5 1144 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3786 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (label_ref 55)) tssmarshal.c:3786 -1
     (nil)
 -> 55)
(barrier 28 27 59)
(code_label 59 28 29 6 1147 "" [1 uses])
(note 29 59 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3787 -1
     (nil))
(jump_insn 31 30 32 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) tssmarshal.c:3787 -1
     (nil)
 -> 52)
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 7 (set (reg:DI 96)
        (zero_extend:DI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3788 -1
     (nil))
(insn 34 33 35 7 (set (reg:DI 97)
        (reg:DI 96)) tssmarshal.c:3788 -1
     (nil))
(insn 35 34 36 7 (parallel [
            (set (reg:DI 97)
                (ashift:DI (reg:DI 97)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3788 -1
     (nil))
(insn 36 35 37 7 (parallel [
            (set (reg:DI 97)
                (plus:DI (reg:DI 97)
                    (reg:DI 96)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3788 -1
     (expr_list:REG_EQUAL (mult:DI (reg:DI 96)
            (const_int 3 [0x3]))
        (nil)))
(insn 37 36 38 7 (parallel [
            (set (reg:DI 98)
                (ashift:DI (reg:DI 97)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3788 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 97)
        (reg:DI 98)) tssmarshal.c:3788 -1
     (expr_list:REG_EQUAL (mult:DI (reg:DI 96)
            (const_int 6 [0x6]))
        (nil)))
(insn 39 38 40 7 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3788 -1
     (nil))
(insn 40 39 41 7 (parallel [
            (set (reg:DI 99)
                (plus:DI (reg:DI 97)
                    (reg/f:DI 100)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3788 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (reg:DI 97))
        (nil)))
(insn 41 40 42 7 (parallel [
            (set (reg/f:DI 89 [ D.14326 ])
                (plus:DI (reg:DI 99)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3788 -1
     (nil))
(insn 42 41 43 7 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3788 -1
     (nil))
(insn 43 42 44 7 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3788 -1
     (nil))
(insn 44 43 45 7 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3788 -1
     (nil))
(insn 45 44 46 7 (set (reg:DI 2 cx)
        (reg:DI 101)) tssmarshal.c:3788 -1
     (nil))
(insn 46 45 47 7 (set (reg:DI 1 dx)
        (reg:DI 102)) tssmarshal.c:3788 -1
     (nil))
(insn 47 46 48 7 (set (reg:DI 4 si)
        (reg:DI 103)) tssmarshal.c:3788 -1
     (nil))
(insn 48 47 49 7 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14326 ])) tssmarshal.c:3788 -1
     (nil))
(call_insn 49 48 50 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_PCR_SELECTION_Marshal") [flags 0x1]  <function_decl 0x7fd46613e798 TSS_TPMS_PCR_SELECTION_Marshal>) [0 TSS_TPMS_PCR_SELECTION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3788 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 50 49 51 7 (set (reg:SI 104)
        (reg:SI 0 ax)) tssmarshal.c:3788 -1
     (nil))
(insn 51 50 52 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 104)) tssmarshal.c:3788 -1
     (nil))
(code_label 52 51 53 8 1146 "" [1 uses])
(note 53 52 54 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 8 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3786 -1
     (nil))
(code_label 55 54 56 9 1145 "" [1 uses])
(note 56 55 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 9 (set (reg/f:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3786 -1
     (nil))
(insn 58 57 60 9 (set (reg:SI 88 [ D.14325 ])
        (mem/j:SI (reg/f:DI 105) [0 source_10(D)->count+0 S4 A32])) tssmarshal.c:3786 -1
     (nil))
(insn 60 58 61 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 88 [ D.14325 ])
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3786 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) tssmarshal.c:3786 -1
     (nil)
 -> 59)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 66 10 (set (reg:SI 90 [ D.14327 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])) tssmarshal.c:3791 -1
     (nil))
(insn 66 63 70 10 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14327 ])) tssmarshal.c:3791 -1
     (nil))
(insn 70 66 71 10 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3792 -1
     (nil))
(insn 71 70 0 10 (use (reg/i:SI 0 ax)) tssmarshal.c:3792 -1
     (nil))

;; Function TSS_TPML_ALG_PROPERTY_Marshal (TSS_TPML_ALG_PROPERTY_Marshal, funcdef_no=246, decl_uid=5086, cgraph_uid=246, symbol_order=246)

Partition 1: size 4 align 4
	i_4
Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 63.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3798 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3798 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3798 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3798 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3799 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3802 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3802 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14328 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3803 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3803 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3803 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3803 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:3803 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:3803 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:3803 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14328 ])) tssmarshal.c:3803 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3803 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:3803 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:3803 -1
     (nil))
(code_label 24 23 25 5 1150 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3805 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (label_ref 51)) tssmarshal.c:3805 -1
     (nil)
 -> 51)
(barrier 28 27 55)
(code_label 55 28 29 6 1153 "" [1 uses])
(note 29 55 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3806 -1
     (nil))
(jump_insn 31 30 32 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) tssmarshal.c:3806 -1
     (nil)
 -> 48)
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 7 (set (reg:DI 96)
        (zero_extend:DI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3807 -1
     (nil))
(insn 34 33 35 7 (parallel [
            (set (reg:DI 97)
                (ashift:DI (reg:DI 96)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3807 -1
     (nil))
(insn 35 34 36 7 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3807 -1
     (nil))
(insn 36 35 37 7 (parallel [
            (set (reg:DI 98)
                (plus:DI (reg:DI 97)
                    (reg/f:DI 99)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3807 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (reg:DI 97))
        (nil)))
(insn 37 36 38 7 (parallel [
            (set (reg/f:DI 89 [ D.14330 ])
                (plus:DI (reg:DI 98)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3807 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3807 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3807 -1
     (nil))
(insn 40 39 41 7 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3807 -1
     (nil))
(insn 41 40 42 7 (set (reg:DI 2 cx)
        (reg:DI 100)) tssmarshal.c:3807 -1
     (nil))
(insn 42 41 43 7 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:3807 -1
     (nil))
(insn 43 42 44 7 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:3807 -1
     (nil))
(insn 44 43 45 7 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14330 ])) tssmarshal.c:3807 -1
     (nil))
(call_insn 45 44 46 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_ALG_PROPERTY_Marshal") [flags 0x1]  <function_decl 0x7fd46613ebd0 TSS_TPMS_ALG_PROPERTY_Marshal>) [0 TSS_TPMS_ALG_PROPERTY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3807 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 46 45 47 7 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:3807 -1
     (nil))
(insn 47 46 48 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:3807 -1
     (nil))
(code_label 48 47 49 8 1152 "" [1 uses])
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 8 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3805 -1
     (nil))
(code_label 51 50 52 9 1151 "" [1 uses])
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 9 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3805 -1
     (nil))
(insn 54 53 56 9 (set (reg:SI 88 [ D.14329 ])
        (mem/j:SI (reg/f:DI 104) [0 source_10(D)->count+0 S4 A32])) tssmarshal.c:3805 -1
     (nil))
(insn 56 54 57 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 88 [ D.14329 ])
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3805 -1
     (nil))
(jump_insn 57 56 58 9 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) tssmarshal.c:3805 -1
     (nil)
 -> 55)
(note 58 57 59 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 62 10 (set (reg:SI 90 [ D.14331 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])) tssmarshal.c:3810 -1
     (nil))
(insn 62 59 66 10 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14331 ])) tssmarshal.c:3810 -1
     (nil))
(insn 66 62 67 10 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3811 -1
     (nil))
(insn 67 66 0 10 (use (reg/i:SI 0 ax)) tssmarshal.c:3811 -1
     (nil))

;; Function TSS_TPML_TAGGED_TPM_PROPERTY_Marshal (TSS_TPML_TAGGED_TPM_PROPERTY_Marshal, funcdef_no=247, decl_uid=5091, cgraph_uid=247, symbol_order=247)

Partition 1: size 4 align 4
	i_4
Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 63.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3817 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3817 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3817 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3817 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3818 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3821 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3821 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14332 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3822 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3822 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3822 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3822 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:3822 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:3822 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:3822 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14332 ])) tssmarshal.c:3822 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3822 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:3822 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:3822 -1
     (nil))
(code_label 24 23 25 5 1156 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3824 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (label_ref 51)) tssmarshal.c:3824 -1
     (nil)
 -> 51)
(barrier 28 27 55)
(code_label 55 28 29 6 1159 "" [1 uses])
(note 29 55 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3825 -1
     (nil))
(jump_insn 31 30 32 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) tssmarshal.c:3825 -1
     (nil)
 -> 48)
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 7 (set (reg:DI 96)
        (zero_extend:DI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3826 -1
     (nil))
(insn 34 33 35 7 (parallel [
            (set (reg:DI 97)
                (ashift:DI (reg:DI 96)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3826 -1
     (nil))
(insn 35 34 36 7 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3826 -1
     (nil))
(insn 36 35 37 7 (parallel [
            (set (reg:DI 98)
                (plus:DI (reg:DI 97)
                    (reg/f:DI 99)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3826 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (reg:DI 97))
        (nil)))
(insn 37 36 38 7 (parallel [
            (set (reg/f:DI 89 [ D.14334 ])
                (plus:DI (reg:DI 98)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3826 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3826 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3826 -1
     (nil))
(insn 40 39 41 7 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3826 -1
     (nil))
(insn 41 40 42 7 (set (reg:DI 2 cx)
        (reg:DI 100)) tssmarshal.c:3826 -1
     (nil))
(insn 42 41 43 7 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:3826 -1
     (nil))
(insn 43 42 44 7 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:3826 -1
     (nil))
(insn 44 43 45 7 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14334 ])) tssmarshal.c:3826 -1
     (nil))
(call_insn 45 44 46 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_TAGGED_PROPERTY_Marshal") [flags 0x1]  <function_decl 0x7fd46613eca8 TSS_TPMS_TAGGED_PROPERTY_Marshal>) [0 TSS_TPMS_TAGGED_PROPERTY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3826 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 46 45 47 7 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:3826 -1
     (nil))
(insn 47 46 48 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:3826 -1
     (nil))
(code_label 48 47 49 8 1158 "" [1 uses])
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 8 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3824 -1
     (nil))
(code_label 51 50 52 9 1157 "" [1 uses])
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 9 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3824 -1
     (nil))
(insn 54 53 56 9 (set (reg:SI 88 [ D.14333 ])
        (mem/j:SI (reg/f:DI 104) [0 source_10(D)->count+0 S4 A32])) tssmarshal.c:3824 -1
     (nil))
(insn 56 54 57 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 88 [ D.14333 ])
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3824 -1
     (nil))
(jump_insn 57 56 58 9 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) tssmarshal.c:3824 -1
     (nil)
 -> 55)
(note 58 57 59 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 62 10 (set (reg:SI 90 [ D.14335 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])) tssmarshal.c:3829 -1
     (nil))
(insn 62 59 66 10 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14335 ])) tssmarshal.c:3829 -1
     (nil))
(insn 66 62 67 10 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3830 -1
     (nil))
(insn 67 66 0 10 (use (reg/i:SI 0 ax)) tssmarshal.c:3830 -1
     (nil))

;; Function TSS_TPML_TAGGED_PCR_PROPERTY_Marshal (TSS_TPML_TAGGED_PCR_PROPERTY_Marshal, funcdef_no=248, decl_uid=5096, cgraph_uid=248, symbol_order=248)

Partition 1: size 4 align 4
	i_4
Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 63.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3836 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3836 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3836 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3836 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3837 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3840 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3840 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14336 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3841 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3841 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3841 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3841 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:3841 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:3841 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:3841 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14336 ])) tssmarshal.c:3841 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3841 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:3841 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:3841 -1
     (nil))
(code_label 24 23 25 5 1162 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3843 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (label_ref 51)) tssmarshal.c:3843 -1
     (nil)
 -> 51)
(barrier 28 27 55)
(code_label 55 28 29 6 1165 "" [1 uses])
(note 29 55 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3844 -1
     (nil))
(jump_insn 31 30 32 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) tssmarshal.c:3844 -1
     (nil)
 -> 48)
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 7 (set (reg:DI 96)
        (zero_extend:DI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3845 -1
     (nil))
(insn 34 33 35 7 (parallel [
            (set (reg:DI 97)
                (ashift:DI (reg:DI 96)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3845 -1
     (nil))
(insn 35 34 36 7 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3845 -1
     (nil))
(insn 36 35 37 7 (parallel [
            (set (reg:DI 98)
                (plus:DI (reg:DI 97)
                    (reg/f:DI 99)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3845 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (reg:DI 97))
        (nil)))
(insn 37 36 38 7 (parallel [
            (set (reg/f:DI 89 [ D.14338 ])
                (plus:DI (reg:DI 98)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3845 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3845 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3845 -1
     (nil))
(insn 40 39 41 7 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3845 -1
     (nil))
(insn 41 40 42 7 (set (reg:DI 2 cx)
        (reg:DI 100)) tssmarshal.c:3845 -1
     (nil))
(insn 42 41 43 7 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:3845 -1
     (nil))
(insn 43 42 44 7 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:3845 -1
     (nil))
(insn 44 43 45 7 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14338 ])) tssmarshal.c:3845 -1
     (nil))
(call_insn 45 44 46 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_TAGGED_PCR_SELECT_Marshal") [flags 0x1]  <function_decl 0x7fd46613ed80 TSS_TPMS_TAGGED_PCR_SELECT_Marshal>) [0 TSS_TPMS_TAGGED_PCR_SELECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3845 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 46 45 47 7 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:3845 -1
     (nil))
(insn 47 46 48 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:3845 -1
     (nil))
(code_label 48 47 49 8 1164 "" [1 uses])
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 8 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3843 -1
     (nil))
(code_label 51 50 52 9 1163 "" [1 uses])
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 9 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3843 -1
     (nil))
(insn 54 53 56 9 (set (reg:SI 88 [ D.14337 ])
        (mem/j:SI (reg/f:DI 104) [0 source_10(D)->count+0 S4 A32])) tssmarshal.c:3843 -1
     (nil))
(insn 56 54 57 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 88 [ D.14337 ])
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3843 -1
     (nil))
(jump_insn 57 56 58 9 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) tssmarshal.c:3843 -1
     (nil)
 -> 55)
(note 58 57 59 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 62 10 (set (reg:SI 90 [ D.14339 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])) tssmarshal.c:3848 -1
     (nil))
(insn 62 59 66 10 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14339 ])) tssmarshal.c:3848 -1
     (nil))
(insn 66 62 67 10 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3849 -1
     (nil))
(insn 67 66 0 10 (use (reg/i:SI 0 ax)) tssmarshal.c:3849 -1
     (nil))

;; Function TSS_TPML_ECC_CURVE_Marshal (TSS_TPML_ECC_CURVE_Marshal, funcdef_no=249, decl_uid=5101, cgraph_uid=249, symbol_order=249)

Partition 1: size 4 align 4
	i_4
Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 63.
Merging block 12 into block 10...
Merged blocks 10 and 12.
Merged 10 and 12 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3855 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3855 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3855 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3855 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3856 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3860 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3860 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14340 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3861 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3861 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3861 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3861 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:3861 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:3861 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:3861 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14340 ])) tssmarshal.c:3861 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3861 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:3861 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:3861 -1
     (nil))
(code_label 24 23 25 5 1168 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3863 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (label_ref 51)) tssmarshal.c:3863 -1
     (nil)
 -> 51)
(barrier 28 27 55)
(code_label 55 28 29 6 1171 "" [1 uses])
(note 29 55 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3864 -1
     (nil))
(jump_insn 31 30 32 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) tssmarshal.c:3864 -1
     (nil)
 -> 48)
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 7 (set (reg:DI 96)
        (zero_extend:DI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3865 -1
     (nil))
(insn 34 33 35 7 (parallel [
            (set (reg:DI 97)
                (ashift:DI (reg:DI 96)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3865 -1
     (nil))
(insn 35 34 36 7 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3865 -1
     (nil))
(insn 36 35 37 7 (parallel [
            (set (reg:DI 98)
                (plus:DI (reg:DI 97)
                    (reg/f:DI 99)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3865 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (reg:DI 97))
        (nil)))
(insn 37 36 38 7 (parallel [
            (set (reg/f:DI 89 [ D.14342 ])
                (plus:DI (reg:DI 98)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3865 -1
     (nil))
(insn 38 37 39 7 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3865 -1
     (nil))
(insn 39 38 40 7 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3865 -1
     (nil))
(insn 40 39 41 7 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3865 -1
     (nil))
(insn 41 40 42 7 (set (reg:DI 2 cx)
        (reg:DI 100)) tssmarshal.c:3865 -1
     (nil))
(insn 42 41 43 7 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:3865 -1
     (nil))
(insn 43 42 44 7 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:3865 -1
     (nil))
(insn 44 43 45 7 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14342 ])) tssmarshal.c:3865 -1
     (nil))
(call_insn 45 44 46 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ECC_CURVE_Marshal") [flags 0x1]  <function_decl 0x7fd466124360 TSS_TPM_ECC_CURVE_Marshal>) [0 TSS_TPM_ECC_CURVE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3865 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 46 45 47 7 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:3865 -1
     (nil))
(insn 47 46 48 7 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:3865 -1
     (nil))
(code_label 48 47 49 8 1170 "" [1 uses])
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 8 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3863 -1
     (nil))
(code_label 51 50 52 9 1169 "" [1 uses])
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 9 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3863 -1
     (nil))
(insn 54 53 56 9 (set (reg:SI 88 [ D.14341 ])
        (mem/j:SI (reg/f:DI 104) [0 source_10(D)->count+0 S4 A32])) tssmarshal.c:3863 -1
     (nil))
(insn 56 54 57 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 88 [ D.14341 ])
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 i+0 S4 A32]))) tssmarshal.c:3863 -1
     (nil))
(jump_insn 57 56 58 9 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) tssmarshal.c:3863 -1
     (nil)
 -> 55)
(note 58 57 59 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 62 10 (set (reg:SI 90 [ D.14343 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 rc+0 S4 A32])) tssmarshal.c:3868 -1
     (nil))
(insn 62 59 66 10 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14343 ])) tssmarshal.c:3868 -1
     (nil))
(insn 66 62 67 10 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3869 -1
     (nil))
(insn 67 66 0 10 (use (reg/i:SI 0 ax)) tssmarshal.c:3869 -1
     (nil))

;; Function TSS_TPMU_CAPABILITIES_Marshal (TSS_TPMU_CAPABILITIES_Marshal, funcdef_no=250, decl_uid=5107, cgraph_uid=250, symbol_order=250)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18

;; Generating RTL for gimple basic block 19

;; Generating RTL for gimple basic block 20

;; Generating RTL for gimple basic block 21

;; Generating RTL for gimple basic block 22

;; Generating RTL for gimple basic block 23

;; Generating RTL for gimple basic block 24

;; Generating RTL for gimple basic block 25

;; Generating RTL for gimple basic block 26

;; Generating RTL for gimple basic block 27

;; Generating RTL for gimple basic block 28

;; Generating RTL for gimple basic block 29

;; Generating RTL for gimple basic block 30

;; Generating RTL for gimple basic block 31

;; Generating RTL for gimple basic block 32


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 5->7 redirected to 33
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.
Edge 8->10 redirected to 33
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Edge 11->13 redirected to 33
Merging block 13 into block 12...
Merged blocks 12 and 13.
Merged 12 and 13 without moving.
Edge 14->16 redirected to 33
Merging block 16 into block 15...
Merged blocks 15 and 16.
Merged 15 and 16 without moving.
Edge 17->19 redirected to 33
Merging block 19 into block 18...
Merged blocks 18 and 19.
Merged 18 and 19 without moving.
Edge 20->22 redirected to 33
Merging block 22 into block 21...
Merged blocks 21 and 22.
Merged 21 and 22 without moving.
Edge 23->25 redirected to 33
Merging block 25 into block 24...
Merged blocks 24 and 25.
Merged 24 and 25 without moving.
Edge 26->28 redirected to 33
Merging block 28 into block 27...
Merged blocks 27 and 28.
Merged 27 and 28 without moving.
Edge 29->31 redirected to 33
Merging block 31 into block 30...
Merged blocks 30 and 31.
Merged 30 and 31 without moving.
Merging block 34 into block 33...
Merged blocks 33 and 34.
Merged 33 and 34 without moving.
Removing jump 213.
Merging block 35 into block 33...
Merged blocks 33 and 35.
Merged 33 and 35 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3875 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3875 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3875 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3875 -1
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])
        (reg:SI 37 r8 [ selector ])) tssmarshal.c:3875 -1
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3876 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 17 flags)
        (compare:CC (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])
            (const_int 8 [0x8]))) tssmarshal.c:3877 -1
     (nil))
(jump_insn 12 11 219 2 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 204)
            (pc))) tssmarshal.c:3877 -1
     (nil)
 -> 204)
(note 219 12 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 219 14 4 (set (reg:DI 98)
        (zero_extend:DI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32]))) tssmarshal.c:3877 -1
     (nil))
(insn 14 13 15 4 (parallel [
            (set (reg:DI 99)
                (ashift:DI (reg:DI 98)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3877 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 100)
        (label_ref:DI 21)) tssmarshal.c:3877 -1
     (insn_list:REG_LABEL_OPERAND 21 (nil)))
(insn 16 15 17 4 (set (reg:SI 101)
        (mem/u/c:SI (plus:DI (reg:DI 99)
                (reg:DI 100)) [0  S4 A8])) tssmarshal.c:3877 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 102)
        (sign_extend:DI (reg:SI 101))) tssmarshal.c:3877 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 104)
        (label_ref:DI 21)) tssmarshal.c:3877 -1
     (insn_list:REG_LABEL_OPERAND 21 (nil)))
(insn 19 18 20 4 (parallel [
            (set (reg:DI 103)
                (plus:DI (reg:DI 102)
                    (reg:DI 104)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3877 -1
     (nil))
(jump_insn 20 19 21 4 (parallel [
            (set (pc)
                (reg:DI 103))
            (use (label_ref 21))
        ]) tssmarshal.c:3877 -1
     (nil)
 -> 21)
(code_label 21 20 22 1176 "" [3 uses])
(jump_table_data 22 21 23 (addr_diff_vec:SI (label_ref:DI 21)
         [
            (label_ref:DI 24)
            (label_ref:DI 44)
            (label_ref:DI 64)
            (label_ref:DI 84)
            (label_ref:DI 104)
            (label_ref:DI 124)
            (label_ref:DI 144)
            (label_ref:DI 164)
            (label_ref:DI 184)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 23 22 24)
(code_label 24 23 25 5 1175 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3879 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 207)
            (pc))) tssmarshal.c:3879 612 {*jcc_1}
     (nil)
 -> 207)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 87 [ D.14344 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3880 -1
     (nil))
(insn 30 29 31 6 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3880 -1
     (nil))
(insn 31 30 32 6 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3880 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3880 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 2 cx)
        (reg:DI 105)) tssmarshal.c:3880 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 1 dx)
        (reg:DI 106)) tssmarshal.c:3880 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 4 si)
        (reg:DI 107)) tssmarshal.c:3880 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14344 ])) tssmarshal.c:3880 -1
     (nil))
(call_insn 37 36 38 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_ALG_PROPERTY_Marshal") [flags 0x1]  <function_decl 0x7fd466148510 TSS_TPML_ALG_PROPERTY_Marshal>) [0 TSS_TPML_ALG_PROPERTY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3880 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 38 37 39 6 (set (reg:SI 108)
        (reg:SI 0 ax)) tssmarshal.c:3880 -1
     (nil))
(insn 39 38 42 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 108)) tssmarshal.c:3880 -1
     (nil))
(jump_insn 42 39 43 6 (set (pc)
        (label_ref 207)) tssmarshal.c:3882 -1
     (nil)
 -> 207)
(barrier 43 42 44)
(code_label 44 43 45 8 1177 "" [1 uses])
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3884 -1
     (nil))
(jump_insn 47 46 48 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 207)
            (pc))) tssmarshal.c:3884 612 {*jcc_1}
     (nil)
 -> 207)
(note 48 47 49 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 9 (set (reg/f:DI 88 [ D.14345 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3885 -1
     (nil))
(insn 50 49 51 9 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3885 -1
     (nil))
(insn 51 50 52 9 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3885 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3885 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:3885 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:3885 -1
     (nil))
(insn 55 54 56 9 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:3885 -1
     (nil))
(insn 56 55 57 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14345 ])) tssmarshal.c:3885 -1
     (nil))
(call_insn 57 56 58 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_HANDLE_Marshal") [flags 0x1]  <function_decl 0x7fd4661481b0 TSS_TPML_HANDLE_Marshal>) [0 TSS_TPML_HANDLE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3885 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 58 57 59 9 (set (reg:SI 112)
        (reg:SI 0 ax)) tssmarshal.c:3885 -1
     (nil))
(insn 59 58 62 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 112)) tssmarshal.c:3885 -1
     (nil))
(jump_insn 62 59 63 9 (set (pc)
        (label_ref 207)) tssmarshal.c:3887 -1
     (nil)
 -> 207)
(barrier 63 62 64)
(code_label 64 63 65 11 1178 "" [1 uses])
(note 65 64 66 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3889 -1
     (nil))
(jump_insn 67 66 68 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 207)
            (pc))) tssmarshal.c:3889 612 {*jcc_1}
     (nil)
 -> 207)
(note 68 67 69 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 12 (set (reg/f:DI 89 [ D.14346 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3890 -1
     (nil))
(insn 70 69 71 12 (set (reg:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3890 -1
     (nil))
(insn 71 70 72 12 (set (reg:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3890 -1
     (nil))
(insn 72 71 73 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3890 -1
     (nil))
(insn 73 72 74 12 (set (reg:DI 2 cx)
        (reg:DI 113)) tssmarshal.c:3890 -1
     (nil))
(insn 74 73 75 12 (set (reg:DI 1 dx)
        (reg:DI 114)) tssmarshal.c:3890 -1
     (nil))
(insn 75 74 76 12 (set (reg:DI 4 si)
        (reg:DI 115)) tssmarshal.c:3890 -1
     (nil))
(insn 76 75 77 12 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14346 ])) tssmarshal.c:3890 -1
     (nil))
(call_insn 77 76 78 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_CCA_Marshal") [flags 0x1]  <function_decl 0x7fd466148000 TSS_TPML_CCA_Marshal>) [0 TSS_TPML_CCA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3890 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 78 77 79 12 (set (reg:SI 116)
        (reg:SI 0 ax)) tssmarshal.c:3890 -1
     (nil))
(insn 79 78 82 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 116)) tssmarshal.c:3890 -1
     (nil))
(jump_insn 82 79 83 12 (set (pc)
        (label_ref 207)) tssmarshal.c:3892 -1
     (nil)
 -> 207)
(barrier 83 82 84)
(code_label 84 83 85 14 1179 "" [1 uses])
(note 85 84 86 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 86 85 87 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3894 -1
     (nil))
(jump_insn 87 86 88 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 207)
            (pc))) tssmarshal.c:3894 612 {*jcc_1}
     (nil)
 -> 207)
(note 88 87 89 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 89 88 90 15 (set (reg/f:DI 90 [ D.14347 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3895 -1
     (nil))
(insn 90 89 91 15 (set (reg:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3895 -1
     (nil))
(insn 91 90 92 15 (set (reg:DI 118)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3895 -1
     (nil))
(insn 92 91 93 15 (set (reg:DI 119)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3895 -1
     (nil))
(insn 93 92 94 15 (set (reg:DI 2 cx)
        (reg:DI 117)) tssmarshal.c:3895 -1
     (nil))
(insn 94 93 95 15 (set (reg:DI 1 dx)
        (reg:DI 118)) tssmarshal.c:3895 -1
     (nil))
(insn 95 94 96 15 (set (reg:DI 4 si)
        (reg:DI 119)) tssmarshal.c:3895 -1
     (nil))
(insn 96 95 97 15 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14347 ])) tssmarshal.c:3895 -1
     (nil))
(call_insn 97 96 98 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_CC_Marshal") [flags 0x1]  <function_decl 0x7fd46613ee58 TSS_TPML_CC_Marshal>) [0 TSS_TPML_CC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3895 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 98 97 99 15 (set (reg:SI 120)
        (reg:SI 0 ax)) tssmarshal.c:3895 -1
     (nil))
(insn 99 98 102 15 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 120)) tssmarshal.c:3895 -1
     (nil))
(jump_insn 102 99 103 15 (set (pc)
        (label_ref 207)) tssmarshal.c:3897 -1
     (nil)
 -> 207)
(barrier 103 102 104)
(code_label 104 103 105 17 1180 "" [1 uses])
(note 105 104 106 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 106 105 107 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3899 -1
     (nil))
(jump_insn 107 106 108 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 207)
            (pc))) tssmarshal.c:3899 612 {*jcc_1}
     (nil)
 -> 207)
(note 108 107 109 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 109 108 110 18 (set (reg/f:DI 91 [ D.14347 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3900 -1
     (nil))
(insn 110 109 111 18 (set (reg:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3900 -1
     (nil))
(insn 111 110 112 18 (set (reg:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3900 -1
     (nil))
(insn 112 111 113 18 (set (reg:DI 123)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3900 -1
     (nil))
(insn 113 112 114 18 (set (reg:DI 2 cx)
        (reg:DI 121)) tssmarshal.c:3900 -1
     (nil))
(insn 114 113 115 18 (set (reg:DI 1 dx)
        (reg:DI 122)) tssmarshal.c:3900 -1
     (nil))
(insn 115 114 116 18 (set (reg:DI 4 si)
        (reg:DI 123)) tssmarshal.c:3900 -1
     (nil))
(insn 116 115 117 18 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.14347 ])) tssmarshal.c:3900 -1
     (nil))
(call_insn 117 116 118 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_CC_Marshal") [flags 0x1]  <function_decl 0x7fd46613ee58 TSS_TPML_CC_Marshal>) [0 TSS_TPML_CC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3900 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 118 117 119 18 (set (reg:SI 124)
        (reg:SI 0 ax)) tssmarshal.c:3900 -1
     (nil))
(insn 119 118 122 18 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 124)) tssmarshal.c:3900 -1
     (nil))
(jump_insn 122 119 123 18 (set (pc)
        (label_ref 207)) tssmarshal.c:3902 -1
     (nil)
 -> 207)
(barrier 123 122 124)
(code_label 124 123 125 20 1181 "" [1 uses])
(note 125 124 126 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 126 125 127 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3904 -1
     (nil))
(jump_insn 127 126 128 20 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 207)
            (pc))) tssmarshal.c:3904 612 {*jcc_1}
     (nil)
 -> 207)
(note 128 127 129 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 129 128 130 21 (set (reg/f:DI 92 [ D.14348 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3905 -1
     (nil))
(insn 130 129 131 21 (set (reg:DI 125)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3905 -1
     (nil))
(insn 131 130 132 21 (set (reg:DI 126)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3905 -1
     (nil))
(insn 132 131 133 21 (set (reg:DI 127)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3905 -1
     (nil))
(insn 133 132 134 21 (set (reg:DI 2 cx)
        (reg:DI 125)) tssmarshal.c:3905 -1
     (nil))
(insn 134 133 135 21 (set (reg:DI 1 dx)
        (reg:DI 126)) tssmarshal.c:3905 -1
     (nil))
(insn 135 134 136 21 (set (reg:DI 4 si)
        (reg:DI 127)) tssmarshal.c:3905 -1
     (nil))
(insn 136 135 137 21 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.14348 ])) tssmarshal.c:3905 -1
     (nil))
(call_insn 137 136 138 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_PCR_SELECTION_Marshal") [flags 0x1]  <function_decl 0x7fd466148438 TSS_TPML_PCR_SELECTION_Marshal>) [0 TSS_TPML_PCR_SELECTION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3905 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 138 137 139 21 (set (reg:SI 128)
        (reg:SI 0 ax)) tssmarshal.c:3905 -1
     (nil))
(insn 139 138 142 21 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 128)) tssmarshal.c:3905 -1
     (nil))
(jump_insn 142 139 143 21 (set (pc)
        (label_ref 207)) tssmarshal.c:3907 -1
     (nil)
 -> 207)
(barrier 143 142 144)
(code_label 144 143 145 23 1182 "" [1 uses])
(note 145 144 146 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 146 145 147 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3909 -1
     (nil))
(jump_insn 147 146 148 23 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 207)
            (pc))) tssmarshal.c:3909 612 {*jcc_1}
     (nil)
 -> 207)
(note 148 147 149 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 149 148 150 24 (set (reg/f:DI 93 [ D.14349 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3910 -1
     (nil))
(insn 150 149 151 24 (set (reg:DI 129)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3910 -1
     (nil))
(insn 151 150 152 24 (set (reg:DI 130)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3910 -1
     (nil))
(insn 152 151 153 24 (set (reg:DI 131)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3910 -1
     (nil))
(insn 153 152 154 24 (set (reg:DI 2 cx)
        (reg:DI 129)) tssmarshal.c:3910 -1
     (nil))
(insn 154 153 155 24 (set (reg:DI 1 dx)
        (reg:DI 130)) tssmarshal.c:3910 -1
     (nil))
(insn 155 154 156 24 (set (reg:DI 4 si)
        (reg:DI 131)) tssmarshal.c:3910 -1
     (nil))
(insn 156 155 157 24 (set (reg:DI 5 di)
        (reg/f:DI 93 [ D.14349 ])) tssmarshal.c:3910 -1
     (nil))
(call_insn 157 156 158 24 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_TAGGED_TPM_PROPERTY_Marshal") [flags 0x1]  <function_decl 0x7fd4661485e8 TSS_TPML_TAGGED_TPM_PROPERTY_Marshal>) [0 TSS_TPML_TAGGED_TPM_PROPERTY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3910 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 158 157 159 24 (set (reg:SI 132)
        (reg:SI 0 ax)) tssmarshal.c:3910 -1
     (nil))
(insn 159 158 162 24 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 132)) tssmarshal.c:3910 -1
     (nil))
(jump_insn 162 159 163 24 (set (pc)
        (label_ref 207)) tssmarshal.c:3912 -1
     (nil)
 -> 207)
(barrier 163 162 164)
(code_label 164 163 165 26 1183 "" [1 uses])
(note 165 164 166 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 166 165 167 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3914 -1
     (nil))
(jump_insn 167 166 168 26 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 207)
            (pc))) tssmarshal.c:3914 612 {*jcc_1}
     (nil)
 -> 207)
(note 168 167 169 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 169 168 170 27 (set (reg/f:DI 94 [ D.14350 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3915 -1
     (nil))
(insn 170 169 171 27 (set (reg:DI 133)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3915 -1
     (nil))
(insn 171 170 172 27 (set (reg:DI 134)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3915 -1
     (nil))
(insn 172 171 173 27 (set (reg:DI 135)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3915 -1
     (nil))
(insn 173 172 174 27 (set (reg:DI 2 cx)
        (reg:DI 133)) tssmarshal.c:3915 -1
     (nil))
(insn 174 173 175 27 (set (reg:DI 1 dx)
        (reg:DI 134)) tssmarshal.c:3915 -1
     (nil))
(insn 175 174 176 27 (set (reg:DI 4 si)
        (reg:DI 135)) tssmarshal.c:3915 -1
     (nil))
(insn 176 175 177 27 (set (reg:DI 5 di)
        (reg/f:DI 94 [ D.14350 ])) tssmarshal.c:3915 -1
     (nil))
(call_insn 177 176 178 27 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_TAGGED_PCR_PROPERTY_Marshal") [flags 0x1]  <function_decl 0x7fd4661486c0 TSS_TPML_TAGGED_PCR_PROPERTY_Marshal>) [0 TSS_TPML_TAGGED_PCR_PROPERTY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3915 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 178 177 179 27 (set (reg:SI 136)
        (reg:SI 0 ax)) tssmarshal.c:3915 -1
     (nil))
(insn 179 178 182 27 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 136)) tssmarshal.c:3915 -1
     (nil))
(jump_insn 182 179 183 27 (set (pc)
        (label_ref 207)) tssmarshal.c:3917 -1
     (nil)
 -> 207)
(barrier 183 182 184)
(code_label 184 183 185 29 1184 "" [1 uses])
(note 185 184 186 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 186 185 187 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3919 -1
     (nil))
(jump_insn 187 186 188 29 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 207)
            (pc))) tssmarshal.c:3919 612 {*jcc_1}
     (nil)
 -> 207)
(note 188 187 189 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 189 188 190 30 (set (reg/f:DI 95 [ D.14351 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3920 -1
     (nil))
(insn 190 189 191 30 (set (reg:DI 137)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3920 -1
     (nil))
(insn 191 190 192 30 (set (reg:DI 138)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3920 -1
     (nil))
(insn 192 191 193 30 (set (reg:DI 139)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3920 -1
     (nil))
(insn 193 192 194 30 (set (reg:DI 2 cx)
        (reg:DI 137)) tssmarshal.c:3920 -1
     (nil))
(insn 194 193 195 30 (set (reg:DI 1 dx)
        (reg:DI 138)) tssmarshal.c:3920 -1
     (nil))
(insn 195 194 196 30 (set (reg:DI 4 si)
        (reg:DI 139)) tssmarshal.c:3920 -1
     (nil))
(insn 196 195 197 30 (set (reg:DI 5 di)
        (reg/f:DI 95 [ D.14351 ])) tssmarshal.c:3920 -1
     (nil))
(call_insn 197 196 198 30 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_ECC_CURVE_Marshal") [flags 0x1]  <function_decl 0x7fd466148798 TSS_TPML_ECC_CURVE_Marshal>) [0 TSS_TPML_ECC_CURVE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3920 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 198 197 199 30 (set (reg:SI 140)
        (reg:SI 0 ax)) tssmarshal.c:3920 -1
     (nil))
(insn 199 198 202 30 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 140)) tssmarshal.c:3920 -1
     (nil))
(jump_insn 202 199 203 30 (set (pc)
        (label_ref 207)) tssmarshal.c:3922 -1
     (nil)
 -> 207)
(barrier 203 202 204)
(code_label 204 203 205 32 1174 "" [1 uses])
(note 205 204 206 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 206 205 207 32 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 152 [0x98])) tssmarshal.c:3924 -1
     (nil))
(code_label 207 206 208 33 1186 "" [18 uses])
(note 208 207 209 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 209 208 212 33 (set (reg:SI 96 [ D.14352 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3926 -1
     (nil))
(insn 212 209 216 33 (set (reg:SI 97 [ <retval> ])
        (reg:SI 96 [ D.14352 ])) tssmarshal.c:3926 -1
     (nil))
(insn 216 212 217 33 (set (reg/i:SI 0 ax)
        (reg:SI 97 [ <retval> ])) tssmarshal.c:3927 -1
     (nil))
(insn 217 216 0 33 (use (reg/i:SI 0 ax)) tssmarshal.c:3927 -1
     (nil))

;; Function TSS_TPMS_CAPABILITY_DATA_Marshal (TSS_TPMS_CAPABILITY_DATA_Marshal, funcdef_no=251, decl_uid=5112, cgraph_uid=251, symbol_order=251)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 50.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3933 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3933 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3933 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3933 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3934 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3935 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3935 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14353 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3936 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3936 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3936 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3936 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:3936 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:3936 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:3936 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14353 ])) tssmarshal.c:3936 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_CAP_Marshal") [flags 0x1]  <function_decl 0x7fd466124948 TSS_TPM_CAP_Marshal>) [0 TSS_TPM_CAP_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3936 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:3936 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:3936 -1
     (nil))
(code_label 24 23 25 5 1206 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3938 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) tssmarshal.c:3938 -1
     (nil)
 -> 44)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3939 -1
     (nil))
(insn 30 29 31 6 (set (reg:SI 88 [ D.14354 ])
        (mem/j:SI (reg/f:DI 96) [0 source_7(D)->capability+0 S4 A32])) tssmarshal.c:3939 -1
     (nil))
(insn 31 30 32 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3939 -1
     (nil))
(insn 32 31 33 6 (parallel [
            (set (reg/f:DI 89 [ D.14355 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3939 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3939 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3939 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3939 -1
     (nil))
(insn 36 35 37 6 (set (reg:SI 37 r8)
        (reg:SI 88 [ D.14354 ])) tssmarshal.c:3939 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:3939 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:3939 -1
     (nil))
(insn 39 38 40 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:3939 -1
     (nil))
(insn 40 39 41 6 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14355 ])) tssmarshal.c:3939 -1
     (nil))
(call_insn 41 40 42 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_CAPABILITIES_Marshal") [flags 0x1]  <function_decl 0x7fd466148870 TSS_TPMU_CAPABILITIES_Marshal>) [0 TSS_TPMU_CAPABILITIES_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3939 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 42 41 43 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:3939 -1
     (nil))
(insn 43 42 44 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:3939 -1
     (nil))
(code_label 44 43 45 7 1207 "" [1 uses])
(note 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 49 7 (set (reg:SI 90 [ D.14356 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3941 -1
     (nil))
(insn 49 46 53 7 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14356 ])) tssmarshal.c:3941 -1
     (nil))
(insn 53 49 54 7 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:3942 -1
     (nil))
(insn 54 53 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:3942 -1
     (nil))

;; Function TSS_TPMS_CLOCK_INFO_Marshal (TSS_TPMS_CLOCK_INFO_Marshal, funcdef_no=252, decl_uid=5117, cgraph_uid=252, symbol_order=252)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3948 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3948 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3948 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3948 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3949 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3950 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3950 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14357 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3951 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3951 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3951 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3951 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:3951 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:3951 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:3951 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14357 ])) tssmarshal.c:3951 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT64_Marshal") [flags 0x1]  <function_decl 0x7fd46611cd80 TSS_UINT64_Marshal>) [0 TSS_UINT64_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3951 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:3951 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:3951 -1
     (nil))
(code_label 24 23 25 5 1210 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3953 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:3953 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3954 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14358 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3954 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3954 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3954 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3954 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:3954 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:3954 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:3954 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14358 ])) tssmarshal.c:3954 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3954 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:3954 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:3954 -1
     (nil))
(code_label 41 40 42 7 1211 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3956 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:3956 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3957 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14358 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3957 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 12 [0xc]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3957 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3957 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3957 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:3957 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:3957 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:3957 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14358 ])) tssmarshal.c:3957 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3957 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:3957 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:3957 -1
     (nil))
(code_label 58 57 59 9 1212 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3959 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:3959 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3960 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.14359 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3960 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 16 [0x10]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3960 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3960 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3960 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:3960 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:3960 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:3960 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14359 ])) tssmarshal.c:3960 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_YES_NO_Marshal") [flags 0x1]  <function_decl 0x7fd46612c288 TSS_TPMI_YES_NO_Marshal>) [0 TSS_TPMI_YES_NO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3960 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:3960 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:3960 -1
     (nil))
(code_label 75 74 76 11 1213 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.14360 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3962 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14360 ])) tssmarshal.c:3962 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:3963 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:3963 -1
     (nil))

;; Function TSS_TPMS_TIME_INFO_Marshal (TSS_TPMS_TIME_INFO_Marshal, funcdef_no=253, decl_uid=5122, cgraph_uid=253, symbol_order=253)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3969 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3969 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3969 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3969 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3970 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3971 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3971 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14361 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3972 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3972 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3972 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3972 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:3972 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:3972 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:3972 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14361 ])) tssmarshal.c:3972 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT64_Marshal") [flags 0x1]  <function_decl 0x7fd46611cd80 TSS_UINT64_Marshal>) [0 TSS_UINT64_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3972 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:3972 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:3972 -1
     (nil))
(code_label 24 23 25 5 1216 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3974 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:3974 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3975 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14362 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3975 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3975 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3975 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3975 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:3975 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:3975 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:3975 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14362 ])) tssmarshal.c:3975 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_CLOCK_INFO_Marshal") [flags 0x1]  <function_decl 0x7fd466148a20 TSS_TPMS_CLOCK_INFO_Marshal>) [0 TSS_TPMS_CLOCK_INFO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3975 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:3975 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:3975 -1
     (nil))
(code_label 41 40 42 7 1217 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.14363 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3977 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14363 ])) tssmarshal.c:3977 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:3978 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:3978 -1
     (nil))

;; Function TSS_TPMS_TIME_ATTEST_INFO_Marshal (TSS_TPMS_TIME_ATTEST_INFO_Marshal, funcdef_no=254, decl_uid=5127, cgraph_uid=254, symbol_order=254)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3984 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3984 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3984 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3984 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:3985 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3986 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:3986 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14364 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3987 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3987 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3987 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3987 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:3987 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:3987 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:3987 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14364 ])) tssmarshal.c:3987 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_TIME_INFO_Marshal") [flags 0x1]  <function_decl 0x7fd466148af8 TSS_TPMS_TIME_INFO_Marshal>) [0 TSS_TPMS_TIME_INFO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3987 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:3987 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:3987 -1
     (nil))
(code_label 24 23 25 5 1220 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:3989 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:3989 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:3990 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14365 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:3990 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 32 [0x20]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:3990 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:3990 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:3990 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:3990 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:3990 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:3990 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14365 ])) tssmarshal.c:3990 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT64_Marshal") [flags 0x1]  <function_decl 0x7fd46611cd80 TSS_UINT64_Marshal>) [0 TSS_UINT64_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:3990 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:3990 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:3990 -1
     (nil))
(code_label 41 40 42 7 1221 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.14366 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:3992 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14366 ])) tssmarshal.c:3992 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:3993 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:3993 -1
     (nil))

;; Function TSS_TPMS_CERTIFY_INFO_Marshal (TSS_TPMS_CERTIFY_INFO_Marshal, funcdef_no=255, decl_uid=5132, cgraph_uid=255, symbol_order=255)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:3999 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:3999 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:3999 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:3999 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4000 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4001 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4001 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14367 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4002 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4002 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4002 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4002 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:4002 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:4002 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:4002 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14367 ])) tssmarshal.c:4002 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NAME_Marshal") [flags 0x1]  <function_decl 0x7fd46613e6c0 TSS_TPM2B_NAME_Marshal>) [0 TSS_TPM2B_NAME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4002 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:4002 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:4002 -1
     (nil))
(code_label 24 23 25 5 1224 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4004 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:4004 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4005 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14367 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 134 [0x86])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4005 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 134 [0x86]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4005 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4005 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4005 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:4005 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:4005 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:4005 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14367 ])) tssmarshal.c:4005 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NAME_Marshal") [flags 0x1]  <function_decl 0x7fd46613e6c0 TSS_TPM2B_NAME_Marshal>) [0 TSS_TPM2B_NAME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4005 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:4005 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:4005 -1
     (nil))
(code_label 41 40 42 7 1225 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.14368 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4007 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14368 ])) tssmarshal.c:4007 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:4008 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:4008 -1
     (nil))

;; Function TSS_TPMS_QUOTE_INFO_Marshal (TSS_TPMS_QUOTE_INFO_Marshal, funcdef_no=256, decl_uid=5137, cgraph_uid=256, symbol_order=256)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4014 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4014 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4014 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4014 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4015 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4016 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4016 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14369 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4017 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4017 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4017 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4017 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:4017 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:4017 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:4017 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14369 ])) tssmarshal.c:4017 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_PCR_SELECTION_Marshal") [flags 0x1]  <function_decl 0x7fd466148438 TSS_TPML_PCR_SELECTION_Marshal>) [0 TSS_TPML_PCR_SELECTION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4017 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:4017 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:4017 -1
     (nil))
(code_label 24 23 25 5 1228 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4019 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:4019 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4020 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14370 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4020 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 24 [0x18]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4020 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4020 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4020 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:4020 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:4020 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:4020 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14370 ])) tssmarshal.c:4020 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4020 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:4020 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:4020 -1
     (nil))
(code_label 41 40 42 7 1229 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.14371 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4022 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14371 ])) tssmarshal.c:4022 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:4023 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:4023 -1
     (nil))

;; Function TSS_TPMS_COMMAND_AUDIT_INFO_Marshal (TSS_TPMS_COMMAND_AUDIT_INFO_Marshal, funcdef_no=257, decl_uid=5142, cgraph_uid=257, symbol_order=257)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4029 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4029 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4029 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4029 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4030 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4031 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4031 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14372 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4032 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4032 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4032 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4032 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:4032 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:4032 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:4032 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14372 ])) tssmarshal.c:4032 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT64_Marshal") [flags 0x1]  <function_decl 0x7fd46611cd80 TSS_UINT64_Marshal>) [0 TSS_UINT64_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4032 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:4032 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:4032 -1
     (nil))
(code_label 24 23 25 5 1232 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4034 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:4034 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4035 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14373 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4035 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4035 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4035 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4035 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:4035 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:4035 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:4035 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14373 ])) tssmarshal.c:4035 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ALG_ID_Marshal") [flags 0x1]  <function_decl 0x7fd466124288 TSS_TPM_ALG_ID_Marshal>) [0 TSS_TPM_ALG_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4035 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:4035 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:4035 -1
     (nil))
(code_label 41 40 42 7 1233 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4037 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:4037 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4038 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14374 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 10 [0xa])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4038 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 10 [0xa]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4038 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4038 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4038 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:4038 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:4038 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:4038 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14374 ])) tssmarshal.c:4038 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4038 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:4038 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:4038 -1
     (nil))
(code_label 58 57 59 9 1234 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4040 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:4040 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4041 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.14374 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 140 [0x8c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4041 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 140 [0x8c]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4041 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4041 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4041 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:4041 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:4041 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:4041 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14374 ])) tssmarshal.c:4041 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4041 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:4041 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:4041 -1
     (nil))
(code_label 75 74 76 11 1235 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.14375 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4043 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14375 ])) tssmarshal.c:4043 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:4044 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:4044 -1
     (nil))

;; Function TSS_TPMS_SESSION_AUDIT_INFO_Marshal (TSS_TPMS_SESSION_AUDIT_INFO_Marshal, funcdef_no=258, decl_uid=5147, cgraph_uid=258, symbol_order=258)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4050 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4050 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4050 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4050 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4051 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4052 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4052 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14376 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4053 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4053 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4053 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4053 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:4053 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:4053 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:4053 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14376 ])) tssmarshal.c:4053 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_YES_NO_Marshal") [flags 0x1]  <function_decl 0x7fd46612c288 TSS_TPMI_YES_NO_Marshal>) [0 TSS_TPMI_YES_NO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4053 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:4053 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:4053 -1
     (nil))
(code_label 24 23 25 5 1238 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4055 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:4055 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4056 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14377 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4056 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4056 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4056 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4056 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:4056 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:4056 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:4056 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14377 ])) tssmarshal.c:4056 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4056 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:4056 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:4056 -1
     (nil))
(code_label 41 40 42 7 1239 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.14378 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4058 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14378 ])) tssmarshal.c:4058 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:4059 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:4059 -1
     (nil))

;; Function TSS_TPMS_CREATION_INFO_Marshal (TSS_TPMS_CREATION_INFO_Marshal, funcdef_no=259, decl_uid=5152, cgraph_uid=259, symbol_order=259)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4065 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4065 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4065 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4065 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4066 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4067 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4067 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14379 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4068 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4068 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4068 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4068 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:4068 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:4068 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:4068 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14379 ])) tssmarshal.c:4068 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NAME_Marshal") [flags 0x1]  <function_decl 0x7fd46613e6c0 TSS_TPM2B_NAME_Marshal>) [0 TSS_TPM2B_NAME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4068 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:4068 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:4068 -1
     (nil))
(code_label 24 23 25 5 1242 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4070 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:4070 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4071 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14380 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 134 [0x86])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4071 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 134 [0x86]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4071 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4071 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4071 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:4071 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:4071 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:4071 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14380 ])) tssmarshal.c:4071 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4071 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:4071 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:4071 -1
     (nil))
(code_label 41 40 42 7 1243 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.14381 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4073 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14381 ])) tssmarshal.c:4073 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:4074 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:4074 -1
     (nil))

;; Function TSS_TPMS_NV_CERTIFY_INFO_Marshal (TSS_TPMS_NV_CERTIFY_INFO_Marshal, funcdef_no=260, decl_uid=5157, cgraph_uid=260, symbol_order=260)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4080 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4080 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4080 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4080 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4081 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4082 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4082 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14382 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4083 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4083 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4083 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4083 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:4083 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:4083 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:4083 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14382 ])) tssmarshal.c:4083 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NAME_Marshal") [flags 0x1]  <function_decl 0x7fd46613e6c0 TSS_TPM2B_NAME_Marshal>) [0 TSS_TPM2B_NAME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4083 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:4083 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:4083 -1
     (nil))
(code_label 24 23 25 5 1246 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4085 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:4085 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4086 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14383 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 134 [0x86])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4086 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 134 [0x86]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4086 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4086 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4086 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:4086 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:4086 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:4086 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14383 ])) tssmarshal.c:4086 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4086 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:4086 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:4086 -1
     (nil))
(code_label 41 40 42 7 1247 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4088 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:4088 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4089 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14384 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 136 [0x88])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4089 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 136 [0x88]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4089 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4089 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4089 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:4089 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:4089 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:4089 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14384 ])) tssmarshal.c:4089 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_MAX_NV_BUFFER_Marshal") [flags 0x1]  <function_decl 0x7fd46613e438 TSS_TPM2B_MAX_NV_BUFFER_Marshal>) [0 TSS_TPM2B_MAX_NV_BUFFER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4089 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:4089 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:4089 -1
     (nil))
(code_label 58 57 59 9 1248 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.14385 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4091 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14385 ])) tssmarshal.c:4091 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:4092 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:4092 -1
     (nil))

;; Function TSS_TPMI_ST_ATTEST_Marshal (TSS_TPMI_ST_ATTEST_Marshal, funcdef_no=261, decl_uid=5162, cgraph_uid=261, symbol_order=261)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4098 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4098 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4098 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4098 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4099 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4100 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4100 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4101 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4101 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4101 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4101 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4101 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4101 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4101 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4101 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ST_Marshal") [flags 0x1]  <function_decl 0x7fd4661246c0 TSS_TPM_ST_Marshal>) [0 TSS_TPM_ST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4101 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4101 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4101 -1
     (nil))
(code_label 24 23 25 5 1251 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14386 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4103 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14386 ])) tssmarshal.c:4103 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4104 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4104 -1
     (nil))

;; Function TSS_TPMU_ATTEST_Marshal (TSS_TPMU_ATTEST_Marshal, funcdef_no=262, decl_uid=5168, cgraph_uid=262, symbol_order=262)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18

;; Generating RTL for gimple basic block 19

;; Generating RTL for gimple basic block 20

;; Generating RTL for gimple basic block 21

;; Generating RTL for gimple basic block 22

;; Generating RTL for gimple basic block 23

;; Generating RTL for gimple basic block 24

;; Generating RTL for gimple basic block 25

;; Generating RTL for gimple basic block 26


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 5->7 redirected to 27
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.
Edge 8->10 redirected to 27
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Edge 11->13 redirected to 27
Merging block 13 into block 12...
Merged blocks 12 and 13.
Merged 12 and 13 without moving.
Edge 14->16 redirected to 27
Merging block 16 into block 15...
Merged blocks 15 and 16.
Merged 15 and 16 without moving.
Edge 17->19 redirected to 27
Merging block 19 into block 18...
Merged blocks 18 and 19.
Merged 18 and 19 without moving.
Edge 20->22 redirected to 27
Merging block 22 into block 21...
Merged blocks 21 and 22.
Merged 21 and 22 without moving.
Edge 23->25 redirected to 27
Merging block 25 into block 24...
Merged blocks 24 and 25.
Merged 24 and 25 without moving.
Merging block 28 into block 27...
Merged blocks 27 and 28.
Merged 27 and 28 without moving.
Removing jump 175.
Merging block 29 into block 27...
Merged blocks 27 and 29.
Merged 27 and 29 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4110 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4110 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4110 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4110 -1
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])
        (reg:SI 37 r8 [ selector ])) tssmarshal.c:4110 -1
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4111 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 97)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])) tssmarshal.c:4112 -1
     (nil))
(insn 12 11 13 2 (parallel [
            (set (reg:SI 96)
                (plus:SI (reg:SI 97)
                    (const_int -32788 [0xffffffffffff7fec])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4112 -1
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])
            (const_int -32788 [0xffffffffffff7fec]))
        (nil)))
(insn 13 12 14 2 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 96)
            (const_int 6 [0x6]))) tssmarshal.c:4112 -1
     (nil))
(jump_insn 14 13 181 2 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 166)
            (pc))) tssmarshal.c:4112 -1
     (nil)
 -> 166)
(note 181 14 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 15 181 16 4 (set (reg:DI 98)
        (zero_extend:DI (reg:SI 96))) tssmarshal.c:4112 -1
     (nil))
(insn 16 15 17 4 (parallel [
            (set (reg:DI 99)
                (ashift:DI (reg:DI 98)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4112 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 100)
        (label_ref:DI 23)) tssmarshal.c:4112 -1
     (insn_list:REG_LABEL_OPERAND 23 (nil)))
(insn 18 17 19 4 (set (reg:SI 101)
        (mem/u/c:SI (plus:DI (reg:DI 99)
                (reg:DI 100)) [0  S4 A8])) tssmarshal.c:4112 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 102)
        (sign_extend:DI (reg:SI 101))) tssmarshal.c:4112 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 104)
        (label_ref:DI 23)) tssmarshal.c:4112 -1
     (insn_list:REG_LABEL_OPERAND 23 (nil)))
(insn 21 20 22 4 (parallel [
            (set (reg:DI 103)
                (plus:DI (reg:DI 102)
                    (reg:DI 104)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4112 -1
     (nil))
(jump_insn 22 21 23 4 (parallel [
            (set (pc)
                (reg:DI 103))
            (use (label_ref 23))
        ]) tssmarshal.c:4112 -1
     (nil)
 -> 23)
(code_label 23 22 24 1256 "" [3 uses])
(jump_table_data 24 23 25 (addr_diff_vec:SI (label_ref:DI 23)
         [
            (label_ref:DI 146)
            (label_ref:DI 86)
            (label_ref:DI 106)
            (label_ref:DI 26)
            (label_ref:DI 66)
            (label_ref:DI 126)
            (label_ref:DI 46)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 25 24 26)
(code_label 26 25 27 5 1259 "" [1 uses])
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4114 -1
     (nil))
(jump_insn 29 28 30 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 169)
            (pc))) tssmarshal.c:4114 612 {*jcc_1}
     (nil)
 -> 169)
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg/f:DI 87 [ D.14387 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4115 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4115 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4115 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4115 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 2 cx)
        (reg:DI 105)) tssmarshal.c:4115 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 1 dx)
        (reg:DI 106)) tssmarshal.c:4115 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 4 si)
        (reg:DI 107)) tssmarshal.c:4115 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14387 ])) tssmarshal.c:4115 -1
     (nil))
(call_insn 39 38 40 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_CERTIFY_INFO_Marshal") [flags 0x1]  <function_decl 0x7fd466148ca8 TSS_TPMS_CERTIFY_INFO_Marshal>) [0 TSS_TPMS_CERTIFY_INFO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4115 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 40 39 41 6 (set (reg:SI 108)
        (reg:SI 0 ax)) tssmarshal.c:4115 -1
     (nil))
(insn 41 40 44 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 108)) tssmarshal.c:4115 -1
     (nil))
(jump_insn 44 41 45 6 (set (pc)
        (label_ref 169)) tssmarshal.c:4117 -1
     (nil)
 -> 169)
(barrier 45 44 46)
(code_label 46 45 47 8 1262 "" [1 uses])
(note 47 46 48 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4119 -1
     (nil))
(jump_insn 49 48 50 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 169)
            (pc))) tssmarshal.c:4119 612 {*jcc_1}
     (nil)
 -> 169)
(note 50 49 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 52 9 (set (reg/f:DI 88 [ D.14388 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4120 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4120 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4120 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4120 -1
     (nil))
(insn 55 54 56 9 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:4120 -1
     (nil))
(insn 56 55 57 9 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:4120 -1
     (nil))
(insn 57 56 58 9 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:4120 -1
     (nil))
(insn 58 57 59 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14388 ])) tssmarshal.c:4120 -1
     (nil))
(call_insn 59 58 60 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_CREATION_INFO_Marshal") [flags 0x1]  <function_decl 0x7fd4661530d8 TSS_TPMS_CREATION_INFO_Marshal>) [0 TSS_TPMS_CREATION_INFO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4120 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 60 59 61 9 (set (reg:SI 112)
        (reg:SI 0 ax)) tssmarshal.c:4120 -1
     (nil))
(insn 61 60 64 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 112)) tssmarshal.c:4120 -1
     (nil))
(jump_insn 64 61 65 9 (set (pc)
        (label_ref 169)) tssmarshal.c:4122 -1
     (nil)
 -> 169)
(barrier 65 64 66)
(code_label 66 65 67 11 1260 "" [1 uses])
(note 67 66 68 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4124 -1
     (nil))
(jump_insn 69 68 70 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 169)
            (pc))) tssmarshal.c:4124 612 {*jcc_1}
     (nil)
 -> 169)
(note 70 69 71 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 72 12 (set (reg/f:DI 89 [ D.14389 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4125 -1
     (nil))
(insn 72 71 73 12 (set (reg:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4125 -1
     (nil))
(insn 73 72 74 12 (set (reg:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4125 -1
     (nil))
(insn 74 73 75 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4125 -1
     (nil))
(insn 75 74 76 12 (set (reg:DI 2 cx)
        (reg:DI 113)) tssmarshal.c:4125 -1
     (nil))
(insn 76 75 77 12 (set (reg:DI 1 dx)
        (reg:DI 114)) tssmarshal.c:4125 -1
     (nil))
(insn 77 76 78 12 (set (reg:DI 4 si)
        (reg:DI 115)) tssmarshal.c:4125 -1
     (nil))
(insn 78 77 79 12 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14389 ])) tssmarshal.c:4125 -1
     (nil))
(call_insn 79 78 80 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_QUOTE_INFO_Marshal") [flags 0x1]  <function_decl 0x7fd466148d80 TSS_TPMS_QUOTE_INFO_Marshal>) [0 TSS_TPMS_QUOTE_INFO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4125 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 80 79 81 12 (set (reg:SI 116)
        (reg:SI 0 ax)) tssmarshal.c:4125 -1
     (nil))
(insn 81 80 84 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 116)) tssmarshal.c:4125 -1
     (nil))
(jump_insn 84 81 85 12 (set (pc)
        (label_ref 169)) tssmarshal.c:4127 -1
     (nil)
 -> 169)
(barrier 85 84 86)
(code_label 86 85 87 14 1257 "" [1 uses])
(note 87 86 88 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4129 -1
     (nil))
(jump_insn 89 88 90 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 169)
            (pc))) tssmarshal.c:4129 612 {*jcc_1}
     (nil)
 -> 169)
(note 90 89 91 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 15 (set (reg/f:DI 90 [ D.14390 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4130 -1
     (nil))
(insn 92 91 93 15 (set (reg:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4130 -1
     (nil))
(insn 93 92 94 15 (set (reg:DI 118)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4130 -1
     (nil))
(insn 94 93 95 15 (set (reg:DI 119)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4130 -1
     (nil))
(insn 95 94 96 15 (set (reg:DI 2 cx)
        (reg:DI 117)) tssmarshal.c:4130 -1
     (nil))
(insn 96 95 97 15 (set (reg:DI 1 dx)
        (reg:DI 118)) tssmarshal.c:4130 -1
     (nil))
(insn 97 96 98 15 (set (reg:DI 4 si)
        (reg:DI 119)) tssmarshal.c:4130 -1
     (nil))
(insn 98 97 99 15 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14390 ])) tssmarshal.c:4130 -1
     (nil))
(call_insn 99 98 100 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_COMMAND_AUDIT_INFO_Marshal") [flags 0x1]  <function_decl 0x7fd466148e58 TSS_TPMS_COMMAND_AUDIT_INFO_Marshal>) [0 TSS_TPMS_COMMAND_AUDIT_INFO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4130 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 100 99 101 15 (set (reg:SI 120)
        (reg:SI 0 ax)) tssmarshal.c:4130 -1
     (nil))
(insn 101 100 104 15 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 120)) tssmarshal.c:4130 -1
     (nil))
(jump_insn 104 101 105 15 (set (pc)
        (label_ref 169)) tssmarshal.c:4132 -1
     (nil)
 -> 169)
(barrier 105 104 106)
(code_label 106 105 107 17 1258 "" [1 uses])
(note 107 106 108 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 108 107 109 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4134 -1
     (nil))
(jump_insn 109 108 110 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 169)
            (pc))) tssmarshal.c:4134 612 {*jcc_1}
     (nil)
 -> 169)
(note 110 109 111 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 18 (set (reg/f:DI 91 [ D.14391 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4135 -1
     (nil))
(insn 112 111 113 18 (set (reg:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4135 -1
     (nil))
(insn 113 112 114 18 (set (reg:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4135 -1
     (nil))
(insn 114 113 115 18 (set (reg:DI 123)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4135 -1
     (nil))
(insn 115 114 116 18 (set (reg:DI 2 cx)
        (reg:DI 121)) tssmarshal.c:4135 -1
     (nil))
(insn 116 115 117 18 (set (reg:DI 1 dx)
        (reg:DI 122)) tssmarshal.c:4135 -1
     (nil))
(insn 117 116 118 18 (set (reg:DI 4 si)
        (reg:DI 123)) tssmarshal.c:4135 -1
     (nil))
(insn 118 117 119 18 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.14391 ])) tssmarshal.c:4135 -1
     (nil))
(call_insn 119 118 120 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SESSION_AUDIT_INFO_Marshal") [flags 0x1]  <function_decl 0x7fd466153000 TSS_TPMS_SESSION_AUDIT_INFO_Marshal>) [0 TSS_TPMS_SESSION_AUDIT_INFO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4135 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 120 119 121 18 (set (reg:SI 124)
        (reg:SI 0 ax)) tssmarshal.c:4135 -1
     (nil))
(insn 121 120 124 18 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 124)) tssmarshal.c:4135 -1
     (nil))
(jump_insn 124 121 125 18 (set (pc)
        (label_ref 169)) tssmarshal.c:4137 -1
     (nil)
 -> 169)
(barrier 125 124 126)
(code_label 126 125 127 20 1261 "" [1 uses])
(note 127 126 128 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 128 127 129 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4139 -1
     (nil))
(jump_insn 129 128 130 20 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 169)
            (pc))) tssmarshal.c:4139 612 {*jcc_1}
     (nil)
 -> 169)
(note 130 129 131 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 131 130 132 21 (set (reg/f:DI 92 [ D.14392 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4140 -1
     (nil))
(insn 132 131 133 21 (set (reg:DI 125)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4140 -1
     (nil))
(insn 133 132 134 21 (set (reg:DI 126)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4140 -1
     (nil))
(insn 134 133 135 21 (set (reg:DI 127)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4140 -1
     (nil))
(insn 135 134 136 21 (set (reg:DI 2 cx)
        (reg:DI 125)) tssmarshal.c:4140 -1
     (nil))
(insn 136 135 137 21 (set (reg:DI 1 dx)
        (reg:DI 126)) tssmarshal.c:4140 -1
     (nil))
(insn 137 136 138 21 (set (reg:DI 4 si)
        (reg:DI 127)) tssmarshal.c:4140 -1
     (nil))
(insn 138 137 139 21 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.14392 ])) tssmarshal.c:4140 -1
     (nil))
(call_insn 139 138 140 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_TIME_ATTEST_INFO_Marshal") [flags 0x1]  <function_decl 0x7fd466148bd0 TSS_TPMS_TIME_ATTEST_INFO_Marshal>) [0 TSS_TPMS_TIME_ATTEST_INFO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4140 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 140 139 141 21 (set (reg:SI 128)
        (reg:SI 0 ax)) tssmarshal.c:4140 -1
     (nil))
(insn 141 140 144 21 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 128)) tssmarshal.c:4140 -1
     (nil))
(jump_insn 144 141 145 21 (set (pc)
        (label_ref 169)) tssmarshal.c:4142 -1
     (nil)
 -> 169)
(barrier 145 144 146)
(code_label 146 145 147 23 1255 "" [1 uses])
(note 147 146 148 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 148 147 149 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4144 -1
     (nil))
(jump_insn 149 148 150 23 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 169)
            (pc))) tssmarshal.c:4144 612 {*jcc_1}
     (nil)
 -> 169)
(note 150 149 151 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 151 150 152 24 (set (reg/f:DI 93 [ D.14393 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4145 -1
     (nil))
(insn 152 151 153 24 (set (reg:DI 129)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4145 -1
     (nil))
(insn 153 152 154 24 (set (reg:DI 130)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4145 -1
     (nil))
(insn 154 153 155 24 (set (reg:DI 131)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4145 -1
     (nil))
(insn 155 154 156 24 (set (reg:DI 2 cx)
        (reg:DI 129)) tssmarshal.c:4145 -1
     (nil))
(insn 156 155 157 24 (set (reg:DI 1 dx)
        (reg:DI 130)) tssmarshal.c:4145 -1
     (nil))
(insn 157 156 158 24 (set (reg:DI 4 si)
        (reg:DI 131)) tssmarshal.c:4145 -1
     (nil))
(insn 158 157 159 24 (set (reg:DI 5 di)
        (reg/f:DI 93 [ D.14393 ])) tssmarshal.c:4145 -1
     (nil))
(call_insn 159 158 160 24 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_NV_CERTIFY_INFO_Marshal") [flags 0x1]  <function_decl 0x7fd4661531b0 TSS_TPMS_NV_CERTIFY_INFO_Marshal>) [0 TSS_TPMS_NV_CERTIFY_INFO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4145 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 160 159 161 24 (set (reg:SI 132)
        (reg:SI 0 ax)) tssmarshal.c:4145 -1
     (nil))
(insn 161 160 164 24 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 132)) tssmarshal.c:4145 -1
     (nil))
(jump_insn 164 161 165 24 (set (pc)
        (label_ref 169)) tssmarshal.c:4147 -1
     (nil)
 -> 169)
(barrier 165 164 166)
(code_label 166 165 167 26 1254 "" [1 uses])
(note 167 166 168 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 168 167 169 26 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 152 [0x98])) tssmarshal.c:4149 -1
     (nil))
(code_label 169 168 170 27 1264 "" [14 uses])
(note 170 169 171 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 171 170 174 27 (set (reg:SI 94 [ D.14394 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4151 -1
     (nil))
(insn 174 171 178 27 (set (reg:SI 95 [ <retval> ])
        (reg:SI 94 [ D.14394 ])) tssmarshal.c:4151 -1
     (nil))
(insn 178 174 179 27 (set (reg/i:SI 0 ax)
        (reg:SI 95 [ <retval> ])) tssmarshal.c:4152 -1
     (nil))
(insn 179 178 0 27 (use (reg/i:SI 0 ax)) tssmarshal.c:4152 -1
     (nil))

;; Function TSS_TPMS_ATTEST_Marshal (TSS_TPMS_ATTEST_Marshal, funcdef_no=263, decl_uid=5173, cgraph_uid=263, symbol_order=263)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 18 into block 17...
Merged blocks 17 and 18.
Merged 17 and 18 without moving.
Removing jump 136.
Merging block 19 into block 17...
Merged blocks 17 and 19.
Merged 17 and 19 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4158 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4158 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4158 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4158 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4159 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4160 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4160 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14395 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4161 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4161 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4161 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4161 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:4161 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:4161 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:4161 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14395 ])) tssmarshal.c:4161 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_GENERATED_Marshal") [flags 0x1]  <function_decl 0x7fd4661241b0 TSS_TPM_GENERATED_Marshal>) [0 TSS_TPM_GENERATED_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4161 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:4161 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:4161 -1
     (nil))
(code_label 24 23 25 5 1280 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4163 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:4163 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4164 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14396 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4164 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4164 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4164 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4164 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:4164 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:4164 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:4164 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14396 ])) tssmarshal.c:4164 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ST_ATTEST_Marshal") [flags 0x1]  <function_decl 0x7fd466153288 TSS_TPMI_ST_ATTEST_Marshal>) [0 TSS_TPMI_ST_ATTEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4164 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:4164 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:4164 -1
     (nil))
(code_label 41 40 42 7 1281 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4166 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:4166 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4167 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14397 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4167 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 6 [0x6]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4167 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4167 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4167 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:4167 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:4167 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:4167 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14397 ])) tssmarshal.c:4167 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NAME_Marshal") [flags 0x1]  <function_decl 0x7fd46613e6c0 TSS_TPM2B_NAME_Marshal>) [0 TSS_TPM2B_NAME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4167 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:4167 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:4167 -1
     (nil))
(code_label 58 57 59 9 1282 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4169 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:4169 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4170 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.14398 ])
                (plus:DI (reg/f:DI 112)
                    (const_int 140 [0x8c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4170 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 140 [0x8c]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4170 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4170 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4170 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 113)) tssmarshal.c:4170 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 114)) tssmarshal.c:4170 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 115)) tssmarshal.c:4170 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14398 ])) tssmarshal.c:4170 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466137e58 TSS_TPM2B_DATA_Marshal>) [0 TSS_TPM2B_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4170 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 116)
        (reg:SI 0 ax)) tssmarshal.c:4170 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 116)) tssmarshal.c:4170 -1
     (nil))
(code_label 75 74 76 11 1283 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4172 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:4172 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4173 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.14399 ])
                (plus:DI (reg/f:DI 117)
                    (const_int 272 [0x110])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4173 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 272 [0x110]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 118)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4173 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 119)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4173 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 120)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4173 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 118)) tssmarshal.c:4173 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 119)) tssmarshal.c:4173 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 120)) tssmarshal.c:4173 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.14399 ])) tssmarshal.c:4173 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_CLOCK_INFO_Marshal") [flags 0x1]  <function_decl 0x7fd466148a20 TSS_TPMS_CLOCK_INFO_Marshal>) [0 TSS_TPMS_CLOCK_INFO_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4173 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 121)
        (reg:SI 0 ax)) tssmarshal.c:4173 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 121)) tssmarshal.c:4173 -1
     (nil))
(code_label 92 91 93 13 1284 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4175 -1
     (nil))
(jump_insn 95 94 96 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 109)
            (pc))) tssmarshal.c:4175 -1
     (nil)
 -> 109)
(note 96 95 97 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 14 (set (reg/f:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4176 -1
     (nil))
(insn 98 97 99 14 (parallel [
            (set (reg/f:DI 92 [ D.14400 ])
                (plus:DI (reg/f:DI 122)
                    (const_int 296 [0x128])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4176 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 296 [0x128]))
        (nil)))
(insn 99 98 100 14 (set (reg:DI 123)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4176 -1
     (nil))
(insn 100 99 101 14 (set (reg:DI 124)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4176 -1
     (nil))
(insn 101 100 102 14 (set (reg:DI 125)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4176 -1
     (nil))
(insn 102 101 103 14 (set (reg:DI 2 cx)
        (reg:DI 123)) tssmarshal.c:4176 -1
     (nil))
(insn 103 102 104 14 (set (reg:DI 1 dx)
        (reg:DI 124)) tssmarshal.c:4176 -1
     (nil))
(insn 104 103 105 14 (set (reg:DI 4 si)
        (reg:DI 125)) tssmarshal.c:4176 -1
     (nil))
(insn 105 104 106 14 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.14400 ])) tssmarshal.c:4176 -1
     (nil))
(call_insn 106 105 107 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT64_Marshal") [flags 0x1]  <function_decl 0x7fd46611cd80 TSS_UINT64_Marshal>) [0 TSS_UINT64_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4176 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 107 106 108 14 (set (reg:SI 126)
        (reg:SI 0 ax)) tssmarshal.c:4176 -1
     (nil))
(insn 108 107 109 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 126)) tssmarshal.c:4176 -1
     (nil))
(code_label 109 108 110 15 1285 "" [1 uses])
(note 110 109 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4178 -1
     (nil))
(jump_insn 112 111 113 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 130)
            (pc))) tssmarshal.c:4178 -1
     (nil)
 -> 130)
(note 113 112 114 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 115 16 (set (reg/f:DI 127)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4179 -1
     (nil))
(insn 115 114 116 16 (set (reg:HI 93 [ D.14401 ])
        (mem/j:HI (plus:DI (reg/f:DI 127)
                (const_int 4 [0x4])) [0 source_17(D)->type+0 S2 A32])) tssmarshal.c:4179 -1
     (nil))
(insn 116 115 117 16 (set (reg:SI 94 [ D.14402 ])
        (zero_extend:SI (reg:HI 93 [ D.14401 ]))) tssmarshal.c:4179 -1
     (nil))
(insn 117 116 118 16 (set (reg/f:DI 128)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4179 -1
     (nil))
(insn 118 117 119 16 (parallel [
            (set (reg/f:DI 95 [ D.14403 ])
                (plus:DI (reg/f:DI 128)
                    (const_int 304 [0x130])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4179 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 304 [0x130]))
        (nil)))
(insn 119 118 120 16 (set (reg:DI 129)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4179 -1
     (nil))
(insn 120 119 121 16 (set (reg:DI 130)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4179 -1
     (nil))
(insn 121 120 122 16 (set (reg:DI 131)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4179 -1
     (nil))
(insn 122 121 123 16 (set (reg:SI 37 r8)
        (reg:SI 94 [ D.14402 ])) tssmarshal.c:4179 -1
     (nil))
(insn 123 122 124 16 (set (reg:DI 2 cx)
        (reg:DI 129)) tssmarshal.c:4179 -1
     (nil))
(insn 124 123 125 16 (set (reg:DI 1 dx)
        (reg:DI 130)) tssmarshal.c:4179 -1
     (nil))
(insn 125 124 126 16 (set (reg:DI 4 si)
        (reg:DI 131)) tssmarshal.c:4179 -1
     (nil))
(insn 126 125 127 16 (set (reg:DI 5 di)
        (reg/f:DI 95 [ D.14403 ])) tssmarshal.c:4179 -1
     (nil))
(call_insn 127 126 128 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_ATTEST_Marshal") [flags 0x1]  <function_decl 0x7fd466153360 TSS_TPMU_ATTEST_Marshal>) [0 TSS_TPMU_ATTEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4179 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 128 127 129 16 (set (reg:SI 132)
        (reg:SI 0 ax)) tssmarshal.c:4179 -1
     (nil))
(insn 129 128 130 16 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 132)) tssmarshal.c:4179 -1
     (nil))
(code_label 130 129 131 17 1286 "" [1 uses])
(note 131 130 132 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 132 131 135 17 (set (reg:SI 96 [ D.14404 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4181 -1
     (nil))
(insn 135 132 139 17 (set (reg:SI 97 [ <retval> ])
        (reg:SI 96 [ D.14404 ])) tssmarshal.c:4181 -1
     (nil))
(insn 139 135 140 17 (set (reg/i:SI 0 ax)
        (reg:SI 97 [ <retval> ])) tssmarshal.c:4182 -1
     (nil))
(insn 140 139 0 17 (use (reg/i:SI 0 ax)) tssmarshal.c:4182 -1
     (nil))

;; Function TSS_TPM2B_ATTEST_Marshal (TSS_TPM2B_ATTEST_Marshal, funcdef_no=264, decl_uid=5178, cgraph_uid=264, symbol_order=264)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4188 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4188 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4188 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4188 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4189 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4190 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4190 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14405 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4191 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4191 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4191 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4191 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:4191 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:4191 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:4191 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14405 ])) tssmarshal.c:4191 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4191 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4191 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4191 -1
     (nil))
(code_label 24 23 25 5 1289 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14406 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4193 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14406 ])) tssmarshal.c:4193 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:4194 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4194 -1
     (nil))

;; Function TSS_TPMS_AUTH_COMMAND_Marshal (TSS_TPMS_AUTH_COMMAND_Marshal, funcdef_no=265, decl_uid=5183, cgraph_uid=265, symbol_order=265)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4200 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4200 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4200 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4200 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4201 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4202 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4202 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14407 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4203 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4203 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4203 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4203 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:4203 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:4203 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:4203 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14407 ])) tssmarshal.c:4203 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_SH_AUTH_SESSION_Marshal") [flags 0x1]  <function_decl 0x7fd46612c6c0 TSS_TPMI_SH_AUTH_SESSION_Marshal>) [0 TSS_TPMI_SH_AUTH_SESSION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4203 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:4203 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:4203 -1
     (nil))
(code_label 24 23 25 5 1292 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4205 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:4205 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4206 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14408 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4206 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4206 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4206 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4206 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:4206 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:4206 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:4206 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14408 ])) tssmarshal.c:4206 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NONCE_Marshal") [flags 0x1]  <function_decl 0x7fd46613e000 TSS_TPM2B_NONCE_Marshal>) [0 TSS_TPM2B_NONCE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4206 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:4206 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:4206 -1
     (nil))
(code_label 41 40 42 7 1293 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4208 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:4208 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4209 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14409 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 134 [0x86])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4209 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 134 [0x86]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4209 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4209 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4209 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:4209 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:4209 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:4209 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14409 ])) tssmarshal.c:4209 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMA_SESSION_Marshal") [flags 0x1]  <function_decl 0x7fd466124e58 TSS_TPMA_SESSION_Marshal>) [0 TSS_TPMA_SESSION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4209 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:4209 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:4209 -1
     (nil))
(code_label 58 57 59 9 1294 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4211 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:4211 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4212 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.14410 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 136 [0x88])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4212 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 136 [0x88]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4212 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4212 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4212 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:4212 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:4212 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:4212 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14410 ])) tssmarshal.c:4212 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd46613e0d8 TSS_TPM2B_AUTH_Marshal>) [0 TSS_TPM2B_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4212 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:4212 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:4212 -1
     (nil))
(code_label 75 74 76 11 1295 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.14411 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4214 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14411 ])) tssmarshal.c:4214 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:4215 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:4215 -1
     (nil))

;; Function TSS_TPMI_AES_KEY_BITS_Marshal (TSS_TPMI_AES_KEY_BITS_Marshal, funcdef_no=266, decl_uid=5188, cgraph_uid=266, symbol_order=266)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4221 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4221 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4221 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4221 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4222 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4223 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4223 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4224 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4224 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4224 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4224 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4224 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4224 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4224 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4224 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_KEY_BITS_Marshal") [flags 0x1]  <function_decl 0x7fd4661240d8 TSS_TPM_KEY_BITS_Marshal>) [0 TSS_TPM_KEY_BITS_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4224 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4224 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4224 -1
     (nil))
(code_label 24 23 25 5 1298 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14412 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4226 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14412 ])) tssmarshal.c:4226 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4227 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4227 -1
     (nil))

;; Function TSS_TPMU_SYM_KEY_BITS_Marshal (TSS_TPMU_SYM_KEY_BITS_Marshal, funcdef_no=267, decl_uid=5194, cgraph_uid=267, symbol_order=267)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12
Purged edges from bb 17


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 4->13 redirected to 15
Forwarding edge 5->6 to 14 failed.
Edge 7->9 redirected to 15
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Edge 10->12 redirected to 15
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
deleting block 13
Removing jump 75.
Merging block 17 into block 16...
Merged blocks 16 and 17.
Merged 16 and 17 without moving.


try_optimize_cfg iteration 2

Forwarding edge 5->6 to 14 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4233 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4233 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4233 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4233 -1
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])
        (reg:SI 37 r8 [ selector ])) tssmarshal.c:4233 -1
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4234 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 91 [ selector ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])) tssmarshal.c:4235 -1
     (nil))
(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 91 [ selector ])
            (const_int 10 [0xa]))) tssmarshal.c:4235 -1
     (nil))
(jump_insn 13 12 81 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 40)
            (pc))) tssmarshal.c:4235 -1
     (nil)
 -> 40)
(note 81 13 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 81 15 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 91 [ selector ])
            (const_int 16 [0x10]))) tssmarshal.c:4235 -1
     (nil))
(jump_insn 15 14 82 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 69)
            (pc))) tssmarshal.c:4235 612 {*jcc_1}
     (nil)
 -> 69)
(note 82 15 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 82 17 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 91 [ selector ])
            (const_int 6 [0x6]))) tssmarshal.c:4235 -1
     (nil))
(jump_insn 17 16 83 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) tssmarshal.c:4235 -1
     (nil)
 -> 20)
(note 83 17 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 18 83 19 6 (set (pc)
        (label_ref 64)) tssmarshal.c:4235 -1
     (nil)
 -> 64)
(barrier 19 18 20)
(code_label 20 19 21 7 1304 "" [1 uses])
(note 21 20 22 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4238 -1
     (nil))
(jump_insn 23 22 24 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 69)
            (pc))) tssmarshal.c:4238 612 {*jcc_1}
     (nil)
 -> 69)
(note 24 23 25 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 8 (set (reg/f:DI 88 [ D.14414 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4239 -1
     (nil))
(insn 26 25 27 8 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4239 -1
     (nil))
(insn 27 26 28 8 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4239 -1
     (nil))
(insn 28 27 29 8 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4239 -1
     (nil))
(insn 29 28 30 8 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:4239 -1
     (nil))
(insn 30 29 31 8 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:4239 -1
     (nil))
(insn 31 30 32 8 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:4239 -1
     (nil))
(insn 32 31 33 8 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14414 ])) tssmarshal.c:4239 -1
     (nil))
(call_insn 33 32 34 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_AES_KEY_BITS_Marshal") [flags 0x1]  <function_decl 0x7fd4661536c0 TSS_TPMI_AES_KEY_BITS_Marshal>) [0 TSS_TPMI_AES_KEY_BITS_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4239 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 34 33 35 8 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:4239 -1
     (nil))
(insn 35 34 38 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:4239 -1
     (nil))
(jump_insn 38 35 39 8 (set (pc)
        (label_ref 69)) tssmarshal.c:4241 -1
     (nil)
 -> 69)
(barrier 39 38 40)
(code_label 40 39 41 10 1302 "" [1 uses])
(note 41 40 42 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4259 -1
     (nil))
(jump_insn 43 42 44 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 69)
            (pc))) tssmarshal.c:4259 612 {*jcc_1}
     (nil)
 -> 69)
(note 44 43 45 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 11 (set (reg/f:DI 89 [ D.14415 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4260 -1
     (nil))
(insn 46 45 47 11 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4260 -1
     (nil))
(insn 47 46 48 11 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4260 -1
     (nil))
(insn 48 47 49 11 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4260 -1
     (nil))
(insn 49 48 50 11 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:4260 -1
     (nil))
(insn 50 49 51 11 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:4260 -1
     (nil))
(insn 51 50 52 11 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:4260 -1
     (nil))
(insn 52 51 53 11 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14415 ])) tssmarshal.c:4260 -1
     (nil))
(call_insn 53 52 54 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4260 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 54 53 55 11 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:4260 -1
     (nil))
(insn 55 54 58 11 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:4260 -1
     (nil))
(jump_insn 58 55 59 11 (set (pc)
        (label_ref 69)) tssmarshal.c:4262 -1
     (nil)
 -> 69)
(barrier 59 58 64)
(code_label 64 59 65 14 1301 "" [1 uses])
(note 65 64 66 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 14 (set (reg:SI 87 [ D.14413 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4267 -1
     (nil))
(jump_insn 67 66 68 14 (set (pc)
        (label_ref 72)) tssmarshal.c:4267 -1
     (nil)
 -> 72)
(barrier 68 67 69)
(code_label 69 68 70 15 1306 "" [5 uses])
(note 70 69 71 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 72 15 (set (reg:SI 87 [ D.14413 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4269 -1
     (nil))
(code_label 72 71 73 16 1308 "" [1 uses])
(note 73 72 74 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 78 16 (set (reg:SI 90 [ <retval> ])
        (reg:SI 87 [ D.14413 ])) -1
     (nil))
(insn 78 74 79 16 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:4270 -1
     (nil))
(insn 79 78 0 16 (use (reg/i:SI 0 ax)) tssmarshal.c:4270 -1
     (nil))

;; Function TSS_TPMU_SYM_MODE_Marshal (TSS_TPMU_SYM_MODE_Marshal, funcdef_no=268, decl_uid=5200, cgraph_uid=268, symbol_order=268)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9
Purged edges from bb 14


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 2->10 redirected to 12
Edge 4->10 redirected to 12
Forwarding edge 5->6 to 11 failed.
Edge 7->9 redirected to 12
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
deleting block 10
Merging block 13 into block 12...
Merged blocks 12 and 13.
Merged 12 and 13 without moving.
Removing jump 53.
Merging block 14 into block 12...
Merged blocks 12 and 14.
Merged 12 and 14 without moving.


try_optimize_cfg iteration 2

Forwarding edge 5->6 to 11 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4276 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4276 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4276 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4276 -1
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])
        (reg:SI 37 r8 [ selector ])) tssmarshal.c:4276 -1
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4277 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 90 [ selector ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])) tssmarshal.c:4278 -1
     (nil))
(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 90 [ selector ])
            (const_int 10 [0xa]))) tssmarshal.c:4278 -1
     (nil))
(jump_insn 13 12 59 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 47)
            (pc))) tssmarshal.c:4278 612 {*jcc_1}
     (nil)
 -> 47)
(note 59 13 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 59 15 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 90 [ selector ])
            (const_int 16 [0x10]))) tssmarshal.c:4278 -1
     (nil))
(jump_insn 15 14 60 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 47)
            (pc))) tssmarshal.c:4278 612 {*jcc_1}
     (nil)
 -> 47)
(note 60 15 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 60 17 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 90 [ selector ])
            (const_int 6 [0x6]))) tssmarshal.c:4278 -1
     (nil))
(jump_insn 17 16 61 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) tssmarshal.c:4278 -1
     (nil)
 -> 20)
(note 61 17 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 18 61 19 6 (set (pc)
        (label_ref 44)) tssmarshal.c:4278 -1
     (nil)
 -> 44)
(barrier 19 18 20)
(code_label 20 19 21 7 1316 "" [1 uses])
(note 21 20 22 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4281 -1
     (nil))
(jump_insn 23 22 24 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 47)
            (pc))) tssmarshal.c:4281 612 {*jcc_1}
     (nil)
 -> 47)
(note 24 23 25 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 8 (set (reg/f:DI 87 [ D.14416 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4282 -1
     (nil))
(insn 26 25 27 8 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4282 -1
     (nil))
(insn 27 26 28 8 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4282 -1
     (nil))
(insn 28 27 29 8 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4282 -1
     (nil))
(insn 29 28 30 8 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:4282 -1
     (nil))
(insn 30 29 31 8 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:4282 -1
     (nil))
(insn 31 30 32 8 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:4282 -1
     (nil))
(insn 32 31 33 8 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14416 ])) tssmarshal.c:4282 -1
     (nil))
(call_insn 33 32 34 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_SYM_MODE_Marshal") [flags 0x1]  <function_decl 0x7fd4661375e8 TSS_TPMI_ALG_SYM_MODE_Marshal>) [0 TSS_TPMI_ALG_SYM_MODE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4282 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 34 33 35 8 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:4282 -1
     (nil))
(insn 35 34 38 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:4282 -1
     (nil))
(jump_insn 38 35 39 8 (set (pc)
        (label_ref 47)) tssmarshal.c:4284 -1
     (nil)
 -> 47)
(barrier 39 38 44)
(code_label 44 39 45 11 1314 "" [1 uses])
(note 45 44 46 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 11 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 152 [0x98])) tssmarshal.c:4306 -1
     (nil))
(code_label 47 46 48 12 1318 "" [4 uses])
(note 48 47 49 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 52 12 (set (reg:SI 88 [ D.14417 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4308 -1
     (nil))
(insn 52 49 56 12 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14417 ])) tssmarshal.c:4308 -1
     (nil))
(insn 56 52 57 12 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:4309 -1
     (nil))
(insn 57 56 0 12 (use (reg/i:SI 0 ax)) tssmarshal.c:4309 -1
     (nil))

;; Function TSS_TPMT_SYM_DEF_Marshal (TSS_TPMT_SYM_DEF_Marshal, funcdef_no=269, decl_uid=5205, cgraph_uid=269, symbol_order=269)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 72.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4315 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4315 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4315 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4315 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4316 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4317 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4317 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14418 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4318 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4318 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4318 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4318 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:4318 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:4318 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:4318 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14418 ])) tssmarshal.c:4318 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_SYM_Marshal") [flags 0x1]  <function_decl 0x7fd466137438 TSS_TPMI_ALG_SYM_Marshal>) [0 TSS_TPMI_ALG_SYM_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4318 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:4318 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:4318 -1
     (nil))
(code_label 24 23 25 5 1324 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4320 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) tssmarshal.c:4320 -1
     (nil)
 -> 45)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4321 -1
     (nil))
(insn 30 29 31 6 (set (reg:HI 88 [ D.14419 ])
        (mem/j:HI (reg/f:DI 100) [0 source_9(D)->algorithm+0 S2 A16])) tssmarshal.c:4321 -1
     (nil))
(insn 31 30 32 6 (set (reg:SI 89 [ D.14420 ])
        (zero_extend:SI (reg:HI 88 [ D.14419 ]))) tssmarshal.c:4321 -1
     (nil))
(insn 32 31 33 6 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4321 -1
     (nil))
(insn 33 32 34 6 (parallel [
            (set (reg/f:DI 90 [ D.14421 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4321 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 34 33 35 6 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4321 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4321 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4321 -1
     (nil))
(insn 37 36 38 6 (set (reg:SI 37 r8)
        (reg:SI 89 [ D.14420 ])) tssmarshal.c:4321 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:4321 -1
     (nil))
(insn 39 38 40 6 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:4321 -1
     (nil))
(insn 40 39 41 6 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:4321 -1
     (nil))
(insn 41 40 42 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14421 ])) tssmarshal.c:4321 -1
     (nil))
(call_insn 42 41 43 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_SYM_KEY_BITS_Marshal") [flags 0x1]  <function_decl 0x7fd466153798 TSS_TPMU_SYM_KEY_BITS_Marshal>) [0 TSS_TPMU_SYM_KEY_BITS_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4321 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 43 42 44 6 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:4321 -1
     (nil))
(insn 44 43 45 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:4321 -1
     (nil))
(code_label 45 44 46 7 1325 "" [1 uses])
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4323 -1
     (nil))
(jump_insn 48 47 49 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) tssmarshal.c:4323 -1
     (nil)
 -> 66)
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 8 (set (reg/f:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4324 -1
     (nil))
(insn 51 50 52 8 (set (reg:HI 91 [ D.14419 ])
        (mem/j:HI (reg/f:DI 106) [0 source_9(D)->algorithm+0 S2 A16])) tssmarshal.c:4324 -1
     (nil))
(insn 52 51 53 8 (set (reg:SI 92 [ D.14420 ])
        (zero_extend:SI (reg:HI 91 [ D.14419 ]))) tssmarshal.c:4324 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4324 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg/f:DI 93 [ D.14422 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4324 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 55 54 56 8 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4324 -1
     (nil))
(insn 56 55 57 8 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4324 -1
     (nil))
(insn 57 56 58 8 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4324 -1
     (nil))
(insn 58 57 59 8 (set (reg:SI 37 r8)
        (reg:SI 92 [ D.14420 ])) tssmarshal.c:4324 -1
     (nil))
(insn 59 58 60 8 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:4324 -1
     (nil))
(insn 60 59 61 8 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:4324 -1
     (nil))
(insn 61 60 62 8 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:4324 -1
     (nil))
(insn 62 61 63 8 (set (reg:DI 5 di)
        (reg/f:DI 93 [ D.14422 ])) tssmarshal.c:4324 -1
     (nil))
(call_insn 63 62 64 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_SYM_MODE_Marshal") [flags 0x1]  <function_decl 0x7fd466153870 TSS_TPMU_SYM_MODE_Marshal>) [0 TSS_TPMU_SYM_MODE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4324 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 64 63 65 8 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:4324 -1
     (nil))
(insn 65 64 66 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:4324 -1
     (nil))
(code_label 66 65 67 9 1326 "" [1 uses])
(note 67 66 68 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 71 9 (set (reg:SI 94 [ D.14423 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4326 -1
     (nil))
(insn 71 68 75 9 (set (reg:SI 95 [ <retval> ])
        (reg:SI 94 [ D.14423 ])) tssmarshal.c:4326 -1
     (nil))
(insn 75 71 76 9 (set (reg/i:SI 0 ax)
        (reg:SI 95 [ <retval> ])) tssmarshal.c:4327 -1
     (nil))
(insn 76 75 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:4327 -1
     (nil))

;; Function TSS_TPMT_SYM_DEF_OBJECT_Marshal (TSS_TPMT_SYM_DEF_OBJECT_Marshal, funcdef_no=270, decl_uid=5210, cgraph_uid=270, symbol_order=270)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 72.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4333 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4333 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4333 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4333 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4334 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4335 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4335 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14424 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4336 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4336 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4336 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4336 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:4336 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:4336 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:4336 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14424 ])) tssmarshal.c:4336 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_SYM_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd466137510 TSS_TPMI_ALG_SYM_OBJECT_Marshal>) [0 TSS_TPMI_ALG_SYM_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4336 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:4336 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:4336 -1
     (nil))
(code_label 24 23 25 5 1329 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4338 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) tssmarshal.c:4338 -1
     (nil)
 -> 45)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4339 -1
     (nil))
(insn 30 29 31 6 (set (reg:HI 88 [ D.14425 ])
        (mem/j:HI (reg/f:DI 100) [0 source_9(D)->algorithm+0 S2 A16])) tssmarshal.c:4339 -1
     (nil))
(insn 31 30 32 6 (set (reg:SI 89 [ D.14426 ])
        (zero_extend:SI (reg:HI 88 [ D.14425 ]))) tssmarshal.c:4339 -1
     (nil))
(insn 32 31 33 6 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4339 -1
     (nil))
(insn 33 32 34 6 (parallel [
            (set (reg/f:DI 90 [ D.14427 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4339 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 34 33 35 6 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4339 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4339 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4339 -1
     (nil))
(insn 37 36 38 6 (set (reg:SI 37 r8)
        (reg:SI 89 [ D.14426 ])) tssmarshal.c:4339 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:4339 -1
     (nil))
(insn 39 38 40 6 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:4339 -1
     (nil))
(insn 40 39 41 6 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:4339 -1
     (nil))
(insn 41 40 42 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14427 ])) tssmarshal.c:4339 -1
     (nil))
(call_insn 42 41 43 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_SYM_KEY_BITS_Marshal") [flags 0x1]  <function_decl 0x7fd466153798 TSS_TPMU_SYM_KEY_BITS_Marshal>) [0 TSS_TPMU_SYM_KEY_BITS_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4339 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 43 42 44 6 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:4339 -1
     (nil))
(insn 44 43 45 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:4339 -1
     (nil))
(code_label 45 44 46 7 1330 "" [1 uses])
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4341 -1
     (nil))
(jump_insn 48 47 49 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) tssmarshal.c:4341 -1
     (nil)
 -> 66)
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 8 (set (reg/f:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4342 -1
     (nil))
(insn 51 50 52 8 (set (reg:HI 91 [ D.14425 ])
        (mem/j:HI (reg/f:DI 106) [0 source_9(D)->algorithm+0 S2 A16])) tssmarshal.c:4342 -1
     (nil))
(insn 52 51 53 8 (set (reg:SI 92 [ D.14426 ])
        (zero_extend:SI (reg:HI 91 [ D.14425 ]))) tssmarshal.c:4342 -1
     (nil))
(insn 53 52 54 8 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4342 -1
     (nil))
(insn 54 53 55 8 (parallel [
            (set (reg/f:DI 93 [ D.14428 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4342 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 55 54 56 8 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4342 -1
     (nil))
(insn 56 55 57 8 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4342 -1
     (nil))
(insn 57 56 58 8 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4342 -1
     (nil))
(insn 58 57 59 8 (set (reg:SI 37 r8)
        (reg:SI 92 [ D.14426 ])) tssmarshal.c:4342 -1
     (nil))
(insn 59 58 60 8 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:4342 -1
     (nil))
(insn 60 59 61 8 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:4342 -1
     (nil))
(insn 61 60 62 8 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:4342 -1
     (nil))
(insn 62 61 63 8 (set (reg:DI 5 di)
        (reg/f:DI 93 [ D.14428 ])) tssmarshal.c:4342 -1
     (nil))
(call_insn 63 62 64 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_SYM_MODE_Marshal") [flags 0x1]  <function_decl 0x7fd466153870 TSS_TPMU_SYM_MODE_Marshal>) [0 TSS_TPMU_SYM_MODE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4342 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 64 63 65 8 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:4342 -1
     (nil))
(insn 65 64 66 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:4342 -1
     (nil))
(code_label 66 65 67 9 1331 "" [1 uses])
(note 67 66 68 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 71 9 (set (reg:SI 94 [ D.14429 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4344 -1
     (nil))
(insn 71 68 75 9 (set (reg:SI 95 [ <retval> ])
        (reg:SI 94 [ D.14429 ])) tssmarshal.c:4344 -1
     (nil))
(insn 75 71 76 9 (set (reg/i:SI 0 ax)
        (reg:SI 95 [ <retval> ])) tssmarshal.c:4345 -1
     (nil))
(insn 76 75 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:4345 -1
     (nil))

;; Function TSS_TPM2B_SYM_KEY_Marshal (TSS_TPM2B_SYM_KEY_Marshal, funcdef_no=271, decl_uid=5215, cgraph_uid=271, symbol_order=271)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4351 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4351 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4351 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4351 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4352 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4353 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4353 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14430 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4354 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4354 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4354 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4354 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:4354 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:4354 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:4354 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14430 ])) tssmarshal.c:4354 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4354 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4354 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4354 -1
     (nil))
(code_label 24 23 25 5 1334 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14431 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4356 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14431 ])) tssmarshal.c:4356 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:4357 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4357 -1
     (nil))

;; Function TSS_TPM2B_LABEL_Marshal (TSS_TPM2B_LABEL_Marshal, funcdef_no=272, decl_uid=5220, cgraph_uid=272, symbol_order=272)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4363 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4363 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4363 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4363 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4364 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4365 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4365 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14432 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4366 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4366 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4366 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4366 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:4366 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:4366 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:4366 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14432 ])) tssmarshal.c:4366 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4366 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4366 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4366 -1
     (nil))
(code_label 24 23 25 5 1337 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14433 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4368 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14433 ])) tssmarshal.c:4368 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:4369 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4369 -1
     (nil))

;; Function TSS_TPMS_DERIVE_Marshal (TSS_TPMS_DERIVE_Marshal, funcdef_no=273, decl_uid=5225, cgraph_uid=273, symbol_order=273)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4375 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4375 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4375 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4375 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4376 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4377 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4377 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14434 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4378 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4378 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4378 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4378 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:4378 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:4378 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:4378 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14434 ])) tssmarshal.c:4378 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_LABEL_Marshal") [flags 0x1]  <function_decl 0x7fd466153bd0 TSS_TPM2B_LABEL_Marshal>) [0 TSS_TPM2B_LABEL_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4378 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:4378 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:4378 -1
     (nil))
(code_label 24 23 25 5 1340 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4380 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:4380 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4381 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14434 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 50 [0x32])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4381 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 50 [0x32]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4381 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4381 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4381 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:4381 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:4381 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:4381 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14434 ])) tssmarshal.c:4381 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_LABEL_Marshal") [flags 0x1]  <function_decl 0x7fd466153bd0 TSS_TPM2B_LABEL_Marshal>) [0 TSS_TPM2B_LABEL_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4381 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:4381 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:4381 -1
     (nil))
(code_label 41 40 42 7 1341 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.14435 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4383 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14435 ])) tssmarshal.c:4383 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:4384 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:4384 -1
     (nil))

;; Function TSS_TPMS_SYMCIPHER_PARMS_Marshal (TSS_TPMS_SYMCIPHER_PARMS_Marshal, funcdef_no=274, decl_uid=5230, cgraph_uid=274, symbol_order=274)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4390 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4390 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4390 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4390 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4391 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4392 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4392 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14436 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4393 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4393 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4393 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4393 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:4393 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:4393 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:4393 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14436 ])) tssmarshal.c:4393 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_SYM_DEF_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd466153a20 TSS_TPMT_SYM_DEF_OBJECT_Marshal>) [0 TSS_TPMT_SYM_DEF_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4393 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4393 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4393 -1
     (nil))
(code_label 24 23 25 5 1344 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14437 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4395 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14437 ])) tssmarshal.c:4395 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:4396 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4396 -1
     (nil))

;; Function TSS_TPM2B_SENSITIVE_DATA_Marshal (TSS_TPM2B_SENSITIVE_DATA_Marshal, funcdef_no=275, decl_uid=5235, cgraph_uid=275, symbol_order=275)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4402 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4402 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4402 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4402 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4403 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4404 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4404 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14438 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4405 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4405 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4405 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4405 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:4405 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:4405 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:4405 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14438 ])) tssmarshal.c:4405 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4405 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4405 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4405 -1
     (nil))
(code_label 24 23 25 5 1347 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14439 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4407 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14439 ])) tssmarshal.c:4407 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:4408 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4408 -1
     (nil))

;; Function TSS_TPMS_SENSITIVE_CREATE_Marshal (TSS_TPMS_SENSITIVE_CREATE_Marshal, funcdef_no=276, decl_uid=5240, cgraph_uid=276, symbol_order=276)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4414 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4414 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4414 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4414 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4415 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4416 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4416 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14440 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4417 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4417 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4417 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4417 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:4417 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:4417 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:4417 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14440 ])) tssmarshal.c:4417 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd46613e0d8 TSS_TPM2B_AUTH_Marshal>) [0 TSS_TPM2B_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4417 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:4417 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:4417 -1
     (nil))
(code_label 24 23 25 5 1350 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4419 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:4419 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4420 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14441 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 130 [0x82])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4420 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 130 [0x82]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4420 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4420 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4420 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:4420 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:4420 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:4420 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14441 ])) tssmarshal.c:4420 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_SENSITIVE_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466153e58 TSS_TPM2B_SENSITIVE_DATA_Marshal>) [0 TSS_TPM2B_SENSITIVE_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4420 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:4420 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:4420 -1
     (nil))
(code_label 41 40 42 7 1351 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.14442 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4422 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14442 ])) tssmarshal.c:4422 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:4423 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:4423 -1
     (nil))

;; Function TSS_TPM2B_SENSITIVE_CREATE_Marshal (TSS_TPM2B_SENSITIVE_CREATE_Marshal, funcdef_no=277, decl_uid=5245, cgraph_uid=277, symbol_order=277)

Partition 2: size 8 align 8
	sizePtr
Partition 0: size 4 align 4
	rc_1
Partition 1: size 2 align 2
	sizeWritten

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4429 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4429 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4429 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4429 -1
     (nil))
(note 6 5 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 6 8 2 (set (reg/f:DI 98)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:4429 -1
     (nil))
(insn 8 7 11 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14447+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4429 -1
     (nil))
(insn 11 8 12 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4430 -1
     (nil))
(insn 12 11 13 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 sizeWritten+0 S2 A16])
        (const_int 0 [0])) tssmarshal.c:4431 -1
     (nil))
(insn 13 12 14 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:4434 -1
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4434 -1
     (nil)
 -> 24)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:4435 -1
     (nil))
(insn 17 16 18 4 (set (reg/f:DI 87 [ D.14443 ])
        (mem/f:DI (reg/f:DI 99) [0 *buffer_9(D)+0 S8 A64])) tssmarshal.c:4435 -1
     (nil))
(insn 18 17 19 4 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 sizePtr+0 S8 A64])
        (reg/f:DI 87 [ D.14443 ])) tssmarshal.c:4435 -1
     (nil))
(insn 19 18 20 4 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:4436 -1
     (nil))
(insn 20 19 21 4 (set (reg/f:DI 88 [ D.14443 ])
        (mem/f:DI (reg/f:DI 100) [0 *buffer_9(D)+0 S8 A64])) tssmarshal.c:4436 -1
     (nil))
(insn 21 20 22 4 (parallel [
            (set (reg/f:DI 89 [ D.14443 ])
                (plus:DI (reg/f:DI 88 [ D.14443 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4436 -1
     (nil))
(insn 22 21 23 4 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:4436 -1
     (nil))
(insn 23 22 24 4 (set (mem/f:DI (reg/f:DI 101) [0 *buffer_9(D)+0 S8 A64])
        (reg/f:DI 89 [ D.14443 ])) tssmarshal.c:4436 -1
     (nil))
(code_label 24 23 25 5 1354 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4438 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:4438 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 source+0 S8 A64])) tssmarshal.c:4439 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 90 [ D.14444 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4439 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -40 [0xffffffffffffffd8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 size+0 S8 A64])) tssmarshal.c:4439 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:4439 -1
     (nil))
(insn 33 32 34 6 (parallel [
            (set (reg:DI 105)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -22 [0xffffffffffffffea])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4439 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:4439 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:4439 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:4439 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14444 ])) tssmarshal.c:4439 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SENSITIVE_CREATE_Marshal") [flags 0x1]  <function_decl 0x7fd46615e000 TSS_TPMS_SENSITIVE_CREATE_Marshal>) [0 TSS_TPMS_SENSITIVE_CREATE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4439 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:4439 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:4439 -1
     (nil))
(code_label 41 40 42 7 1355 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4441 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:4441 -1
     (nil)
 -> 75)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:4442 -1
     (nil))
(insn 47 46 48 8 (set (reg:HI 91 [ D.14445 ])
        (mem:HI (reg/f:DI 107) [0 *written_20(D)+0 S2 A16])) tssmarshal.c:4442 -1
     (nil))
(insn 48 47 49 8 (set (reg:HI 92 [ D.14445 ])
        (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 sizeWritten+0 S2 A16])) tssmarshal.c:4442 -1
     (nil))
(insn 49 48 50 8 (parallel [
            (set (reg:HI 93 [ D.14445 ])
                (plus:HI (reg:HI 91 [ D.14445 ])
                    (reg:HI 92 [ D.14445 ])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4442 -1
     (nil))
(insn 50 49 51 8 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:4442 -1
     (nil))
(insn 51 50 52 8 (set (mem:HI (reg/f:DI 108) [0 *written_20(D)+0 S2 A16])
        (reg:HI 93 [ D.14445 ])) tssmarshal.c:4442 -1
     (nil))
(insn 52 51 53 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:4443 -1
     (nil))
(jump_insn 53 52 54 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) tssmarshal.c:4443 -1
     (nil)
 -> 68)
(note 54 53 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 9 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 size+0 S8 A64])) tssmarshal.c:4444 -1
     (nil))
(insn 56 55 57 9 (parallel [
            (set (reg:DI 110)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4444 -1
     (nil))
(insn 57 56 58 9 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:4444 -1
     (nil))
(insn 58 57 59 9 (parallel [
            (set (reg:DI 112)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -22 [0xffffffffffffffea])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4444 -1
     (nil))
(insn 59 58 60 9 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:4444 -1
     (nil))
(insn 60 59 61 9 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:4444 -1
     (nil))
(insn 61 60 62 9 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:4444 -1
     (nil))
(insn 62 61 63 9 (set (reg:DI 5 di)
        (reg:DI 112)) tssmarshal.c:4444 -1
     (nil))
(call_insn 63 62 64 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4444 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 64 63 65 9 (set (reg:SI 113)
        (reg:SI 0 ax)) tssmarshal.c:4444 -1
     (nil))
(insn 65 64 66 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (reg:SI 113)) tssmarshal.c:4444 -1
     (nil))
(jump_insn 66 65 67 9 (set (pc)
        (label_ref 75)) -1
     (nil)
 -> 75)
(barrier 67 66 68)
(code_label 68 67 69 10 1357 "" [1 uses])
(note 69 68 70 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 70 69 71 10 (set (reg/f:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:4447 -1
     (nil))
(insn 71 70 72 10 (set (reg:HI 94 [ D.14445 ])
        (mem:HI (reg/f:DI 114) [0 *written_20(D)+0 S2 A16])) tssmarshal.c:4447 -1
     (nil))
(insn 72 71 73 10 (parallel [
            (set (reg:HI 95 [ D.14445 ])
                (plus:HI (reg:HI 94 [ D.14445 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4447 -1
     (nil))
(insn 73 72 74 10 (set (reg/f:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:4447 -1
     (nil))
(insn 74 73 75 10 (set (mem:HI (reg/f:DI 115) [0 *written_20(D)+0 S2 A16])
        (reg:HI 95 [ D.14445 ])) tssmarshal.c:4447 -1
     (nil))
(code_label 75 74 76 11 1356 "" [2 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 96 [ D.14446 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])) tssmarshal.c:4450 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 97 [ <retval> ])
        (reg:SI 96 [ D.14446 ])) tssmarshal.c:4450 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 97 [ <retval> ])) tssmarshal.c:4451 -1
     (nil))
(insn 85 84 86 11 (set (reg/f:DI 117)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:4451 -1
     (nil))
(insn 86 85 87 11 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14447+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:4451 -1
     (nil))
(jump_insn 87 86 93 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 90)
            (pc))) tssmarshal.c:4451 -1
     (nil)
 -> 90)
(note 93 87 88 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(call_insn 88 93 89 14 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:4451 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 89 88 90)
(code_label 90 89 94 15 1359 "" [1 uses])
(note 94 90 91 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 91 94 0 15 (use (reg/i:SI 0 ax)) tssmarshal.c:4451 -1
     (nil))

;; Function TSS_TPMS_SCHEME_HASH_Marshal (TSS_TPMS_SCHEME_HASH_Marshal, funcdef_no=278, decl_uid=5250, cgraph_uid=278, symbol_order=278)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4457 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4457 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4457 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4457 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4458 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4459 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4459 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14448 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4460 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4460 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4460 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4460 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:4460 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:4460 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:4460 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14448 ])) tssmarshal.c:4460 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4460 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4460 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4460 -1
     (nil))
(code_label 24 23 25 5 1361 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14449 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4462 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14449 ])) tssmarshal.c:4462 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:4463 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4463 -1
     (nil))

;; Function TSS_TPMS_SCHEME_ECDAA_Marshal (TSS_TPMS_SCHEME_ECDAA_Marshal, funcdef_no=279, decl_uid=5255, cgraph_uid=279, symbol_order=279)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4469 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4469 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4469 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4469 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4470 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4471 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4471 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14450 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4472 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4472 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4472 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4472 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:4472 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:4472 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:4472 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14450 ])) tssmarshal.c:4472 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4472 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:4472 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:4472 -1
     (nil))
(code_label 24 23 25 5 1364 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4474 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:4474 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4475 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14451 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4475 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4475 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4475 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4475 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:4475 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:4475 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:4475 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14451 ])) tssmarshal.c:4475 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4475 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:4475 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:4475 -1
     (nil))
(code_label 41 40 42 7 1365 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.14452 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4477 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14452 ])) tssmarshal.c:4477 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:4478 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:4478 -1
     (nil))

;; Function TSS_TPMI_ALG_KEYEDHASH_SCHEME_Marshal (TSS_TPMI_ALG_KEYEDHASH_SCHEME_Marshal, funcdef_no=280, decl_uid=5260, cgraph_uid=280, symbol_order=280)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4484 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4484 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4484 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4484 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4485 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4486 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4486 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4487 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4487 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4487 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4487 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4487 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4487 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4487 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4487 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ALG_ID_Marshal") [flags 0x1]  <function_decl 0x7fd466124288 TSS_TPM_ALG_ID_Marshal>) [0 TSS_TPM_ALG_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4487 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4487 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4487 -1
     (nil))
(code_label 24 23 25 5 1368 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14453 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4489 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14453 ])) tssmarshal.c:4489 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4490 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4490 -1
     (nil))

;; Function TSS_TPMS_SCHEME_HMAC_Marshal (TSS_TPMS_SCHEME_HMAC_Marshal, funcdef_no=281, decl_uid=5265, cgraph_uid=281, symbol_order=281)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4496 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4496 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4496 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4496 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4497 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4498 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4498 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4499 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4499 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4499 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4499 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4499 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4499 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4499 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4499 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd46615e1b0 TSS_TPMS_SCHEME_HASH_Marshal>) [0 TSS_TPMS_SCHEME_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4499 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4499 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4499 -1
     (nil))
(code_label 24 23 25 5 1371 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14454 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4501 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14454 ])) tssmarshal.c:4501 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4502 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4502 -1
     (nil))

;; Function TSS_TPMS_SCHEME_XOR_Marshal (TSS_TPMS_SCHEME_XOR_Marshal, funcdef_no=282, decl_uid=5270, cgraph_uid=282, symbol_order=282)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4508 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4508 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4508 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4508 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4509 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4510 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4510 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14455 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4511 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4511 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4511 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4511 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:4511 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:4511 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:4511 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14455 ])) tssmarshal.c:4511 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4511 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:4511 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:4511 -1
     (nil))
(code_label 24 23 25 5 1374 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4513 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:4513 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4514 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14456 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4514 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4514 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4514 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4514 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:4514 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:4514 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:4514 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14456 ])) tssmarshal.c:4514 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_KDF_Marshal") [flags 0x1]  <function_decl 0x7fd4661376c0 TSS_TPMI_ALG_KDF_Marshal>) [0 TSS_TPMI_ALG_KDF_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4514 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:4514 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:4514 -1
     (nil))
(code_label 41 40 42 7 1375 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.14457 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4516 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14457 ])) tssmarshal.c:4516 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:4517 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:4517 -1
     (nil))

;; Function TSS_TPMU_SCHEME_KEYEDHASH_Marshal (TSS_TPMU_SCHEME_KEYEDHASH_Marshal, funcdef_no=283, decl_uid=5276, cgraph_uid=283, symbol_order=283)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12
Purged edges from bb 17


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 4->13 redirected to 15
Forwarding edge 5->6 to 14 failed.
Edge 7->9 redirected to 15
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Edge 10->12 redirected to 15
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
deleting block 13
Merging block 16 into block 15...
Merged blocks 15 and 16.
Merged 15 and 16 without moving.
Removing jump 73.
Merging block 17 into block 15...
Merged blocks 15 and 17.
Merged 15 and 17 without moving.


try_optimize_cfg iteration 2

Forwarding edge 5->6 to 14 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4523 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4523 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4523 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4523 -1
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])
        (reg:SI 37 r8 [ selector ])) tssmarshal.c:4523 -1
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4524 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 91 [ selector ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])) tssmarshal.c:4525 -1
     (nil))
(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 91 [ selector ])
            (const_int 10 [0xa]))) tssmarshal.c:4525 -1
     (nil))
(jump_insn 13 12 79 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 40)
            (pc))) tssmarshal.c:4525 -1
     (nil)
 -> 40)
(note 79 13 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 79 15 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 91 [ selector ])
            (const_int 16 [0x10]))) tssmarshal.c:4525 -1
     (nil))
(jump_insn 15 14 80 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 67)
            (pc))) tssmarshal.c:4525 612 {*jcc_1}
     (nil)
 -> 67)
(note 80 15 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 80 17 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 91 [ selector ])
            (const_int 5 [0x5]))) tssmarshal.c:4525 -1
     (nil))
(jump_insn 17 16 81 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) tssmarshal.c:4525 -1
     (nil)
 -> 20)
(note 81 17 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 18 81 19 6 (set (pc)
        (label_ref 64)) tssmarshal.c:4525 -1
     (nil)
 -> 64)
(barrier 19 18 20)
(code_label 20 19 21 7 1381 "" [1 uses])
(note 21 20 22 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4528 -1
     (nil))
(jump_insn 23 22 24 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 67)
            (pc))) tssmarshal.c:4528 612 {*jcc_1}
     (nil)
 -> 67)
(note 24 23 25 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 8 (set (reg/f:DI 87 [ D.14458 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4529 -1
     (nil))
(insn 26 25 27 8 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4529 -1
     (nil))
(insn 27 26 28 8 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4529 -1
     (nil))
(insn 28 27 29 8 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4529 -1
     (nil))
(insn 29 28 30 8 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:4529 -1
     (nil))
(insn 30 29 31 8 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:4529 -1
     (nil))
(insn 31 30 32 8 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:4529 -1
     (nil))
(insn 32 31 33 8 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14458 ])) tssmarshal.c:4529 -1
     (nil))
(call_insn 33 32 34 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_HMAC_Marshal") [flags 0x1]  <function_decl 0x7fd46615e438 TSS_TPMS_SCHEME_HMAC_Marshal>) [0 TSS_TPMS_SCHEME_HMAC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4529 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 34 33 35 8 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:4529 -1
     (nil))
(insn 35 34 38 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:4529 -1
     (nil))
(jump_insn 38 35 39 8 (set (pc)
        (label_ref 67)) tssmarshal.c:4531 -1
     (nil)
 -> 67)
(barrier 39 38 40)
(code_label 40 39 41 10 1379 "" [1 uses])
(note 41 40 42 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4535 -1
     (nil))
(jump_insn 43 42 44 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 67)
            (pc))) tssmarshal.c:4535 612 {*jcc_1}
     (nil)
 -> 67)
(note 44 43 45 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 11 (set (reg/f:DI 88 [ D.14459 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4536 -1
     (nil))
(insn 46 45 47 11 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4536 -1
     (nil))
(insn 47 46 48 11 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4536 -1
     (nil))
(insn 48 47 49 11 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4536 -1
     (nil))
(insn 49 48 50 11 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:4536 -1
     (nil))
(insn 50 49 51 11 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:4536 -1
     (nil))
(insn 51 50 52 11 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:4536 -1
     (nil))
(insn 52 51 53 11 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14459 ])) tssmarshal.c:4536 -1
     (nil))
(call_insn 53 52 54 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_XOR_Marshal") [flags 0x1]  <function_decl 0x7fd46615e510 TSS_TPMS_SCHEME_XOR_Marshal>) [0 TSS_TPMS_SCHEME_XOR_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4536 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 54 53 55 11 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:4536 -1
     (nil))
(insn 55 54 58 11 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:4536 -1
     (nil))
(jump_insn 58 55 59 11 (set (pc)
        (label_ref 67)) tssmarshal.c:4538 -1
     (nil)
 -> 67)
(barrier 59 58 64)
(code_label 64 59 65 14 1378 "" [1 uses])
(note 65 64 66 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 152 [0x98])) tssmarshal.c:4543 -1
     (nil))
(code_label 67 66 68 15 1383 "" [5 uses])
(note 68 67 69 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 72 15 (set (reg:SI 89 [ D.14460 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4545 -1
     (nil))
(insn 72 69 76 15 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14460 ])) tssmarshal.c:4545 -1
     (nil))
(insn 76 72 77 15 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:4546 -1
     (nil))
(insn 77 76 0 15 (use (reg/i:SI 0 ax)) tssmarshal.c:4546 -1
     (nil))

;; Function TSS_TPMT_KEYEDHASH_SCHEME_Marshal (TSS_TPMT_KEYEDHASH_SCHEME_Marshal, funcdef_no=284, decl_uid=5281, cgraph_uid=284, symbol_order=284)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 51.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4552 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4552 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4552 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4552 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4553 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4554 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4554 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14461 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4555 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4555 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4555 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4555 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:4555 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:4555 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:4555 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14461 ])) tssmarshal.c:4555 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_KEYEDHASH_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd46615e360 TSS_TPMI_ALG_KEYEDHASH_SCHEME_Marshal>) [0 TSS_TPMI_ALG_KEYEDHASH_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4555 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:4555 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:4555 -1
     (nil))
(code_label 24 23 25 5 1391 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4557 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) tssmarshal.c:4557 -1
     (nil)
 -> 45)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4558 -1
     (nil))
(insn 30 29 31 6 (set (reg:HI 88 [ D.14462 ])
        (mem/j:HI (reg/f:DI 97) [0 source_7(D)->scheme+0 S2 A16])) tssmarshal.c:4558 -1
     (nil))
(insn 31 30 32 6 (set (reg:SI 89 [ D.14463 ])
        (zero_extend:SI (reg:HI 88 [ D.14462 ]))) tssmarshal.c:4558 -1
     (nil))
(insn 32 31 33 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4558 -1
     (nil))
(insn 33 32 34 6 (parallel [
            (set (reg/f:DI 90 [ D.14464 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4558 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 34 33 35 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4558 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4558 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4558 -1
     (nil))
(insn 37 36 38 6 (set (reg:SI 37 r8)
        (reg:SI 89 [ D.14463 ])) tssmarshal.c:4558 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:4558 -1
     (nil))
(insn 39 38 40 6 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:4558 -1
     (nil))
(insn 40 39 41 6 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:4558 -1
     (nil))
(insn 41 40 42 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14464 ])) tssmarshal.c:4558 -1
     (nil))
(call_insn 42 41 43 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_SCHEME_KEYEDHASH_Marshal") [flags 0x1]  <function_decl 0x7fd46615e5e8 TSS_TPMU_SCHEME_KEYEDHASH_Marshal>) [0 TSS_TPMU_SCHEME_KEYEDHASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4558 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 43 42 44 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:4558 -1
     (nil))
(insn 44 43 45 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:4558 -1
     (nil))
(code_label 45 44 46 7 1392 "" [1 uses])
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 50 7 (set (reg:SI 91 [ D.14465 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4560 -1
     (nil))
(insn 50 47 54 7 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14465 ])) tssmarshal.c:4560 -1
     (nil))
(insn 54 50 55 7 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:4561 -1
     (nil))
(insn 55 54 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:4561 -1
     (nil))

;; Function TSS_TPMS_SIG_SCHEME_RSASSA_Marshal (TSS_TPMS_SIG_SCHEME_RSASSA_Marshal, funcdef_no=285, decl_uid=5286, cgraph_uid=285, symbol_order=285)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4567 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4567 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4567 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4567 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4568 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4569 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4569 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4570 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4570 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4570 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4570 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4570 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4570 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4570 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4570 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd46615e1b0 TSS_TPMS_SCHEME_HASH_Marshal>) [0 TSS_TPMS_SCHEME_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4570 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4570 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4570 -1
     (nil))
(code_label 24 23 25 5 1395 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14466 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4572 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14466 ])) tssmarshal.c:4572 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4573 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4573 -1
     (nil))

;; Function TSS_TPMS_SIG_SCHEME_RSAPSS_Marshal (TSS_TPMS_SIG_SCHEME_RSAPSS_Marshal, funcdef_no=286, decl_uid=5291, cgraph_uid=286, symbol_order=286)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4577 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4577 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4577 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4577 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4578 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4579 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4579 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4580 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4580 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4580 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4580 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4580 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4580 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4580 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4580 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd46615e1b0 TSS_TPMS_SCHEME_HASH_Marshal>) [0 TSS_TPMS_SCHEME_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4580 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4580 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4580 -1
     (nil))
(code_label 24 23 25 5 1398 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14467 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4582 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14467 ])) tssmarshal.c:4582 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4583 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4583 -1
     (nil))

;; Function TSS_TPMS_SIG_SCHEME_ECDSA_Marshal (TSS_TPMS_SIG_SCHEME_ECDSA_Marshal, funcdef_no=287, decl_uid=5296, cgraph_uid=287, symbol_order=287)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4589 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4589 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4589 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4589 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4590 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4591 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4591 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4592 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4592 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4592 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4592 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4592 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4592 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4592 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4592 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd46615e1b0 TSS_TPMS_SCHEME_HASH_Marshal>) [0 TSS_TPMS_SCHEME_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4592 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4592 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4592 -1
     (nil))
(code_label 24 23 25 5 1401 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14468 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4594 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14468 ])) tssmarshal.c:4594 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4595 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4595 -1
     (nil))

;; Function TSS_TPMS_SIG_SCHEME_SM2_Marshal (TSS_TPMS_SIG_SCHEME_SM2_Marshal, funcdef_no=288, decl_uid=5301, cgraph_uid=288, symbol_order=288)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4598 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4598 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4598 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4598 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4599 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4600 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4600 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4601 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4601 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4601 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4601 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4601 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4601 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4601 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4601 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd46615e1b0 TSS_TPMS_SCHEME_HASH_Marshal>) [0 TSS_TPMS_SCHEME_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4601 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4601 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4601 -1
     (nil))
(code_label 24 23 25 5 1404 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14469 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4603 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14469 ])) tssmarshal.c:4603 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4604 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4604 -1
     (nil))

;; Function TSS_TPMS_SIG_SCHEME_ECSCHNORR_Marshal (TSS_TPMS_SIG_SCHEME_ECSCHNORR_Marshal, funcdef_no=289, decl_uid=5306, cgraph_uid=289, symbol_order=289)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4607 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4607 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4607 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4607 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4608 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4609 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4609 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4610 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4610 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4610 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4610 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4610 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4610 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4610 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4610 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd46615e1b0 TSS_TPMS_SCHEME_HASH_Marshal>) [0 TSS_TPMS_SCHEME_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4610 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4610 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4610 -1
     (nil))
(code_label 24 23 25 5 1407 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14470 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4612 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14470 ])) tssmarshal.c:4612 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4613 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4613 -1
     (nil))

;; Function TSS_TPMS_SIG_SCHEME_ECDAA_Marshal (TSS_TPMS_SIG_SCHEME_ECDAA_Marshal, funcdef_no=290, decl_uid=5311, cgraph_uid=290, symbol_order=290)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4619 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4619 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4619 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4619 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4620 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4621 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4621 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4622 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4622 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4622 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4622 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4622 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4622 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4622 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4622 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_ECDAA_Marshal") [flags 0x1]  <function_decl 0x7fd46615e288 TSS_TPMS_SCHEME_ECDAA_Marshal>) [0 TSS_TPMS_SCHEME_ECDAA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4622 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4622 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4622 -1
     (nil))
(code_label 24 23 25 5 1410 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14471 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4624 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14471 ])) tssmarshal.c:4624 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4625 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4625 -1
     (nil))

;; Function TSS_TPMU_SIG_SCHEME_Marshal (TSS_TPMU_SIG_SCHEME_Marshal, funcdef_no=291, decl_uid=5317, cgraph_uid=291, symbol_order=291)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18

;; Generating RTL for gimple basic block 19

;; Generating RTL for gimple basic block 20

;; Generating RTL for gimple basic block 21

;; Generating RTL for gimple basic block 22

;; Generating RTL for gimple basic block 23

;; Generating RTL for gimple basic block 24

;; Generating RTL for gimple basic block 25

;; Generating RTL for gimple basic block 26

;; Generating RTL for gimple basic block 27


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 4->26 redirected to 28
Edge 5->7 redirected to 28
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.
Edge 8->10 redirected to 28
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Edge 11->13 redirected to 28
Merging block 13 into block 12...
Merged blocks 12 and 13.
Merged 12 and 13 without moving.
Edge 14->16 redirected to 28
Merging block 16 into block 15...
Merged blocks 15 and 16.
Merged 15 and 16 without moving.
Edge 17->19 redirected to 28
Merging block 19 into block 18...
Merged blocks 18 and 19.
Merged 18 and 19 without moving.
Edge 20->22 redirected to 28
Merging block 22 into block 21...
Merged blocks 21 and 22.
Merged 21 and 22 without moving.
Edge 23->25 redirected to 28
Merging block 25 into block 24...
Merged blocks 24 and 25.
Merged 24 and 25 without moving.
deleting block 26
Merging block 29 into block 28...
Merged blocks 28 and 29.
Merged 28 and 29 without moving.
Removing jump 179.
Merging block 30 into block 28...
Merged blocks 28 and 30.
Merged 28 and 30 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4631 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4631 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4631 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4631 -1
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])
        (reg:SI 37 r8 [ selector ])) tssmarshal.c:4631 -1
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4632 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 97)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])) tssmarshal.c:4633 -1
     (nil))
(insn 12 11 13 2 (parallel [
            (set (reg:SI 96)
                (plus:SI (reg:SI 97)
                    (const_int -5 [0xfffffffffffffffb])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4633 -1
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])
            (const_int -5 [0xfffffffffffffffb]))
        (nil)))
(insn 13 12 14 2 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 96)
            (const_int 23 [0x17]))) tssmarshal.c:4633 -1
     (nil))
(jump_insn 14 13 185 2 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 170)
            (pc))) tssmarshal.c:4633 -1
     (nil)
 -> 170)
(note 185 14 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 15 185 16 4 (set (reg:DI 98)
        (zero_extend:DI (reg:SI 96))) tssmarshal.c:4633 -1
     (nil))
(insn 16 15 17 4 (parallel [
            (set (reg:DI 99)
                (ashift:DI (reg:DI 98)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4633 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 100)
        (label_ref:DI 23)) tssmarshal.c:4633 -1
     (insn_list:REG_LABEL_OPERAND 23 (nil)))
(insn 18 17 19 4 (set (reg:SI 101)
        (mem/u/c:SI (plus:DI (reg:DI 99)
                (reg:DI 100)) [0  S4 A8])) tssmarshal.c:4633 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 102)
        (sign_extend:DI (reg:SI 101))) tssmarshal.c:4633 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 104)
        (label_ref:DI 23)) tssmarshal.c:4633 -1
     (insn_list:REG_LABEL_OPERAND 23 (nil)))
(insn 21 20 22 4 (parallel [
            (set (reg:DI 103)
                (plus:DI (reg:DI 102)
                    (reg:DI 104)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4633 -1
     (nil))
(jump_insn 22 21 23 4 (parallel [
            (set (pc)
                (reg:DI 103))
            (use (label_ref 23))
        ]) tssmarshal.c:4633 -1
     (nil)
 -> 23)
(code_label 23 22 24 1415 "" [3 uses])
(jump_table_data 24 23 25 (addr_diff_vec:SI (label_ref:DI 23)
         [
            (label_ref:DI 146)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 173)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 26)
            (label_ref:DI 170)
            (label_ref:DI 46)
            (label_ref:DI 170)
            (label_ref:DI 66)
            (label_ref:DI 170)
            (label_ref:DI 86)
            (label_ref:DI 106)
            (label_ref:DI 126)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 25 24 26)
(code_label 26 25 27 5 1417 "" [1 uses])
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4636 -1
     (nil))
(jump_insn 29 28 30 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 173)
            (pc))) tssmarshal.c:4636 612 {*jcc_1}
     (nil)
 -> 173)
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg/f:DI 87 [ D.14472 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4637 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4637 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4637 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4637 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 2 cx)
        (reg:DI 105)) tssmarshal.c:4637 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 1 dx)
        (reg:DI 106)) tssmarshal.c:4637 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 4 si)
        (reg:DI 107)) tssmarshal.c:4637 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14472 ])) tssmarshal.c:4637 -1
     (nil))
(call_insn 39 38 40 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIG_SCHEME_RSASSA_Marshal") [flags 0x1]  <function_decl 0x7fd46615e798 TSS_TPMS_SIG_SCHEME_RSASSA_Marshal>) [0 TSS_TPMS_SIG_SCHEME_RSASSA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4637 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 40 39 41 6 (set (reg:SI 108)
        (reg:SI 0 ax)) tssmarshal.c:4637 -1
     (nil))
(insn 41 40 44 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 108)) tssmarshal.c:4637 -1
     (nil))
(jump_insn 44 41 45 6 (set (pc)
        (label_ref 173)) tssmarshal.c:4639 -1
     (nil)
 -> 173)
(barrier 45 44 46)
(code_label 46 45 47 8 1418 "" [1 uses])
(note 47 46 48 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4643 -1
     (nil))
(jump_insn 49 48 50 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 173)
            (pc))) tssmarshal.c:4643 612 {*jcc_1}
     (nil)
 -> 173)
(note 50 49 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 52 9 (set (reg/f:DI 88 [ D.14473 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4644 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4644 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4644 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4644 -1
     (nil))
(insn 55 54 56 9 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:4644 -1
     (nil))
(insn 56 55 57 9 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:4644 -1
     (nil))
(insn 57 56 58 9 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:4644 -1
     (nil))
(insn 58 57 59 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14473 ])) tssmarshal.c:4644 -1
     (nil))
(call_insn 59 58 60 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIG_SCHEME_RSAPSS_Marshal") [flags 0x1]  <function_decl 0x7fd46615e870 TSS_TPMS_SIG_SCHEME_RSAPSS_Marshal>) [0 TSS_TPMS_SIG_SCHEME_RSAPSS_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4644 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 60 59 61 9 (set (reg:SI 112)
        (reg:SI 0 ax)) tssmarshal.c:4644 -1
     (nil))
(insn 61 60 64 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 112)) tssmarshal.c:4644 -1
     (nil))
(jump_insn 64 61 65 9 (set (pc)
        (label_ref 173)) tssmarshal.c:4646 -1
     (nil)
 -> 173)
(barrier 65 64 66)
(code_label 66 65 67 11 1419 "" [1 uses])
(note 67 66 68 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4650 -1
     (nil))
(jump_insn 69 68 70 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 173)
            (pc))) tssmarshal.c:4650 612 {*jcc_1}
     (nil)
 -> 173)
(note 70 69 71 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 72 12 (set (reg/f:DI 89 [ D.14474 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4651 -1
     (nil))
(insn 72 71 73 12 (set (reg:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4651 -1
     (nil))
(insn 73 72 74 12 (set (reg:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4651 -1
     (nil))
(insn 74 73 75 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4651 -1
     (nil))
(insn 75 74 76 12 (set (reg:DI 2 cx)
        (reg:DI 113)) tssmarshal.c:4651 -1
     (nil))
(insn 76 75 77 12 (set (reg:DI 1 dx)
        (reg:DI 114)) tssmarshal.c:4651 -1
     (nil))
(insn 77 76 78 12 (set (reg:DI 4 si)
        (reg:DI 115)) tssmarshal.c:4651 -1
     (nil))
(insn 78 77 79 12 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14474 ])) tssmarshal.c:4651 -1
     (nil))
(call_insn 79 78 80 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIG_SCHEME_ECDSA_Marshal") [flags 0x1]  <function_decl 0x7fd46615e948 TSS_TPMS_SIG_SCHEME_ECDSA_Marshal>) [0 TSS_TPMS_SIG_SCHEME_ECDSA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4651 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 80 79 81 12 (set (reg:SI 116)
        (reg:SI 0 ax)) tssmarshal.c:4651 -1
     (nil))
(insn 81 80 84 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 116)) tssmarshal.c:4651 -1
     (nil))
(jump_insn 84 81 85 12 (set (pc)
        (label_ref 173)) tssmarshal.c:4653 -1
     (nil)
 -> 173)
(barrier 85 84 86)
(code_label 86 85 87 14 1420 "" [1 uses])
(note 87 86 88 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4657 -1
     (nil))
(jump_insn 89 88 90 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 173)
            (pc))) tssmarshal.c:4657 612 {*jcc_1}
     (nil)
 -> 173)
(note 90 89 91 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 15 (set (reg/f:DI 90 [ D.14475 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4658 -1
     (nil))
(insn 92 91 93 15 (set (reg:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4658 -1
     (nil))
(insn 93 92 94 15 (set (reg:DI 118)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4658 -1
     (nil))
(insn 94 93 95 15 (set (reg:DI 119)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4658 -1
     (nil))
(insn 95 94 96 15 (set (reg:DI 2 cx)
        (reg:DI 117)) tssmarshal.c:4658 -1
     (nil))
(insn 96 95 97 15 (set (reg:DI 1 dx)
        (reg:DI 118)) tssmarshal.c:4658 -1
     (nil))
(insn 97 96 98 15 (set (reg:DI 4 si)
        (reg:DI 119)) tssmarshal.c:4658 -1
     (nil))
(insn 98 97 99 15 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14475 ])) tssmarshal.c:4658 -1
     (nil))
(call_insn 99 98 100 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIG_SCHEME_ECDAA_Marshal") [flags 0x1]  <function_decl 0x7fd46615ebd0 TSS_TPMS_SIG_SCHEME_ECDAA_Marshal>) [0 TSS_TPMS_SIG_SCHEME_ECDAA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4658 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 100 99 101 15 (set (reg:SI 120)
        (reg:SI 0 ax)) tssmarshal.c:4658 -1
     (nil))
(insn 101 100 104 15 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 120)) tssmarshal.c:4658 -1
     (nil))
(jump_insn 104 101 105 15 (set (pc)
        (label_ref 173)) tssmarshal.c:4660 -1
     (nil)
 -> 173)
(barrier 105 104 106)
(code_label 106 105 107 17 1421 "" [1 uses])
(note 107 106 108 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 108 107 109 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4664 -1
     (nil))
(jump_insn 109 108 110 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 173)
            (pc))) tssmarshal.c:4664 612 {*jcc_1}
     (nil)
 -> 173)
(note 110 109 111 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 18 (set (reg/f:DI 91 [ D.14476 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4665 -1
     (nil))
(insn 112 111 113 18 (set (reg:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4665 -1
     (nil))
(insn 113 112 114 18 (set (reg:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4665 -1
     (nil))
(insn 114 113 115 18 (set (reg:DI 123)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4665 -1
     (nil))
(insn 115 114 116 18 (set (reg:DI 2 cx)
        (reg:DI 121)) tssmarshal.c:4665 -1
     (nil))
(insn 116 115 117 18 (set (reg:DI 1 dx)
        (reg:DI 122)) tssmarshal.c:4665 -1
     (nil))
(insn 117 116 118 18 (set (reg:DI 4 si)
        (reg:DI 123)) tssmarshal.c:4665 -1
     (nil))
(insn 118 117 119 18 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.14476 ])) tssmarshal.c:4665 -1
     (nil))
(call_insn 119 118 120 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIG_SCHEME_SM2_Marshal") [flags 0x1]  <function_decl 0x7fd46615ea20 TSS_TPMS_SIG_SCHEME_SM2_Marshal>) [0 TSS_TPMS_SIG_SCHEME_SM2_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4665 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 120 119 121 18 (set (reg:SI 124)
        (reg:SI 0 ax)) tssmarshal.c:4665 -1
     (nil))
(insn 121 120 124 18 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 124)) tssmarshal.c:4665 -1
     (nil))
(jump_insn 124 121 125 18 (set (pc)
        (label_ref 173)) tssmarshal.c:4667 -1
     (nil)
 -> 173)
(barrier 125 124 126)
(code_label 126 125 127 20 1422 "" [1 uses])
(note 127 126 128 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 128 127 129 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4671 -1
     (nil))
(jump_insn 129 128 130 20 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 173)
            (pc))) tssmarshal.c:4671 612 {*jcc_1}
     (nil)
 -> 173)
(note 130 129 131 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 131 130 132 21 (set (reg/f:DI 92 [ D.14477 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4672 -1
     (nil))
(insn 132 131 133 21 (set (reg:DI 125)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4672 -1
     (nil))
(insn 133 132 134 21 (set (reg:DI 126)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4672 -1
     (nil))
(insn 134 133 135 21 (set (reg:DI 127)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4672 -1
     (nil))
(insn 135 134 136 21 (set (reg:DI 2 cx)
        (reg:DI 125)) tssmarshal.c:4672 -1
     (nil))
(insn 136 135 137 21 (set (reg:DI 1 dx)
        (reg:DI 126)) tssmarshal.c:4672 -1
     (nil))
(insn 137 136 138 21 (set (reg:DI 4 si)
        (reg:DI 127)) tssmarshal.c:4672 -1
     (nil))
(insn 138 137 139 21 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.14477 ])) tssmarshal.c:4672 -1
     (nil))
(call_insn 139 138 140 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIG_SCHEME_ECSCHNORR_Marshal") [flags 0x1]  <function_decl 0x7fd46615eaf8 TSS_TPMS_SIG_SCHEME_ECSCHNORR_Marshal>) [0 TSS_TPMS_SIG_SCHEME_ECSCHNORR_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4672 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 140 139 141 21 (set (reg:SI 128)
        (reg:SI 0 ax)) tssmarshal.c:4672 -1
     (nil))
(insn 141 140 144 21 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 128)) tssmarshal.c:4672 -1
     (nil))
(jump_insn 144 141 145 21 (set (pc)
        (label_ref 173)) tssmarshal.c:4674 -1
     (nil)
 -> 173)
(barrier 145 144 146)
(code_label 146 145 147 23 1414 "" [1 uses])
(note 147 146 148 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 148 147 149 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4678 -1
     (nil))
(jump_insn 149 148 150 23 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 173)
            (pc))) tssmarshal.c:4678 612 {*jcc_1}
     (nil)
 -> 173)
(note 150 149 151 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 151 150 152 24 (set (reg/f:DI 93 [ D.14478 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4679 -1
     (nil))
(insn 152 151 153 24 (set (reg:DI 129)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4679 -1
     (nil))
(insn 153 152 154 24 (set (reg:DI 130)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4679 -1
     (nil))
(insn 154 153 155 24 (set (reg:DI 131)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4679 -1
     (nil))
(insn 155 154 156 24 (set (reg:DI 2 cx)
        (reg:DI 129)) tssmarshal.c:4679 -1
     (nil))
(insn 156 155 157 24 (set (reg:DI 1 dx)
        (reg:DI 130)) tssmarshal.c:4679 -1
     (nil))
(insn 157 156 158 24 (set (reg:DI 4 si)
        (reg:DI 131)) tssmarshal.c:4679 -1
     (nil))
(insn 158 157 159 24 (set (reg:DI 5 di)
        (reg/f:DI 93 [ D.14478 ])) tssmarshal.c:4679 -1
     (nil))
(call_insn 159 158 160 24 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_HMAC_Marshal") [flags 0x1]  <function_decl 0x7fd46615e438 TSS_TPMS_SCHEME_HMAC_Marshal>) [0 TSS_TPMS_SCHEME_HMAC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4679 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 160 159 161 24 (set (reg:SI 132)
        (reg:SI 0 ax)) tssmarshal.c:4679 -1
     (nil))
(insn 161 160 164 24 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 132)) tssmarshal.c:4679 -1
     (nil))
(jump_insn 164 161 165 24 (set (pc)
        (label_ref 173)) tssmarshal.c:4681 -1
     (nil)
 -> 173)
(barrier 165 164 170)
(code_label 170 165 171 27 1413 "" [17 uses])
(note 171 170 172 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 172 171 173 27 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 152 [0x98])) tssmarshal.c:4686 -1
     (nil))
(code_label 173 172 174 28 1424 "" [15 uses])
(note 174 173 175 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 175 174 178 28 (set (reg:SI 94 [ D.14479 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4688 -1
     (nil))
(insn 178 175 182 28 (set (reg:SI 95 [ <retval> ])
        (reg:SI 94 [ D.14479 ])) tssmarshal.c:4688 -1
     (nil))
(insn 182 178 183 28 (set (reg/i:SI 0 ax)
        (reg:SI 95 [ <retval> ])) tssmarshal.c:4689 -1
     (nil))
(insn 183 182 0 28 (use (reg/i:SI 0 ax)) tssmarshal.c:4689 -1
     (nil))

;; Function TSS_TPMT_SIG_SCHEME_Marshal (TSS_TPMT_SIG_SCHEME_Marshal, funcdef_no=292, decl_uid=5322, cgraph_uid=292, symbol_order=292)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 51.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4695 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4695 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4695 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4695 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4696 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4697 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4697 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14480 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4698 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4698 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4698 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4698 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:4698 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:4698 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:4698 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14480 ])) tssmarshal.c:4698 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_SIG_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd466137798 TSS_TPMI_ALG_SIG_SCHEME_Marshal>) [0 TSS_TPMI_ALG_SIG_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4698 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:4698 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:4698 -1
     (nil))
(code_label 24 23 25 5 1441 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4700 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) tssmarshal.c:4700 -1
     (nil)
 -> 45)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4701 -1
     (nil))
(insn 30 29 31 6 (set (reg:HI 88 [ D.14481 ])
        (mem/j:HI (reg/f:DI 97) [0 source_7(D)->scheme+0 S2 A16])) tssmarshal.c:4701 -1
     (nil))
(insn 31 30 32 6 (set (reg:SI 89 [ D.14482 ])
        (zero_extend:SI (reg:HI 88 [ D.14481 ]))) tssmarshal.c:4701 -1
     (nil))
(insn 32 31 33 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4701 -1
     (nil))
(insn 33 32 34 6 (parallel [
            (set (reg/f:DI 90 [ D.14483 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4701 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 34 33 35 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4701 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4701 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4701 -1
     (nil))
(insn 37 36 38 6 (set (reg:SI 37 r8)
        (reg:SI 89 [ D.14482 ])) tssmarshal.c:4701 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:4701 -1
     (nil))
(insn 39 38 40 6 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:4701 -1
     (nil))
(insn 40 39 41 6 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:4701 -1
     (nil))
(insn 41 40 42 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14483 ])) tssmarshal.c:4701 -1
     (nil))
(call_insn 42 41 43 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_SIG_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd46615eca8 TSS_TPMU_SIG_SCHEME_Marshal>) [0 TSS_TPMU_SIG_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4701 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 43 42 44 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:4701 -1
     (nil))
(insn 44 43 45 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:4701 -1
     (nil))
(code_label 45 44 46 7 1442 "" [1 uses])
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 50 7 (set (reg:SI 91 [ D.14484 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4703 -1
     (nil))
(insn 50 47 54 7 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14484 ])) tssmarshal.c:4703 -1
     (nil))
(insn 54 50 55 7 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:4704 -1
     (nil))
(insn 55 54 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:4704 -1
     (nil))

;; Function TSS_TPMS_ENC_SCHEME_OAEP_Marshal (TSS_TPMS_ENC_SCHEME_OAEP_Marshal, funcdef_no=293, decl_uid=5327, cgraph_uid=293, symbol_order=293)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4710 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4710 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4710 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4710 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4711 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4712 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4712 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4713 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4713 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4713 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4713 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4713 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4713 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4713 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4713 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd46615e1b0 TSS_TPMS_SCHEME_HASH_Marshal>) [0 TSS_TPMS_SCHEME_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4713 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4713 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4713 -1
     (nil))
(code_label 24 23 25 5 1445 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14485 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4715 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14485 ])) tssmarshal.c:4715 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4716 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4716 -1
     (nil))

;; Function TSS_TPMS_ENC_SCHEME_RSAES_Marshal (TSS_TPMS_ENC_SCHEME_RSAES_Marshal, funcdef_no=294, decl_uid=5332, cgraph_uid=294, symbol_order=294)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.
Removing jump 13.
Merging block 5 into block 2...
Merged blocks 2 and 5.
Merged 2 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4722 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4722 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4722 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4722 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 12 2 (set (reg:SI 87 [ D.14486 ])
        (const_int 0 [0])) tssmarshal.c:4727 -1
     (nil))
(insn 12 9 16 2 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14486 ])) tssmarshal.c:4727 -1
     (nil))
(insn 16 12 17 2 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4728 -1
     (nil))
(insn 17 16 0 2 (use (reg/i:SI 0 ax)) tssmarshal.c:4728 -1
     (nil))

;; Function TSS_TPMS_KEY_SCHEME_ECDH_Marshal (TSS_TPMS_KEY_SCHEME_ECDH_Marshal, funcdef_no=295, decl_uid=5337, cgraph_uid=295, symbol_order=295)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4734 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4734 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4734 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4734 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4735 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4736 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4736 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4737 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4737 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4737 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4737 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4737 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4737 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4737 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4737 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd46615e1b0 TSS_TPMS_SCHEME_HASH_Marshal>) [0 TSS_TPMS_SCHEME_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4737 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4737 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4737 -1
     (nil))
(code_label 24 23 25 5 1450 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14487 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4739 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14487 ])) tssmarshal.c:4739 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4740 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4740 -1
     (nil))

;; Function TSS_TPMS_KEY_SCHEME_ECMQV_Marshal (TSS_TPMS_KEY_SCHEME_ECMQV_Marshal, funcdef_no=296, decl_uid=5342, cgraph_uid=296, symbol_order=296)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4743 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4743 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4743 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4743 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4744 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4745 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4745 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4746 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4746 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4746 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4746 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4746 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4746 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4746 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4746 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd46615e1b0 TSS_TPMS_SCHEME_HASH_Marshal>) [0 TSS_TPMS_SCHEME_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4746 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4746 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4746 -1
     (nil))
(code_label 24 23 25 5 1453 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14488 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4748 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14488 ])) tssmarshal.c:4748 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4749 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4749 -1
     (nil))

;; Function TSS_TPMS_SCHEME_MGF1_Marshal (TSS_TPMS_SCHEME_MGF1_Marshal, funcdef_no=297, decl_uid=5347, cgraph_uid=297, symbol_order=297)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4755 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4755 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4755 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4755 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4756 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4757 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4757 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4758 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4758 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4758 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4758 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4758 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4758 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4758 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4758 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd46615e1b0 TSS_TPMS_SCHEME_HASH_Marshal>) [0 TSS_TPMS_SCHEME_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4758 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4758 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4758 -1
     (nil))
(code_label 24 23 25 5 1456 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14489 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4760 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14489 ])) tssmarshal.c:4760 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4761 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4761 -1
     (nil))

;; Function TSS_TPMS_SCHEME_KDF1_SP800_56A_Marshal (TSS_TPMS_SCHEME_KDF1_SP800_56A_Marshal, funcdef_no=298, decl_uid=5352, cgraph_uid=298, symbol_order=298)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4764 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4764 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4764 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4764 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4765 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4766 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4766 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4767 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4767 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4767 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4767 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4767 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4767 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4767 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4767 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd46615e1b0 TSS_TPMS_SCHEME_HASH_Marshal>) [0 TSS_TPMS_SCHEME_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4767 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4767 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4767 -1
     (nil))
(code_label 24 23 25 5 1459 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14490 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4769 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14490 ])) tssmarshal.c:4769 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4770 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4770 -1
     (nil))

;; Function TSS_TPMS_SCHEME_KDF2_Marshal (TSS_TPMS_SCHEME_KDF2_Marshal, funcdef_no=299, decl_uid=5357, cgraph_uid=299, symbol_order=299)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4773 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4773 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4773 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4773 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4774 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4775 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4775 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4776 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4776 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4776 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4776 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4776 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4776 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4776 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4776 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd46615e1b0 TSS_TPMS_SCHEME_HASH_Marshal>) [0 TSS_TPMS_SCHEME_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4776 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4776 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4776 -1
     (nil))
(code_label 24 23 25 5 1462 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14491 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4778 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14491 ])) tssmarshal.c:4778 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4779 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4779 -1
     (nil))

;; Function TSS_TPMS_SCHEME_KDF1_SP800_108_Marshal (TSS_TPMS_SCHEME_KDF1_SP800_108_Marshal, funcdef_no=300, decl_uid=5362, cgraph_uid=300, symbol_order=300)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4782 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4782 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4782 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4782 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4783 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4784 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4784 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4785 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4785 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4785 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4785 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4785 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4785 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4785 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4785 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd46615e1b0 TSS_TPMS_SCHEME_HASH_Marshal>) [0 TSS_TPMS_SCHEME_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4785 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4785 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4785 -1
     (nil))
(code_label 24 23 25 5 1465 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14492 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4787 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14492 ])) tssmarshal.c:4787 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4788 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4788 -1
     (nil))

;; Function TSS_TPMU_KDF_SCHEME_Marshal (TSS_TPMU_KDF_SCHEME_Marshal, funcdef_no=301, decl_uid=5368, cgraph_uid=301, symbol_order=301)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15
Purged edges from bb 23


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 2->19 redirected to 21
Forwarding edge 5->6 to 20 failed.
Forwarding edge 8->9 to 20 failed.
Edge 10->12 redirected to 21
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Edge 13->15 redirected to 21
Merging block 15 into block 14...
Merged blocks 14 and 15.
Merged 14 and 15 without moving.
Edge 16->18 redirected to 21
Merging block 18 into block 17...
Merged blocks 17 and 18.
Merged 17 and 18 without moving.
deleting block 19
Merging block 22 into block 21...
Merged blocks 21 and 22.
Merged 21 and 22 without moving.
Removing jump 100.
Merging block 23 into block 21...
Merged blocks 21 and 23.
Merged 21 and 23 without moving.


try_optimize_cfg iteration 2

Forwarding edge 5->6 to 20 failed.
Forwarding edge 8->9 to 20 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4794 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4794 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4794 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4794 -1
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])
        (reg:SI 37 r8 [ selector ])) tssmarshal.c:4794 -1
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4795 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 92 [ selector ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])) tssmarshal.c:4796 -1
     (nil))
(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 92 [ selector ])
            (const_int 16 [0x10]))) tssmarshal.c:4796 -1
     (nil))
(jump_insn 13 12 106 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 94)
            (pc))) tssmarshal.c:4796 612 {*jcc_1}
     (nil)
 -> 94)
(note 106 13 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 106 15 4 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 92 [ selector ])
            (const_int 16 [0x10]))) tssmarshal.c:4796 -1
     (nil))
(jump_insn 15 14 107 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) tssmarshal.c:4796 -1
     (nil)
 -> 20)
(note 107 15 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 107 17 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 92 [ selector ])
            (const_int 7 [0x7]))) tssmarshal.c:4796 -1
     (nil))
(jump_insn 17 16 108 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) tssmarshal.c:4796 -1
     (nil)
 -> 27)
(note 108 17 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 18 108 19 6 (set (pc)
        (label_ref 91)) tssmarshal.c:4796 -1
     (nil)
 -> 91)
(barrier 19 18 20)
(code_label 20 19 109 7 1470 "" [1 uses])
(note 109 20 21 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 21 109 22 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 92 [ selector ])
            (const_int 32 [0x20]))) tssmarshal.c:4796 -1
     (nil))
(jump_insn 22 21 110 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) tssmarshal.c:4796 -1
     (nil)
 -> 47)
(note 110 22 23 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 23 110 24 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 92 [ selector ])
            (const_int 34 [0x22]))) tssmarshal.c:4796 -1
     (nil))
(jump_insn 24 23 111 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) tssmarshal.c:4796 -1
     (nil)
 -> 67)
(note 111 24 25 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(jump_insn 25 111 26 9 (set (pc)
        (label_ref 91)) tssmarshal.c:4796 -1
     (nil)
 -> 91)
(barrier 26 25 27)
(code_label 27 26 28 10 1471 "" [1 uses])
(note 28 27 29 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4799 -1
     (nil))
(jump_insn 30 29 31 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 94)
            (pc))) tssmarshal.c:4799 612 {*jcc_1}
     (nil)
 -> 94)
(note 31 30 32 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 11 (set (reg/f:DI 87 [ D.14493 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4800 -1
     (nil))
(insn 33 32 34 11 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4800 -1
     (nil))
(insn 34 33 35 11 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4800 -1
     (nil))
(insn 35 34 36 11 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4800 -1
     (nil))
(insn 36 35 37 11 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:4800 -1
     (nil))
(insn 37 36 38 11 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:4800 -1
     (nil))
(insn 38 37 39 11 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:4800 -1
     (nil))
(insn 39 38 40 11 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14493 ])) tssmarshal.c:4800 -1
     (nil))
(call_insn 40 39 41 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_MGF1_Marshal") [flags 0x1]  <function_decl 0x7fd466167288 TSS_TPMS_SCHEME_MGF1_Marshal>) [0 TSS_TPMS_SCHEME_MGF1_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4800 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 41 40 42 11 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:4800 -1
     (nil))
(insn 42 41 45 11 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:4800 -1
     (nil))
(jump_insn 45 42 46 11 (set (pc)
        (label_ref 94)) tssmarshal.c:4802 -1
     (nil)
 -> 94)
(barrier 46 45 47)
(code_label 47 46 48 13 1472 "" [1 uses])
(note 48 47 49 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4806 -1
     (nil))
(jump_insn 50 49 51 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 94)
            (pc))) tssmarshal.c:4806 612 {*jcc_1}
     (nil)
 -> 94)
(note 51 50 52 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 14 (set (reg/f:DI 88 [ D.14494 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4807 -1
     (nil))
(insn 53 52 54 14 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4807 -1
     (nil))
(insn 54 53 55 14 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4807 -1
     (nil))
(insn 55 54 56 14 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4807 -1
     (nil))
(insn 56 55 57 14 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:4807 -1
     (nil))
(insn 57 56 58 14 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:4807 -1
     (nil))
(insn 58 57 59 14 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:4807 -1
     (nil))
(insn 59 58 60 14 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14494 ])) tssmarshal.c:4807 -1
     (nil))
(call_insn 60 59 61 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_KDF1_SP800_56A_Marshal") [flags 0x1]  <function_decl 0x7fd466167360 TSS_TPMS_SCHEME_KDF1_SP800_56A_Marshal>) [0 TSS_TPMS_SCHEME_KDF1_SP800_56A_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4807 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 61 60 62 14 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:4807 -1
     (nil))
(insn 62 61 65 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:4807 -1
     (nil))
(jump_insn 65 62 66 14 (set (pc)
        (label_ref 94)) tssmarshal.c:4809 -1
     (nil)
 -> 94)
(barrier 66 65 67)
(code_label 67 66 68 16 1473 "" [1 uses])
(note 68 67 69 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4820 -1
     (nil))
(jump_insn 70 69 71 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 94)
            (pc))) tssmarshal.c:4820 612 {*jcc_1}
     (nil)
 -> 94)
(note 71 70 72 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 72 71 73 17 (set (reg/f:DI 89 [ D.14495 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4821 -1
     (nil))
(insn 73 72 74 17 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4821 -1
     (nil))
(insn 74 73 75 17 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4821 -1
     (nil))
(insn 75 74 76 17 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4821 -1
     (nil))
(insn 76 75 77 17 (set (reg:DI 2 cx)
        (reg:DI 101)) tssmarshal.c:4821 -1
     (nil))
(insn 77 76 78 17 (set (reg:DI 1 dx)
        (reg:DI 102)) tssmarshal.c:4821 -1
     (nil))
(insn 78 77 79 17 (set (reg:DI 4 si)
        (reg:DI 103)) tssmarshal.c:4821 -1
     (nil))
(insn 79 78 80 17 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14495 ])) tssmarshal.c:4821 -1
     (nil))
(call_insn 80 79 81 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SCHEME_KDF1_SP800_108_Marshal") [flags 0x1]  <function_decl 0x7fd466167510 TSS_TPMS_SCHEME_KDF1_SP800_108_Marshal>) [0 TSS_TPMS_SCHEME_KDF1_SP800_108_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4821 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 81 80 82 17 (set (reg:SI 104)
        (reg:SI 0 ax)) tssmarshal.c:4821 -1
     (nil))
(insn 82 81 85 17 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 104)) tssmarshal.c:4821 -1
     (nil))
(jump_insn 85 82 86 17 (set (pc)
        (label_ref 94)) tssmarshal.c:4823 -1
     (nil)
 -> 94)
(barrier 86 85 91)
(code_label 91 86 92 20 1468 "" [2 uses])
(note 92 91 93 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 20 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 152 [0x98])) tssmarshal.c:4828 -1
     (nil))
(code_label 94 93 95 21 1475 "" [7 uses])
(note 95 94 96 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 96 95 99 21 (set (reg:SI 90 [ D.14496 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4830 -1
     (nil))
(insn 99 96 103 21 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14496 ])) tssmarshal.c:4830 -1
     (nil))
(insn 103 99 104 21 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:4831 -1
     (nil))
(insn 104 103 0 21 (use (reg/i:SI 0 ax)) tssmarshal.c:4831 -1
     (nil))

;; Function TSS_TPMT_KDF_SCHEME_Marshal (TSS_TPMT_KDF_SCHEME_Marshal, funcdef_no=302, decl_uid=5373, cgraph_uid=302, symbol_order=302)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 51.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4836 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4836 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4836 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4836 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4837 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4838 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4838 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14498 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4839 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4839 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4839 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4839 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:4839 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:4839 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:4839 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14498 ])) tssmarshal.c:4839 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_KDF_Marshal") [flags 0x1]  <function_decl 0x7fd4661376c0 TSS_TPMI_ALG_KDF_Marshal>) [0 TSS_TPMI_ALG_KDF_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4839 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:4839 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:4839 -1
     (nil))
(code_label 24 23 25 5 1484 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4841 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) tssmarshal.c:4841 -1
     (nil)
 -> 45)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4842 -1
     (nil))
(insn 30 29 31 6 (set (reg:HI 88 [ D.14499 ])
        (mem/j:HI (reg/f:DI 97) [0 source_7(D)->scheme+0 S2 A16])) tssmarshal.c:4842 -1
     (nil))
(insn 31 30 32 6 (set (reg:SI 89 [ D.14500 ])
        (zero_extend:SI (reg:HI 88 [ D.14499 ]))) tssmarshal.c:4842 -1
     (nil))
(insn 32 31 33 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4842 -1
     (nil))
(insn 33 32 34 6 (parallel [
            (set (reg/f:DI 90 [ D.14501 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4842 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 34 33 35 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4842 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4842 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4842 -1
     (nil))
(insn 37 36 38 6 (set (reg:SI 37 r8)
        (reg:SI 89 [ D.14500 ])) tssmarshal.c:4842 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:4842 -1
     (nil))
(insn 39 38 40 6 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:4842 -1
     (nil))
(insn 40 39 41 6 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:4842 -1
     (nil))
(insn 41 40 42 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14501 ])) tssmarshal.c:4842 -1
     (nil))
(call_insn 42 41 43 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_KDF_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd4661675e8 TSS_TPMU_KDF_SCHEME_Marshal>) [0 TSS_TPMU_KDF_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4842 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 43 42 44 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:4842 -1
     (nil))
(insn 44 43 45 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:4842 -1
     (nil))
(code_label 45 44 46 7 1485 "" [1 uses])
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 50 7 (set (reg:SI 91 [ D.14502 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4844 -1
     (nil))
(insn 50 47 54 7 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14502 ])) tssmarshal.c:4844 -1
     (nil))
(insn 54 50 55 7 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:4845 -1
     (nil))
(insn 55 54 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:4845 -1
     (nil))

;; Function TSS_TPMU_ASYM_SCHEME_Marshal (TSS_TPMU_ASYM_SCHEME_Marshal, funcdef_no=303, decl_uid=5379, cgraph_uid=303, symbol_order=303)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18

;; Generating RTL for gimple basic block 19

;; Generating RTL for gimple basic block 20

;; Generating RTL for gimple basic block 21

;; Generating RTL for gimple basic block 22

;; Generating RTL for gimple basic block 23

;; Generating RTL for gimple basic block 24

;; Generating RTL for gimple basic block 25

;; Generating RTL for gimple basic block 26

;; Generating RTL for gimple basic block 27

;; Generating RTL for gimple basic block 28

;; Generating RTL for gimple basic block 29

;; Generating RTL for gimple basic block 30

;; Generating RTL for gimple basic block 31

;; Generating RTL for gimple basic block 32

;; Generating RTL for gimple basic block 33


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 4->32 redirected to 34
Edge 5->7 redirected to 34
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.
Edge 8->10 redirected to 34
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Edge 11->13 redirected to 34
Merging block 13 into block 12...
Merged blocks 12 and 13.
Merged 12 and 13 without moving.
Edge 14->16 redirected to 34
Merging block 16 into block 15...
Merged blocks 15 and 16.
Merged 15 and 16 without moving.
Edge 17->19 redirected to 34
Merging block 19 into block 18...
Merged blocks 18 and 19.
Merged 18 and 19 without moving.
Edge 20->22 redirected to 34
Merging block 22 into block 21...
Merged blocks 21 and 22.
Merged 21 and 22 without moving.
Edge 23->25 redirected to 34
Merging block 25 into block 24...
Merged blocks 24 and 25.
Merged 24 and 25 without moving.
Edge 26->28 redirected to 34
Merging block 28 into block 27...
Merged blocks 27 and 28.
Merged 27 and 28 without moving.
Edge 29->31 redirected to 34
Merging block 31 into block 30...
Merged blocks 30 and 31.
Merged 30 and 31 without moving.
deleting block 32
Merging block 35 into block 34...
Merged blocks 34 and 35.
Merged 34 and 35 without moving.
Removing jump 219.
Merging block 36 into block 34...
Merged blocks 34 and 36.
Merged 34 and 36 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4851 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4851 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4851 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4851 -1
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])
        (reg:SI 37 r8 [ selector ])) tssmarshal.c:4851 -1
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4852 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 99)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])) tssmarshal.c:4853 -1
     (nil))
(insn 12 11 13 2 (parallel [
            (set (reg:SI 98)
                (plus:SI (reg:SI 99)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4853 -1
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])
            (const_int -16 [0xfffffffffffffff0]))
        (nil)))
(insn 13 12 14 2 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 98)
            (const_int 12 [0xc]))) tssmarshal.c:4853 -1
     (nil))
(jump_insn 14 13 225 2 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 210)
            (pc))) tssmarshal.c:4853 -1
     (nil)
 -> 210)
(note 225 14 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 15 225 16 4 (set (reg:DI 100)
        (zero_extend:DI (reg:SI 98))) tssmarshal.c:4853 -1
     (nil))
(insn 16 15 17 4 (parallel [
            (set (reg:DI 101)
                (ashift:DI (reg:DI 100)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4853 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 102)
        (label_ref:DI 23)) tssmarshal.c:4853 -1
     (insn_list:REG_LABEL_OPERAND 23 (nil)))
(insn 18 17 19 4 (set (reg:SI 103)
        (mem/u/c:SI (plus:DI (reg:DI 101)
                (reg:DI 102)) [0  S4 A8])) tssmarshal.c:4853 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 104)
        (sign_extend:DI (reg:SI 103))) tssmarshal.c:4853 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 106)
        (label_ref:DI 23)) tssmarshal.c:4853 -1
     (insn_list:REG_LABEL_OPERAND 23 (nil)))
(insn 21 20 22 4 (parallel [
            (set (reg:DI 105)
                (plus:DI (reg:DI 104)
                    (reg:DI 106)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4853 -1
     (nil))
(jump_insn 22 21 23 4 (parallel [
            (set (pc)
                (reg:DI 105))
            (use (label_ref 23))
        ]) tssmarshal.c:4853 -1
     (nil)
 -> 23)
(code_label 23 22 24 1490 "" [3 uses])
(jump_table_data 24 23 25 (addr_diff_vec:SI (label_ref:DI 23)
         [
            (label_ref:DI 213)
            (label_ref:DI 210)
            (label_ref:DI 210)
            (label_ref:DI 210)
            (label_ref:DI 46)
            (label_ref:DI 166)
            (label_ref:DI 66)
            (label_ref:DI 186)
            (label_ref:DI 86)
            (label_ref:DI 26)
            (label_ref:DI 106)
            (label_ref:DI 126)
            (label_ref:DI 146)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 25 24 26)
(code_label 26 25 27 5 1496 "" [1 uses])
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4856 -1
     (nil))
(jump_insn 29 28 30 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 213)
            (pc))) tssmarshal.c:4856 612 {*jcc_1}
     (nil)
 -> 213)
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg/f:DI 87 [ D.14503 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4857 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4857 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4857 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4857 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 2 cx)
        (reg:DI 107)) tssmarshal.c:4857 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 1 dx)
        (reg:DI 108)) tssmarshal.c:4857 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 4 si)
        (reg:DI 109)) tssmarshal.c:4857 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14503 ])) tssmarshal.c:4857 -1
     (nil))
(call_insn 39 38 40 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_KEY_SCHEME_ECDH_Marshal") [flags 0x1]  <function_decl 0x7fd4661670d8 TSS_TPMS_KEY_SCHEME_ECDH_Marshal>) [0 TSS_TPMS_KEY_SCHEME_ECDH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4857 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 40 39 41 6 (set (reg:SI 110)
        (reg:SI 0 ax)) tssmarshal.c:4857 -1
     (nil))
(insn 41 40 44 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 110)) tssmarshal.c:4857 -1
     (nil))
(jump_insn 44 41 45 6 (set (pc)
        (label_ref 213)) tssmarshal.c:4859 -1
     (nil)
 -> 213)
(barrier 45 44 46)
(code_label 46 45 47 8 1491 "" [1 uses])
(note 47 46 48 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4870 -1
     (nil))
(jump_insn 49 48 50 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 213)
            (pc))) tssmarshal.c:4870 612 {*jcc_1}
     (nil)
 -> 213)
(note 50 49 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 52 9 (set (reg/f:DI 88 [ D.14504 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4871 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4871 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4871 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4871 -1
     (nil))
(insn 55 54 56 9 (set (reg:DI 2 cx)
        (reg:DI 111)) tssmarshal.c:4871 -1
     (nil))
(insn 56 55 57 9 (set (reg:DI 1 dx)
        (reg:DI 112)) tssmarshal.c:4871 -1
     (nil))
(insn 57 56 58 9 (set (reg:DI 4 si)
        (reg:DI 113)) tssmarshal.c:4871 -1
     (nil))
(insn 58 57 59 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14504 ])) tssmarshal.c:4871 -1
     (nil))
(call_insn 59 58 60 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIG_SCHEME_RSASSA_Marshal") [flags 0x1]  <function_decl 0x7fd46615e798 TSS_TPMS_SIG_SCHEME_RSASSA_Marshal>) [0 TSS_TPMS_SIG_SCHEME_RSASSA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4871 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 60 59 61 9 (set (reg:SI 114)
        (reg:SI 0 ax)) tssmarshal.c:4871 -1
     (nil))
(insn 61 60 64 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 114)) tssmarshal.c:4871 -1
     (nil))
(jump_insn 64 61 65 9 (set (pc)
        (label_ref 213)) tssmarshal.c:4873 -1
     (nil)
 -> 213)
(barrier 65 64 66)
(code_label 66 65 67 11 1493 "" [1 uses])
(note 67 66 68 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4877 -1
     (nil))
(jump_insn 69 68 70 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 213)
            (pc))) tssmarshal.c:4877 612 {*jcc_1}
     (nil)
 -> 213)
(note 70 69 71 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 72 12 (set (reg/f:DI 89 [ D.14505 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4878 -1
     (nil))
(insn 72 71 73 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4878 -1
     (nil))
(insn 73 72 74 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4878 -1
     (nil))
(insn 74 73 75 12 (set (reg:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4878 -1
     (nil))
(insn 75 74 76 12 (set (reg:DI 2 cx)
        (reg:DI 115)) tssmarshal.c:4878 -1
     (nil))
(insn 76 75 77 12 (set (reg:DI 1 dx)
        (reg:DI 116)) tssmarshal.c:4878 -1
     (nil))
(insn 77 76 78 12 (set (reg:DI 4 si)
        (reg:DI 117)) tssmarshal.c:4878 -1
     (nil))
(insn 78 77 79 12 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14505 ])) tssmarshal.c:4878 -1
     (nil))
(call_insn 79 78 80 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIG_SCHEME_RSAPSS_Marshal") [flags 0x1]  <function_decl 0x7fd46615e870 TSS_TPMS_SIG_SCHEME_RSAPSS_Marshal>) [0 TSS_TPMS_SIG_SCHEME_RSAPSS_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4878 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 80 79 81 12 (set (reg:SI 118)
        (reg:SI 0 ax)) tssmarshal.c:4878 -1
     (nil))
(insn 81 80 84 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 118)) tssmarshal.c:4878 -1
     (nil))
(jump_insn 84 81 85 12 (set (pc)
        (label_ref 213)) tssmarshal.c:4880 -1
     (nil)
 -> 213)
(barrier 85 84 86)
(code_label 86 85 87 14 1495 "" [1 uses])
(note 87 86 88 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4884 -1
     (nil))
(jump_insn 89 88 90 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 213)
            (pc))) tssmarshal.c:4884 612 {*jcc_1}
     (nil)
 -> 213)
(note 90 89 91 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 15 (set (reg/f:DI 90 [ D.14506 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4885 -1
     (nil))
(insn 92 91 93 15 (set (reg:DI 119)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4885 -1
     (nil))
(insn 93 92 94 15 (set (reg:DI 120)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4885 -1
     (nil))
(insn 94 93 95 15 (set (reg:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4885 -1
     (nil))
(insn 95 94 96 15 (set (reg:DI 2 cx)
        (reg:DI 119)) tssmarshal.c:4885 -1
     (nil))
(insn 96 95 97 15 (set (reg:DI 1 dx)
        (reg:DI 120)) tssmarshal.c:4885 -1
     (nil))
(insn 97 96 98 15 (set (reg:DI 4 si)
        (reg:DI 121)) tssmarshal.c:4885 -1
     (nil))
(insn 98 97 99 15 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14506 ])) tssmarshal.c:4885 -1
     (nil))
(call_insn 99 98 100 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIG_SCHEME_ECDSA_Marshal") [flags 0x1]  <function_decl 0x7fd46615e948 TSS_TPMS_SIG_SCHEME_ECDSA_Marshal>) [0 TSS_TPMS_SIG_SCHEME_ECDSA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4885 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 100 99 101 15 (set (reg:SI 122)
        (reg:SI 0 ax)) tssmarshal.c:4885 -1
     (nil))
(insn 101 100 104 15 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 122)) tssmarshal.c:4885 -1
     (nil))
(jump_insn 104 101 105 15 (set (pc)
        (label_ref 213)) tssmarshal.c:4887 -1
     (nil)
 -> 213)
(barrier 105 104 106)
(code_label 106 105 107 17 1497 "" [1 uses])
(note 107 106 108 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 108 107 109 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4891 -1
     (nil))
(jump_insn 109 108 110 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 213)
            (pc))) tssmarshal.c:4891 612 {*jcc_1}
     (nil)
 -> 213)
(note 110 109 111 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 18 (set (reg/f:DI 91 [ D.14507 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4892 -1
     (nil))
(insn 112 111 113 18 (set (reg:DI 123)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4892 -1
     (nil))
(insn 113 112 114 18 (set (reg:DI 124)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4892 -1
     (nil))
(insn 114 113 115 18 (set (reg:DI 125)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4892 -1
     (nil))
(insn 115 114 116 18 (set (reg:DI 2 cx)
        (reg:DI 123)) tssmarshal.c:4892 -1
     (nil))
(insn 116 115 117 18 (set (reg:DI 1 dx)
        (reg:DI 124)) tssmarshal.c:4892 -1
     (nil))
(insn 117 116 118 18 (set (reg:DI 4 si)
        (reg:DI 125)) tssmarshal.c:4892 -1
     (nil))
(insn 118 117 119 18 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.14507 ])) tssmarshal.c:4892 -1
     (nil))
(call_insn 119 118 120 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIG_SCHEME_ECDAA_Marshal") [flags 0x1]  <function_decl 0x7fd46615ebd0 TSS_TPMS_SIG_SCHEME_ECDAA_Marshal>) [0 TSS_TPMS_SIG_SCHEME_ECDAA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4892 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 120 119 121 18 (set (reg:SI 126)
        (reg:SI 0 ax)) tssmarshal.c:4892 -1
     (nil))
(insn 121 120 124 18 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 126)) tssmarshal.c:4892 -1
     (nil))
(jump_insn 124 121 125 18 (set (pc)
        (label_ref 213)) tssmarshal.c:4894 -1
     (nil)
 -> 213)
(barrier 125 124 126)
(code_label 126 125 127 20 1498 "" [1 uses])
(note 127 126 128 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 128 127 129 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4898 -1
     (nil))
(jump_insn 129 128 130 20 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 213)
            (pc))) tssmarshal.c:4898 612 {*jcc_1}
     (nil)
 -> 213)
(note 130 129 131 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 131 130 132 21 (set (reg/f:DI 92 [ D.14508 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4899 -1
     (nil))
(insn 132 131 133 21 (set (reg:DI 127)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4899 -1
     (nil))
(insn 133 132 134 21 (set (reg:DI 128)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4899 -1
     (nil))
(insn 134 133 135 21 (set (reg:DI 129)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4899 -1
     (nil))
(insn 135 134 136 21 (set (reg:DI 2 cx)
        (reg:DI 127)) tssmarshal.c:4899 -1
     (nil))
(insn 136 135 137 21 (set (reg:DI 1 dx)
        (reg:DI 128)) tssmarshal.c:4899 -1
     (nil))
(insn 137 136 138 21 (set (reg:DI 4 si)
        (reg:DI 129)) tssmarshal.c:4899 -1
     (nil))
(insn 138 137 139 21 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.14508 ])) tssmarshal.c:4899 -1
     (nil))
(call_insn 139 138 140 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIG_SCHEME_SM2_Marshal") [flags 0x1]  <function_decl 0x7fd46615ea20 TSS_TPMS_SIG_SCHEME_SM2_Marshal>) [0 TSS_TPMS_SIG_SCHEME_SM2_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4899 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 140 139 141 21 (set (reg:SI 130)
        (reg:SI 0 ax)) tssmarshal.c:4899 -1
     (nil))
(insn 141 140 144 21 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 130)) tssmarshal.c:4899 -1
     (nil))
(jump_insn 144 141 145 21 (set (pc)
        (label_ref 213)) tssmarshal.c:4901 -1
     (nil)
 -> 213)
(barrier 145 144 146)
(code_label 146 145 147 23 1499 "" [1 uses])
(note 147 146 148 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 148 147 149 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4905 -1
     (nil))
(jump_insn 149 148 150 23 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 213)
            (pc))) tssmarshal.c:4905 612 {*jcc_1}
     (nil)
 -> 213)
(note 150 149 151 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 151 150 152 24 (set (reg/f:DI 93 [ D.14509 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4906 -1
     (nil))
(insn 152 151 153 24 (set (reg:DI 131)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4906 -1
     (nil))
(insn 153 152 154 24 (set (reg:DI 132)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4906 -1
     (nil))
(insn 154 153 155 24 (set (reg:DI 133)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4906 -1
     (nil))
(insn 155 154 156 24 (set (reg:DI 2 cx)
        (reg:DI 131)) tssmarshal.c:4906 -1
     (nil))
(insn 156 155 157 24 (set (reg:DI 1 dx)
        (reg:DI 132)) tssmarshal.c:4906 -1
     (nil))
(insn 157 156 158 24 (set (reg:DI 4 si)
        (reg:DI 133)) tssmarshal.c:4906 -1
     (nil))
(insn 158 157 159 24 (set (reg:DI 5 di)
        (reg/f:DI 93 [ D.14509 ])) tssmarshal.c:4906 -1
     (nil))
(call_insn 159 158 160 24 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIG_SCHEME_ECSCHNORR_Marshal") [flags 0x1]  <function_decl 0x7fd46615eaf8 TSS_TPMS_SIG_SCHEME_ECSCHNORR_Marshal>) [0 TSS_TPMS_SIG_SCHEME_ECSCHNORR_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4906 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 160 159 161 24 (set (reg:SI 134)
        (reg:SI 0 ax)) tssmarshal.c:4906 -1
     (nil))
(insn 161 160 164 24 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 134)) tssmarshal.c:4906 -1
     (nil))
(jump_insn 164 161 165 24 (set (pc)
        (label_ref 213)) tssmarshal.c:4908 -1
     (nil)
 -> 213)
(barrier 165 164 166)
(code_label 166 165 167 26 1492 "" [1 uses])
(note 167 166 168 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 168 167 169 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4912 -1
     (nil))
(jump_insn 169 168 170 26 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 213)
            (pc))) tssmarshal.c:4912 612 {*jcc_1}
     (nil)
 -> 213)
(note 170 169 171 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 171 170 172 27 (set (reg/f:DI 94 [ D.14510 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4913 -1
     (nil))
(insn 172 171 173 27 (set (reg:DI 135)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4913 -1
     (nil))
(insn 173 172 174 27 (set (reg:DI 136)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4913 -1
     (nil))
(insn 174 173 175 27 (set (reg:DI 137)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4913 -1
     (nil))
(insn 175 174 176 27 (set (reg:DI 2 cx)
        (reg:DI 135)) tssmarshal.c:4913 -1
     (nil))
(insn 176 175 177 27 (set (reg:DI 1 dx)
        (reg:DI 136)) tssmarshal.c:4913 -1
     (nil))
(insn 177 176 178 27 (set (reg:DI 4 si)
        (reg:DI 137)) tssmarshal.c:4913 -1
     (nil))
(insn 178 177 179 27 (set (reg:DI 5 di)
        (reg/f:DI 94 [ D.14510 ])) tssmarshal.c:4913 -1
     (nil))
(call_insn 179 178 180 27 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_ENC_SCHEME_RSAES_Marshal") [flags 0x1]  <function_decl 0x7fd466167000 TSS_TPMS_ENC_SCHEME_RSAES_Marshal>) [0 TSS_TPMS_ENC_SCHEME_RSAES_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4913 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 180 179 181 27 (set (reg:SI 138)
        (reg:SI 0 ax)) tssmarshal.c:4913 -1
     (nil))
(insn 181 180 184 27 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 138)) tssmarshal.c:4913 -1
     (nil))
(jump_insn 184 181 185 27 (set (pc)
        (label_ref 213)) tssmarshal.c:4915 -1
     (nil)
 -> 213)
(barrier 185 184 186)
(code_label 186 185 187 29 1494 "" [1 uses])
(note 187 186 188 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 188 187 189 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4919 -1
     (nil))
(jump_insn 189 188 190 29 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 213)
            (pc))) tssmarshal.c:4919 612 {*jcc_1}
     (nil)
 -> 213)
(note 190 189 191 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 191 190 192 30 (set (reg/f:DI 95 [ D.14511 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4920 -1
     (nil))
(insn 192 191 193 30 (set (reg:DI 139)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4920 -1
     (nil))
(insn 193 192 194 30 (set (reg:DI 140)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4920 -1
     (nil))
(insn 194 193 195 30 (set (reg:DI 141)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4920 -1
     (nil))
(insn 195 194 196 30 (set (reg:DI 2 cx)
        (reg:DI 139)) tssmarshal.c:4920 -1
     (nil))
(insn 196 195 197 30 (set (reg:DI 1 dx)
        (reg:DI 140)) tssmarshal.c:4920 -1
     (nil))
(insn 197 196 198 30 (set (reg:DI 4 si)
        (reg:DI 141)) tssmarshal.c:4920 -1
     (nil))
(insn 198 197 199 30 (set (reg:DI 5 di)
        (reg/f:DI 95 [ D.14511 ])) tssmarshal.c:4920 -1
     (nil))
(call_insn 199 198 200 30 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_ENC_SCHEME_OAEP_Marshal") [flags 0x1]  <function_decl 0x7fd46615ee58 TSS_TPMS_ENC_SCHEME_OAEP_Marshal>) [0 TSS_TPMS_ENC_SCHEME_OAEP_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4920 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 200 199 201 30 (set (reg:SI 142)
        (reg:SI 0 ax)) tssmarshal.c:4920 -1
     (nil))
(insn 201 200 204 30 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 142)) tssmarshal.c:4920 -1
     (nil))
(jump_insn 204 201 205 30 (set (pc)
        (label_ref 213)) tssmarshal.c:4922 -1
     (nil)
 -> 213)
(barrier 205 204 210)
(code_label 210 205 211 33 1488 "" [4 uses])
(note 211 210 212 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 212 211 213 33 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 152 [0x98])) tssmarshal.c:4927 -1
     (nil))
(code_label 213 212 214 34 1501 "" [19 uses])
(note 214 213 215 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 215 214 218 34 (set (reg:SI 96 [ D.14512 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4929 -1
     (nil))
(insn 218 215 222 34 (set (reg:SI 97 [ <retval> ])
        (reg:SI 96 [ D.14512 ])) tssmarshal.c:4929 -1
     (nil))
(insn 222 218 223 34 (set (reg/i:SI 0 ax)
        (reg:SI 97 [ <retval> ])) tssmarshal.c:4930 -1
     (nil))
(insn 223 222 0 34 (use (reg/i:SI 0 ax)) tssmarshal.c:4930 -1
     (nil))

;; Function TSS_TPMI_ALG_RSA_SCHEME_Marshal (TSS_TPMI_ALG_RSA_SCHEME_Marshal, funcdef_no=304, decl_uid=5384, cgraph_uid=304, symbol_order=304)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4936 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4936 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4936 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4936 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4937 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4938 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4938 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4939 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4939 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4939 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4939 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4939 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4939 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4939 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4939 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ALG_ID_Marshal") [flags 0x1]  <function_decl 0x7fd466124288 TSS_TPM_ALG_ID_Marshal>) [0 TSS_TPM_ALG_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4939 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4939 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4939 -1
     (nil))
(code_label 24 23 25 5 1522 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14513 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4941 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14513 ])) tssmarshal.c:4941 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4942 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4942 -1
     (nil))

;; Function TSS_TPMT_RSA_SCHEME_Marshal (TSS_TPMT_RSA_SCHEME_Marshal, funcdef_no=305, decl_uid=5389, cgraph_uid=305, symbol_order=305)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 51.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4948 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4948 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4948 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4948 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4949 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4950 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4950 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14514 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4951 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4951 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4951 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4951 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:4951 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:4951 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:4951 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14514 ])) tssmarshal.c:4951 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_RSA_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd466167870 TSS_TPMI_ALG_RSA_SCHEME_Marshal>) [0 TSS_TPMI_ALG_RSA_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4951 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:4951 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:4951 -1
     (nil))
(code_label 24 23 25 5 1525 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4953 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) tssmarshal.c:4953 -1
     (nil)
 -> 45)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4954 -1
     (nil))
(insn 30 29 31 6 (set (reg:HI 88 [ D.14515 ])
        (mem/j:HI (reg/f:DI 97) [0 source_7(D)->scheme+0 S2 A16])) tssmarshal.c:4954 -1
     (nil))
(insn 31 30 32 6 (set (reg:SI 89 [ D.14516 ])
        (zero_extend:SI (reg:HI 88 [ D.14515 ]))) tssmarshal.c:4954 -1
     (nil))
(insn 32 31 33 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4954 -1
     (nil))
(insn 33 32 34 6 (parallel [
            (set (reg/f:DI 90 [ D.14517 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4954 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 34 33 35 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4954 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4954 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4954 -1
     (nil))
(insn 37 36 38 6 (set (reg:SI 37 r8)
        (reg:SI 89 [ D.14516 ])) tssmarshal.c:4954 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:4954 -1
     (nil))
(insn 39 38 40 6 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:4954 -1
     (nil))
(insn 40 39 41 6 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:4954 -1
     (nil))
(insn 41 40 42 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14517 ])) tssmarshal.c:4954 -1
     (nil))
(call_insn 42 41 43 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_ASYM_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd466167798 TSS_TPMU_ASYM_SCHEME_Marshal>) [0 TSS_TPMU_ASYM_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4954 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 43 42 44 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:4954 -1
     (nil))
(insn 44 43 45 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:4954 -1
     (nil))
(code_label 45 44 46 7 1526 "" [1 uses])
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 50 7 (set (reg:SI 91 [ D.14518 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4956 -1
     (nil))
(insn 50 47 54 7 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14518 ])) tssmarshal.c:4956 -1
     (nil))
(insn 54 50 55 7 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:4957 -1
     (nil))
(insn 55 54 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:4957 -1
     (nil))

;; Function TSS_TPMI_ALG_RSA_DECRYPT_Marshal (TSS_TPMI_ALG_RSA_DECRYPT_Marshal, funcdef_no=306, decl_uid=5394, cgraph_uid=306, symbol_order=306)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4963 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4963 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4963 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4963 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4964 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4965 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4965 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4966 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4966 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4966 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4966 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:4966 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:4966 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:4966 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:4966 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ALG_ID_Marshal") [flags 0x1]  <function_decl 0x7fd466124288 TSS_TPM_ALG_ID_Marshal>) [0 TSS_TPM_ALG_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4966 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4966 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4966 -1
     (nil))
(code_label 24 23 25 5 1529 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14519 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4968 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14519 ])) tssmarshal.c:4968 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:4969 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4969 -1
     (nil))

;; Function TSS_TPMT_RSA_DECRYPT_Marshal (TSS_TPMT_RSA_DECRYPT_Marshal, funcdef_no=307, decl_uid=5399, cgraph_uid=307, symbol_order=307)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 51.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4975 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4975 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4975 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4975 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4976 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4977 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4977 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14520 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4978 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4978 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4978 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4978 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:4978 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:4978 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:4978 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14520 ])) tssmarshal.c:4978 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_RSA_DECRYPT_Marshal") [flags 0x1]  <function_decl 0x7fd466167a20 TSS_TPMI_ALG_RSA_DECRYPT_Marshal>) [0 TSS_TPMI_ALG_RSA_DECRYPT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4978 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:4978 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:4978 -1
     (nil))
(code_label 24 23 25 5 1532 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4980 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) tssmarshal.c:4980 -1
     (nil)
 -> 45)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4981 -1
     (nil))
(insn 30 29 31 6 (set (reg:HI 88 [ D.14521 ])
        (mem/j:HI (reg/f:DI 97) [0 source_7(D)->scheme+0 S2 A16])) tssmarshal.c:4981 -1
     (nil))
(insn 31 30 32 6 (set (reg:SI 89 [ D.14522 ])
        (zero_extend:SI (reg:HI 88 [ D.14521 ]))) tssmarshal.c:4981 -1
     (nil))
(insn 32 31 33 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4981 -1
     (nil))
(insn 33 32 34 6 (parallel [
            (set (reg/f:DI 90 [ D.14523 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:4981 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 34 33 35 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4981 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4981 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4981 -1
     (nil))
(insn 37 36 38 6 (set (reg:SI 37 r8)
        (reg:SI 89 [ D.14522 ])) tssmarshal.c:4981 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:4981 -1
     (nil))
(insn 39 38 40 6 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:4981 -1
     (nil))
(insn 40 39 41 6 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:4981 -1
     (nil))
(insn 41 40 42 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14523 ])) tssmarshal.c:4981 -1
     (nil))
(call_insn 42 41 43 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_ASYM_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd466167798 TSS_TPMU_ASYM_SCHEME_Marshal>) [0 TSS_TPMU_ASYM_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4981 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 43 42 44 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:4981 -1
     (nil))
(insn 44 43 45 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:4981 -1
     (nil))
(code_label 45 44 46 7 1533 "" [1 uses])
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 50 7 (set (reg:SI 91 [ D.14524 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4983 -1
     (nil))
(insn 50 47 54 7 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14524 ])) tssmarshal.c:4983 -1
     (nil))
(insn 54 50 55 7 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:4984 -1
     (nil))
(insn 55 54 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:4984 -1
     (nil))

;; Function TSS_TPM2B_PUBLIC_KEY_RSA_Marshal (TSS_TPM2B_PUBLIC_KEY_RSA_Marshal, funcdef_no=308, decl_uid=5404, cgraph_uid=308, symbol_order=308)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:4990 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:4990 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:4990 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:4990 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:4991 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:4992 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:4992 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14525 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:4993 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:4993 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:4993 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:4993 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:4993 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:4993 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:4993 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14525 ])) tssmarshal.c:4993 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:4993 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:4993 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:4993 -1
     (nil))
(code_label 24 23 25 5 1536 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14526 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:4995 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14526 ])) tssmarshal.c:4995 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:4996 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:4996 -1
     (nil))

;; Function TSS_TPMI_RSA_KEY_BITS_Marshal (TSS_TPMI_RSA_KEY_BITS_Marshal, funcdef_no=309, decl_uid=5409, cgraph_uid=309, symbol_order=309)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5002 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5002 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5002 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5002 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5003 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5004 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5004 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5005 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5005 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5005 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5005 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:5005 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:5005 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:5005 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:5005 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_KEY_BITS_Marshal") [flags 0x1]  <function_decl 0x7fd4661240d8 TSS_TPM_KEY_BITS_Marshal>) [0 TSS_TPM_KEY_BITS_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5005 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5005 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5005 -1
     (nil))
(code_label 24 23 25 5 1539 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14527 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5007 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14527 ])) tssmarshal.c:5007 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:5008 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5008 -1
     (nil))

;; Function TSS_TPM2B_PRIVATE_KEY_RSA_Marshal (TSS_TPM2B_PRIVATE_KEY_RSA_Marshal, funcdef_no=310, decl_uid=5414, cgraph_uid=310, symbol_order=310)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5014 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5014 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5014 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5014 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5015 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5016 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5016 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14528 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5017 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5017 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5017 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5017 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:5017 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:5017 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:5017 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14528 ])) tssmarshal.c:5017 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5017 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5017 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5017 -1
     (nil))
(code_label 24 23 25 5 1542 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14529 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5019 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14529 ])) tssmarshal.c:5019 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:5020 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5020 -1
     (nil))

;; Function TSS_TPM2B_ECC_PARAMETER_Marshal (TSS_TPM2B_ECC_PARAMETER_Marshal, funcdef_no=311, decl_uid=5419, cgraph_uid=311, symbol_order=311)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5026 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5026 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5026 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5026 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5027 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5028 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5028 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14530 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5029 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5029 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5029 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5029 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:5029 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:5029 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:5029 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14530 ])) tssmarshal.c:5029 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5029 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5029 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5029 -1
     (nil))
(code_label 24 23 25 5 1545 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14531 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5031 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14531 ])) tssmarshal.c:5031 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:5032 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5032 -1
     (nil))

;; Function TSS_TPMS_ECC_POINT_Marshal (TSS_TPMS_ECC_POINT_Marshal, funcdef_no=312, decl_uid=5424, cgraph_uid=312, symbol_order=312)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5038 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5038 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5038 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5038 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5039 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5040 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5040 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14532 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5041 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5041 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5041 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5041 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:5041 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:5041 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:5041 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14532 ])) tssmarshal.c:5041 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ECC_PARAMETER_Marshal") [flags 0x1]  <function_decl 0x7fd466167e58 TSS_TPM2B_ECC_PARAMETER_Marshal>) [0 TSS_TPM2B_ECC_PARAMETER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5041 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:5041 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:5041 -1
     (nil))
(code_label 24 23 25 5 1548 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5043 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:5043 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5044 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14532 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 50 [0x32])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5044 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 50 [0x32]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5044 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5044 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5044 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:5044 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:5044 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:5044 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14532 ])) tssmarshal.c:5044 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ECC_PARAMETER_Marshal") [flags 0x1]  <function_decl 0x7fd466167e58 TSS_TPM2B_ECC_PARAMETER_Marshal>) [0 TSS_TPM2B_ECC_PARAMETER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5044 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:5044 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:5044 -1
     (nil))
(code_label 41 40 42 7 1549 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.14533 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5046 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14533 ])) tssmarshal.c:5046 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:5047 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:5047 -1
     (nil))

;; Function TSS_TPM2B_ECC_POINT_Marshal (TSS_TPM2B_ECC_POINT_Marshal, funcdef_no=313, decl_uid=5429, cgraph_uid=313, symbol_order=313)

Partition 2: size 8 align 8
	sizePtr
Partition 0: size 4 align 4
	rc_1
Partition 1: size 2 align 2
	sizeWritten

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5053 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5053 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5053 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5053 -1
     (nil))
(note 6 5 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 6 8 2 (set (reg/f:DI 98)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:5053 -1
     (nil))
(insn 8 7 11 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14538+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5053 -1
     (nil))
(insn 11 8 12 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5054 -1
     (nil))
(insn 12 11 13 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 sizeWritten+0 S2 A16])
        (const_int 0 [0])) tssmarshal.c:5055 -1
     (nil))
(insn 13 12 14 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:5058 -1
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5058 -1
     (nil)
 -> 24)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5059 -1
     (nil))
(insn 17 16 18 4 (set (reg/f:DI 87 [ D.14534 ])
        (mem/f:DI (reg/f:DI 99) [0 *buffer_9(D)+0 S8 A64])) tssmarshal.c:5059 -1
     (nil))
(insn 18 17 19 4 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 sizePtr+0 S8 A64])
        (reg/f:DI 87 [ D.14534 ])) tssmarshal.c:5059 -1
     (nil))
(insn 19 18 20 4 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5060 -1
     (nil))
(insn 20 19 21 4 (set (reg/f:DI 88 [ D.14534 ])
        (mem/f:DI (reg/f:DI 100) [0 *buffer_9(D)+0 S8 A64])) tssmarshal.c:5060 -1
     (nil))
(insn 21 20 22 4 (parallel [
            (set (reg/f:DI 89 [ D.14534 ])
                (plus:DI (reg/f:DI 88 [ D.14534 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5060 -1
     (nil))
(insn 22 21 23 4 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5060 -1
     (nil))
(insn 23 22 24 4 (set (mem/f:DI (reg/f:DI 101) [0 *buffer_9(D)+0 S8 A64])
        (reg/f:DI 89 [ D.14534 ])) tssmarshal.c:5060 -1
     (nil))
(code_label 24 23 25 5 1552 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5062 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:5062 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 source+0 S8 A64])) tssmarshal.c:5063 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 90 [ D.14535 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5063 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -40 [0xffffffffffffffd8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 size+0 S8 A64])) tssmarshal.c:5063 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5063 -1
     (nil))
(insn 33 32 34 6 (parallel [
            (set (reg:DI 105)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -22 [0xffffffffffffffea])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5063 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:5063 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:5063 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:5063 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14535 ])) tssmarshal.c:5063 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_ECC_POINT_Marshal") [flags 0x1]  <function_decl 0x7fd466171000 TSS_TPMS_ECC_POINT_Marshal>) [0 TSS_TPMS_ECC_POINT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5063 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:5063 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:5063 -1
     (nil))
(code_label 41 40 42 7 1553 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5065 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:5065 -1
     (nil)
 -> 75)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5066 -1
     (nil))
(insn 47 46 48 8 (set (reg:HI 91 [ D.14536 ])
        (mem:HI (reg/f:DI 107) [0 *written_20(D)+0 S2 A16])) tssmarshal.c:5066 -1
     (nil))
(insn 48 47 49 8 (set (reg:HI 92 [ D.14536 ])
        (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 sizeWritten+0 S2 A16])) tssmarshal.c:5066 -1
     (nil))
(insn 49 48 50 8 (parallel [
            (set (reg:HI 93 [ D.14536 ])
                (plus:HI (reg:HI 91 [ D.14536 ])
                    (reg:HI 92 [ D.14536 ])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5066 -1
     (nil))
(insn 50 49 51 8 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5066 -1
     (nil))
(insn 51 50 52 8 (set (mem:HI (reg/f:DI 108) [0 *written_20(D)+0 S2 A16])
        (reg:HI 93 [ D.14536 ])) tssmarshal.c:5066 -1
     (nil))
(insn 52 51 53 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:5067 -1
     (nil))
(jump_insn 53 52 54 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) tssmarshal.c:5067 -1
     (nil)
 -> 68)
(note 54 53 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 9 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 size+0 S8 A64])) tssmarshal.c:5068 -1
     (nil))
(insn 56 55 57 9 (parallel [
            (set (reg:DI 110)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5068 -1
     (nil))
(insn 57 56 58 9 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5068 -1
     (nil))
(insn 58 57 59 9 (parallel [
            (set (reg:DI 112)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -22 [0xffffffffffffffea])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5068 -1
     (nil))
(insn 59 58 60 9 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:5068 -1
     (nil))
(insn 60 59 61 9 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:5068 -1
     (nil))
(insn 61 60 62 9 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:5068 -1
     (nil))
(insn 62 61 63 9 (set (reg:DI 5 di)
        (reg:DI 112)) tssmarshal.c:5068 -1
     (nil))
(call_insn 63 62 64 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5068 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 64 63 65 9 (set (reg:SI 113)
        (reg:SI 0 ax)) tssmarshal.c:5068 -1
     (nil))
(insn 65 64 66 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (reg:SI 113)) tssmarshal.c:5068 -1
     (nil))
(jump_insn 66 65 67 9 (set (pc)
        (label_ref 75)) -1
     (nil)
 -> 75)
(barrier 67 66 68)
(code_label 68 67 69 10 1555 "" [1 uses])
(note 69 68 70 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 70 69 71 10 (set (reg/f:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5071 -1
     (nil))
(insn 71 70 72 10 (set (reg:HI 94 [ D.14536 ])
        (mem:HI (reg/f:DI 114) [0 *written_20(D)+0 S2 A16])) tssmarshal.c:5071 -1
     (nil))
(insn 72 71 73 10 (parallel [
            (set (reg:HI 95 [ D.14536 ])
                (plus:HI (reg:HI 94 [ D.14536 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5071 -1
     (nil))
(insn 73 72 74 10 (set (reg/f:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5071 -1
     (nil))
(insn 74 73 75 10 (set (mem:HI (reg/f:DI 115) [0 *written_20(D)+0 S2 A16])
        (reg:HI 95 [ D.14536 ])) tssmarshal.c:5071 -1
     (nil))
(code_label 75 74 76 11 1554 "" [2 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 96 [ D.14537 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])) tssmarshal.c:5074 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 97 [ <retval> ])
        (reg:SI 96 [ D.14537 ])) tssmarshal.c:5074 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 97 [ <retval> ])) tssmarshal.c:5075 -1
     (nil))
(insn 85 84 86 11 (set (reg/f:DI 117)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:5075 -1
     (nil))
(insn 86 85 87 11 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14538+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:5075 -1
     (nil))
(jump_insn 87 86 93 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 90)
            (pc))) tssmarshal.c:5075 -1
     (nil)
 -> 90)
(note 93 87 88 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(call_insn 88 93 89 14 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:5075 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 89 88 90)
(code_label 90 89 94 15 1557 "" [1 uses])
(note 94 90 91 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 91 94 0 15 (use (reg/i:SI 0 ax)) tssmarshal.c:5075 -1
     (nil))

;; Function TSS_TPMI_ALG_ECC_SCHEME_Marshal (TSS_TPMI_ALG_ECC_SCHEME_Marshal, funcdef_no=314, decl_uid=5434, cgraph_uid=314, symbol_order=314)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5081 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5081 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5081 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5081 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5082 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5083 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5083 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5084 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5084 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5084 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5084 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:5084 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:5084 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:5084 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:5084 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ALG_ID_Marshal") [flags 0x1]  <function_decl 0x7fd466124288 TSS_TPM_ALG_ID_Marshal>) [0 TSS_TPM_ALG_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5084 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5084 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5084 -1
     (nil))
(code_label 24 23 25 5 1559 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14539 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5086 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14539 ])) tssmarshal.c:5086 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:5087 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5087 -1
     (nil))

;; Function TSS_TPMI_ECC_CURVE_Marshal (TSS_TPMI_ECC_CURVE_Marshal, funcdef_no=315, decl_uid=5439, cgraph_uid=315, symbol_order=315)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5093 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5093 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5093 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5093 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5094 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5095 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5095 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5096 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5096 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5096 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5096 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:5096 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:5096 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:5096 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:5096 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ECC_CURVE_Marshal") [flags 0x1]  <function_decl 0x7fd466124360 TSS_TPM_ECC_CURVE_Marshal>) [0 TSS_TPM_ECC_CURVE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5096 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5096 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5096 -1
     (nil))
(code_label 24 23 25 5 1562 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14540 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5098 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14540 ])) tssmarshal.c:5098 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:5099 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5099 -1
     (nil))

;; Function TSS_TPMT_ECC_SCHEME_Marshal (TSS_TPMT_ECC_SCHEME_Marshal, funcdef_no=316, decl_uid=5444, cgraph_uid=316, symbol_order=316)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 51.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5105 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5105 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5105 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5105 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5106 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5107 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5107 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14541 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5108 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5108 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5108 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5108 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:5108 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:5108 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:5108 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14541 ])) tssmarshal.c:5108 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_ECC_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd4661711b0 TSS_TPMI_ALG_ECC_SCHEME_Marshal>) [0 TSS_TPMI_ALG_ECC_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5108 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:5108 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:5108 -1
     (nil))
(code_label 24 23 25 5 1565 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5110 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) tssmarshal.c:5110 -1
     (nil)
 -> 45)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5111 -1
     (nil))
(insn 30 29 31 6 (set (reg:HI 88 [ D.14542 ])
        (mem/j:HI (reg/f:DI 97) [0 source_7(D)->scheme+0 S2 A16])) tssmarshal.c:5111 -1
     (nil))
(insn 31 30 32 6 (set (reg:SI 89 [ D.14543 ])
        (zero_extend:SI (reg:HI 88 [ D.14542 ]))) tssmarshal.c:5111 -1
     (nil))
(insn 32 31 33 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5111 -1
     (nil))
(insn 33 32 34 6 (parallel [
            (set (reg/f:DI 90 [ D.14544 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5111 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 34 33 35 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5111 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5111 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5111 -1
     (nil))
(insn 37 36 38 6 (set (reg:SI 37 r8)
        (reg:SI 89 [ D.14543 ])) tssmarshal.c:5111 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:5111 -1
     (nil))
(insn 39 38 40 6 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:5111 -1
     (nil))
(insn 40 39 41 6 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:5111 -1
     (nil))
(insn 41 40 42 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14544 ])) tssmarshal.c:5111 -1
     (nil))
(call_insn 42 41 43 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_ASYM_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd466167798 TSS_TPMU_ASYM_SCHEME_Marshal>) [0 TSS_TPMU_ASYM_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5111 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 43 42 44 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:5111 -1
     (nil))
(insn 44 43 45 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:5111 -1
     (nil))
(code_label 45 44 46 7 1566 "" [1 uses])
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 50 7 (set (reg:SI 91 [ D.14545 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5113 -1
     (nil))
(insn 50 47 54 7 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14545 ])) tssmarshal.c:5113 -1
     (nil))
(insn 54 50 55 7 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:5114 -1
     (nil))
(insn 55 54 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:5114 -1
     (nil))

;; Function TSS_TPMS_ALGORITHM_DETAIL_ECC_Marshal (TSS_TPMS_ALGORITHM_DETAIL_ECC_Marshal, funcdef_no=317, decl_uid=5449, cgraph_uid=317, symbol_order=317)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18

;; Generating RTL for gimple basic block 19

;; Generating RTL for gimple basic block 20

;; Generating RTL for gimple basic block 21

;; Generating RTL for gimple basic block 22

;; Generating RTL for gimple basic block 23

;; Generating RTL for gimple basic block 24

;; Generating RTL for gimple basic block 25


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 26 into block 25...
Merged blocks 25 and 26.
Merged 25 and 26 without moving.
Removing jump 200.
Merging block 27 into block 25...
Merged blocks 25 and 27.
Merged 25 and 27 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5120 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5120 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5120 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5120 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5121 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5122 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5122 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14546 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5123 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5123 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5123 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5123 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 100)) tssmarshal.c:5123 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:5123 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:5123 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14546 ])) tssmarshal.c:5123 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ECC_CURVE_Marshal") [flags 0x1]  <function_decl 0x7fd466124360 TSS_TPM_ECC_CURVE_Marshal>) [0 TSS_TPM_ECC_CURVE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5123 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:5123 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:5123 -1
     (nil))
(code_label 24 23 25 5 1569 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5125 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:5125 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5126 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14547 ])
                (plus:DI (reg/f:DI 104)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5126 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5126 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5126 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5126 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 105)) tssmarshal.c:5126 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 106)) tssmarshal.c:5126 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 107)) tssmarshal.c:5126 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14547 ])) tssmarshal.c:5126 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5126 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 108)
        (reg:SI 0 ax)) tssmarshal.c:5126 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 108)) tssmarshal.c:5126 -1
     (nil))
(code_label 41 40 42 7 1570 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5128 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:5128 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5129 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14548 ])
                (plus:DI (reg/f:DI 109)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5129 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5129 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5129 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5129 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 110)) tssmarshal.c:5129 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 111)) tssmarshal.c:5129 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 112)) tssmarshal.c:5129 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14548 ])) tssmarshal.c:5129 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_KDF_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd4661676c0 TSS_TPMT_KDF_SCHEME_Marshal>) [0 TSS_TPMT_KDF_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5129 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 113)
        (reg:SI 0 ax)) tssmarshal.c:5129 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 113)) tssmarshal.c:5129 -1
     (nil))
(code_label 58 57 59 9 1571 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5131 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:5131 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5132 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.14549 ])
                (plus:DI (reg/f:DI 114)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5132 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5132 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5132 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5132 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 115)) tssmarshal.c:5132 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 116)) tssmarshal.c:5132 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 117)) tssmarshal.c:5132 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14549 ])) tssmarshal.c:5132 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_ECC_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd466171360 TSS_TPMT_ECC_SCHEME_Marshal>) [0 TSS_TPMT_ECC_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5132 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 118)
        (reg:SI 0 ax)) tssmarshal.c:5132 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 118)) tssmarshal.c:5132 -1
     (nil))
(code_label 75 74 76 11 1572 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5134 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:5134 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 119)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5135 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.14550 ])
                (plus:DI (reg/f:DI 119)
                    (const_int 14 [0xe])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5135 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 14 [0xe]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 120)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5135 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5135 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5135 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 120)) tssmarshal.c:5135 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 121)) tssmarshal.c:5135 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 122)) tssmarshal.c:5135 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.14550 ])) tssmarshal.c:5135 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ECC_PARAMETER_Marshal") [flags 0x1]  <function_decl 0x7fd466167e58 TSS_TPM2B_ECC_PARAMETER_Marshal>) [0 TSS_TPM2B_ECC_PARAMETER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5135 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 123)
        (reg:SI 0 ax)) tssmarshal.c:5135 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 123)) tssmarshal.c:5135 -1
     (nil))
(code_label 92 91 93 13 1573 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5137 -1
     (nil))
(jump_insn 95 94 96 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 109)
            (pc))) tssmarshal.c:5137 -1
     (nil)
 -> 109)
(note 96 95 97 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 14 (set (reg/f:DI 124)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5138 -1
     (nil))
(insn 98 97 99 14 (parallel [
            (set (reg/f:DI 92 [ D.14550 ])
                (plus:DI (reg/f:DI 124)
                    (const_int 64 [0x40])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5138 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 64 [0x40]))
        (nil)))
(insn 99 98 100 14 (set (reg:DI 125)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5138 -1
     (nil))
(insn 100 99 101 14 (set (reg:DI 126)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5138 -1
     (nil))
(insn 101 100 102 14 (set (reg:DI 127)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5138 -1
     (nil))
(insn 102 101 103 14 (set (reg:DI 2 cx)
        (reg:DI 125)) tssmarshal.c:5138 -1
     (nil))
(insn 103 102 104 14 (set (reg:DI 1 dx)
        (reg:DI 126)) tssmarshal.c:5138 -1
     (nil))
(insn 104 103 105 14 (set (reg:DI 4 si)
        (reg:DI 127)) tssmarshal.c:5138 -1
     (nil))
(insn 105 104 106 14 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.14550 ])) tssmarshal.c:5138 -1
     (nil))
(call_insn 106 105 107 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ECC_PARAMETER_Marshal") [flags 0x1]  <function_decl 0x7fd466167e58 TSS_TPM2B_ECC_PARAMETER_Marshal>) [0 TSS_TPM2B_ECC_PARAMETER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5138 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 107 106 108 14 (set (reg:SI 128)
        (reg:SI 0 ax)) tssmarshal.c:5138 -1
     (nil))
(insn 108 107 109 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 128)) tssmarshal.c:5138 -1
     (nil))
(code_label 109 108 110 15 1574 "" [1 uses])
(note 110 109 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5140 -1
     (nil))
(jump_insn 112 111 113 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 126)
            (pc))) tssmarshal.c:5140 -1
     (nil)
 -> 126)
(note 113 112 114 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 115 16 (set (reg/f:DI 129)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5141 -1
     (nil))
(insn 115 114 116 16 (parallel [
            (set (reg/f:DI 93 [ D.14550 ])
                (plus:DI (reg/f:DI 129)
                    (const_int 114 [0x72])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5141 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 114 [0x72]))
        (nil)))
(insn 116 115 117 16 (set (reg:DI 130)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5141 -1
     (nil))
(insn 117 116 118 16 (set (reg:DI 131)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5141 -1
     (nil))
(insn 118 117 119 16 (set (reg:DI 132)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5141 -1
     (nil))
(insn 119 118 120 16 (set (reg:DI 2 cx)
        (reg:DI 130)) tssmarshal.c:5141 -1
     (nil))
(insn 120 119 121 16 (set (reg:DI 1 dx)
        (reg:DI 131)) tssmarshal.c:5141 -1
     (nil))
(insn 121 120 122 16 (set (reg:DI 4 si)
        (reg:DI 132)) tssmarshal.c:5141 -1
     (nil))
(insn 122 121 123 16 (set (reg:DI 5 di)
        (reg/f:DI 93 [ D.14550 ])) tssmarshal.c:5141 -1
     (nil))
(call_insn 123 122 124 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ECC_PARAMETER_Marshal") [flags 0x1]  <function_decl 0x7fd466167e58 TSS_TPM2B_ECC_PARAMETER_Marshal>) [0 TSS_TPM2B_ECC_PARAMETER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5141 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 124 123 125 16 (set (reg:SI 133)
        (reg:SI 0 ax)) tssmarshal.c:5141 -1
     (nil))
(insn 125 124 126 16 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 133)) tssmarshal.c:5141 -1
     (nil))
(code_label 126 125 127 17 1575 "" [1 uses])
(note 127 126 128 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 128 127 129 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5143 -1
     (nil))
(jump_insn 129 128 130 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 143)
            (pc))) tssmarshal.c:5143 -1
     (nil)
 -> 143)
(note 130 129 131 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 131 130 132 18 (set (reg/f:DI 134)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5144 -1
     (nil))
(insn 132 131 133 18 (parallel [
            (set (reg/f:DI 94 [ D.14550 ])
                (plus:DI (reg/f:DI 134)
                    (const_int 164 [0xa4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5144 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 164 [0xa4]))
        (nil)))
(insn 133 132 134 18 (set (reg:DI 135)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5144 -1
     (nil))
(insn 134 133 135 18 (set (reg:DI 136)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5144 -1
     (nil))
(insn 135 134 136 18 (set (reg:DI 137)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5144 -1
     (nil))
(insn 136 135 137 18 (set (reg:DI 2 cx)
        (reg:DI 135)) tssmarshal.c:5144 -1
     (nil))
(insn 137 136 138 18 (set (reg:DI 1 dx)
        (reg:DI 136)) tssmarshal.c:5144 -1
     (nil))
(insn 138 137 139 18 (set (reg:DI 4 si)
        (reg:DI 137)) tssmarshal.c:5144 -1
     (nil))
(insn 139 138 140 18 (set (reg:DI 5 di)
        (reg/f:DI 94 [ D.14550 ])) tssmarshal.c:5144 -1
     (nil))
(call_insn 140 139 141 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ECC_PARAMETER_Marshal") [flags 0x1]  <function_decl 0x7fd466167e58 TSS_TPM2B_ECC_PARAMETER_Marshal>) [0 TSS_TPM2B_ECC_PARAMETER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5144 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 141 140 142 18 (set (reg:SI 138)
        (reg:SI 0 ax)) tssmarshal.c:5144 -1
     (nil))
(insn 142 141 143 18 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 138)) tssmarshal.c:5144 -1
     (nil))
(code_label 143 142 144 19 1576 "" [1 uses])
(note 144 143 145 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 145 144 146 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5146 -1
     (nil))
(jump_insn 146 145 147 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 160)
            (pc))) tssmarshal.c:5146 -1
     (nil)
 -> 160)
(note 147 146 148 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 148 147 149 20 (set (reg/f:DI 139)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5147 -1
     (nil))
(insn 149 148 150 20 (parallel [
            (set (reg/f:DI 95 [ D.14550 ])
                (plus:DI (reg/f:DI 139)
                    (const_int 214 [0xd6])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5147 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 214 [0xd6]))
        (nil)))
(insn 150 149 151 20 (set (reg:DI 140)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5147 -1
     (nil))
(insn 151 150 152 20 (set (reg:DI 141)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5147 -1
     (nil))
(insn 152 151 153 20 (set (reg:DI 142)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5147 -1
     (nil))
(insn 153 152 154 20 (set (reg:DI 2 cx)
        (reg:DI 140)) tssmarshal.c:5147 -1
     (nil))
(insn 154 153 155 20 (set (reg:DI 1 dx)
        (reg:DI 141)) tssmarshal.c:5147 -1
     (nil))
(insn 155 154 156 20 (set (reg:DI 4 si)
        (reg:DI 142)) tssmarshal.c:5147 -1
     (nil))
(insn 156 155 157 20 (set (reg:DI 5 di)
        (reg/f:DI 95 [ D.14550 ])) tssmarshal.c:5147 -1
     (nil))
(call_insn 157 156 158 20 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ECC_PARAMETER_Marshal") [flags 0x1]  <function_decl 0x7fd466167e58 TSS_TPM2B_ECC_PARAMETER_Marshal>) [0 TSS_TPM2B_ECC_PARAMETER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5147 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 158 157 159 20 (set (reg:SI 143)
        (reg:SI 0 ax)) tssmarshal.c:5147 -1
     (nil))
(insn 159 158 160 20 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 143)) tssmarshal.c:5147 -1
     (nil))
(code_label 160 159 161 21 1577 "" [1 uses])
(note 161 160 162 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 162 161 163 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5149 -1
     (nil))
(jump_insn 163 162 164 21 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 177)
            (pc))) tssmarshal.c:5149 -1
     (nil)
 -> 177)
(note 164 163 165 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 165 164 166 22 (set (reg/f:DI 144)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5150 -1
     (nil))
(insn 166 165 167 22 (parallel [
            (set (reg/f:DI 96 [ D.14550 ])
                (plus:DI (reg/f:DI 144)
                    (const_int 264 [0x108])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5150 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 264 [0x108]))
        (nil)))
(insn 167 166 168 22 (set (reg:DI 145)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5150 -1
     (nil))
(insn 168 167 169 22 (set (reg:DI 146)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5150 -1
     (nil))
(insn 169 168 170 22 (set (reg:DI 147)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5150 -1
     (nil))
(insn 170 169 171 22 (set (reg:DI 2 cx)
        (reg:DI 145)) tssmarshal.c:5150 -1
     (nil))
(insn 171 170 172 22 (set (reg:DI 1 dx)
        (reg:DI 146)) tssmarshal.c:5150 -1
     (nil))
(insn 172 171 173 22 (set (reg:DI 4 si)
        (reg:DI 147)) tssmarshal.c:5150 -1
     (nil))
(insn 173 172 174 22 (set (reg:DI 5 di)
        (reg/f:DI 96 [ D.14550 ])) tssmarshal.c:5150 -1
     (nil))
(call_insn 174 173 175 22 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ECC_PARAMETER_Marshal") [flags 0x1]  <function_decl 0x7fd466167e58 TSS_TPM2B_ECC_PARAMETER_Marshal>) [0 TSS_TPM2B_ECC_PARAMETER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5150 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 175 174 176 22 (set (reg:SI 148)
        (reg:SI 0 ax)) tssmarshal.c:5150 -1
     (nil))
(insn 176 175 177 22 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 148)) tssmarshal.c:5150 -1
     (nil))
(code_label 177 176 178 23 1578 "" [1 uses])
(note 178 177 179 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 179 178 180 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5152 -1
     (nil))
(jump_insn 180 179 181 23 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 194)
            (pc))) tssmarshal.c:5152 -1
     (nil)
 -> 194)
(note 181 180 182 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 182 181 183 24 (set (reg/f:DI 149)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5153 -1
     (nil))
(insn 183 182 184 24 (parallel [
            (set (reg/f:DI 97 [ D.14550 ])
                (plus:DI (reg/f:DI 149)
                    (const_int 314 [0x13a])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5153 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 314 [0x13a]))
        (nil)))
(insn 184 183 185 24 (set (reg:DI 150)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5153 -1
     (nil))
(insn 185 184 186 24 (set (reg:DI 151)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5153 -1
     (nil))
(insn 186 185 187 24 (set (reg:DI 152)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5153 -1
     (nil))
(insn 187 186 188 24 (set (reg:DI 2 cx)
        (reg:DI 150)) tssmarshal.c:5153 -1
     (nil))
(insn 188 187 189 24 (set (reg:DI 1 dx)
        (reg:DI 151)) tssmarshal.c:5153 -1
     (nil))
(insn 189 188 190 24 (set (reg:DI 4 si)
        (reg:DI 152)) tssmarshal.c:5153 -1
     (nil))
(insn 190 189 191 24 (set (reg:DI 5 di)
        (reg/f:DI 97 [ D.14550 ])) tssmarshal.c:5153 -1
     (nil))
(call_insn 191 190 192 24 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ECC_PARAMETER_Marshal") [flags 0x1]  <function_decl 0x7fd466167e58 TSS_TPM2B_ECC_PARAMETER_Marshal>) [0 TSS_TPM2B_ECC_PARAMETER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5153 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 192 191 193 24 (set (reg:SI 153)
        (reg:SI 0 ax)) tssmarshal.c:5153 -1
     (nil))
(insn 193 192 194 24 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 153)) tssmarshal.c:5153 -1
     (nil))
(code_label 194 193 195 25 1579 "" [1 uses])
(note 195 194 196 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 196 195 199 25 (set (reg:SI 98 [ D.14551 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5155 -1
     (nil))
(insn 199 196 203 25 (set (reg:SI 99 [ <retval> ])
        (reg:SI 98 [ D.14551 ])) tssmarshal.c:5155 -1
     (nil))
(insn 203 199 204 25 (set (reg/i:SI 0 ax)
        (reg:SI 99 [ <retval> ])) tssmarshal.c:5156 -1
     (nil))
(insn 204 203 0 25 (use (reg/i:SI 0 ax)) tssmarshal.c:5156 -1
     (nil))

;; Function TSS_TPMS_SIGNATURE_RSA_Marshal (TSS_TPMS_SIGNATURE_RSA_Marshal, funcdef_no=318, decl_uid=5454, cgraph_uid=318, symbol_order=318)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 47.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5162 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5162 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5162 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5162 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5163 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5164 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5164 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14552 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5165 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5165 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5165 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5165 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 91)) tssmarshal.c:5165 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 92)) tssmarshal.c:5165 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 93)) tssmarshal.c:5165 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14552 ])) tssmarshal.c:5165 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5165 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 94)
        (reg:SI 0 ax)) tssmarshal.c:5165 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 94)) tssmarshal.c:5165 -1
     (nil))
(code_label 24 23 25 5 1582 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5167 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:5167 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5168 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14553 ])
                (plus:DI (reg/f:DI 95)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5168 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5168 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5168 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5168 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:5168 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:5168 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:5168 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14553 ])) tssmarshal.c:5168 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_PUBLIC_KEY_RSA_Marshal") [flags 0x1]  <function_decl 0x7fd466167bd0 TSS_TPM2B_PUBLIC_KEY_RSA_Marshal>) [0 TSS_TPM2B_PUBLIC_KEY_RSA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5168 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:5168 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:5168 -1
     (nil))
(code_label 41 40 42 7 1583 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 46 7 (set (reg:SI 89 [ D.14554 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5170 -1
     (nil))
(insn 46 43 50 7 (set (reg:SI 90 [ <retval> ])
        (reg:SI 89 [ D.14554 ])) tssmarshal.c:5170 -1
     (nil))
(insn 50 46 51 7 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ <retval> ])) tssmarshal.c:5171 -1
     (nil))
(insn 51 50 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:5171 -1
     (nil))

;; Function TSS_TPMS_SIGNATURE_RSASSA_Marshal (TSS_TPMS_SIGNATURE_RSASSA_Marshal, funcdef_no=319, decl_uid=5459, cgraph_uid=319, symbol_order=319)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5177 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5177 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5177 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5177 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5178 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5179 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5179 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5180 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5180 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5180 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5180 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:5180 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:5180 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:5180 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:5180 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIGNATURE_RSA_Marshal") [flags 0x1]  <function_decl 0x7fd466171510 TSS_TPMS_SIGNATURE_RSA_Marshal>) [0 TSS_TPMS_SIGNATURE_RSA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5180 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5180 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5180 -1
     (nil))
(code_label 24 23 25 5 1586 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14555 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5182 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14555 ])) tssmarshal.c:5182 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:5183 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5183 -1
     (nil))

;; Function TSS_TPMS_SIGNATURE_RSAPSS_Marshal (TSS_TPMS_SIGNATURE_RSAPSS_Marshal, funcdef_no=320, decl_uid=5464, cgraph_uid=320, symbol_order=320)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5186 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5186 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5186 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5186 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5187 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5188 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5188 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5189 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5189 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5189 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5189 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:5189 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:5189 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:5189 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:5189 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIGNATURE_RSA_Marshal") [flags 0x1]  <function_decl 0x7fd466171510 TSS_TPMS_SIGNATURE_RSA_Marshal>) [0 TSS_TPMS_SIGNATURE_RSA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5189 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5189 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5189 -1
     (nil))
(code_label 24 23 25 5 1589 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14556 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5191 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14556 ])) tssmarshal.c:5191 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:5192 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5192 -1
     (nil))

;; Function TSS_TPMS_SIGNATURE_ECC_Marshal (TSS_TPMS_SIGNATURE_ECC_Marshal, funcdef_no=321, decl_uid=5469, cgraph_uid=321, symbol_order=321)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Removing jump 64.
Merging block 11 into block 9...
Merged blocks 9 and 11.
Merged 9 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5198 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5198 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5198 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5198 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5199 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5200 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5200 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14557 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5201 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5201 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5201 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5201 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 92)) tssmarshal.c:5201 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 93)) tssmarshal.c:5201 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 94)) tssmarshal.c:5201 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14557 ])) tssmarshal.c:5201 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5201 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 95)
        (reg:SI 0 ax)) tssmarshal.c:5201 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 95)) tssmarshal.c:5201 -1
     (nil))
(code_label 24 23 25 5 1592 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5203 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:5203 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5204 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14558 ])
                (plus:DI (reg/f:DI 96)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5204 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5204 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5204 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5204 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:5204 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:5204 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:5204 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14558 ])) tssmarshal.c:5204 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ECC_PARAMETER_Marshal") [flags 0x1]  <function_decl 0x7fd466167e58 TSS_TPM2B_ECC_PARAMETER_Marshal>) [0 TSS_TPM2B_ECC_PARAMETER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5204 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:5204 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:5204 -1
     (nil))
(code_label 41 40 42 7 1593 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5206 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:5206 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5207 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14558 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 52 [0x34])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5207 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 52 [0x34]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5207 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5207 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5207 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:5207 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:5207 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:5207 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14558 ])) tssmarshal.c:5207 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ECC_PARAMETER_Marshal") [flags 0x1]  <function_decl 0x7fd466167e58 TSS_TPM2B_ECC_PARAMETER_Marshal>) [0 TSS_TPM2B_ECC_PARAMETER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5207 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:5207 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:5207 -1
     (nil))
(code_label 58 57 59 9 1594 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 63 9 (set (reg:SI 90 [ D.14559 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5209 -1
     (nil))
(insn 63 60 67 9 (set (reg:SI 91 [ <retval> ])
        (reg:SI 90 [ D.14559 ])) tssmarshal.c:5209 -1
     (nil))
(insn 67 63 68 9 (set (reg/i:SI 0 ax)
        (reg:SI 91 [ <retval> ])) tssmarshal.c:5210 -1
     (nil))
(insn 68 67 0 9 (use (reg/i:SI 0 ax)) tssmarshal.c:5210 -1
     (nil))

;; Function TSS_TPMS_SIGNATURE_ECDSA_Marshal (TSS_TPMS_SIGNATURE_ECDSA_Marshal, funcdef_no=322, decl_uid=5474, cgraph_uid=322, symbol_order=322)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5216 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5216 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5216 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5216 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5217 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5218 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5218 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5219 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5219 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5219 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5219 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:5219 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:5219 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:5219 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:5219 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIGNATURE_ECC_Marshal") [flags 0x1]  <function_decl 0x7fd466171798 TSS_TPMS_SIGNATURE_ECC_Marshal>) [0 TSS_TPMS_SIGNATURE_ECC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5219 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5219 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5219 -1
     (nil))
(code_label 24 23 25 5 1597 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14560 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5221 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14560 ])) tssmarshal.c:5221 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:5222 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5222 -1
     (nil))

;; Function TSS_TPMS_SIGNATURE_ECDAA_Marshal (TSS_TPMS_SIGNATURE_ECDAA_Marshal, funcdef_no=323, decl_uid=5479, cgraph_uid=323, symbol_order=323)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5226 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5226 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5226 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5226 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5227 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5228 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5228 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5229 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5229 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5229 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5229 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:5229 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:5229 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:5229 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:5229 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIGNATURE_ECC_Marshal") [flags 0x1]  <function_decl 0x7fd466171798 TSS_TPMS_SIGNATURE_ECC_Marshal>) [0 TSS_TPMS_SIGNATURE_ECC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5229 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5229 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5229 -1
     (nil))
(code_label 24 23 25 5 1600 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14561 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5231 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14561 ])) tssmarshal.c:5231 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:5232 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5232 -1
     (nil))

;; Function TSS_TPMS_SIGNATURE_SM2_Marshal (TSS_TPMS_SIGNATURE_SM2_Marshal, funcdef_no=324, decl_uid=5484, cgraph_uid=324, symbol_order=324)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5236 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5236 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5236 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5236 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5237 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5238 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5238 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5239 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5239 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5239 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5239 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:5239 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:5239 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:5239 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:5239 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIGNATURE_ECC_Marshal") [flags 0x1]  <function_decl 0x7fd466171798 TSS_TPMS_SIGNATURE_ECC_Marshal>) [0 TSS_TPMS_SIGNATURE_ECC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5239 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5239 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5239 -1
     (nil))
(code_label 24 23 25 5 1603 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14562 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5241 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14562 ])) tssmarshal.c:5241 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:5242 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5242 -1
     (nil))

;; Function TSS_TPMS_SIGNATURE_ECSCHNORR_Marshal (TSS_TPMS_SIGNATURE_ECSCHNORR_Marshal, funcdef_no=325, decl_uid=5489, cgraph_uid=325, symbol_order=325)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5246 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5246 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5246 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5246 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5247 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5248 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5248 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5249 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5249 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5249 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5249 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:5249 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:5249 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:5249 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:5249 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIGNATURE_ECC_Marshal") [flags 0x1]  <function_decl 0x7fd466171798 TSS_TPMS_SIGNATURE_ECC_Marshal>) [0 TSS_TPMS_SIGNATURE_ECC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5249 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5249 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5249 -1
     (nil))
(code_label 24 23 25 5 1606 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14563 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5251 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14563 ])) tssmarshal.c:5251 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:5252 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5252 -1
     (nil))

;; Function TSS_TPMU_SIGNATURE_Marshal (TSS_TPMU_SIGNATURE_Marshal, funcdef_no=326, decl_uid=5495, cgraph_uid=326, symbol_order=326)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18

;; Generating RTL for gimple basic block 19

;; Generating RTL for gimple basic block 20

;; Generating RTL for gimple basic block 21

;; Generating RTL for gimple basic block 22

;; Generating RTL for gimple basic block 23

;; Generating RTL for gimple basic block 24

;; Generating RTL for gimple basic block 25

;; Generating RTL for gimple basic block 26

;; Generating RTL for gimple basic block 27


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 4->26 redirected to 28
Edge 5->7 redirected to 28
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.
Edge 8->10 redirected to 28
Merging block 10 into block 9...
Merged blocks 9 and 10.
Merged 9 and 10 without moving.
Edge 11->13 redirected to 28
Merging block 13 into block 12...
Merged blocks 12 and 13.
Merged 12 and 13 without moving.
Edge 14->16 redirected to 28
Merging block 16 into block 15...
Merged blocks 15 and 16.
Merged 15 and 16 without moving.
Edge 17->19 redirected to 28
Merging block 19 into block 18...
Merged blocks 18 and 19.
Merged 18 and 19 without moving.
Edge 20->22 redirected to 28
Merging block 22 into block 21...
Merged blocks 21 and 22.
Merged 21 and 22 without moving.
Edge 23->25 redirected to 28
Merging block 25 into block 24...
Merged blocks 24 and 25.
Merged 24 and 25 without moving.
deleting block 26
Merging block 29 into block 28...
Merged blocks 28 and 29.
Merged 28 and 29 without moving.
Removing jump 179.
Merging block 30 into block 28...
Merged blocks 28 and 30.
Merged 28 and 30 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5258 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5258 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5258 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5258 -1
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])
        (reg:SI 37 r8 [ selector ])) tssmarshal.c:5258 -1
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5259 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 97)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])) tssmarshal.c:5260 -1
     (nil))
(insn 12 11 13 2 (parallel [
            (set (reg:SI 96)
                (plus:SI (reg:SI 97)
                    (const_int -5 [0xfffffffffffffffb])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5260 -1
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])
            (const_int -5 [0xfffffffffffffffb]))
        (nil)))
(insn 13 12 14 2 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 96)
            (const_int 23 [0x17]))) tssmarshal.c:5260 -1
     (nil))
(jump_insn 14 13 185 2 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 170)
            (pc))) tssmarshal.c:5260 -1
     (nil)
 -> 170)
(note 185 14 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 15 185 16 4 (set (reg:DI 98)
        (zero_extend:DI (reg:SI 96))) tssmarshal.c:5260 -1
     (nil))
(insn 16 15 17 4 (parallel [
            (set (reg:DI 99)
                (ashift:DI (reg:DI 98)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5260 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 100)
        (label_ref:DI 23)) tssmarshal.c:5260 -1
     (insn_list:REG_LABEL_OPERAND 23 (nil)))
(insn 18 17 19 4 (set (reg:SI 101)
        (mem/u/c:SI (plus:DI (reg:DI 99)
                (reg:DI 100)) [0  S4 A8])) tssmarshal.c:5260 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 102)
        (sign_extend:DI (reg:SI 101))) tssmarshal.c:5260 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 104)
        (label_ref:DI 23)) tssmarshal.c:5260 -1
     (insn_list:REG_LABEL_OPERAND 23 (nil)))
(insn 21 20 22 4 (parallel [
            (set (reg:DI 103)
                (plus:DI (reg:DI 102)
                    (reg:DI 104)))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5260 -1
     (nil))
(jump_insn 22 21 23 4 (parallel [
            (set (pc)
                (reg:DI 103))
            (use (label_ref 23))
        ]) tssmarshal.c:5260 -1
     (nil)
 -> 23)
(code_label 23 22 24 1611 "" [3 uses])
(jump_table_data 24 23 25 (addr_diff_vec:SI (label_ref:DI 23)
         [
            (label_ref:DI 146)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 173)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 170)
            (label_ref:DI 26)
            (label_ref:DI 170)
            (label_ref:DI 46)
            (label_ref:DI 170)
            (label_ref:DI 66)
            (label_ref:DI 170)
            (label_ref:DI 86)
            (label_ref:DI 106)
            (label_ref:DI 126)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 25 24 26)
(code_label 26 25 27 5 1613 "" [1 uses])
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5263 -1
     (nil))
(jump_insn 29 28 30 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 173)
            (pc))) tssmarshal.c:5263 612 {*jcc_1}
     (nil)
 -> 173)
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg/f:DI 87 [ D.14564 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5264 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5264 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5264 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5264 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 2 cx)
        (reg:DI 105)) tssmarshal.c:5264 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 1 dx)
        (reg:DI 106)) tssmarshal.c:5264 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 4 si)
        (reg:DI 107)) tssmarshal.c:5264 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14564 ])) tssmarshal.c:5264 -1
     (nil))
(call_insn 39 38 40 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIGNATURE_RSASSA_Marshal") [flags 0x1]  <function_decl 0x7fd4661715e8 TSS_TPMS_SIGNATURE_RSASSA_Marshal>) [0 TSS_TPMS_SIGNATURE_RSASSA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5264 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 40 39 41 6 (set (reg:SI 108)
        (reg:SI 0 ax)) tssmarshal.c:5264 -1
     (nil))
(insn 41 40 44 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 108)) tssmarshal.c:5264 -1
     (nil))
(jump_insn 44 41 45 6 (set (pc)
        (label_ref 173)) tssmarshal.c:5266 -1
     (nil)
 -> 173)
(barrier 45 44 46)
(code_label 46 45 47 8 1614 "" [1 uses])
(note 47 46 48 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5270 -1
     (nil))
(jump_insn 49 48 50 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 173)
            (pc))) tssmarshal.c:5270 612 {*jcc_1}
     (nil)
 -> 173)
(note 50 49 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 52 9 (set (reg/f:DI 88 [ D.14565 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5271 -1
     (nil))
(insn 52 51 53 9 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5271 -1
     (nil))
(insn 53 52 54 9 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5271 -1
     (nil))
(insn 54 53 55 9 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5271 -1
     (nil))
(insn 55 54 56 9 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:5271 -1
     (nil))
(insn 56 55 57 9 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:5271 -1
     (nil))
(insn 57 56 58 9 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:5271 -1
     (nil))
(insn 58 57 59 9 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14565 ])) tssmarshal.c:5271 -1
     (nil))
(call_insn 59 58 60 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIGNATURE_RSAPSS_Marshal") [flags 0x1]  <function_decl 0x7fd4661716c0 TSS_TPMS_SIGNATURE_RSAPSS_Marshal>) [0 TSS_TPMS_SIGNATURE_RSAPSS_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5271 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 60 59 61 9 (set (reg:SI 112)
        (reg:SI 0 ax)) tssmarshal.c:5271 -1
     (nil))
(insn 61 60 64 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 112)) tssmarshal.c:5271 -1
     (nil))
(jump_insn 64 61 65 9 (set (pc)
        (label_ref 173)) tssmarshal.c:5273 -1
     (nil)
 -> 173)
(barrier 65 64 66)
(code_label 66 65 67 11 1615 "" [1 uses])
(note 67 66 68 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5277 -1
     (nil))
(jump_insn 69 68 70 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 173)
            (pc))) tssmarshal.c:5277 612 {*jcc_1}
     (nil)
 -> 173)
(note 70 69 71 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 72 12 (set (reg/f:DI 89 [ D.14566 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5278 -1
     (nil))
(insn 72 71 73 12 (set (reg:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5278 -1
     (nil))
(insn 73 72 74 12 (set (reg:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5278 -1
     (nil))
(insn 74 73 75 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5278 -1
     (nil))
(insn 75 74 76 12 (set (reg:DI 2 cx)
        (reg:DI 113)) tssmarshal.c:5278 -1
     (nil))
(insn 76 75 77 12 (set (reg:DI 1 dx)
        (reg:DI 114)) tssmarshal.c:5278 -1
     (nil))
(insn 77 76 78 12 (set (reg:DI 4 si)
        (reg:DI 115)) tssmarshal.c:5278 -1
     (nil))
(insn 78 77 79 12 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14566 ])) tssmarshal.c:5278 -1
     (nil))
(call_insn 79 78 80 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIGNATURE_ECDSA_Marshal") [flags 0x1]  <function_decl 0x7fd466171870 TSS_TPMS_SIGNATURE_ECDSA_Marshal>) [0 TSS_TPMS_SIGNATURE_ECDSA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5278 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 80 79 81 12 (set (reg:SI 116)
        (reg:SI 0 ax)) tssmarshal.c:5278 -1
     (nil))
(insn 81 80 84 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 116)) tssmarshal.c:5278 -1
     (nil))
(jump_insn 84 81 85 12 (set (pc)
        (label_ref 173)) tssmarshal.c:5280 -1
     (nil)
 -> 173)
(barrier 85 84 86)
(code_label 86 85 87 14 1616 "" [1 uses])
(note 87 86 88 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5284 -1
     (nil))
(jump_insn 89 88 90 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 173)
            (pc))) tssmarshal.c:5284 612 {*jcc_1}
     (nil)
 -> 173)
(note 90 89 91 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 92 15 (set (reg/f:DI 90 [ D.14566 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5285 -1
     (nil))
(insn 92 91 93 15 (set (reg:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5285 -1
     (nil))
(insn 93 92 94 15 (set (reg:DI 118)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5285 -1
     (nil))
(insn 94 93 95 15 (set (reg:DI 119)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5285 -1
     (nil))
(insn 95 94 96 15 (set (reg:DI 2 cx)
        (reg:DI 117)) tssmarshal.c:5285 -1
     (nil))
(insn 96 95 97 15 (set (reg:DI 1 dx)
        (reg:DI 118)) tssmarshal.c:5285 -1
     (nil))
(insn 97 96 98 15 (set (reg:DI 4 si)
        (reg:DI 119)) tssmarshal.c:5285 -1
     (nil))
(insn 98 97 99 15 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14566 ])) tssmarshal.c:5285 -1
     (nil))
(call_insn 99 98 100 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIGNATURE_ECDSA_Marshal") [flags 0x1]  <function_decl 0x7fd466171870 TSS_TPMS_SIGNATURE_ECDSA_Marshal>) [0 TSS_TPMS_SIGNATURE_ECDSA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5285 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 100 99 101 15 (set (reg:SI 120)
        (reg:SI 0 ax)) tssmarshal.c:5285 -1
     (nil))
(insn 101 100 104 15 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 120)) tssmarshal.c:5285 -1
     (nil))
(jump_insn 104 101 105 15 (set (pc)
        (label_ref 173)) tssmarshal.c:5287 -1
     (nil)
 -> 173)
(barrier 105 104 106)
(code_label 106 105 107 17 1617 "" [1 uses])
(note 107 106 108 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 108 107 109 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5291 -1
     (nil))
(jump_insn 109 108 110 17 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 173)
            (pc))) tssmarshal.c:5291 612 {*jcc_1}
     (nil)
 -> 173)
(note 110 109 111 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 18 (set (reg/f:DI 91 [ D.14566 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5292 -1
     (nil))
(insn 112 111 113 18 (set (reg:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5292 -1
     (nil))
(insn 113 112 114 18 (set (reg:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5292 -1
     (nil))
(insn 114 113 115 18 (set (reg:DI 123)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5292 -1
     (nil))
(insn 115 114 116 18 (set (reg:DI 2 cx)
        (reg:DI 121)) tssmarshal.c:5292 -1
     (nil))
(insn 116 115 117 18 (set (reg:DI 1 dx)
        (reg:DI 122)) tssmarshal.c:5292 -1
     (nil))
(insn 117 116 118 18 (set (reg:DI 4 si)
        (reg:DI 123)) tssmarshal.c:5292 -1
     (nil))
(insn 118 117 119 18 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.14566 ])) tssmarshal.c:5292 -1
     (nil))
(call_insn 119 118 120 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIGNATURE_ECDSA_Marshal") [flags 0x1]  <function_decl 0x7fd466171870 TSS_TPMS_SIGNATURE_ECDSA_Marshal>) [0 TSS_TPMS_SIGNATURE_ECDSA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5292 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 120 119 121 18 (set (reg:SI 124)
        (reg:SI 0 ax)) tssmarshal.c:5292 -1
     (nil))
(insn 121 120 124 18 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 124)) tssmarshal.c:5292 -1
     (nil))
(jump_insn 124 121 125 18 (set (pc)
        (label_ref 173)) tssmarshal.c:5294 -1
     (nil)
 -> 173)
(barrier 125 124 126)
(code_label 126 125 127 20 1618 "" [1 uses])
(note 127 126 128 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 128 127 129 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5298 -1
     (nil))
(jump_insn 129 128 130 20 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 173)
            (pc))) tssmarshal.c:5298 612 {*jcc_1}
     (nil)
 -> 173)
(note 130 129 131 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 131 130 132 21 (set (reg/f:DI 92 [ D.14566 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5299 -1
     (nil))
(insn 132 131 133 21 (set (reg:DI 125)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5299 -1
     (nil))
(insn 133 132 134 21 (set (reg:DI 126)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5299 -1
     (nil))
(insn 134 133 135 21 (set (reg:DI 127)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5299 -1
     (nil))
(insn 135 134 136 21 (set (reg:DI 2 cx)
        (reg:DI 125)) tssmarshal.c:5299 -1
     (nil))
(insn 136 135 137 21 (set (reg:DI 1 dx)
        (reg:DI 126)) tssmarshal.c:5299 -1
     (nil))
(insn 137 136 138 21 (set (reg:DI 4 si)
        (reg:DI 127)) tssmarshal.c:5299 -1
     (nil))
(insn 138 137 139 21 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.14566 ])) tssmarshal.c:5299 -1
     (nil))
(call_insn 139 138 140 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SIGNATURE_ECDSA_Marshal") [flags 0x1]  <function_decl 0x7fd466171870 TSS_TPMS_SIGNATURE_ECDSA_Marshal>) [0 TSS_TPMS_SIGNATURE_ECDSA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5299 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 140 139 141 21 (set (reg:SI 128)
        (reg:SI 0 ax)) tssmarshal.c:5299 -1
     (nil))
(insn 141 140 144 21 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 128)) tssmarshal.c:5299 -1
     (nil))
(jump_insn 144 141 145 21 (set (pc)
        (label_ref 173)) tssmarshal.c:5301 -1
     (nil)
 -> 173)
(barrier 145 144 146)
(code_label 146 145 147 23 1610 "" [1 uses])
(note 147 146 148 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 148 147 149 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5305 -1
     (nil))
(jump_insn 149 148 150 23 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 173)
            (pc))) tssmarshal.c:5305 612 {*jcc_1}
     (nil)
 -> 173)
(note 150 149 151 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 151 150 152 24 (set (reg/f:DI 93 [ D.14567 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5306 -1
     (nil))
(insn 152 151 153 24 (set (reg:DI 129)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5306 -1
     (nil))
(insn 153 152 154 24 (set (reg:DI 130)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5306 -1
     (nil))
(insn 154 153 155 24 (set (reg:DI 131)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5306 -1
     (nil))
(insn 155 154 156 24 (set (reg:DI 2 cx)
        (reg:DI 129)) tssmarshal.c:5306 -1
     (nil))
(insn 156 155 157 24 (set (reg:DI 1 dx)
        (reg:DI 130)) tssmarshal.c:5306 -1
     (nil))
(insn 157 156 158 24 (set (reg:DI 4 si)
        (reg:DI 131)) tssmarshal.c:5306 -1
     (nil))
(insn 158 157 159 24 (set (reg:DI 5 di)
        (reg/f:DI 93 [ D.14567 ])) tssmarshal.c:5306 -1
     (nil))
(call_insn 159 158 160 24 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_HA_Marshal") [flags 0x1]  <function_decl 0x7fd466137ca8 TSS_TPMT_HA_Marshal>) [0 TSS_TPMT_HA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5306 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 160 159 161 24 (set (reg:SI 132)
        (reg:SI 0 ax)) tssmarshal.c:5306 -1
     (nil))
(insn 161 160 164 24 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 132)) tssmarshal.c:5306 -1
     (nil))
(jump_insn 164 161 165 24 (set (pc)
        (label_ref 173)) tssmarshal.c:5308 -1
     (nil)
 -> 173)
(barrier 165 164 170)
(code_label 170 165 171 27 1609 "" [17 uses])
(note 171 170 172 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 172 171 173 27 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 152 [0x98])) tssmarshal.c:5313 -1
     (nil))
(code_label 173 172 174 28 1620 "" [15 uses])
(note 174 173 175 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 175 174 178 28 (set (reg:SI 94 [ D.14568 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5315 -1
     (nil))
(insn 178 175 182 28 (set (reg:SI 95 [ <retval> ])
        (reg:SI 94 [ D.14568 ])) tssmarshal.c:5315 -1
     (nil))
(insn 182 178 183 28 (set (reg/i:SI 0 ax)
        (reg:SI 95 [ <retval> ])) tssmarshal.c:5316 -1
     (nil))
(insn 183 182 0 28 (use (reg/i:SI 0 ax)) tssmarshal.c:5316 -1
     (nil))

;; Function TSS_TPMT_SIGNATURE_Marshal (TSS_TPMT_SIGNATURE_Marshal, funcdef_no=327, decl_uid=5500, cgraph_uid=327, symbol_order=327)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 51.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5322 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5322 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5322 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5322 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5323 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5324 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5324 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14569 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5325 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5325 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5325 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5325 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:5325 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:5325 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:5325 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14569 ])) tssmarshal.c:5325 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_SIG_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd466137798 TSS_TPMI_ALG_SIG_SCHEME_Marshal>) [0 TSS_TPMI_ALG_SIG_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5325 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:5325 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:5325 -1
     (nil))
(code_label 24 23 25 5 1637 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5327 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) tssmarshal.c:5327 -1
     (nil)
 -> 45)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5328 -1
     (nil))
(insn 30 29 31 6 (set (reg:HI 88 [ D.14570 ])
        (mem/j:HI (reg/f:DI 97) [0 source_7(D)->sigAlg+0 S2 A16])) tssmarshal.c:5328 -1
     (nil))
(insn 31 30 32 6 (set (reg:SI 89 [ D.14571 ])
        (zero_extend:SI (reg:HI 88 [ D.14570 ]))) tssmarshal.c:5328 -1
     (nil))
(insn 32 31 33 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5328 -1
     (nil))
(insn 33 32 34 6 (parallel [
            (set (reg/f:DI 90 [ D.14572 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5328 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 34 33 35 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5328 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5328 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5328 -1
     (nil))
(insn 37 36 38 6 (set (reg:SI 37 r8)
        (reg:SI 89 [ D.14571 ])) tssmarshal.c:5328 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:5328 -1
     (nil))
(insn 39 38 40 6 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:5328 -1
     (nil))
(insn 40 39 41 6 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:5328 -1
     (nil))
(insn 41 40 42 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14572 ])) tssmarshal.c:5328 -1
     (nil))
(call_insn 42 41 43 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_SIGNATURE_Marshal") [flags 0x1]  <function_decl 0x7fd466171bd0 TSS_TPMU_SIGNATURE_Marshal>) [0 TSS_TPMU_SIGNATURE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5328 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 43 42 44 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:5328 -1
     (nil))
(insn 44 43 45 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:5328 -1
     (nil))
(code_label 45 44 46 7 1638 "" [1 uses])
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 50 7 (set (reg:SI 91 [ D.14573 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5330 -1
     (nil))
(insn 50 47 54 7 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14573 ])) tssmarshal.c:5330 -1
     (nil))
(insn 54 50 55 7 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:5331 -1
     (nil))
(insn 55 54 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:5331 -1
     (nil))

;; Function TSS_TPM2B_ENCRYPTED_SECRET_Marshal (TSS_TPM2B_ENCRYPTED_SECRET_Marshal, funcdef_no=328, decl_uid=5505, cgraph_uid=328, symbol_order=328)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5337 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5337 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5337 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5337 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5338 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5339 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5339 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14574 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5340 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5340 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5340 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5340 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:5340 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:5340 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:5340 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14574 ])) tssmarshal.c:5340 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5340 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5340 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5340 -1
     (nil))
(code_label 24 23 25 5 1641 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14575 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5342 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14575 ])) tssmarshal.c:5342 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:5343 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5343 -1
     (nil))

;; Function TSS_TPMI_ALG_PUBLIC_Marshal (TSS_TPMI_ALG_PUBLIC_Marshal, funcdef_no=329, decl_uid=5510, cgraph_uid=329, symbol_order=329)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5349 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5349 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5349 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5349 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5350 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5351 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5351 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 89)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5352 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5352 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5352 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5352 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 89)) tssmarshal.c:5352 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 90)) tssmarshal.c:5352 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 91)) tssmarshal.c:5352 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg:DI 92)) tssmarshal.c:5352 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ALG_ID_Marshal") [flags 0x1]  <function_decl 0x7fd466124288 TSS_TPM_ALG_ID_Marshal>) [0 TSS_TPM_ALG_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5352 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5352 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5352 -1
     (nil))
(code_label 24 23 25 5 1644 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 87 [ D.14576 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5354 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 88 [ <retval> ])
        (reg:SI 87 [ D.14576 ])) tssmarshal.c:5354 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 88 [ <retval> ])) tssmarshal.c:5355 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5355 -1
     (nil))

;; Function TSS_TPMU_PUBLIC_ID_Marshal (TSS_TPMU_PUBLIC_ID_Marshal, funcdef_no=330, decl_uid=5516, cgraph_uid=330, symbol_order=330)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17
Purged edges from bb 25


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Forwarding edge 5->6 to 22 failed.
Forwarding edge 8->9 to 22 failed.
Edge 10->12 redirected to 23
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Edge 13->15 redirected to 23
Merging block 15 into block 14...
Merged blocks 14 and 15.
Merged 14 and 15 without moving.
Edge 16->18 redirected to 23
Merging block 18 into block 17...
Merged blocks 17 and 18.
Merged 17 and 18 without moving.
Edge 19->21 redirected to 23
Merging block 21 into block 20...
Merged blocks 20 and 21.
Merged 20 and 21 without moving.
Merging block 24 into block 23...
Merged blocks 23 and 24.
Merged 23 and 24 without moving.
Removing jump 116.
Merging block 25 into block 23...
Merged blocks 23 and 25.
Merged 23 and 25 without moving.


try_optimize_cfg iteration 2

Forwarding edge 5->6 to 22 failed.
Forwarding edge 8->9 to 22 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5361 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5361 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5361 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5361 -1
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])
        (reg:SI 37 r8 [ selector ])) tssmarshal.c:5361 -1
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5362 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 93 [ selector ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])) tssmarshal.c:5363 -1
     (nil))
(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ selector ])
            (const_int 8 [0x8]))) tssmarshal.c:5363 -1
     (nil))
(jump_insn 13 12 122 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) tssmarshal.c:5363 -1
     (nil)
 -> 27)
(note 122 13 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 122 15 4 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 93 [ selector ])
            (const_int 8 [0x8]))) tssmarshal.c:5363 -1
     (nil))
(jump_insn 15 14 123 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) tssmarshal.c:5363 -1
     (nil)
 -> 20)
(note 123 15 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 123 17 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ selector ])
            (const_int 1 [0x1]))) tssmarshal.c:5363 -1
     (nil))
(jump_insn 17 16 124 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) tssmarshal.c:5363 -1
     (nil)
 -> 67)
(note 124 17 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 18 124 19 6 (set (pc)
        (label_ref 107)) tssmarshal.c:5363 -1
     (nil)
 -> 107)
(barrier 19 18 20)
(code_label 20 19 125 7 1649 "" [1 uses])
(note 125 20 21 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 21 125 22 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ selector ])
            (const_int 35 [0x23]))) tssmarshal.c:5363 -1
     (nil))
(jump_insn 22 21 126 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) tssmarshal.c:5363 -1
     (nil)
 -> 87)
(note 126 22 23 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 23 126 24 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ selector ])
            (const_int 37 [0x25]))) tssmarshal.c:5363 -1
     (nil))
(jump_insn 24 23 127 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) tssmarshal.c:5363 -1
     (nil)
 -> 47)
(note 127 24 25 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(jump_insn 25 127 26 9 (set (pc)
        (label_ref 107)) tssmarshal.c:5363 -1
     (nil)
 -> 107)
(barrier 26 25 27)
(code_label 27 26 28 10 1648 "" [1 uses])
(note 28 27 29 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5366 -1
     (nil))
(jump_insn 30 29 31 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 110)
            (pc))) tssmarshal.c:5366 612 {*jcc_1}
     (nil)
 -> 110)
(note 31 30 32 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 11 (set (reg/f:DI 87 [ D.14577 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5367 -1
     (nil))
(insn 33 32 34 11 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5367 -1
     (nil))
(insn 34 33 35 11 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5367 -1
     (nil))
(insn 35 34 36 11 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5367 -1
     (nil))
(insn 36 35 37 11 (set (reg:DI 2 cx)
        (reg:DI 94)) tssmarshal.c:5367 -1
     (nil))
(insn 37 36 38 11 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:5367 -1
     (nil))
(insn 38 37 39 11 (set (reg:DI 4 si)
        (reg:DI 96)) tssmarshal.c:5367 -1
     (nil))
(insn 39 38 40 11 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14577 ])) tssmarshal.c:5367 -1
     (nil))
(call_insn 40 39 41 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5367 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 41 40 42 11 (set (reg:SI 97)
        (reg:SI 0 ax)) tssmarshal.c:5367 -1
     (nil))
(insn 42 41 45 11 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 97)) tssmarshal.c:5367 -1
     (nil))
(jump_insn 45 42 46 11 (set (pc)
        (label_ref 110)) tssmarshal.c:5369 -1
     (nil)
 -> 110)
(barrier 46 45 47)
(code_label 47 46 48 13 1652 "" [1 uses])
(note 48 47 49 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5373 -1
     (nil))
(jump_insn 50 49 51 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 110)
            (pc))) tssmarshal.c:5373 612 {*jcc_1}
     (nil)
 -> 110)
(note 51 50 52 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 14 (set (reg/f:DI 88 [ D.14577 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5374 -1
     (nil))
(insn 53 52 54 14 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5374 -1
     (nil))
(insn 54 53 55 14 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5374 -1
     (nil))
(insn 55 54 56 14 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5374 -1
     (nil))
(insn 56 55 57 14 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:5374 -1
     (nil))
(insn 57 56 58 14 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:5374 -1
     (nil))
(insn 58 57 59 14 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:5374 -1
     (nil))
(insn 59 58 60 14 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14577 ])) tssmarshal.c:5374 -1
     (nil))
(call_insn 60 59 61 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5374 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 61 60 62 14 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:5374 -1
     (nil))
(insn 62 61 65 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:5374 -1
     (nil))
(jump_insn 65 62 66 14 (set (pc)
        (label_ref 110)) tssmarshal.c:5376 -1
     (nil)
 -> 110)
(barrier 66 65 67)
(code_label 67 66 68 16 1650 "" [1 uses])
(note 68 67 69 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5380 -1
     (nil))
(jump_insn 70 69 71 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 110)
            (pc))) tssmarshal.c:5380 612 {*jcc_1}
     (nil)
 -> 110)
(note 71 70 72 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 72 71 73 17 (set (reg/f:DI 89 [ D.14578 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5381 -1
     (nil))
(insn 73 72 74 17 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5381 -1
     (nil))
(insn 74 73 75 17 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5381 -1
     (nil))
(insn 75 74 76 17 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5381 -1
     (nil))
(insn 76 75 77 17 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:5381 -1
     (nil))
(insn 77 76 78 17 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:5381 -1
     (nil))
(insn 78 77 79 17 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:5381 -1
     (nil))
(insn 79 78 80 17 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14578 ])) tssmarshal.c:5381 -1
     (nil))
(call_insn 80 79 81 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_PUBLIC_KEY_RSA_Marshal") [flags 0x1]  <function_decl 0x7fd466167bd0 TSS_TPM2B_PUBLIC_KEY_RSA_Marshal>) [0 TSS_TPM2B_PUBLIC_KEY_RSA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5381 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 81 80 82 17 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:5381 -1
     (nil))
(insn 82 81 85 17 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:5381 -1
     (nil))
(jump_insn 85 82 86 17 (set (pc)
        (label_ref 110)) tssmarshal.c:5383 -1
     (nil)
 -> 110)
(barrier 86 85 87)
(code_label 87 86 88 19 1651 "" [1 uses])
(note 88 87 89 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 89 88 90 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5387 -1
     (nil))
(jump_insn 90 89 91 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 110)
            (pc))) tssmarshal.c:5387 612 {*jcc_1}
     (nil)
 -> 110)
(note 91 90 92 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 92 91 93 20 (set (reg/f:DI 90 [ D.14579 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5388 -1
     (nil))
(insn 93 92 94 20 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5388 -1
     (nil))
(insn 94 93 95 20 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5388 -1
     (nil))
(insn 95 94 96 20 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5388 -1
     (nil))
(insn 96 95 97 20 (set (reg:DI 2 cx)
        (reg:DI 106)) tssmarshal.c:5388 -1
     (nil))
(insn 97 96 98 20 (set (reg:DI 1 dx)
        (reg:DI 107)) tssmarshal.c:5388 -1
     (nil))
(insn 98 97 99 20 (set (reg:DI 4 si)
        (reg:DI 108)) tssmarshal.c:5388 -1
     (nil))
(insn 99 98 100 20 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14579 ])) tssmarshal.c:5388 -1
     (nil))
(call_insn 100 99 101 20 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_ECC_POINT_Marshal") [flags 0x1]  <function_decl 0x7fd466171000 TSS_TPMS_ECC_POINT_Marshal>) [0 TSS_TPMS_ECC_POINT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5388 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 101 100 102 20 (set (reg:SI 109)
        (reg:SI 0 ax)) tssmarshal.c:5388 -1
     (nil))
(insn 102 101 105 20 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 109)) tssmarshal.c:5388 -1
     (nil))
(jump_insn 105 102 106 20 (set (pc)
        (label_ref 110)) tssmarshal.c:5390 -1
     (nil)
 -> 110)
(barrier 106 105 107)
(code_label 107 106 108 22 1647 "" [2 uses])
(note 108 107 109 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 109 108 110 22 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 152 [0x98])) tssmarshal.c:5393 -1
     (nil))
(code_label 110 109 111 23 1654 "" [8 uses])
(note 111 110 112 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 115 23 (set (reg:SI 91 [ D.14580 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5395 -1
     (nil))
(insn 115 112 119 23 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14580 ])) tssmarshal.c:5395 -1
     (nil))
(insn 119 115 120 23 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:5396 -1
     (nil))
(insn 120 119 0 23 (use (reg/i:SI 0 ax)) tssmarshal.c:5396 -1
     (nil))

;; Function TSS_TPMS_KEYEDHASH_PARMS_Marshal (TSS_TPMS_KEYEDHASH_PARMS_Marshal, funcdef_no=331, decl_uid=5521, cgraph_uid=331, symbol_order=331)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5402 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5402 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5402 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5402 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5403 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5404 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5404 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14582 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5405 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5405 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5405 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5405 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:5405 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:5405 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:5405 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14582 ])) tssmarshal.c:5405 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_KEYEDHASH_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd46615e6c0 TSS_TPMT_KEYEDHASH_SCHEME_Marshal>) [0 TSS_TPMT_KEYEDHASH_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5405 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5405 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5405 -1
     (nil))
(code_label 24 23 25 5 1664 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14583 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5407 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14583 ])) tssmarshal.c:5407 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:5408 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5408 -1
     (nil))

;; Function TSS_TPMS_RSA_PARMS_Marshal (TSS_TPMS_RSA_PARMS_Marshal, funcdef_no=332, decl_uid=5526, cgraph_uid=332, symbol_order=332)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5414 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5414 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5414 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5414 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5415 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5416 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5416 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14584 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5417 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5417 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5417 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5417 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:5417 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:5417 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:5417 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14584 ])) tssmarshal.c:5417 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_SYM_DEF_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd466153a20 TSS_TPMT_SYM_DEF_OBJECT_Marshal>) [0 TSS_TPMT_SYM_DEF_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5417 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:5417 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:5417 -1
     (nil))
(code_label 24 23 25 5 1667 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5419 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:5419 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5420 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14585 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5420 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 6 [0x6]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5420 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5420 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5420 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:5420 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:5420 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:5420 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14585 ])) tssmarshal.c:5420 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_RSA_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd466167948 TSS_TPMT_RSA_SCHEME_Marshal>) [0 TSS_TPMT_RSA_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5420 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:5420 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:5420 -1
     (nil))
(code_label 41 40 42 7 1668 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5422 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:5422 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5423 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14586 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5423 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 12 [0xc]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5423 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5423 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5423 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:5423 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:5423 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:5423 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14586 ])) tssmarshal.c:5423 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RSA_KEY_BITS_Marshal") [flags 0x1]  <function_decl 0x7fd466167ca8 TSS_TPMI_RSA_KEY_BITS_Marshal>) [0 TSS_TPMI_RSA_KEY_BITS_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5423 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:5423 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:5423 -1
     (nil))
(code_label 58 57 59 9 1669 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5425 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:5425 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5426 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.14587 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5426 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 16 [0x10]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5426 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5426 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5426 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:5426 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:5426 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:5426 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14587 ])) tssmarshal.c:5426 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5426 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:5426 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:5426 -1
     (nil))
(code_label 75 74 76 11 1670 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.14588 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5428 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14588 ])) tssmarshal.c:5428 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:5429 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:5429 -1
     (nil))

;; Function TSS_TPMS_ECC_PARMS_Marshal (TSS_TPMS_ECC_PARMS_Marshal, funcdef_no=333, decl_uid=5531, cgraph_uid=333, symbol_order=333)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5434 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5434 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5434 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5434 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5435 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5436 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5436 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14589 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5437 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5437 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5437 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5437 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:5437 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:5437 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:5437 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14589 ])) tssmarshal.c:5437 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_SYM_DEF_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd466153a20 TSS_TPMT_SYM_DEF_OBJECT_Marshal>) [0 TSS_TPMT_SYM_DEF_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5437 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:5437 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:5437 -1
     (nil))
(code_label 24 23 25 5 1673 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5439 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:5439 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5440 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14590 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5440 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 6 [0x6]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5440 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5440 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5440 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:5440 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:5440 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:5440 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14590 ])) tssmarshal.c:5440 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_ECC_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd466171360 TSS_TPMT_ECC_SCHEME_Marshal>) [0 TSS_TPMT_ECC_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5440 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:5440 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:5440 -1
     (nil))
(code_label 41 40 42 7 1674 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5442 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:5442 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5443 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14591 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5443 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 12 [0xc]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5443 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5443 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5443 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:5443 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:5443 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:5443 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14591 ])) tssmarshal.c:5443 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ECC_CURVE_Marshal") [flags 0x1]  <function_decl 0x7fd466171288 TSS_TPMI_ECC_CURVE_Marshal>) [0 TSS_TPMI_ECC_CURVE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5443 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:5443 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:5443 -1
     (nil))
(code_label 58 57 59 9 1675 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5445 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:5445 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5446 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.14592 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 14 [0xe])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5446 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 14 [0xe]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5446 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5446 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5446 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:5446 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:5446 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:5446 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14592 ])) tssmarshal.c:5446 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_KDF_SCHEME_Marshal") [flags 0x1]  <function_decl 0x7fd4661676c0 TSS_TPMT_KDF_SCHEME_Marshal>) [0 TSS_TPMT_KDF_SCHEME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5446 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:5446 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:5446 -1
     (nil))
(code_label 75 74 76 11 1676 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.14593 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5448 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14593 ])) tssmarshal.c:5448 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:5449 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:5449 -1
     (nil))

;; Function TSS_TPMU_PUBLIC_PARMS_Marshal (TSS_TPMU_PUBLIC_PARMS_Marshal, funcdef_no=334, decl_uid=5537, cgraph_uid=334, symbol_order=334)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17
Purged edges from bb 25


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Forwarding edge 5->6 to 22 failed.
Forwarding edge 8->9 to 22 failed.
Edge 10->12 redirected to 23
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Edge 13->15 redirected to 23
Merging block 15 into block 14...
Merged blocks 14 and 15.
Merged 14 and 15 without moving.
Edge 16->18 redirected to 23
Merging block 18 into block 17...
Merged blocks 17 and 18.
Merged 17 and 18 without moving.
Edge 19->21 redirected to 23
Merging block 21 into block 20...
Merged blocks 20 and 21.
Merged 20 and 21 without moving.
Merging block 24 into block 23...
Merged blocks 23 and 24.
Merged 23 and 24 without moving.
Removing jump 116.
Merging block 25 into block 23...
Merged blocks 23 and 25.
Merged 23 and 25 without moving.


try_optimize_cfg iteration 2

Forwarding edge 5->6 to 22 failed.
Forwarding edge 8->9 to 22 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5455 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5455 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5455 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5455 -1
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])
        (reg:SI 37 r8 [ selector ])) tssmarshal.c:5455 -1
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5456 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 93 [ selector ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])) tssmarshal.c:5457 -1
     (nil))
(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ selector ])
            (const_int 8 [0x8]))) tssmarshal.c:5457 -1
     (nil))
(jump_insn 13 12 122 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) tssmarshal.c:5457 -1
     (nil)
 -> 27)
(note 122 13 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 122 15 4 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 93 [ selector ])
            (const_int 8 [0x8]))) tssmarshal.c:5457 -1
     (nil))
(jump_insn 15 14 123 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) tssmarshal.c:5457 -1
     (nil)
 -> 20)
(note 123 15 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 123 17 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ selector ])
            (const_int 1 [0x1]))) tssmarshal.c:5457 -1
     (nil))
(jump_insn 17 16 124 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) tssmarshal.c:5457 -1
     (nil)
 -> 67)
(note 124 17 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 18 124 19 6 (set (pc)
        (label_ref 107)) tssmarshal.c:5457 -1
     (nil)
 -> 107)
(barrier 19 18 20)
(code_label 20 19 125 7 1681 "" [1 uses])
(note 125 20 21 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 21 125 22 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ selector ])
            (const_int 35 [0x23]))) tssmarshal.c:5457 -1
     (nil))
(jump_insn 22 21 126 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) tssmarshal.c:5457 -1
     (nil)
 -> 87)
(note 126 22 23 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 23 126 24 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ selector ])
            (const_int 37 [0x25]))) tssmarshal.c:5457 -1
     (nil))
(jump_insn 24 23 127 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) tssmarshal.c:5457 -1
     (nil)
 -> 47)
(note 127 24 25 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(jump_insn 25 127 26 9 (set (pc)
        (label_ref 107)) tssmarshal.c:5457 -1
     (nil)
 -> 107)
(barrier 26 25 27)
(code_label 27 26 28 10 1680 "" [1 uses])
(note 28 27 29 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5460 -1
     (nil))
(jump_insn 30 29 31 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 110)
            (pc))) tssmarshal.c:5460 612 {*jcc_1}
     (nil)
 -> 110)
(note 31 30 32 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 11 (set (reg/f:DI 87 [ D.14594 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5461 -1
     (nil))
(insn 33 32 34 11 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5461 -1
     (nil))
(insn 34 33 35 11 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5461 -1
     (nil))
(insn 35 34 36 11 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5461 -1
     (nil))
(insn 36 35 37 11 (set (reg:DI 2 cx)
        (reg:DI 94)) tssmarshal.c:5461 -1
     (nil))
(insn 37 36 38 11 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:5461 -1
     (nil))
(insn 38 37 39 11 (set (reg:DI 4 si)
        (reg:DI 96)) tssmarshal.c:5461 -1
     (nil))
(insn 39 38 40 11 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14594 ])) tssmarshal.c:5461 -1
     (nil))
(call_insn 40 39 41 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_KEYEDHASH_PARMS_Marshal") [flags 0x1]  <function_decl 0x7fd46617a0d8 TSS_TPMS_KEYEDHASH_PARMS_Marshal>) [0 TSS_TPMS_KEYEDHASH_PARMS_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5461 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 41 40 42 11 (set (reg:SI 97)
        (reg:SI 0 ax)) tssmarshal.c:5461 -1
     (nil))
(insn 42 41 45 11 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 97)) tssmarshal.c:5461 -1
     (nil))
(jump_insn 45 42 46 11 (set (pc)
        (label_ref 110)) tssmarshal.c:5463 -1
     (nil)
 -> 110)
(barrier 46 45 47)
(code_label 47 46 48 13 1684 "" [1 uses])
(note 48 47 49 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5467 -1
     (nil))
(jump_insn 50 49 51 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 110)
            (pc))) tssmarshal.c:5467 612 {*jcc_1}
     (nil)
 -> 110)
(note 51 50 52 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 14 (set (reg/f:DI 88 [ D.14595 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5468 -1
     (nil))
(insn 53 52 54 14 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5468 -1
     (nil))
(insn 54 53 55 14 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5468 -1
     (nil))
(insn 55 54 56 14 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5468 -1
     (nil))
(insn 56 55 57 14 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:5468 -1
     (nil))
(insn 57 56 58 14 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:5468 -1
     (nil))
(insn 58 57 59 14 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:5468 -1
     (nil))
(insn 59 58 60 14 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14595 ])) tssmarshal.c:5468 -1
     (nil))
(call_insn 60 59 61 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_SYMCIPHER_PARMS_Marshal") [flags 0x1]  <function_decl 0x7fd466153d80 TSS_TPMS_SYMCIPHER_PARMS_Marshal>) [0 TSS_TPMS_SYMCIPHER_PARMS_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5468 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 61 60 62 14 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:5468 -1
     (nil))
(insn 62 61 65 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:5468 -1
     (nil))
(jump_insn 65 62 66 14 (set (pc)
        (label_ref 110)) tssmarshal.c:5470 -1
     (nil)
 -> 110)
(barrier 66 65 67)
(code_label 67 66 68 16 1682 "" [1 uses])
(note 68 67 69 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5474 -1
     (nil))
(jump_insn 70 69 71 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 110)
            (pc))) tssmarshal.c:5474 612 {*jcc_1}
     (nil)
 -> 110)
(note 71 70 72 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 72 71 73 17 (set (reg/f:DI 89 [ D.14596 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5475 -1
     (nil))
(insn 73 72 74 17 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5475 -1
     (nil))
(insn 74 73 75 17 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5475 -1
     (nil))
(insn 75 74 76 17 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5475 -1
     (nil))
(insn 76 75 77 17 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:5475 -1
     (nil))
(insn 77 76 78 17 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:5475 -1
     (nil))
(insn 78 77 79 17 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:5475 -1
     (nil))
(insn 79 78 80 17 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14596 ])) tssmarshal.c:5475 -1
     (nil))
(call_insn 80 79 81 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_RSA_PARMS_Marshal") [flags 0x1]  <function_decl 0x7fd46617a1b0 TSS_TPMS_RSA_PARMS_Marshal>) [0 TSS_TPMS_RSA_PARMS_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5475 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 81 80 82 17 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:5475 -1
     (nil))
(insn 82 81 85 17 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:5475 -1
     (nil))
(jump_insn 85 82 86 17 (set (pc)
        (label_ref 110)) tssmarshal.c:5477 -1
     (nil)
 -> 110)
(barrier 86 85 87)
(code_label 87 86 88 19 1683 "" [1 uses])
(note 88 87 89 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 89 88 90 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5481 -1
     (nil))
(jump_insn 90 89 91 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 110)
            (pc))) tssmarshal.c:5481 612 {*jcc_1}
     (nil)
 -> 110)
(note 91 90 92 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 92 91 93 20 (set (reg/f:DI 90 [ D.14597 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5482 -1
     (nil))
(insn 93 92 94 20 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5482 -1
     (nil))
(insn 94 93 95 20 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5482 -1
     (nil))
(insn 95 94 96 20 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5482 -1
     (nil))
(insn 96 95 97 20 (set (reg:DI 2 cx)
        (reg:DI 106)) tssmarshal.c:5482 -1
     (nil))
(insn 97 96 98 20 (set (reg:DI 1 dx)
        (reg:DI 107)) tssmarshal.c:5482 -1
     (nil))
(insn 98 97 99 20 (set (reg:DI 4 si)
        (reg:DI 108)) tssmarshal.c:5482 -1
     (nil))
(insn 99 98 100 20 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14597 ])) tssmarshal.c:5482 -1
     (nil))
(call_insn 100 99 101 20 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_ECC_PARMS_Marshal") [flags 0x1]  <function_decl 0x7fd46617a288 TSS_TPMS_ECC_PARMS_Marshal>) [0 TSS_TPMS_ECC_PARMS_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5482 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 101 100 102 20 (set (reg:SI 109)
        (reg:SI 0 ax)) tssmarshal.c:5482 -1
     (nil))
(insn 102 101 105 20 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 109)) tssmarshal.c:5482 -1
     (nil))
(jump_insn 105 102 106 20 (set (pc)
        (label_ref 110)) tssmarshal.c:5484 -1
     (nil)
 -> 110)
(barrier 106 105 107)
(code_label 107 106 108 22 1679 "" [2 uses])
(note 108 107 109 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 109 108 110 22 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 152 [0x98])) tssmarshal.c:5487 -1
     (nil))
(code_label 110 109 111 23 1686 "" [8 uses])
(note 111 110 112 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 115 23 (set (reg:SI 91 [ D.14598 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5489 -1
     (nil))
(insn 115 112 119 23 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14598 ])) tssmarshal.c:5489 -1
     (nil))
(insn 119 115 120 23 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:5490 -1
     (nil))
(insn 120 119 0 23 (use (reg/i:SI 0 ax)) tssmarshal.c:5490 -1
     (nil))

;; Function TSS_TPMT_PUBLIC_PARMS_Marshal (TSS_TPMT_PUBLIC_PARMS_Marshal, funcdef_no=335, decl_uid=5542, cgraph_uid=335, symbol_order=335)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Removing jump 51.
Merging block 9 into block 7...
Merged blocks 7 and 9.
Merged 7 and 9 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5496 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5496 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5496 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5496 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5497 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5498 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5498 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14600 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5499 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5499 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5499 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5499 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:5499 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:5499 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:5499 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14600 ])) tssmarshal.c:5499 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_PUBLIC_Marshal") [flags 0x1]  <function_decl 0x7fd466171e58 TSS_TPMI_ALG_PUBLIC_Marshal>) [0 TSS_TPMI_ALG_PUBLIC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5499 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:5499 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:5499 -1
     (nil))
(code_label 24 23 25 5 1696 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5501 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) tssmarshal.c:5501 -1
     (nil)
 -> 45)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5502 -1
     (nil))
(insn 30 29 31 6 (set (reg:HI 88 [ D.14601 ])
        (mem/j:HI (reg/f:DI 97) [0 source_7(D)->type+0 S2 A32])) tssmarshal.c:5502 -1
     (nil))
(insn 31 30 32 6 (set (reg:SI 89 [ D.14602 ])
        (zero_extend:SI (reg:HI 88 [ D.14601 ]))) tssmarshal.c:5502 -1
     (nil))
(insn 32 31 33 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5502 -1
     (nil))
(insn 33 32 34 6 (parallel [
            (set (reg/f:DI 90 [ D.14603 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5502 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 34 33 35 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5502 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5502 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5502 -1
     (nil))
(insn 37 36 38 6 (set (reg:SI 37 r8)
        (reg:SI 89 [ D.14602 ])) tssmarshal.c:5502 -1
     (nil))
(insn 38 37 39 6 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:5502 -1
     (nil))
(insn 39 38 40 6 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:5502 -1
     (nil))
(insn 40 39 41 6 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:5502 -1
     (nil))
(insn 41 40 42 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14603 ])) tssmarshal.c:5502 -1
     (nil))
(call_insn 42 41 43 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_PUBLIC_PARMS_Marshal") [flags 0x1]  <function_decl 0x7fd46617a360 TSS_TPMU_PUBLIC_PARMS_Marshal>) [0 TSS_TPMU_PUBLIC_PARMS_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5502 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 43 42 44 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:5502 -1
     (nil))
(insn 44 43 45 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:5502 -1
     (nil))
(code_label 45 44 46 7 1697 "" [1 uses])
(note 46 45 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 50 7 (set (reg:SI 91 [ D.14604 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5504 -1
     (nil))
(insn 50 47 54 7 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14604 ])) tssmarshal.c:5504 -1
     (nil))
(insn 54 50 55 7 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:5505 -1
     (nil))
(insn 55 54 0 7 (use (reg/i:SI 0 ax)) tssmarshal.c:5505 -1
     (nil))

;; Function TSS_TPMT_PUBLIC_Marshal (TSS_TPMT_PUBLIC_Marshal, funcdef_no=336, decl_uid=5547, cgraph_uid=336, symbol_order=336)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 16 into block 15...
Merged blocks 15 and 16.
Merged 15 and 16 without moving.
Removing jump 123.
Merging block 17 into block 15...
Merged blocks 15 and 17.
Merged 15 and 17 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5511 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5511 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5511 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5511 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5512 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5513 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5513 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14605 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5514 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5514 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5514 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5514 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:5514 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:5514 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:5514 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14605 ])) tssmarshal.c:5514 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_PUBLIC_Marshal") [flags 0x1]  <function_decl 0x7fd466171e58 TSS_TPMI_ALG_PUBLIC_Marshal>) [0 TSS_TPMI_ALG_PUBLIC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5514 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:5514 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:5514 -1
     (nil))
(code_label 24 23 25 5 1700 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5516 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:5516 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5517 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14606 ])
                (plus:DI (reg/f:DI 103)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5517 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5517 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5517 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5517 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 104)) tssmarshal.c:5517 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 105)) tssmarshal.c:5517 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 106)) tssmarshal.c:5517 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14606 ])) tssmarshal.c:5517 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5517 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 107)
        (reg:SI 0 ax)) tssmarshal.c:5517 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 107)) tssmarshal.c:5517 -1
     (nil))
(code_label 41 40 42 7 1701 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5519 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:5519 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5520 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14607 ])
                (plus:DI (reg/f:DI 108)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5520 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5520 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5520 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5520 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:5520 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:5520 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:5520 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14607 ])) tssmarshal.c:5520 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMA_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd466124d80 TSS_TPMA_OBJECT_Marshal>) [0 TSS_TPMA_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5520 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 112)
        (reg:SI 0 ax)) tssmarshal.c:5520 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 112)) tssmarshal.c:5520 -1
     (nil))
(code_label 58 57 59 9 1702 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5522 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:5522 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5523 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.14608 ])
                (plus:DI (reg/f:DI 113)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5523 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5523 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5523 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5523 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 114)) tssmarshal.c:5523 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 115)) tssmarshal.c:5523 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 116)) tssmarshal.c:5523 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14608 ])) tssmarshal.c:5523 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5523 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 117)
        (reg:SI 0 ax)) tssmarshal.c:5523 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 117)) tssmarshal.c:5523 -1
     (nil))
(code_label 75 74 76 11 1703 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5525 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) tssmarshal.c:5525 -1
     (nil)
 -> 96)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 118)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5526 -1
     (nil))
(insn 81 80 82 12 (set (reg:HI 91 [ D.14609 ])
        (mem/j:HI (reg/f:DI 118) [0 source_15(D)->type+0 S2 A32])) tssmarshal.c:5526 -1
     (nil))
(insn 82 81 83 12 (set (reg:SI 92 [ D.14610 ])
        (zero_extend:SI (reg:HI 91 [ D.14609 ]))) tssmarshal.c:5526 -1
     (nil))
(insn 83 82 84 12 (set (reg/f:DI 119)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5526 -1
     (nil))
(insn 84 83 85 12 (parallel [
            (set (reg/f:DI 93 [ D.14611 ])
                (plus:DI (reg/f:DI 119)
                    (const_int 140 [0x8c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5526 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 140 [0x8c]))
        (nil)))
(insn 85 84 86 12 (set (reg:DI 120)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5526 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5526 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5526 -1
     (nil))
(insn 88 87 89 12 (set (reg:SI 37 r8)
        (reg:SI 92 [ D.14610 ])) tssmarshal.c:5526 -1
     (nil))
(insn 89 88 90 12 (set (reg:DI 2 cx)
        (reg:DI 120)) tssmarshal.c:5526 -1
     (nil))
(insn 90 89 91 12 (set (reg:DI 1 dx)
        (reg:DI 121)) tssmarshal.c:5526 -1
     (nil))
(insn 91 90 92 12 (set (reg:DI 4 si)
        (reg:DI 122)) tssmarshal.c:5526 -1
     (nil))
(insn 92 91 93 12 (set (reg:DI 5 di)
        (reg/f:DI 93 [ D.14611 ])) tssmarshal.c:5526 -1
     (nil))
(call_insn 93 92 94 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_PUBLIC_PARMS_Marshal") [flags 0x1]  <function_decl 0x7fd46617a360 TSS_TPMU_PUBLIC_PARMS_Marshal>) [0 TSS_TPMU_PUBLIC_PARMS_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5526 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 94 93 95 12 (set (reg:SI 123)
        (reg:SI 0 ax)) tssmarshal.c:5526 -1
     (nil))
(insn 95 94 96 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 123)) tssmarshal.c:5526 -1
     (nil))
(code_label 96 95 97 13 1704 "" [1 uses])
(note 97 96 98 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5528 -1
     (nil))
(jump_insn 99 98 100 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 117)
            (pc))) tssmarshal.c:5528 -1
     (nil)
 -> 117)
(note 100 99 101 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 102 14 (set (reg/f:DI 124)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5529 -1
     (nil))
(insn 102 101 103 14 (set (reg:HI 94 [ D.14609 ])
        (mem/j:HI (reg/f:DI 124) [0 source_15(D)->type+0 S2 A32])) tssmarshal.c:5529 -1
     (nil))
(insn 103 102 104 14 (set (reg:SI 95 [ D.14610 ])
        (zero_extend:SI (reg:HI 94 [ D.14609 ]))) tssmarshal.c:5529 -1
     (nil))
(insn 104 103 105 14 (set (reg/f:DI 125)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5529 -1
     (nil))
(insn 105 104 106 14 (parallel [
            (set (reg/f:DI 96 [ D.14612 ])
                (plus:DI (reg/f:DI 125)
                    (const_int 160 [0xa0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5529 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 160 [0xa0]))
        (nil)))
(insn 106 105 107 14 (set (reg:DI 126)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5529 -1
     (nil))
(insn 107 106 108 14 (set (reg:DI 127)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5529 -1
     (nil))
(insn 108 107 109 14 (set (reg:DI 128)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5529 -1
     (nil))
(insn 109 108 110 14 (set (reg:SI 37 r8)
        (reg:SI 95 [ D.14610 ])) tssmarshal.c:5529 -1
     (nil))
(insn 110 109 111 14 (set (reg:DI 2 cx)
        (reg:DI 126)) tssmarshal.c:5529 -1
     (nil))
(insn 111 110 112 14 (set (reg:DI 1 dx)
        (reg:DI 127)) tssmarshal.c:5529 -1
     (nil))
(insn 112 111 113 14 (set (reg:DI 4 si)
        (reg:DI 128)) tssmarshal.c:5529 -1
     (nil))
(insn 113 112 114 14 (set (reg:DI 5 di)
        (reg/f:DI 96 [ D.14612 ])) tssmarshal.c:5529 -1
     (nil))
(call_insn 114 113 115 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_PUBLIC_ID_Marshal") [flags 0x1]  <function_decl 0x7fd46617a000 TSS_TPMU_PUBLIC_ID_Marshal>) [0 TSS_TPMU_PUBLIC_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5529 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 115 114 116 14 (set (reg:SI 129)
        (reg:SI 0 ax)) tssmarshal.c:5529 -1
     (nil))
(insn 116 115 117 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 129)) tssmarshal.c:5529 -1
     (nil))
(code_label 117 116 118 15 1705 "" [1 uses])
(note 118 117 119 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 119 118 122 15 (set (reg:SI 97 [ D.14613 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5531 -1
     (nil))
(insn 122 119 126 15 (set (reg:SI 98 [ <retval> ])
        (reg:SI 97 [ D.14613 ])) tssmarshal.c:5531 -1
     (nil))
(insn 126 122 127 15 (set (reg/i:SI 0 ax)
        (reg:SI 98 [ <retval> ])) tssmarshal.c:5532 -1
     (nil))
(insn 127 126 0 15 (use (reg/i:SI 0 ax)) tssmarshal.c:5532 -1
     (nil))

;; Function TSS_TPMT_PUBLIC_D_Marshal (TSS_TPMT_PUBLIC_D_Marshal, funcdef_no=337, decl_uid=5552, cgraph_uid=337, symbol_order=337)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 16 into block 15...
Merged blocks 15 and 16.
Merged 15 and 16 without moving.
Removing jump 119.
Merging block 17 into block 15...
Merged blocks 15 and 17.
Merged 15 and 17 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5538 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5538 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5538 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5538 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5539 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5540 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5540 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14614 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5541 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5541 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5541 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5541 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 97)) tssmarshal.c:5541 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 98)) tssmarshal.c:5541 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 99)) tssmarshal.c:5541 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14614 ])) tssmarshal.c:5541 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_PUBLIC_Marshal") [flags 0x1]  <function_decl 0x7fd466171e58 TSS_TPMI_ALG_PUBLIC_Marshal>) [0 TSS_TPMI_ALG_PUBLIC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5541 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 100)
        (reg:SI 0 ax)) tssmarshal.c:5541 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 100)) tssmarshal.c:5541 -1
     (nil))
(code_label 24 23 25 5 1708 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5543 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:5543 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5544 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14615 ])
                (plus:DI (reg/f:DI 101)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5544 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5544 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5544 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5544 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:5544 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:5544 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:5544 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14615 ])) tssmarshal.c:5544 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5544 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:5544 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:5544 -1
     (nil))
(code_label 41 40 42 7 1709 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5546 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:5546 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5547 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14616 ])
                (plus:DI (reg/f:DI 106)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5547 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5547 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5547 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5547 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 107)) tssmarshal.c:5547 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 108)) tssmarshal.c:5547 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 109)) tssmarshal.c:5547 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14616 ])) tssmarshal.c:5547 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMA_OBJECT_Marshal") [flags 0x1]  <function_decl 0x7fd466124d80 TSS_TPMA_OBJECT_Marshal>) [0 TSS_TPMA_OBJECT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5547 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 110)
        (reg:SI 0 ax)) tssmarshal.c:5547 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 110)) tssmarshal.c:5547 -1
     (nil))
(code_label 58 57 59 9 1710 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5549 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:5549 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5550 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.14617 ])
                (plus:DI (reg/f:DI 111)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5550 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5550 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5550 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5550 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 112)) tssmarshal.c:5550 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 113)) tssmarshal.c:5550 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 114)) tssmarshal.c:5550 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14617 ])) tssmarshal.c:5550 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5550 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 115)
        (reg:SI 0 ax)) tssmarshal.c:5550 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 115)) tssmarshal.c:5550 -1
     (nil))
(code_label 75 74 76 11 1711 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5552 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) tssmarshal.c:5552 -1
     (nil)
 -> 96)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5553 -1
     (nil))
(insn 81 80 82 12 (set (reg:HI 91 [ D.14618 ])
        (mem/j:HI (reg/f:DI 116) [0 source_15(D)->type+0 S2 A32])) tssmarshal.c:5553 -1
     (nil))
(insn 82 81 83 12 (set (reg:SI 92 [ D.14619 ])
        (zero_extend:SI (reg:HI 91 [ D.14618 ]))) tssmarshal.c:5553 -1
     (nil))
(insn 83 82 84 12 (set (reg/f:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5553 -1
     (nil))
(insn 84 83 85 12 (parallel [
            (set (reg/f:DI 93 [ D.14620 ])
                (plus:DI (reg/f:DI 117)
                    (const_int 140 [0x8c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5553 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 140 [0x8c]))
        (nil)))
(insn 85 84 86 12 (set (reg:DI 118)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5553 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 119)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5553 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 120)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5553 -1
     (nil))
(insn 88 87 89 12 (set (reg:SI 37 r8)
        (reg:SI 92 [ D.14619 ])) tssmarshal.c:5553 -1
     (nil))
(insn 89 88 90 12 (set (reg:DI 2 cx)
        (reg:DI 118)) tssmarshal.c:5553 -1
     (nil))
(insn 90 89 91 12 (set (reg:DI 1 dx)
        (reg:DI 119)) tssmarshal.c:5553 -1
     (nil))
(insn 91 90 92 12 (set (reg:DI 4 si)
        (reg:DI 120)) tssmarshal.c:5553 -1
     (nil))
(insn 92 91 93 12 (set (reg:DI 5 di)
        (reg/f:DI 93 [ D.14620 ])) tssmarshal.c:5553 -1
     (nil))
(call_insn 93 92 94 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_PUBLIC_PARMS_Marshal") [flags 0x1]  <function_decl 0x7fd46617a360 TSS_TPMU_PUBLIC_PARMS_Marshal>) [0 TSS_TPMU_PUBLIC_PARMS_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5553 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 94 93 95 12 (set (reg:SI 121)
        (reg:SI 0 ax)) tssmarshal.c:5553 -1
     (nil))
(insn 95 94 96 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 121)) tssmarshal.c:5553 -1
     (nil))
(code_label 96 95 97 13 1712 "" [1 uses])
(note 97 96 98 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5556 -1
     (nil))
(jump_insn 99 98 100 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 113)
            (pc))) tssmarshal.c:5556 -1
     (nil)
 -> 113)
(note 100 99 101 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 102 14 (set (reg/f:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5557 -1
     (nil))
(insn 102 101 103 14 (parallel [
            (set (reg/f:DI 94 [ D.14621 ])
                (plus:DI (reg/f:DI 122)
                    (const_int 160 [0xa0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5557 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 160 [0xa0]))
        (nil)))
(insn 103 102 104 14 (set (reg:DI 123)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5557 -1
     (nil))
(insn 104 103 105 14 (set (reg:DI 124)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5557 -1
     (nil))
(insn 105 104 106 14 (set (reg:DI 125)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5557 -1
     (nil))
(insn 106 105 107 14 (set (reg:DI 2 cx)
        (reg:DI 123)) tssmarshal.c:5557 -1
     (nil))
(insn 107 106 108 14 (set (reg:DI 1 dx)
        (reg:DI 124)) tssmarshal.c:5557 -1
     (nil))
(insn 108 107 109 14 (set (reg:DI 4 si)
        (reg:DI 125)) tssmarshal.c:5557 -1
     (nil))
(insn 109 108 110 14 (set (reg:DI 5 di)
        (reg/f:DI 94 [ D.14621 ])) tssmarshal.c:5557 -1
     (nil))
(call_insn 110 109 111 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_DERIVE_Marshal") [flags 0x1]  <function_decl 0x7fd466153ca8 TSS_TPMS_DERIVE_Marshal>) [0 TSS_TPMS_DERIVE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5557 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 111 110 112 14 (set (reg:SI 126)
        (reg:SI 0 ax)) tssmarshal.c:5557 -1
     (nil))
(insn 112 111 113 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 126)) tssmarshal.c:5557 -1
     (nil))
(code_label 113 112 114 15 1713 "" [1 uses])
(note 114 113 115 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 115 114 118 15 (set (reg:SI 95 [ D.14622 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5559 -1
     (nil))
(insn 118 115 122 15 (set (reg:SI 96 [ <retval> ])
        (reg:SI 95 [ D.14622 ])) tssmarshal.c:5559 -1
     (nil))
(insn 122 118 123 15 (set (reg/i:SI 0 ax)
        (reg:SI 96 [ <retval> ])) tssmarshal.c:5560 -1
     (nil))
(insn 123 122 0 15 (use (reg/i:SI 0 ax)) tssmarshal.c:5560 -1
     (nil))

;; Function TSS_TPM2B_PUBLIC_Marshal (TSS_TPM2B_PUBLIC_Marshal, funcdef_no=338, decl_uid=5557, cgraph_uid=338, symbol_order=338)

Partition 2: size 8 align 8
	sizePtr
Partition 0: size 4 align 4
	rc_1
Partition 1: size 2 align 2
	sizeWritten

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5566 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5566 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5566 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5566 -1
     (nil))
(note 6 5 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 6 8 2 (set (reg/f:DI 98)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:5566 -1
     (nil))
(insn 8 7 11 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14627+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5566 -1
     (nil))
(insn 11 8 12 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5567 -1
     (nil))
(insn 12 11 13 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 sizeWritten+0 S2 A16])
        (const_int 0 [0])) tssmarshal.c:5568 -1
     (nil))
(insn 13 12 14 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:5571 -1
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5571 -1
     (nil)
 -> 24)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5572 -1
     (nil))
(insn 17 16 18 4 (set (reg/f:DI 87 [ D.14623 ])
        (mem/f:DI (reg/f:DI 99) [0 *buffer_9(D)+0 S8 A64])) tssmarshal.c:5572 -1
     (nil))
(insn 18 17 19 4 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 sizePtr+0 S8 A64])
        (reg/f:DI 87 [ D.14623 ])) tssmarshal.c:5572 -1
     (nil))
(insn 19 18 20 4 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5573 -1
     (nil))
(insn 20 19 21 4 (set (reg/f:DI 88 [ D.14623 ])
        (mem/f:DI (reg/f:DI 100) [0 *buffer_9(D)+0 S8 A64])) tssmarshal.c:5573 -1
     (nil))
(insn 21 20 22 4 (parallel [
            (set (reg/f:DI 89 [ D.14623 ])
                (plus:DI (reg/f:DI 88 [ D.14623 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5573 -1
     (nil))
(insn 22 21 23 4 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5573 -1
     (nil))
(insn 23 22 24 4 (set (mem/f:DI (reg/f:DI 101) [0 *buffer_9(D)+0 S8 A64])
        (reg/f:DI 89 [ D.14623 ])) tssmarshal.c:5573 -1
     (nil))
(code_label 24 23 25 5 1716 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5575 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:5575 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 source+0 S8 A64])) tssmarshal.c:5576 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 90 [ D.14624 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5576 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -40 [0xffffffffffffffd8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 size+0 S8 A64])) tssmarshal.c:5576 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5576 -1
     (nil))
(insn 33 32 34 6 (parallel [
            (set (reg:DI 105)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -22 [0xffffffffffffffea])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5576 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:5576 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:5576 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:5576 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14624 ])) tssmarshal.c:5576 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_PUBLIC_Marshal") [flags 0x1]  <function_decl 0x7fd46617a510 TSS_TPMT_PUBLIC_Marshal>) [0 TSS_TPMT_PUBLIC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5576 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:5576 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:5576 -1
     (nil))
(code_label 41 40 42 7 1717 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5578 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:5578 -1
     (nil)
 -> 75)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5579 -1
     (nil))
(insn 47 46 48 8 (set (reg:HI 91 [ D.14625 ])
        (mem:HI (reg/f:DI 107) [0 *written_20(D)+0 S2 A16])) tssmarshal.c:5579 -1
     (nil))
(insn 48 47 49 8 (set (reg:HI 92 [ D.14625 ])
        (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 sizeWritten+0 S2 A16])) tssmarshal.c:5579 -1
     (nil))
(insn 49 48 50 8 (parallel [
            (set (reg:HI 93 [ D.14625 ])
                (plus:HI (reg:HI 91 [ D.14625 ])
                    (reg:HI 92 [ D.14625 ])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5579 -1
     (nil))
(insn 50 49 51 8 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5579 -1
     (nil))
(insn 51 50 52 8 (set (mem:HI (reg/f:DI 108) [0 *written_20(D)+0 S2 A16])
        (reg:HI 93 [ D.14625 ])) tssmarshal.c:5579 -1
     (nil))
(insn 52 51 53 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:5580 -1
     (nil))
(jump_insn 53 52 54 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) tssmarshal.c:5580 -1
     (nil)
 -> 68)
(note 54 53 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 9 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 size+0 S8 A64])) tssmarshal.c:5581 -1
     (nil))
(insn 56 55 57 9 (parallel [
            (set (reg:DI 110)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5581 -1
     (nil))
(insn 57 56 58 9 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5581 -1
     (nil))
(insn 58 57 59 9 (parallel [
            (set (reg:DI 112)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -22 [0xffffffffffffffea])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5581 -1
     (nil))
(insn 59 58 60 9 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:5581 -1
     (nil))
(insn 60 59 61 9 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:5581 -1
     (nil))
(insn 61 60 62 9 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:5581 -1
     (nil))
(insn 62 61 63 9 (set (reg:DI 5 di)
        (reg:DI 112)) tssmarshal.c:5581 -1
     (nil))
(call_insn 63 62 64 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5581 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 64 63 65 9 (set (reg:SI 113)
        (reg:SI 0 ax)) tssmarshal.c:5581 -1
     (nil))
(insn 65 64 66 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (reg:SI 113)) tssmarshal.c:5581 -1
     (nil))
(jump_insn 66 65 67 9 (set (pc)
        (label_ref 75)) -1
     (nil)
 -> 75)
(barrier 67 66 68)
(code_label 68 67 69 10 1719 "" [1 uses])
(note 69 68 70 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 70 69 71 10 (set (reg/f:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5584 -1
     (nil))
(insn 71 70 72 10 (set (reg:HI 94 [ D.14625 ])
        (mem:HI (reg/f:DI 114) [0 *written_20(D)+0 S2 A16])) tssmarshal.c:5584 -1
     (nil))
(insn 72 71 73 10 (parallel [
            (set (reg:HI 95 [ D.14625 ])
                (plus:HI (reg:HI 94 [ D.14625 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5584 -1
     (nil))
(insn 73 72 74 10 (set (reg/f:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5584 -1
     (nil))
(insn 74 73 75 10 (set (mem:HI (reg/f:DI 115) [0 *written_20(D)+0 S2 A16])
        (reg:HI 95 [ D.14625 ])) tssmarshal.c:5584 -1
     (nil))
(code_label 75 74 76 11 1718 "" [2 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 96 [ D.14626 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])) tssmarshal.c:5587 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 97 [ <retval> ])
        (reg:SI 96 [ D.14626 ])) tssmarshal.c:5587 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 97 [ <retval> ])) tssmarshal.c:5588 -1
     (nil))
(insn 85 84 86 11 (set (reg/f:DI 117)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:5588 -1
     (nil))
(insn 86 85 87 11 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14627+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:5588 -1
     (nil))
(jump_insn 87 86 93 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 90)
            (pc))) tssmarshal.c:5588 -1
     (nil)
 -> 90)
(note 93 87 88 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(call_insn 88 93 89 14 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:5588 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 89 88 90)
(code_label 90 89 94 15 1721 "" [1 uses])
(note 94 90 91 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 91 94 0 15 (use (reg/i:SI 0 ax)) tssmarshal.c:5588 -1
     (nil))

;; Function TSS_TPM2B_TEMPLATE_Marshal (TSS_TPM2B_TEMPLATE_Marshal, funcdef_no=339, decl_uid=5562, cgraph_uid=339, symbol_order=339)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5592 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5592 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5592 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5592 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5593 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5594 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5594 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14628 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5595 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5595 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5595 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5595 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:5595 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:5595 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:5595 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14628 ])) tssmarshal.c:5595 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5595 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5595 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5595 -1
     (nil))
(code_label 24 23 25 5 1723 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14629 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5597 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14629 ])) tssmarshal.c:5597 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:5598 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5598 -1
     (nil))

;; Function TSS_TPMU_SENSITIVE_COMPOSITE_Marshal (TSS_TPMU_SENSITIVE_COMPOSITE_Marshal, funcdef_no=340, decl_uid=5568, cgraph_uid=340, symbol_order=340)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17
Purged edges from bb 25


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Forwarding edge 5->6 to 22 failed.
Forwarding edge 8->9 to 22 failed.
Edge 10->12 redirected to 23
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Edge 13->15 redirected to 23
Merging block 15 into block 14...
Merged blocks 14 and 15.
Merged 14 and 15 without moving.
Edge 16->18 redirected to 23
Merging block 18 into block 17...
Merged blocks 17 and 18.
Merged 17 and 18 without moving.
Edge 19->21 redirected to 23
Merging block 21 into block 20...
Merged blocks 20 and 21.
Merged 20 and 21 without moving.
Merging block 24 into block 23...
Merged blocks 23 and 24.
Merged 23 and 24 without moving.
Removing jump 116.
Merging block 25 into block 23...
Merged blocks 23 and 25.
Merged 23 and 25 without moving.


try_optimize_cfg iteration 2

Forwarding edge 5->6 to 22 failed.
Forwarding edge 8->9 to 22 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5604 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5604 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5604 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5604 -1
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])
        (reg:SI 37 r8 [ selector ])) tssmarshal.c:5604 -1
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5605 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 93 [ selector ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -52 [0xffffffffffffffcc])) [0 selector+0 S4 A32])) tssmarshal.c:5606 -1
     (nil))
(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ selector ])
            (const_int 8 [0x8]))) tssmarshal.c:5606 -1
     (nil))
(jump_insn 13 12 122 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) tssmarshal.c:5606 -1
     (nil)
 -> 67)
(note 122 13 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 122 15 4 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 93 [ selector ])
            (const_int 8 [0x8]))) tssmarshal.c:5606 -1
     (nil))
(jump_insn 15 14 123 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) tssmarshal.c:5606 -1
     (nil)
 -> 20)
(note 123 15 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 123 17 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ selector ])
            (const_int 1 [0x1]))) tssmarshal.c:5606 -1
     (nil))
(jump_insn 17 16 124 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) tssmarshal.c:5606 -1
     (nil)
 -> 27)
(note 124 17 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(jump_insn 18 124 19 6 (set (pc)
        (label_ref 107)) tssmarshal.c:5606 -1
     (nil)
 -> 107)
(barrier 19 18 20)
(code_label 20 19 125 7 1728 "" [1 uses])
(note 125 20 21 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 21 125 22 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ selector ])
            (const_int 35 [0x23]))) tssmarshal.c:5606 -1
     (nil))
(jump_insn 22 21 126 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) tssmarshal.c:5606 -1
     (nil)
 -> 47)
(note 126 22 23 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 23 126 24 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ selector ])
            (const_int 37 [0x25]))) tssmarshal.c:5606 -1
     (nil))
(jump_insn 24 23 127 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) tssmarshal.c:5606 -1
     (nil)
 -> 87)
(note 127 24 25 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(jump_insn 25 127 26 9 (set (pc)
        (label_ref 107)) tssmarshal.c:5606 -1
     (nil)
 -> 107)
(barrier 26 25 27)
(code_label 27 26 28 10 1729 "" [1 uses])
(note 28 27 29 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5609 -1
     (nil))
(jump_insn 30 29 31 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 110)
            (pc))) tssmarshal.c:5609 612 {*jcc_1}
     (nil)
 -> 110)
(note 31 30 32 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 11 (set (reg/f:DI 87 [ D.14630 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5610 -1
     (nil))
(insn 33 32 34 11 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5610 -1
     (nil))
(insn 34 33 35 11 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5610 -1
     (nil))
(insn 35 34 36 11 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5610 -1
     (nil))
(insn 36 35 37 11 (set (reg:DI 2 cx)
        (reg:DI 94)) tssmarshal.c:5610 -1
     (nil))
(insn 37 36 38 11 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:5610 -1
     (nil))
(insn 38 37 39 11 (set (reg:DI 4 si)
        (reg:DI 96)) tssmarshal.c:5610 -1
     (nil))
(insn 39 38 40 11 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14630 ])) tssmarshal.c:5610 -1
     (nil))
(call_insn 40 39 41 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_PRIVATE_KEY_RSA_Marshal") [flags 0x1]  <function_decl 0x7fd466167d80 TSS_TPM2B_PRIVATE_KEY_RSA_Marshal>) [0 TSS_TPM2B_PRIVATE_KEY_RSA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5610 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 41 40 42 11 (set (reg:SI 97)
        (reg:SI 0 ax)) tssmarshal.c:5610 -1
     (nil))
(insn 42 41 45 11 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 97)) tssmarshal.c:5610 -1
     (nil))
(jump_insn 45 42 46 11 (set (pc)
        (label_ref 110)) tssmarshal.c:5612 -1
     (nil)
 -> 110)
(barrier 46 45 47)
(code_label 47 46 48 13 1730 "" [1 uses])
(note 48 47 49 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5616 -1
     (nil))
(jump_insn 50 49 51 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 110)
            (pc))) tssmarshal.c:5616 612 {*jcc_1}
     (nil)
 -> 110)
(note 51 50 52 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 52 51 53 14 (set (reg/f:DI 88 [ D.14631 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5617 -1
     (nil))
(insn 53 52 54 14 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5617 -1
     (nil))
(insn 54 53 55 14 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5617 -1
     (nil))
(insn 55 54 56 14 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5617 -1
     (nil))
(insn 56 55 57 14 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:5617 -1
     (nil))
(insn 57 56 58 14 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:5617 -1
     (nil))
(insn 58 57 59 14 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:5617 -1
     (nil))
(insn 59 58 60 14 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14631 ])) tssmarshal.c:5617 -1
     (nil))
(call_insn 60 59 61 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_ECC_PARAMETER_Marshal") [flags 0x1]  <function_decl 0x7fd466167e58 TSS_TPM2B_ECC_PARAMETER_Marshal>) [0 TSS_TPM2B_ECC_PARAMETER_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5617 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 61 60 62 14 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:5617 -1
     (nil))
(insn 62 61 65 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:5617 -1
     (nil))
(jump_insn 65 62 66 14 (set (pc)
        (label_ref 110)) tssmarshal.c:5619 -1
     (nil)
 -> 110)
(barrier 66 65 67)
(code_label 67 66 68 16 1727 "" [1 uses])
(note 68 67 69 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 69 68 70 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5623 -1
     (nil))
(jump_insn 70 69 71 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 110)
            (pc))) tssmarshal.c:5623 612 {*jcc_1}
     (nil)
 -> 110)
(note 71 70 72 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 72 71 73 17 (set (reg/f:DI 89 [ D.14632 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5624 -1
     (nil))
(insn 73 72 74 17 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5624 -1
     (nil))
(insn 74 73 75 17 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5624 -1
     (nil))
(insn 75 74 76 17 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5624 -1
     (nil))
(insn 76 75 77 17 (set (reg:DI 2 cx)
        (reg:DI 102)) tssmarshal.c:5624 -1
     (nil))
(insn 77 76 78 17 (set (reg:DI 1 dx)
        (reg:DI 103)) tssmarshal.c:5624 -1
     (nil))
(insn 78 77 79 17 (set (reg:DI 4 si)
        (reg:DI 104)) tssmarshal.c:5624 -1
     (nil))
(insn 79 78 80 17 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14632 ])) tssmarshal.c:5624 -1
     (nil))
(call_insn 80 79 81 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_SENSITIVE_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466153e58 TSS_TPM2B_SENSITIVE_DATA_Marshal>) [0 TSS_TPM2B_SENSITIVE_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5624 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 81 80 82 17 (set (reg:SI 105)
        (reg:SI 0 ax)) tssmarshal.c:5624 -1
     (nil))
(insn 82 81 85 17 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 105)) tssmarshal.c:5624 -1
     (nil))
(jump_insn 85 82 86 17 (set (pc)
        (label_ref 110)) tssmarshal.c:5626 -1
     (nil)
 -> 110)
(barrier 86 85 87)
(code_label 87 86 88 19 1731 "" [1 uses])
(note 88 87 89 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 89 88 90 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5630 -1
     (nil))
(jump_insn 90 89 91 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 110)
            (pc))) tssmarshal.c:5630 612 {*jcc_1}
     (nil)
 -> 110)
(note 91 90 92 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 92 91 93 20 (set (reg/f:DI 90 [ D.14633 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5631 -1
     (nil))
(insn 93 92 94 20 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5631 -1
     (nil))
(insn 94 93 95 20 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5631 -1
     (nil))
(insn 95 94 96 20 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5631 -1
     (nil))
(insn 96 95 97 20 (set (reg:DI 2 cx)
        (reg:DI 106)) tssmarshal.c:5631 -1
     (nil))
(insn 97 96 98 20 (set (reg:DI 1 dx)
        (reg:DI 107)) tssmarshal.c:5631 -1
     (nil))
(insn 98 97 99 20 (set (reg:DI 4 si)
        (reg:DI 108)) tssmarshal.c:5631 -1
     (nil))
(insn 99 98 100 20 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14633 ])) tssmarshal.c:5631 -1
     (nil))
(call_insn 100 99 101 20 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_SYM_KEY_Marshal") [flags 0x1]  <function_decl 0x7fd466153af8 TSS_TPM2B_SYM_KEY_Marshal>) [0 TSS_TPM2B_SYM_KEY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5631 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 101 100 102 20 (set (reg:SI 109)
        (reg:SI 0 ax)) tssmarshal.c:5631 -1
     (nil))
(insn 102 101 105 20 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 109)) tssmarshal.c:5631 -1
     (nil))
(jump_insn 105 102 106 20 (set (pc)
        (label_ref 110)) tssmarshal.c:5633 -1
     (nil)
 -> 110)
(barrier 106 105 107)
(code_label 107 106 108 22 1726 "" [2 uses])
(note 108 107 109 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 109 108 110 22 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 152 [0x98])) tssmarshal.c:5636 -1
     (nil))
(code_label 110 109 111 23 1733 "" [8 uses])
(note 111 110 112 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 112 111 115 23 (set (reg:SI 91 [ D.14634 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5638 -1
     (nil))
(insn 115 112 119 23 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14634 ])) tssmarshal.c:5638 -1
     (nil))
(insn 119 115 120 23 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:5639 -1
     (nil))
(insn 120 119 0 23 (use (reg/i:SI 0 ax)) tssmarshal.c:5639 -1
     (nil))

;; Function TSS_TPMT_SENSITIVE_Marshal (TSS_TPMT_SENSITIVE_Marshal, funcdef_no=341, decl_uid=5573, cgraph_uid=341, symbol_order=341)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 85.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5645 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5645 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5645 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5645 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5646 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5647 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5647 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14636 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5648 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5648 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5648 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5648 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 95)) tssmarshal.c:5648 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 96)) tssmarshal.c:5648 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 97)) tssmarshal.c:5648 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14636 ])) tssmarshal.c:5648 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_PUBLIC_Marshal") [flags 0x1]  <function_decl 0x7fd466171e58 TSS_TPMI_ALG_PUBLIC_Marshal>) [0 TSS_TPMI_ALG_PUBLIC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5648 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 98)
        (reg:SI 0 ax)) tssmarshal.c:5648 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 98)) tssmarshal.c:5648 -1
     (nil))
(code_label 24 23 25 5 1743 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5650 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:5650 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5651 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14637 ])
                (plus:DI (reg/f:DI 99)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5651 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5651 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5651 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5651 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 100)) tssmarshal.c:5651 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 101)) tssmarshal.c:5651 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 102)) tssmarshal.c:5651 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14637 ])) tssmarshal.c:5651 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_AUTH_Marshal") [flags 0x1]  <function_decl 0x7fd46613e0d8 TSS_TPM2B_AUTH_Marshal>) [0 TSS_TPM2B_AUTH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5651 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 103)
        (reg:SI 0 ax)) tssmarshal.c:5651 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 103)) tssmarshal.c:5651 -1
     (nil))
(code_label 41 40 42 7 1744 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5653 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:5653 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5654 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14638 ])
                (plus:DI (reg/f:DI 104)
                    (const_int 132 [0x84])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5654 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 132 [0x84]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5654 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5654 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5654 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 105)) tssmarshal.c:5654 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 106)) tssmarshal.c:5654 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 107)) tssmarshal.c:5654 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14638 ])) tssmarshal.c:5654 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5654 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 108)
        (reg:SI 0 ax)) tssmarshal.c:5654 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 108)) tssmarshal.c:5654 -1
     (nil))
(code_label 58 57 59 9 1745 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5656 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) tssmarshal.c:5656 -1
     (nil)
 -> 79)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5657 -1
     (nil))
(insn 64 63 65 10 (set (reg:HI 90 [ D.14639 ])
        (mem/j:HI (reg/f:DI 109) [0 source_11(D)->sensitiveType+0 S2 A16])) tssmarshal.c:5657 -1
     (nil))
(insn 65 64 66 10 (set (reg:SI 91 [ D.14640 ])
        (zero_extend:SI (reg:HI 90 [ D.14639 ]))) tssmarshal.c:5657 -1
     (nil))
(insn 66 65 67 10 (set (reg/f:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5657 -1
     (nil))
(insn 67 66 68 10 (parallel [
            (set (reg/f:DI 92 [ D.14641 ])
                (plus:DI (reg/f:DI 110)
                    (const_int 262 [0x106])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5657 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 262 [0x106]))
        (nil)))
(insn 68 67 69 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5657 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5657 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5657 -1
     (nil))
(insn 71 70 72 10 (set (reg:SI 37 r8)
        (reg:SI 91 [ D.14640 ])) tssmarshal.c:5657 -1
     (nil))
(insn 72 71 73 10 (set (reg:DI 2 cx)
        (reg:DI 111)) tssmarshal.c:5657 -1
     (nil))
(insn 73 72 74 10 (set (reg:DI 1 dx)
        (reg:DI 112)) tssmarshal.c:5657 -1
     (nil))
(insn 74 73 75 10 (set (reg:DI 4 si)
        (reg:DI 113)) tssmarshal.c:5657 -1
     (nil))
(insn 75 74 76 10 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.14641 ])) tssmarshal.c:5657 -1
     (nil))
(call_insn 76 75 77 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMU_SENSITIVE_COMPOSITE_Marshal") [flags 0x1]  <function_decl 0x7fd46617a870 TSS_TPMU_SENSITIVE_COMPOSITE_Marshal>) [0 TSS_TPMU_SENSITIVE_COMPOSITE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5657 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:SI (use (reg:SI 37 r8))
                        (nil)))))))
(insn 77 76 78 10 (set (reg:SI 114)
        (reg:SI 0 ax)) tssmarshal.c:5657 -1
     (nil))
(insn 78 77 79 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 114)) tssmarshal.c:5657 -1
     (nil))
(code_label 79 78 80 11 1746 "" [1 uses])
(note 80 79 81 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 81 80 84 11 (set (reg:SI 93 [ D.14642 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5659 -1
     (nil))
(insn 84 81 88 11 (set (reg:SI 94 [ <retval> ])
        (reg:SI 93 [ D.14642 ])) tssmarshal.c:5659 -1
     (nil))
(insn 88 84 89 11 (set (reg/i:SI 0 ax)
        (reg:SI 94 [ <retval> ])) tssmarshal.c:5660 -1
     (nil))
(insn 89 88 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:5660 -1
     (nil))

;; Function TSS_TPM2B_SENSITIVE_Marshal (TSS_TPM2B_SENSITIVE_Marshal, funcdef_no=342, decl_uid=5578, cgraph_uid=342, symbol_order=342)

Partition 2: size 8 align 8
	sizePtr
Partition 0: size 4 align 4
	rc_1
Partition 1: size 2 align 2
	sizeWritten

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5666 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5666 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5666 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5666 -1
     (nil))
(note 6 5 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 6 8 2 (set (reg/f:DI 98)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:5666 -1
     (nil))
(insn 8 7 11 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14647+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5666 -1
     (nil))
(insn 11 8 12 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5667 -1
     (nil))
(insn 12 11 13 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 sizeWritten+0 S2 A16])
        (const_int 0 [0])) tssmarshal.c:5668 -1
     (nil))
(insn 13 12 14 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:5671 -1
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5671 -1
     (nil)
 -> 24)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5672 -1
     (nil))
(insn 17 16 18 4 (set (reg/f:DI 87 [ D.14643 ])
        (mem/f:DI (reg/f:DI 99) [0 *buffer_9(D)+0 S8 A64])) tssmarshal.c:5672 -1
     (nil))
(insn 18 17 19 4 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 sizePtr+0 S8 A64])
        (reg/f:DI 87 [ D.14643 ])) tssmarshal.c:5672 -1
     (nil))
(insn 19 18 20 4 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5673 -1
     (nil))
(insn 20 19 21 4 (set (reg/f:DI 88 [ D.14643 ])
        (mem/f:DI (reg/f:DI 100) [0 *buffer_9(D)+0 S8 A64])) tssmarshal.c:5673 -1
     (nil))
(insn 21 20 22 4 (parallel [
            (set (reg/f:DI 89 [ D.14643 ])
                (plus:DI (reg/f:DI 88 [ D.14643 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5673 -1
     (nil))
(insn 22 21 23 4 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5673 -1
     (nil))
(insn 23 22 24 4 (set (mem/f:DI (reg/f:DI 101) [0 *buffer_9(D)+0 S8 A64])
        (reg/f:DI 89 [ D.14643 ])) tssmarshal.c:5673 -1
     (nil))
(code_label 24 23 25 5 1749 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5675 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:5675 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 source+0 S8 A64])) tssmarshal.c:5676 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 90 [ D.14644 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5676 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -40 [0xffffffffffffffd8])) [0 source+0 S8 A64])
            (const_int 2 [0x2]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 size+0 S8 A64])) tssmarshal.c:5676 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5676 -1
     (nil))
(insn 33 32 34 6 (parallel [
            (set (reg:DI 105)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -22 [0xffffffffffffffea])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5676 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:5676 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:5676 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:5676 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14644 ])) tssmarshal.c:5676 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMT_SENSITIVE_Marshal") [flags 0x1]  <function_decl 0x7fd46617a948 TSS_TPMT_SENSITIVE_Marshal>) [0 TSS_TPMT_SENSITIVE_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5676 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:5676 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:5676 -1
     (nil))
(code_label 41 40 42 7 1750 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5678 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:5678 -1
     (nil)
 -> 75)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5679 -1
     (nil))
(insn 47 46 48 8 (set (reg:HI 91 [ D.14645 ])
        (mem:HI (reg/f:DI 107) [0 *written_20(D)+0 S2 A16])) tssmarshal.c:5679 -1
     (nil))
(insn 48 47 49 8 (set (reg:HI 92 [ D.14645 ])
        (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 sizeWritten+0 S2 A16])) tssmarshal.c:5679 -1
     (nil))
(insn 49 48 50 8 (parallel [
            (set (reg:HI 93 [ D.14645 ])
                (plus:HI (reg:HI 91 [ D.14645 ])
                    (reg:HI 92 [ D.14645 ])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5679 -1
     (nil))
(insn 50 49 51 8 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5679 -1
     (nil))
(insn 51 50 52 8 (set (mem:HI (reg/f:DI 108) [0 *written_20(D)+0 S2 A16])
        (reg:HI 93 [ D.14645 ])) tssmarshal.c:5679 -1
     (nil))
(insn 52 51 53 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:5680 -1
     (nil))
(jump_insn 53 52 54 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) tssmarshal.c:5680 -1
     (nil)
 -> 68)
(note 54 53 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 9 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 size+0 S8 A64])) tssmarshal.c:5681 -1
     (nil))
(insn 56 55 57 9 (parallel [
            (set (reg:DI 110)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5681 -1
     (nil))
(insn 57 56 58 9 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5681 -1
     (nil))
(insn 58 57 59 9 (parallel [
            (set (reg:DI 112)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -22 [0xffffffffffffffea])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5681 -1
     (nil))
(insn 59 58 60 9 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:5681 -1
     (nil))
(insn 60 59 61 9 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:5681 -1
     (nil))
(insn 61 60 62 9 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:5681 -1
     (nil))
(insn 62 61 63 9 (set (reg:DI 5 di)
        (reg:DI 112)) tssmarshal.c:5681 -1
     (nil))
(call_insn 63 62 64 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5681 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 64 63 65 9 (set (reg:SI 113)
        (reg:SI 0 ax)) tssmarshal.c:5681 -1
     (nil))
(insn 65 64 66 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (reg:SI 113)) tssmarshal.c:5681 -1
     (nil))
(jump_insn 66 65 67 9 (set (pc)
        (label_ref 75)) -1
     (nil)
 -> 75)
(barrier 67 66 68)
(code_label 68 67 69 10 1752 "" [1 uses])
(note 69 68 70 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 70 69 71 10 (set (reg/f:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5684 -1
     (nil))
(insn 71 70 72 10 (set (reg:HI 94 [ D.14645 ])
        (mem:HI (reg/f:DI 114) [0 *written_20(D)+0 S2 A16])) tssmarshal.c:5684 -1
     (nil))
(insn 72 71 73 10 (parallel [
            (set (reg:HI 95 [ D.14645 ])
                (plus:HI (reg:HI 94 [ D.14645 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5684 -1
     (nil))
(insn 73 72 74 10 (set (reg/f:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5684 -1
     (nil))
(insn 74 73 75 10 (set (mem:HI (reg/f:DI 115) [0 *written_20(D)+0 S2 A16])
        (reg:HI 95 [ D.14645 ])) tssmarshal.c:5684 -1
     (nil))
(code_label 75 74 76 11 1751 "" [2 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 96 [ D.14646 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])) tssmarshal.c:5687 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 97 [ <retval> ])
        (reg:SI 96 [ D.14646 ])) tssmarshal.c:5687 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 97 [ <retval> ])) tssmarshal.c:5688 -1
     (nil))
(insn 85 84 86 11 (set (reg/f:DI 117)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:5688 -1
     (nil))
(insn 86 85 87 11 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14647+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:5688 -1
     (nil))
(jump_insn 87 86 93 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 90)
            (pc))) tssmarshal.c:5688 -1
     (nil)
 -> 90)
(note 93 87 88 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(call_insn 88 93 89 14 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:5688 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 89 88 90)
(code_label 90 89 94 15 1754 "" [1 uses])
(note 94 90 91 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 91 94 0 15 (use (reg/i:SI 0 ax)) tssmarshal.c:5688 -1
     (nil))

;; Function TSS_TPM2B_PRIVATE_Marshal (TSS_TPM2B_PRIVATE_Marshal, funcdef_no=343, decl_uid=5583, cgraph_uid=343, symbol_order=343)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5694 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5694 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5694 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5694 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5695 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5696 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5696 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14648 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5697 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5697 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5697 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5697 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:5697 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:5697 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:5697 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14648 ])) tssmarshal.c:5697 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5697 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5697 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5697 -1
     (nil))
(code_label 24 23 25 5 1756 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14649 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5699 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14649 ])) tssmarshal.c:5699 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:5700 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5700 -1
     (nil))

;; Function TSS_TPM2B_ID_OBJECT_Marshal (TSS_TPM2B_ID_OBJECT_Marshal, funcdef_no=344, decl_uid=5588, cgraph_uid=344, symbol_order=344)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5706 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5706 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5706 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5706 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5707 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5708 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5708 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14650 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5709 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5709 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5709 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5709 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:5709 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:5709 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:5709 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14650 ])) tssmarshal.c:5709 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5709 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5709 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5709 -1
     (nil))
(code_label 24 23 25 5 1759 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14651 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5711 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14651 ])) tssmarshal.c:5711 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:5712 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5712 -1
     (nil))

;; Function TSS_TPMA_NV_Marshal (TSS_TPMA_NV_Marshal, funcdef_no=345, decl_uid=5593, cgraph_uid=345, symbol_order=345)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5718 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5718 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5718 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5718 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5719 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5720 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5720 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14652 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5721 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5721 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5721 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5721 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:5721 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:5721 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:5721 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14652 ])) tssmarshal.c:5721 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT32_Marshal") [flags 0x1]  <function_decl 0x7fd46611cbd0 TSS_UINT32_Marshal>) [0 TSS_UINT32_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5721 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5721 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5721 -1
     (nil))
(code_label 24 23 25 5 1762 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14653 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5723 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14653 ])) tssmarshal.c:5723 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:5724 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5724 -1
     (nil))

;; Function TSS_TPMS_NV_PUBLIC_Marshal (TSS_TPMS_NV_PUBLIC_Marshal, funcdef_no=346, decl_uid=5598, cgraph_uid=346, symbol_order=346)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 14 into block 13...
Merged blocks 13 and 14.
Merged 13 and 14 without moving.
Removing jump 98.
Merging block 15 into block 13...
Merged blocks 13 and 15.
Merged 13 and 15 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5730 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5730 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5730 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5730 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5731 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5732 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5732 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14654 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5733 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5733 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5733 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5733 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 94)) tssmarshal.c:5733 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 95)) tssmarshal.c:5733 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 96)) tssmarshal.c:5733 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14654 ])) tssmarshal.c:5733 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_NV_INDEX_Marshal") [flags 0x1]  <function_decl 0x7fd466137288 TSS_TPMI_RH_NV_INDEX_Marshal>) [0 TSS_TPMI_RH_NV_INDEX_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5733 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 97)
        (reg:SI 0 ax)) tssmarshal.c:5733 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 97)) tssmarshal.c:5733 -1
     (nil))
(code_label 24 23 25 5 1765 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5735 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:5735 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5736 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14655 ])
                (plus:DI (reg/f:DI 98)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5736 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5736 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5736 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5736 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 99)) tssmarshal.c:5736 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 100)) tssmarshal.c:5736 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 101)) tssmarshal.c:5736 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14655 ])) tssmarshal.c:5736 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_ALG_HASH_Marshal") [flags 0x1]  <function_decl 0x7fd466137360 TSS_TPMI_ALG_HASH_Marshal>) [0 TSS_TPMI_ALG_HASH_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5736 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 102)
        (reg:SI 0 ax)) tssmarshal.c:5736 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 102)) tssmarshal.c:5736 -1
     (nil))
(code_label 41 40 42 7 1766 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5738 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:5738 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5739 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14656 ])
                (plus:DI (reg/f:DI 103)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5739 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5739 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5739 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5739 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 104)) tssmarshal.c:5739 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 105)) tssmarshal.c:5739 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 106)) tssmarshal.c:5739 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14656 ])) tssmarshal.c:5739 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMA_NV_Marshal") [flags 0x1]  <function_decl 0x7fd46617aca8 TSS_TPMA_NV_Marshal>) [0 TSS_TPMA_NV_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5739 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 107)
        (reg:SI 0 ax)) tssmarshal.c:5739 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 107)) tssmarshal.c:5739 -1
     (nil))
(code_label 58 57 59 9 1767 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5741 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:5741 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5742 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.14657 ])
                (plus:DI (reg/f:DI 108)
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5742 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 12 [0xc]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5742 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5742 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5742 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:5742 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:5742 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:5742 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14657 ])) tssmarshal.c:5742 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5742 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 112)
        (reg:SI 0 ax)) tssmarshal.c:5742 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 112)) tssmarshal.c:5742 -1
     (nil))
(code_label 75 74 76 11 1768 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5744 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:5744 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5745 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.14658 ])
                (plus:DI (reg/f:DI 113)
                    (const_int 142 [0x8e])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5745 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 142 [0x8e]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5745 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5745 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5745 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 114)) tssmarshal.c:5745 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 115)) tssmarshal.c:5745 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 116)) tssmarshal.c:5745 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.14658 ])) tssmarshal.c:5745 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5745 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 117)
        (reg:SI 0 ax)) tssmarshal.c:5745 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 117)) tssmarshal.c:5745 -1
     (nil))
(code_label 92 91 93 13 1769 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 97 13 (set (reg:SI 92 [ D.14659 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5747 -1
     (nil))
(insn 97 94 101 13 (set (reg:SI 93 [ <retval> ])
        (reg:SI 92 [ D.14659 ])) tssmarshal.c:5747 -1
     (nil))
(insn 101 97 102 13 (set (reg/i:SI 0 ax)
        (reg:SI 93 [ <retval> ])) tssmarshal.c:5748 -1
     (nil))
(insn 102 101 0 13 (use (reg/i:SI 0 ax)) tssmarshal.c:5748 -1
     (nil))

;; Function TSS_TPM2B_NV_PUBLIC_Marshal (TSS_TPM2B_NV_PUBLIC_Marshal, funcdef_no=347, decl_uid=5603, cgraph_uid=347, symbol_order=347)

Partition 2: size 8 align 8
	sizePtr
Partition 0: size 4 align 4
	rc_1
Partition 1: size 2 align 2
	sizeWritten

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5754 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5754 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5754 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5754 -1
     (nil))
(note 6 5 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 6 8 2 (set (reg/f:DI 98)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:5754 -1
     (nil))
(insn 8 7 11 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14664+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5754 -1
     (nil))
(insn 11 8 12 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5755 -1
     (nil))
(insn 12 11 13 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 sizeWritten+0 S2 A16])
        (const_int 0 [0])) tssmarshal.c:5756 -1
     (nil))
(insn 13 12 14 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:5759 -1
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5759 -1
     (nil)
 -> 24)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5760 -1
     (nil))
(insn 17 16 18 4 (set (reg/f:DI 87 [ D.14660 ])
        (mem/f:DI (reg/f:DI 99) [0 *buffer_9(D)+0 S8 A64])) tssmarshal.c:5760 -1
     (nil))
(insn 18 17 19 4 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 sizePtr+0 S8 A64])
        (reg/f:DI 87 [ D.14660 ])) tssmarshal.c:5760 -1
     (nil))
(insn 19 18 20 4 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5761 -1
     (nil))
(insn 20 19 21 4 (set (reg/f:DI 88 [ D.14660 ])
        (mem/f:DI (reg/f:DI 100) [0 *buffer_9(D)+0 S8 A64])) tssmarshal.c:5761 -1
     (nil))
(insn 21 20 22 4 (parallel [
            (set (reg/f:DI 89 [ D.14660 ])
                (plus:DI (reg/f:DI 88 [ D.14660 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5761 -1
     (nil))
(insn 22 21 23 4 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5761 -1
     (nil))
(insn 23 22 24 4 (set (mem/f:DI (reg/f:DI 101) [0 *buffer_9(D)+0 S8 A64])
        (reg/f:DI 89 [ D.14660 ])) tssmarshal.c:5761 -1
     (nil))
(code_label 24 23 25 5 1772 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5763 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:5763 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 source+0 S8 A64])) tssmarshal.c:5764 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 90 [ D.14661 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5764 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -40 [0xffffffffffffffd8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 size+0 S8 A64])) tssmarshal.c:5764 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5764 -1
     (nil))
(insn 33 32 34 6 (parallel [
            (set (reg:DI 105)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -22 [0xffffffffffffffea])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5764 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:5764 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:5764 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:5764 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14661 ])) tssmarshal.c:5764 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_NV_PUBLIC_Marshal") [flags 0x1]  <function_decl 0x7fd46617ad80 TSS_TPMS_NV_PUBLIC_Marshal>) [0 TSS_TPMS_NV_PUBLIC_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5764 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:5764 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:5764 -1
     (nil))
(code_label 41 40 42 7 1773 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5766 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:5766 -1
     (nil)
 -> 75)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5767 -1
     (nil))
(insn 47 46 48 8 (set (reg:HI 91 [ D.14662 ])
        (mem:HI (reg/f:DI 107) [0 *written_20(D)+0 S2 A16])) tssmarshal.c:5767 -1
     (nil))
(insn 48 47 49 8 (set (reg:HI 92 [ D.14662 ])
        (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 sizeWritten+0 S2 A16])) tssmarshal.c:5767 -1
     (nil))
(insn 49 48 50 8 (parallel [
            (set (reg:HI 93 [ D.14662 ])
                (plus:HI (reg:HI 91 [ D.14662 ])
                    (reg:HI 92 [ D.14662 ])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5767 -1
     (nil))
(insn 50 49 51 8 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5767 -1
     (nil))
(insn 51 50 52 8 (set (mem:HI (reg/f:DI 108) [0 *written_20(D)+0 S2 A16])
        (reg:HI 93 [ D.14662 ])) tssmarshal.c:5767 -1
     (nil))
(insn 52 51 53 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:5768 -1
     (nil))
(jump_insn 53 52 54 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) tssmarshal.c:5768 -1
     (nil)
 -> 68)
(note 54 53 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 9 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 size+0 S8 A64])) tssmarshal.c:5769 -1
     (nil))
(insn 56 55 57 9 (parallel [
            (set (reg:DI 110)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5769 -1
     (nil))
(insn 57 56 58 9 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5769 -1
     (nil))
(insn 58 57 59 9 (parallel [
            (set (reg:DI 112)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -22 [0xffffffffffffffea])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5769 -1
     (nil))
(insn 59 58 60 9 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:5769 -1
     (nil))
(insn 60 59 61 9 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:5769 -1
     (nil))
(insn 61 60 62 9 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:5769 -1
     (nil))
(insn 62 61 63 9 (set (reg:DI 5 di)
        (reg:DI 112)) tssmarshal.c:5769 -1
     (nil))
(call_insn 63 62 64 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5769 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 64 63 65 9 (set (reg:SI 113)
        (reg:SI 0 ax)) tssmarshal.c:5769 -1
     (nil))
(insn 65 64 66 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (reg:SI 113)) tssmarshal.c:5769 -1
     (nil))
(jump_insn 66 65 67 9 (set (pc)
        (label_ref 75)) -1
     (nil)
 -> 75)
(barrier 67 66 68)
(code_label 68 67 69 10 1775 "" [1 uses])
(note 69 68 70 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 70 69 71 10 (set (reg/f:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5772 -1
     (nil))
(insn 71 70 72 10 (set (reg:HI 94 [ D.14662 ])
        (mem:HI (reg/f:DI 114) [0 *written_20(D)+0 S2 A16])) tssmarshal.c:5772 -1
     (nil))
(insn 72 71 73 10 (parallel [
            (set (reg:HI 95 [ D.14662 ])
                (plus:HI (reg:HI 94 [ D.14662 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5772 -1
     (nil))
(insn 73 72 74 10 (set (reg/f:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5772 -1
     (nil))
(insn 74 73 75 10 (set (mem:HI (reg/f:DI 115) [0 *written_20(D)+0 S2 A16])
        (reg:HI 95 [ D.14662 ])) tssmarshal.c:5772 -1
     (nil))
(code_label 75 74 76 11 1774 "" [2 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 96 [ D.14663 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])) tssmarshal.c:5775 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 97 [ <retval> ])
        (reg:SI 96 [ D.14663 ])) tssmarshal.c:5775 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 97 [ <retval> ])) tssmarshal.c:5776 -1
     (nil))
(insn 85 84 86 11 (set (reg/f:DI 117)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:5776 -1
     (nil))
(insn 86 85 87 11 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14664+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:5776 -1
     (nil))
(jump_insn 87 86 93 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 90)
            (pc))) tssmarshal.c:5776 -1
     (nil)
 -> 90)
(note 93 87 88 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(call_insn 88 93 89 14 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:5776 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 89 88 90)
(code_label 90 89 94 15 1777 "" [1 uses])
(note 94 90 91 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 91 94 0 15 (use (reg/i:SI 0 ax)) tssmarshal.c:5776 -1
     (nil))

;; Function TSS_TPM2B_CONTEXT_SENSITIVE_Marshal (TSS_TPM2B_CONTEXT_SENSITIVE_Marshal, funcdef_no=348, decl_uid=5608, cgraph_uid=348, symbol_order=348)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5782 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5782 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5782 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5782 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5783 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5784 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5784 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14665 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5785 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5785 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5785 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5785 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:5785 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:5785 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:5785 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14665 ])) tssmarshal.c:5785 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5785 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5785 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5785 -1
     (nil))
(code_label 24 23 25 5 1779 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14666 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5787 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14666 ])) tssmarshal.c:5787 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:5788 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5788 -1
     (nil))

;; Function TSS_TPM2B_CONTEXT_DATA_Marshal (TSS_TPM2B_CONTEXT_DATA_Marshal, funcdef_no=349, decl_uid=5613, cgraph_uid=349, symbol_order=349)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.
Removing jump 30.
Merging block 7 into block 5...
Merged blocks 5 and 7.
Merged 5 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5794 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5794 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5794 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5794 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5795 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5796 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5796 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14667 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5797 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 90)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5797 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 91)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5797 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 92)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5797 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 90)) tssmarshal.c:5797 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 91)) tssmarshal.c:5797 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 92)) tssmarshal.c:5797 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14667 ])) tssmarshal.c:5797 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_Marshal") [flags 0x1]  <function_decl 0x7fd466124000 TSS_TPM2B_Marshal>) [0 TSS_TPM2B_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5797 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 93)
        (reg:SI 0 ax)) tssmarshal.c:5797 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 93)) tssmarshal.c:5797 -1
     (nil))
(code_label 24 23 25 5 1782 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 29 5 (set (reg:SI 88 [ D.14668 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5799 -1
     (nil))
(insn 29 26 33 5 (set (reg:SI 89 [ <retval> ])
        (reg:SI 88 [ D.14668 ])) tssmarshal.c:5799 -1
     (nil))
(insn 33 29 34 5 (set (reg/i:SI 0 ax)
        (reg:SI 89 [ <retval> ])) tssmarshal.c:5800 -1
     (nil))
(insn 34 33 0 5 (use (reg/i:SI 0 ax)) tssmarshal.c:5800 -1
     (nil))

;; Function TSS_TPMS_CONTEXT_Marshal (TSS_TPMS_CONTEXT_Marshal, funcdef_no=350, decl_uid=5618, cgraph_uid=350, symbol_order=350)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5806 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5806 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5806 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5806 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5807 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5808 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5808 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14669 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5809 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 93)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5809 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 94)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5809 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 95)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5809 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 93)) tssmarshal.c:5809 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 94)) tssmarshal.c:5809 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 95)) tssmarshal.c:5809 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14669 ])) tssmarshal.c:5809 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT64_Marshal") [flags 0x1]  <function_decl 0x7fd46611cd80 TSS_UINT64_Marshal>) [0 TSS_UINT64_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5809 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 96)
        (reg:SI 0 ax)) tssmarshal.c:5809 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 96)) tssmarshal.c:5809 -1
     (nil))
(code_label 24 23 25 5 1785 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5811 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:5811 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5812 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14670 ])
                (plus:DI (reg/f:DI 97)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5812 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 8 [0x8]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5812 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5812 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5812 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 98)) tssmarshal.c:5812 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 99)) tssmarshal.c:5812 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 100)) tssmarshal.c:5812 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14670 ])) tssmarshal.c:5812 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_DH_CONTEXT_Marshal") [flags 0x1]  <function_decl 0x7fd46612c948 TSS_TPMI_DH_CONTEXT_Marshal>) [0 TSS_TPMI_DH_CONTEXT_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5812 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 101)
        (reg:SI 0 ax)) tssmarshal.c:5812 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 101)) tssmarshal.c:5812 -1
     (nil))
(code_label 41 40 42 7 1786 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5814 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:5814 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5815 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14671 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5815 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 12 [0xc]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5815 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5815 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5815 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:5815 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:5815 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:5815 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14671 ])) tssmarshal.c:5815 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMI_RH_HIERARCHY_Marshal") [flags 0x1]  <function_decl 0x7fd46612ca20 TSS_TPMI_RH_HIERARCHY_Marshal>) [0 TSS_TPMI_RH_HIERARCHY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5815 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:5815 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:5815 -1
     (nil))
(code_label 58 57 59 9 1787 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5817 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:5817 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5818 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.14672 ])
                (plus:DI (reg/f:DI 107)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5818 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 16 [0x10]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5818 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5818 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5818 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 108)) tssmarshal.c:5818 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 109)) tssmarshal.c:5818 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 110)) tssmarshal.c:5818 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14672 ])) tssmarshal.c:5818 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_CONTEXT_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd4661840d8 TSS_TPM2B_CONTEXT_DATA_Marshal>) [0 TSS_TPM2B_CONTEXT_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5818 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 111)
        (reg:SI 0 ax)) tssmarshal.c:5818 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 111)) tssmarshal.c:5818 -1
     (nil))
(code_label 75 74 76 11 1788 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 91 [ D.14673 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5820 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 92 [ <retval> ])
        (reg:SI 91 [ D.14673 ])) tssmarshal.c:5820 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ <retval> ])) tssmarshal.c:5821 -1
     (nil))
(insn 85 84 0 11 (use (reg/i:SI 0 ax)) tssmarshal.c:5821 -1
     (nil))

;; Function TSS_TPMS_CREATION_DATA_Marshal (TSS_TPMS_CREATION_DATA_Marshal, funcdef_no=351, decl_uid=5623, cgraph_uid=351, symbol_order=351)

Partition 0: size 4 align 4
	rc_1

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 18 into block 17...
Merged blocks 17 and 18.
Merged 17 and 18 without moving.
Removing jump 132.
Merging block 19 into block 17...
Merged blocks 17 and 19.
Merged 17 and 19 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5827 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5827 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5827 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5827 -1
     (nil))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5828 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5829 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5829 -1
     (nil)
 -> 24)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg/f:DI 87 [ D.14674 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5830 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 96)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5830 -1
     (nil))
(insn 15 14 16 4 (set (reg:DI 97)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5830 -1
     (nil))
(insn 16 15 17 4 (set (reg:DI 98)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5830 -1
     (nil))
(insn 17 16 18 4 (set (reg:DI 2 cx)
        (reg:DI 96)) tssmarshal.c:5830 -1
     (nil))
(insn 18 17 19 4 (set (reg:DI 1 dx)
        (reg:DI 97)) tssmarshal.c:5830 -1
     (nil))
(insn 19 18 20 4 (set (reg:DI 4 si)
        (reg:DI 98)) tssmarshal.c:5830 -1
     (nil))
(insn 20 19 21 4 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.14674 ])) tssmarshal.c:5830 -1
     (nil))
(call_insn 21 20 22 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPML_PCR_SELECTION_Marshal") [flags 0x1]  <function_decl 0x7fd466148438 TSS_TPML_PCR_SELECTION_Marshal>) [0 TSS_TPML_PCR_SELECTION_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5830 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 99)
        (reg:SI 0 ax)) tssmarshal.c:5830 -1
     (nil))
(insn 23 22 24 4 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 99)) tssmarshal.c:5830 -1
     (nil))
(code_label 24 23 25 5 1791 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5832 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:5832 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5833 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 88 [ D.14675 ])
                (plus:DI (reg/f:DI 100)
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5833 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 24 [0x18]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5833 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5833 -1
     (nil))
(insn 33 32 34 6 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5833 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 101)) tssmarshal.c:5833 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 102)) tssmarshal.c:5833 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 103)) tssmarshal.c:5833 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 88 [ D.14675 ])) tssmarshal.c:5833 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DIGEST_Marshal") [flags 0x1]  <function_decl 0x7fd466137d80 TSS_TPM2B_DIGEST_Marshal>) [0 TSS_TPM2B_DIGEST_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5833 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 104)
        (reg:SI 0 ax)) tssmarshal.c:5833 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 104)) tssmarshal.c:5833 -1
     (nil))
(code_label 41 40 42 7 1792 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5835 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) tssmarshal.c:5835 -1
     (nil)
 -> 58)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 105)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5836 -1
     (nil))
(insn 47 46 48 8 (parallel [
            (set (reg/f:DI 89 [ D.14676 ])
                (plus:DI (reg/f:DI 105)
                    (const_int 154 [0x9a])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5836 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 154 [0x9a]))
        (nil)))
(insn 48 47 49 8 (set (reg:DI 106)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5836 -1
     (nil))
(insn 49 48 50 8 (set (reg:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5836 -1
     (nil))
(insn 50 49 51 8 (set (reg:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5836 -1
     (nil))
(insn 51 50 52 8 (set (reg:DI 2 cx)
        (reg:DI 106)) tssmarshal.c:5836 -1
     (nil))
(insn 52 51 53 8 (set (reg:DI 1 dx)
        (reg:DI 107)) tssmarshal.c:5836 -1
     (nil))
(insn 53 52 54 8 (set (reg:DI 4 si)
        (reg:DI 108)) tssmarshal.c:5836 -1
     (nil))
(insn 54 53 55 8 (set (reg:DI 5 di)
        (reg/f:DI 89 [ D.14676 ])) tssmarshal.c:5836 -1
     (nil))
(call_insn 55 54 56 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMA_LOCALITY_Marshal") [flags 0x1]  <function_decl 0x7fd46612c000 TSS_TPMA_LOCALITY_Marshal>) [0 TSS_TPMA_LOCALITY_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5836 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 56 55 57 8 (set (reg:SI 109)
        (reg:SI 0 ax)) tssmarshal.c:5836 -1
     (nil))
(insn 57 56 58 8 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 109)) tssmarshal.c:5836 -1
     (nil))
(code_label 58 57 59 9 1793 "" [1 uses])
(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5838 -1
     (nil))
(jump_insn 61 60 62 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:5838 -1
     (nil)
 -> 75)
(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 63 62 64 10 (set (reg/f:DI 110)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5839 -1
     (nil))
(insn 64 63 65 10 (parallel [
            (set (reg/f:DI 90 [ D.14677 ])
                (plus:DI (reg/f:DI 110)
                    (const_int 156 [0x9c])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5839 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 156 [0x9c]))
        (nil)))
(insn 65 64 66 10 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5839 -1
     (nil))
(insn 66 65 67 10 (set (reg:DI 112)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5839 -1
     (nil))
(insn 67 66 68 10 (set (reg:DI 113)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5839 -1
     (nil))
(insn 68 67 69 10 (set (reg:DI 2 cx)
        (reg:DI 111)) tssmarshal.c:5839 -1
     (nil))
(insn 69 68 70 10 (set (reg:DI 1 dx)
        (reg:DI 112)) tssmarshal.c:5839 -1
     (nil))
(insn 70 69 71 10 (set (reg:DI 4 si)
        (reg:DI 113)) tssmarshal.c:5839 -1
     (nil))
(insn 71 70 72 10 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14677 ])) tssmarshal.c:5839 -1
     (nil))
(call_insn 72 71 73 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM_ALG_ID_Marshal") [flags 0x1]  <function_decl 0x7fd466124288 TSS_TPM_ALG_ID_Marshal>) [0 TSS_TPM_ALG_ID_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5839 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 73 72 74 10 (set (reg:SI 114)
        (reg:SI 0 ax)) tssmarshal.c:5839 -1
     (nil))
(insn 74 73 75 10 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 114)) tssmarshal.c:5839 -1
     (nil))
(code_label 75 74 76 11 1794 "" [1 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5841 -1
     (nil))
(jump_insn 78 77 79 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) tssmarshal.c:5841 -1
     (nil)
 -> 92)
(note 79 78 80 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 12 (set (reg/f:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5842 -1
     (nil))
(insn 81 80 82 12 (parallel [
            (set (reg/f:DI 91 [ D.14678 ])
                (plus:DI (reg/f:DI 115)
                    (const_int 158 [0x9e])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5842 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 158 [0x9e]))
        (nil)))
(insn 82 81 83 12 (set (reg:DI 116)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5842 -1
     (nil))
(insn 83 82 84 12 (set (reg:DI 117)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5842 -1
     (nil))
(insn 84 83 85 12 (set (reg:DI 118)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5842 -1
     (nil))
(insn 85 84 86 12 (set (reg:DI 2 cx)
        (reg:DI 116)) tssmarshal.c:5842 -1
     (nil))
(insn 86 85 87 12 (set (reg:DI 1 dx)
        (reg:DI 117)) tssmarshal.c:5842 -1
     (nil))
(insn 87 86 88 12 (set (reg:DI 4 si)
        (reg:DI 118)) tssmarshal.c:5842 -1
     (nil))
(insn 88 87 89 12 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.14678 ])) tssmarshal.c:5842 -1
     (nil))
(call_insn 89 88 90 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NAME_Marshal") [flags 0x1]  <function_decl 0x7fd46613e6c0 TSS_TPM2B_NAME_Marshal>) [0 TSS_TPM2B_NAME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5842 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 90 89 91 12 (set (reg:SI 119)
        (reg:SI 0 ax)) tssmarshal.c:5842 -1
     (nil))
(insn 91 90 92 12 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 119)) tssmarshal.c:5842 -1
     (nil))
(code_label 92 91 93 13 1795 "" [1 uses])
(note 93 92 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5844 -1
     (nil))
(jump_insn 95 94 96 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 109)
            (pc))) tssmarshal.c:5844 -1
     (nil)
 -> 109)
(note 96 95 97 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 14 (set (reg/f:DI 120)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5845 -1
     (nil))
(insn 98 97 99 14 (parallel [
            (set (reg/f:DI 92 [ D.14678 ])
                (plus:DI (reg/f:DI 120)
                    (const_int 292 [0x124])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5845 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 292 [0x124]))
        (nil)))
(insn 99 98 100 14 (set (reg:DI 121)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5845 -1
     (nil))
(insn 100 99 101 14 (set (reg:DI 122)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5845 -1
     (nil))
(insn 101 100 102 14 (set (reg:DI 123)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5845 -1
     (nil))
(insn 102 101 103 14 (set (reg:DI 2 cx)
        (reg:DI 121)) tssmarshal.c:5845 -1
     (nil))
(insn 103 102 104 14 (set (reg:DI 1 dx)
        (reg:DI 122)) tssmarshal.c:5845 -1
     (nil))
(insn 104 103 105 14 (set (reg:DI 4 si)
        (reg:DI 123)) tssmarshal.c:5845 -1
     (nil))
(insn 105 104 106 14 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.14678 ])) tssmarshal.c:5845 -1
     (nil))
(call_insn 106 105 107 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_NAME_Marshal") [flags 0x1]  <function_decl 0x7fd46613e6c0 TSS_TPM2B_NAME_Marshal>) [0 TSS_TPM2B_NAME_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5845 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 107 106 108 14 (set (reg:SI 124)
        (reg:SI 0 ax)) tssmarshal.c:5845 -1
     (nil))
(insn 108 107 109 14 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 124)) tssmarshal.c:5845 -1
     (nil))
(code_label 109 108 110 15 1796 "" [1 uses])
(note 110 109 111 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5847 -1
     (nil))
(jump_insn 112 111 113 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 126)
            (pc))) tssmarshal.c:5847 -1
     (nil)
 -> 126)
(note 113 112 114 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 115 16 (set (reg/f:DI 125)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])) tssmarshal.c:5848 -1
     (nil))
(insn 115 114 116 16 (parallel [
            (set (reg/f:DI 93 [ D.14679 ])
                (plus:DI (reg/f:DI 125)
                    (const_int 426 [0x1aa])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5848 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 source+0 S8 A64])
            (const_int 426 [0x1aa]))
        (nil)))
(insn 116 115 117 16 (set (reg:DI 126)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 size+0 S8 A64])) tssmarshal.c:5848 -1
     (nil))
(insn 117 116 118 16 (set (reg:DI 127)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 buffer+0 S8 A64])) tssmarshal.c:5848 -1
     (nil))
(insn 118 117 119 16 (set (reg:DI 128)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 written+0 S8 A64])) tssmarshal.c:5848 -1
     (nil))
(insn 119 118 120 16 (set (reg:DI 2 cx)
        (reg:DI 126)) tssmarshal.c:5848 -1
     (nil))
(insn 120 119 121 16 (set (reg:DI 1 dx)
        (reg:DI 127)) tssmarshal.c:5848 -1
     (nil))
(insn 121 120 122 16 (set (reg:DI 4 si)
        (reg:DI 128)) tssmarshal.c:5848 -1
     (nil))
(insn 122 121 123 16 (set (reg:DI 5 di)
        (reg/f:DI 93 [ D.14679 ])) tssmarshal.c:5848 -1
     (nil))
(call_insn 123 122 124 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPM2B_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466137e58 TSS_TPM2B_DATA_Marshal>) [0 TSS_TPM2B_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5848 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 124 123 125 16 (set (reg:SI 129)
        (reg:SI 0 ax)) tssmarshal.c:5848 -1
     (nil))
(insn 125 124 126 16 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])
        (reg:SI 129)) tssmarshal.c:5848 -1
     (nil))
(code_label 126 125 127 17 1797 "" [1 uses])
(note 127 126 128 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 128 127 131 17 (set (reg:SI 94 [ D.14680 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 rc+0 S4 A32])) tssmarshal.c:5850 -1
     (nil))
(insn 131 128 135 17 (set (reg:SI 95 [ <retval> ])
        (reg:SI 94 [ D.14680 ])) tssmarshal.c:5850 -1
     (nil))
(insn 135 131 136 17 (set (reg/i:SI 0 ax)
        (reg:SI 95 [ <retval> ])) tssmarshal.c:5851 -1
     (nil))
(insn 136 135 0 17 (use (reg/i:SI 0 ax)) tssmarshal.c:5851 -1
     (nil))

;; Function TSS_TPM2B_CREATION_DATA_Marshal (TSS_TPM2B_CREATION_DATA_Marshal, funcdef_no=352, decl_uid=5628, cgraph_uid=352, symbol_order=352)

Partition 2: size 8 align 8
	sizePtr
Partition 0: size 4 align 4
	rc_1
Partition 1: size 2 align 2
	sizeWritten

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 12 into block 11...
Merged blocks 11 and 12.
Merged 11 and 12 without moving.
Removing jump 81.
Merging block 13 into block 11...
Merged blocks 11 and 13.
Merged 11 and 13 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 source+0 S8 A64])
        (reg:DI 5 di [ source ])) tssmarshal.c:5857 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])
        (reg:DI 4 si [ written ])) tssmarshal.c:5857 -1
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])
        (reg:DI 1 dx [ buffer ])) tssmarshal.c:5857 -1
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 size+0 S8 A64])
        (reg:DI 2 cx [ size ])) tssmarshal.c:5857 -1
     (nil))
(note 6 5 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 6 8 2 (set (reg/f:DI 98)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:5857 -1
     (nil))
(insn 8 7 11 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.14685+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5857 -1
     (nil))
(insn 11 8 12 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (const_int 0 [0])) tssmarshal.c:5858 -1
     (nil))
(insn 12 11 13 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 sizeWritten+0 S2 A16])
        (const_int 0 [0])) tssmarshal.c:5859 -1
     (nil))
(insn 13 12 14 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:5862 -1
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) tssmarshal.c:5862 -1
     (nil)
 -> 24)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg/f:DI 99)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5863 -1
     (nil))
(insn 17 16 18 4 (set (reg/f:DI 87 [ D.14681 ])
        (mem/f:DI (reg/f:DI 99) [0 *buffer_9(D)+0 S8 A64])) tssmarshal.c:5863 -1
     (nil))
(insn 18 17 19 4 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 sizePtr+0 S8 A64])
        (reg/f:DI 87 [ D.14681 ])) tssmarshal.c:5863 -1
     (nil))
(insn 19 18 20 4 (set (reg/f:DI 100)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5864 -1
     (nil))
(insn 20 19 21 4 (set (reg/f:DI 88 [ D.14681 ])
        (mem/f:DI (reg/f:DI 100) [0 *buffer_9(D)+0 S8 A64])) tssmarshal.c:5864 -1
     (nil))
(insn 21 20 22 4 (parallel [
            (set (reg/f:DI 89 [ D.14681 ])
                (plus:DI (reg/f:DI 88 [ D.14681 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5864 -1
     (nil))
(insn 22 21 23 4 (set (reg/f:DI 101)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5864 -1
     (nil))
(insn 23 22 24 4 (set (mem/f:DI (reg/f:DI 101) [0 *buffer_9(D)+0 S8 A64])
        (reg/f:DI 89 [ D.14681 ])) tssmarshal.c:5864 -1
     (nil))
(code_label 24 23 25 5 1800 "" [1 uses])
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5866 -1
     (nil))
(jump_insn 27 26 28 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) tssmarshal.c:5866 -1
     (nil)
 -> 41)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 6 (set (reg/f:DI 102)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 source+0 S8 A64])) tssmarshal.c:5867 -1
     (nil))
(insn 30 29 31 6 (parallel [
            (set (reg/f:DI 90 [ D.14682 ])
                (plus:DI (reg/f:DI 102)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5867 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -40 [0xffffffffffffffd8])) [0 source+0 S8 A64])
            (const_int 4 [0x4]))
        (nil)))
(insn 31 30 32 6 (set (reg:DI 103)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 size+0 S8 A64])) tssmarshal.c:5867 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 104)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])) tssmarshal.c:5867 -1
     (nil))
(insn 33 32 34 6 (parallel [
            (set (reg:DI 105)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -22 [0xffffffffffffffea])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5867 -1
     (nil))
(insn 34 33 35 6 (set (reg:DI 2 cx)
        (reg:DI 103)) tssmarshal.c:5867 -1
     (nil))
(insn 35 34 36 6 (set (reg:DI 1 dx)
        (reg:DI 104)) tssmarshal.c:5867 -1
     (nil))
(insn 36 35 37 6 (set (reg:DI 4 si)
        (reg:DI 105)) tssmarshal.c:5867 -1
     (nil))
(insn 37 36 38 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.14682 ])) tssmarshal.c:5867 -1
     (nil))
(call_insn 38 37 39 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_TPMS_CREATION_DATA_Marshal") [flags 0x1]  <function_decl 0x7fd466184288 TSS_TPMS_CREATION_DATA_Marshal>) [0 TSS_TPMS_CREATION_DATA_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5867 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 39 38 40 6 (set (reg:SI 106)
        (reg:SI 0 ax)) tssmarshal.c:5867 -1
     (nil))
(insn 40 39 41 6 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (reg:SI 106)) tssmarshal.c:5867 -1
     (nil))
(code_label 41 40 42 7 1801 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) tssmarshal.c:5869 -1
     (nil))
(jump_insn 44 43 45 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 75)
            (pc))) tssmarshal.c:5869 -1
     (nil)
 -> 75)
(note 45 44 46 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 8 (set (reg/f:DI 107)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5870 -1
     (nil))
(insn 47 46 48 8 (set (reg:HI 91 [ D.14683 ])
        (mem:HI (reg/f:DI 107) [0 *written_20(D)+0 S2 A16])) tssmarshal.c:5870 -1
     (nil))
(insn 48 47 49 8 (set (reg:HI 92 [ D.14683 ])
        (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 sizeWritten+0 S2 A16])) tssmarshal.c:5870 -1
     (nil))
(insn 49 48 50 8 (parallel [
            (set (reg:HI 93 [ D.14683 ])
                (plus:HI (reg:HI 91 [ D.14683 ])
                    (reg:HI 92 [ D.14683 ])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5870 -1
     (nil))
(insn 50 49 51 8 (set (reg/f:DI 108)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5870 -1
     (nil))
(insn 51 50 52 8 (set (mem:HI (reg/f:DI 108) [0 *written_20(D)+0 S2 A16])
        (reg:HI 93 [ D.14683 ])) tssmarshal.c:5870 -1
     (nil))
(insn 52 51 53 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -56 [0xffffffffffffffc8])) [0 buffer+0 S8 A64])
            (const_int 0 [0]))) tssmarshal.c:5871 -1
     (nil))
(jump_insn 53 52 54 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) tssmarshal.c:5871 -1
     (nil)
 -> 68)
(note 54 53 55 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 9 (set (reg:DI 109)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 size+0 S8 A64])) tssmarshal.c:5872 -1
     (nil))
(insn 56 55 57 9 (parallel [
            (set (reg:DI 110)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5872 -1
     (nil))
(insn 57 56 58 9 (set (reg:DI 111)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5872 -1
     (nil))
(insn 58 57 59 9 (parallel [
            (set (reg:DI 112)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -22 [0xffffffffffffffea])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5872 -1
     (nil))
(insn 59 58 60 9 (set (reg:DI 2 cx)
        (reg:DI 109)) tssmarshal.c:5872 -1
     (nil))
(insn 60 59 61 9 (set (reg:DI 1 dx)
        (reg:DI 110)) tssmarshal.c:5872 -1
     (nil))
(insn 61 60 62 9 (set (reg:DI 4 si)
        (reg:DI 111)) tssmarshal.c:5872 -1
     (nil))
(insn 62 61 63 9 (set (reg:DI 5 di)
        (reg:DI 112)) tssmarshal.c:5872 -1
     (nil))
(call_insn 63 62 64 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_UINT16_Marshal") [flags 0x1]  <function_decl 0x7fd46611caf8 TSS_UINT16_Marshal>) [0 TSS_UINT16_Marshal S1 A8])
            (const_int 0 [0]))) tssmarshal.c:5872 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 64 63 65 9 (set (reg:SI 113)
        (reg:SI 0 ax)) tssmarshal.c:5872 -1
     (nil))
(insn 65 64 66 9 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])
        (reg:SI 113)) tssmarshal.c:5872 -1
     (nil))
(jump_insn 66 65 67 9 (set (pc)
        (label_ref 75)) -1
     (nil)
 -> 75)
(barrier 67 66 68)
(code_label 68 67 69 10 1803 "" [1 uses])
(note 69 68 70 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 70 69 71 10 (set (reg/f:DI 114)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5875 -1
     (nil))
(insn 71 70 72 10 (set (reg:HI 94 [ D.14683 ])
        (mem:HI (reg/f:DI 114) [0 *written_20(D)+0 S2 A16])) tssmarshal.c:5875 -1
     (nil))
(insn 72 71 73 10 (parallel [
            (set (reg:HI 95 [ D.14683 ])
                (plus:HI (reg:HI 94 [ D.14683 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) tssmarshal.c:5875 -1
     (nil))
(insn 73 72 74 10 (set (reg/f:DI 115)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 written+0 S8 A64])) tssmarshal.c:5875 -1
     (nil))
(insn 74 73 75 10 (set (mem:HI (reg/f:DI 115) [0 *written_20(D)+0 S2 A16])
        (reg:HI 95 [ D.14683 ])) tssmarshal.c:5875 -1
     (nil))
(code_label 75 74 76 11 1802 "" [2 uses])
(note 76 75 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 80 11 (set (reg:SI 96 [ D.14684 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 rc+0 S4 A32])) tssmarshal.c:5878 -1
     (nil))
(insn 80 77 84 11 (set (reg:SI 97 [ <retval> ])
        (reg:SI 96 [ D.14684 ])) tssmarshal.c:5878 -1
     (nil))
(insn 84 80 85 11 (set (reg/i:SI 0 ax)
        (reg:SI 97 [ <retval> ])) tssmarshal.c:5879 -1
     (nil))
(insn 85 84 86 11 (set (reg/f:DI 117)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("__stack_chk_guard") [flags 0x40]  <var_decl 0x7fd465893480 __stack_chk_guard>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) tssmarshal.c:5879 -1
     (nil))
(insn 86 85 87 11 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.14685+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) tssmarshal.c:5879 -1
     (nil))
(jump_insn 87 86 93 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 90)
            (pc))) tssmarshal.c:5879 -1
     (nil)
 -> 90)
(note 93 87 88 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(call_insn 88 93 89 14 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fd465e40d80 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) tssmarshal.c:5879 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 89 88 90)
(code_label 90 89 94 15 1805 "" [1 uses])
(note 94 90 91 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 91 94 0 15 (use (reg/i:SI 0 ax)) tssmarshal.c:5879 -1
     (nil))
