<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Input / Output - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="inputoutput"><a class="header" href="#inputoutput">Input/Output</a></h1>
<h2 id="io-banks-and-special-functions"><a class="header" href="#io-banks-and-special-functions">I/O banks and special functions</a></h2>
<p>Virtex 6 devices have a very regular I/O bank structure. There are up to four I/O columns in the device:</p>
<ul>
<li>outer left (sometimes present)</li>
<li>inner left (always present)</li>
<li>inner right (always present)</li>
<li>outer right (sometimes present)</li>
</ul>
<p>These columns consist entirely of <code>IO</code> tiles, with one tile per two interconnect rows. Every tile contains two I/O pads: <code>IOB0</code> and <code>IOB1</code>.  <code>IOB0</code> is located in the bottom row of the tile, while <code>IOB1</code> is located in the top row.  Every I/O bank consists of exactly one region, or 40 I/O pads.  The banks are numbered as follows:</p>
<ul>
<li>the bank in region <code>c + i</code> of outer left column (where <code>c</code> is the region containing the top half of the <code>CFG</code> tile) has number <code>15 + i</code></li>
<li>the bank in region <code>c + i</code> of inner left column has number <code>25 + i</code></li>
<li>the bank in region <code>c + i</code> of inner right column has number <code>35 + i</code></li>
<li>the bank in region <code>c + i</code> of outer right column has number <code>45 + i</code></li>
</ul>
<p>All IOBs in the device are grouped into differential pairs, one pair per IO tile.  <code>IOB1</code> is the "true" pin of the pair, while <code>IOB0</code> is the "complemented" pin.  Differential input and true differential output is supported on all pins of the device.</p>
<p><code>IOB1</code> pads in the 8 rows surrounding the HCLK row (that is, rows 17, 19, 21, 23) are considered "clock-capable".  They can drive <code>BUFIODQS</code> buffers via dedicated connections.  The ones in rows 19 and 21 can drive <code>BUFR</code> buffers in this and two surrounding regions, and are considered "multi-region clock capable", while the ones in rows 17 and 23 are considered "single-region clock capable". While Xilinx documentation also considers corresponding <code>IOB0</code> pads clock-capable, this only means that they can be used together with <code>IOB1</code> as a differential pair.</p>
<p>There are 8 <code>IOB1</code>\ s that are considered "global clock-capable" and can drive <code>BUFGCTRL</code> global buffers via dedicated interconnect.  They are:</p>
<ul>
<li>bank 24 rows 37, 39</li>
<li>bank 25 rows 1, 3</li>
<li>bank 34 rows 37, 39</li>
<li>bank 35 rows 1, 3</li>
</ul>
<p>The <code>IOB0</code> in rows 10 and 30 of every region is capable of being used as a VREF pad.</p>
<p>Each bank has two IOBs that can be used for reference resistors in DCI operation. They are both located in the same I/O tile, with VRP located on <code>IOB0</code> and VRN located on <code>IOB1</code>. The relevant tile is located as follows:</p>
<ul>
<li>bank 24: rows 4-5</li>
<li>bank 34: rows 0-1</li>
<li>banks 15, 25, 35: rows 6-7</li>
<li>all other banks: rows 14-15</li>
</ul>
<p>In parallel or SPI configuration modes, some I/O pads in banks 24 and 34 are borrowed for configuration use:</p>
<ul>
<li>bank 24 row 6: <code>CSO_B</code></li>
<li>bank 24 row 7: <code>RS[0]</code></li>
<li>bank 24 row 8: <code>RS[1]</code></li>
<li>bank 24 row 9: <code>FWE_B</code></li>
<li>bank 24 row 10: <code>FOE_B/MOSI</code></li>
<li>bank 24 row 11: <code>FCS_B</code></li>
<li>bank 24 row 12: <code>D[0]/FS[0]</code></li>
<li>bank 24 row 13: <code>D[1]/FS[1]</code></li>
<li>bank 24 row 14: <code>D[2]/FS[2]</code></li>
<li>bank 24 row 15: <code>D[3]</code></li>
<li>bank 24 row 24: <code>D[4]</code></li>
<li>bank 24 row 25: <code>D[5]</code></li>
<li>bank 24 row 26: <code>D[6]</code></li>
<li>bank 24 row 27: <code>D[7]</code></li>
<li>bank 24 row 28: <code>D[8]</code></li>
<li>bank 24 row 29: <code>D[9]</code></li>
<li>bank 24 row 30: <code>D[10]</code></li>
<li>bank 24 row 31: <code>D[11]</code></li>
<li>bank 24 row 32: <code>D[12]</code></li>
<li>bank 24 row 33: <code>D[13]</code></li>
<li>bank 24 row 34: <code>D[14]</code></li>
<li>bank 24 row 35: <code>D[15]</code></li>
<li>bank 34 row 2: <code>A[16]</code></li>
<li>bank 34 row 3: <code>A[17]</code></li>
<li>bank 34 row 4: <code>A[18]</code></li>
<li>bank 34 row 5: <code>A[19]</code></li>
<li>bank 34 row 6: <code>A[20]</code></li>
<li>bank 34 row 7: <code>A[21]</code></li>
<li>bank 34 row 8: <code>A[22]</code></li>
<li>bank 34 row 9: <code>A[23]</code></li>
<li>bank 34 row 10: <code>A[24]</code></li>
<li>bank 34 row 11: <code>A[25]</code></li>
<li>bank 34 row 12: <code>D[16]/A[0]</code></li>
<li>bank 34 row 13: <code>D[17]/A[1]</code></li>
<li>bank 34 row 14: <code>D[18]/A[2]</code></li>
<li>bank 34 row 15: <code>D[19]/A[3]</code></li>
<li>bank 34 row 24: <code>D[20]/A[4]</code></li>
<li>bank 34 row 25: <code>D[21]/A[5]</code></li>
<li>bank 34 row 26: <code>D[22]/A[6]</code></li>
<li>bank 34 row 27: <code>D[23]/A[7]</code></li>
<li>bank 34 row 28: <code>D[24]/A[8]</code></li>
<li>bank 34 row 29: <code>D[25]/A[9]</code></li>
<li>bank 34 row 30: <code>D[26]/A[10]</code></li>
<li>bank 34 row 31: <code>D[27]/A[11]</code></li>
<li>bank 34 row 32: <code>D[28]/A[12]</code></li>
<li>bank 34 row 33: <code>D[29]/A[13]</code></li>
<li>bank 34 row 34: <code>D[30]/A[14]</code></li>
<li>bank 34 row 35: <code>D[31]/A[15]</code></li>
</ul>
<p>The <code>SYSMON</code> present on the device can use up to 16 IOB pairs as auxiliary analog differential inputs. The <code>VPx</code> input corresponds to <code>IOB1</code> and <code>VNx</code> corresponds to <code>IOB0</code> within the same tile. If the device has a outer left IO column, the IOBs are located in banks 15 and 35; otherwise, they are located in banks 25 and 35. The IOBs are in the following tiles:</p>
<ul>
<li><code>VP0/VN0</code>: bank 35 rows 34-35</li>
<li><code>VP1/VN1</code>: bank 35 rows 32-33</li>
<li><code>VP2/VN2</code>: bank 35 rows 28-29</li>
<li><code>VP3/VN3</code>: bank 35 rows 26-27</li>
<li><code>VP4/VN4</code>: bank 35 rows 24-25</li>
<li><code>VP5/VN5</code>: bank 35 rows 14-15</li>
<li><code>VP6/VN6</code>: bank 35 rows 12-13</li>
<li><code>VP7/VN7</code>: bank 35 rows 8-9</li>
<li><code>VP8/VN8</code>: bank 15/25 rows 34-35</li>
<li><code>VP9/VN9</code>: bank 15/25 rows 32-33</li>
<li><code>VP10/VN10</code>: bank 15/25 rows 28-29</li>
<li><code>VP11/VN11</code>: bank 15/25 rows 26-27</li>
<li><code>VP12/VN12</code>: bank 15/25 rows 24-25</li>
<li><code>VP13/VN13</code>: bank 15/25 rows 14-15</li>
<li><code>VP14/VN14</code>: bank 15/25 rows 12-13</li>
<li><code>VP15/VN15</code>: bank 15/25 rows 8-9</li>
</ul>
<p>The devices also have dedicated configuration bank 0, which has no user I/O and is located in the <code>CFG</code> tile. It has the following pins:</p>
<ul>
<li><code>CCLK</code></li>
<li><code>CSI_B</code></li>
<li><code>DIN</code></li>
<li><code>DONE</code></li>
<li><code>DOUT_BUSY</code></li>
<li><code>HSWAPEN</code></li>
<li><code>INIT_B</code></li>
<li><code>M0</code>, <code>M1</code>, <code>M2</code></li>
<li><code>PROGRAM_B</code></li>
<li><code>RDWR_B</code></li>
<li><code>TCK</code>, <code>TDI</code>, <code>TDO</code>, <code>TMS</code></li>
</ul>
<h2 id="tile-io"><a class="header" href="#tile-io">Tile IO</a></h2>
<p>Cells: 2</p>
<h3 id="bel-ilogic0"><a class="header" href="#bel-ilogic0">Bel ILOGIC0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 IO bel ILOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>BITSLIP</td><td>input</td><td>TCELL0:IMUX.IMUX8</td></tr>
<tr><td>CE1</td><td>input</td><td>TCELL0:IMUX.IMUX10</td></tr>
<tr><td>CE2</td><td>input</td><td>TCELL0:IMUX.IMUX11</td></tr>
<tr><td>CKINT0</td><td>input</td><td>TCELL0:IMUX.IMUX14</td></tr>
<tr><td>CKINT1</td><td>input</td><td>TCELL0:IMUX.IMUX15</td></tr>
<tr><td>CLKDIV</td><td>input</td><td>TCELL0:IMUX.CLK0</td></tr>
<tr><td>DYNCLKDIVSEL</td><td>input</td><td>TCELL0:IMUX.IMUX12</td></tr>
<tr><td>DYNCLKSEL</td><td>input</td><td>TCELL0:IMUX.IMUX33</td></tr>
<tr><td>DYNOCLKSEL</td><td>input</td><td>TCELL0:IMUX.IMUX13</td></tr>
<tr><td>O</td><td>output</td><td>TCELL0:OUT18.TMIN</td></tr>
<tr><td>Q1</td><td>output</td><td>TCELL0:OUT19.TMIN</td></tr>
<tr><td>Q2</td><td>output</td><td>TCELL0:OUT23.TMIN</td></tr>
<tr><td>Q3</td><td>output</td><td>TCELL0:OUT20.TMIN</td></tr>
<tr><td>Q4</td><td>output</td><td>TCELL0:OUT16.TMIN</td></tr>
<tr><td>Q5</td><td>output</td><td>TCELL0:OUT17.TMIN</td></tr>
<tr><td>Q6</td><td>output</td><td>TCELL0:OUT21.TMIN</td></tr>
<tr><td>SR</td><td>input</td><td>TCELL0:IMUX.CTRL1</td></tr>
</tbody>
</table></div>
<h3 id="bel-ilogic1"><a class="header" href="#bel-ilogic1">Bel ILOGIC1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 IO bel ILOGIC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>BITSLIP</td><td>input</td><td>TCELL1:IMUX.IMUX8</td></tr>
<tr><td>CE1</td><td>input</td><td>TCELL1:IMUX.IMUX10</td></tr>
<tr><td>CE2</td><td>input</td><td>TCELL1:IMUX.IMUX11</td></tr>
<tr><td>CKINT0</td><td>input</td><td>TCELL1:IMUX.IMUX14</td></tr>
<tr><td>CKINT1</td><td>input</td><td>TCELL1:IMUX.IMUX15</td></tr>
<tr><td>CLKDIV</td><td>input</td><td>TCELL1:IMUX.CLK0</td></tr>
<tr><td>DYNCLKDIVSEL</td><td>input</td><td>TCELL1:IMUX.IMUX12</td></tr>
<tr><td>DYNCLKSEL</td><td>input</td><td>TCELL1:IMUX.IMUX33</td></tr>
<tr><td>DYNOCLKSEL</td><td>input</td><td>TCELL1:IMUX.IMUX13</td></tr>
<tr><td>O</td><td>output</td><td>TCELL1:OUT18.TMIN</td></tr>
<tr><td>Q1</td><td>output</td><td>TCELL1:OUT19.TMIN</td></tr>
<tr><td>Q2</td><td>output</td><td>TCELL1:OUT23.TMIN</td></tr>
<tr><td>Q3</td><td>output</td><td>TCELL1:OUT20.TMIN</td></tr>
<tr><td>Q4</td><td>output</td><td>TCELL1:OUT16.TMIN</td></tr>
<tr><td>Q5</td><td>output</td><td>TCELL1:OUT17.TMIN</td></tr>
<tr><td>Q6</td><td>output</td><td>TCELL1:OUT21.TMIN</td></tr>
<tr><td>SR</td><td>input</td><td>TCELL1:IMUX.CTRL1</td></tr>
</tbody>
</table></div>
<h3 id="bel-ologic0"><a class="header" href="#bel-ologic0">Bel OLOGIC0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 IO bel OLOGIC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKDIV</td><td>output</td><td>TCELL0:TEST0</td></tr>
<tr><td>CLKDIV_CKINT</td><td>input</td><td>TCELL0:IMUX.IMUX20</td></tr>
<tr><td>CLK_CKINT</td><td>input</td><td>TCELL0:IMUX.IMUX21</td></tr>
<tr><td>CLK_MUX</td><td>output</td><td>TCELL0:TEST2</td></tr>
<tr><td>D1</td><td>input</td><td>TCELL0:IMUX.IMUX42</td></tr>
<tr><td>D2</td><td>input</td><td>TCELL0:IMUX.IMUX43</td></tr>
<tr><td>D3</td><td>input</td><td>TCELL0:IMUX.IMUX44</td></tr>
<tr><td>D4</td><td>input</td><td>TCELL0:IMUX.IMUX45</td></tr>
<tr><td>D5</td><td>input</td><td>TCELL0:IMUX.IMUX46</td></tr>
<tr><td>D6</td><td>input</td><td>TCELL0:IMUX.IMUX47</td></tr>
<tr><td>IOCLKGLITCH</td><td>output</td><td>TCELL0:OUT15.TMIN</td></tr>
<tr><td>OCBEXTEND</td><td>output</td><td>TCELL0:OUT5.TMIN</td></tr>
<tr><td>OCE</td><td>input</td><td>TCELL0:IMUX.IMUX35</td></tr>
<tr><td>ODV</td><td>input</td><td>TCELL0:IMUX.IMUX16</td></tr>
<tr><td>SR</td><td>input</td><td>TCELL0:IMUX.CTRL0</td></tr>
<tr><td>T1</td><td>input</td><td>TCELL0:IMUX.IMUX38</td></tr>
<tr><td>T2</td><td>input</td><td>TCELL0:IMUX.IMUX39</td></tr>
<tr><td>T3</td><td>input</td><td>TCELL0:IMUX.IMUX40</td></tr>
<tr><td>T4</td><td>input</td><td>TCELL0:IMUX.IMUX41</td></tr>
<tr><td>TCE</td><td>input</td><td>TCELL0:IMUX.IMUX34</td></tr>
<tr><td>TFB_BUF</td><td>output</td><td>TCELL0:OUT22.TMIN</td></tr>
<tr><td>WC</td><td>input</td><td>TCELL0:IMUX.IMUX17</td></tr>
</tbody>
</table></div>
<h3 id="bel-ologic1"><a class="header" href="#bel-ologic1">Bel OLOGIC1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 IO bel OLOGIC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKDIV</td><td>output</td><td>TCELL1:TEST0</td></tr>
<tr><td>CLKDIV_CKINT</td><td>input</td><td>TCELL1:IMUX.IMUX20</td></tr>
<tr><td>CLK_CKINT</td><td>input</td><td>TCELL1:IMUX.IMUX21</td></tr>
<tr><td>CLK_MUX</td><td>output</td><td>TCELL1:TEST2</td></tr>
<tr><td>D1</td><td>input</td><td>TCELL1:IMUX.IMUX42</td></tr>
<tr><td>D2</td><td>input</td><td>TCELL1:IMUX.IMUX43</td></tr>
<tr><td>D3</td><td>input</td><td>TCELL1:IMUX.IMUX44</td></tr>
<tr><td>D4</td><td>input</td><td>TCELL1:IMUX.IMUX45</td></tr>
<tr><td>D5</td><td>input</td><td>TCELL1:IMUX.IMUX46</td></tr>
<tr><td>D6</td><td>input</td><td>TCELL1:IMUX.IMUX47</td></tr>
<tr><td>IOCLKGLITCH</td><td>output</td><td>TCELL1:OUT15.TMIN</td></tr>
<tr><td>OCBEXTEND</td><td>output</td><td>TCELL1:OUT5.TMIN</td></tr>
<tr><td>OCE</td><td>input</td><td>TCELL1:IMUX.IMUX35</td></tr>
<tr><td>ODV</td><td>input</td><td>TCELL1:IMUX.IMUX16</td></tr>
<tr><td>SR</td><td>input</td><td>TCELL1:IMUX.CTRL0</td></tr>
<tr><td>T1</td><td>input</td><td>TCELL1:IMUX.IMUX38</td></tr>
<tr><td>T2</td><td>input</td><td>TCELL1:IMUX.IMUX39</td></tr>
<tr><td>T3</td><td>input</td><td>TCELL1:IMUX.IMUX40</td></tr>
<tr><td>T4</td><td>input</td><td>TCELL1:IMUX.IMUX41</td></tr>
<tr><td>TCE</td><td>input</td><td>TCELL1:IMUX.IMUX34</td></tr>
<tr><td>TFB_BUF</td><td>output</td><td>TCELL1:OUT22.TMIN</td></tr>
<tr><td>WC</td><td>input</td><td>TCELL1:IMUX.IMUX17</td></tr>
</tbody>
</table></div>
<h3 id="bel-iodelay0"><a class="header" href="#bel-iodelay0">Bel IODELAY0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 IO bel IODELAY0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>C</td><td>input</td><td>TCELL0:IMUX.CLK0</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX.IMUX6</td></tr>
<tr><td>CINVCTRL</td><td>input</td><td>TCELL0:IMUX.IMUX3</td></tr>
<tr><td>CNTVALUEIN0</td><td>input</td><td>TCELL0:IMUX.IMUX1</td></tr>
<tr><td>CNTVALUEIN1</td><td>input</td><td>TCELL0:IMUX.IMUX2</td></tr>
<tr><td>CNTVALUEIN2</td><td>input</td><td>TCELL0:IMUX.IMUX0</td></tr>
<tr><td>CNTVALUEIN3</td><td>input</td><td>TCELL0:IMUX.IMUX31</td></tr>
<tr><td>CNTVALUEIN4</td><td>input</td><td>TCELL0:IMUX.IMUX36</td></tr>
<tr><td>CNTVALUEOUT0</td><td>output</td><td>TCELL0:OUT10.TMIN</td></tr>
<tr><td>CNTVALUEOUT1</td><td>output</td><td>TCELL0:OUT14.TMIN</td></tr>
<tr><td>CNTVALUEOUT2</td><td>output</td><td>TCELL0:OUT13.TMIN</td></tr>
<tr><td>CNTVALUEOUT3</td><td>output</td><td>TCELL0:OUT9.TMIN</td></tr>
<tr><td>CNTVALUEOUT4</td><td>output</td><td>TCELL0:OUT12.TMIN</td></tr>
<tr><td>DATAIN</td><td>input</td><td>TCELL0:IMUX.IMUX37</td></tr>
<tr><td>INC</td><td>input</td><td>TCELL0:IMUX.IMUX7</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL0:IMUX.IMUX5</td></tr>
</tbody>
</table></div>
<h3 id="bel-iodelay1"><a class="header" href="#bel-iodelay1">Bel IODELAY1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 IO bel IODELAY1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>C</td><td>input</td><td>TCELL1:IMUX.CLK0</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX.IMUX6</td></tr>
<tr><td>CINVCTRL</td><td>input</td><td>TCELL1:IMUX.IMUX3</td></tr>
<tr><td>CNTVALUEIN0</td><td>input</td><td>TCELL1:IMUX.IMUX1</td></tr>
<tr><td>CNTVALUEIN1</td><td>input</td><td>TCELL1:IMUX.IMUX2</td></tr>
<tr><td>CNTVALUEIN2</td><td>input</td><td>TCELL1:IMUX.IMUX0</td></tr>
<tr><td>CNTVALUEIN3</td><td>input</td><td>TCELL1:IMUX.IMUX31</td></tr>
<tr><td>CNTVALUEIN4</td><td>input</td><td>TCELL1:IMUX.IMUX36</td></tr>
<tr><td>CNTVALUEOUT0</td><td>output</td><td>TCELL1:OUT10.TMIN</td></tr>
<tr><td>CNTVALUEOUT1</td><td>output</td><td>TCELL1:OUT14.TMIN</td></tr>
<tr><td>CNTVALUEOUT2</td><td>output</td><td>TCELL1:OUT13.TMIN</td></tr>
<tr><td>CNTVALUEOUT3</td><td>output</td><td>TCELL1:OUT9.TMIN</td></tr>
<tr><td>CNTVALUEOUT4</td><td>output</td><td>TCELL1:OUT12.TMIN</td></tr>
<tr><td>DATAIN</td><td>input</td><td>TCELL1:IMUX.IMUX37</td></tr>
<tr><td>INC</td><td>input</td><td>TCELL1:IMUX.IMUX7</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL1:IMUX.IMUX5</td></tr>
</tbody>
</table></div>
<h3 id="bel-iob0"><a class="header" href="#bel-iob0">Bel IOB0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 IO bel IOB0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>DIFF_TERM_INT_EN</td><td>input</td><td>TCELL1:IMUX.IMUX30</td></tr>
<tr><td>KEEPER_INT_EN</td><td>input</td><td>TCELL0:IMUX.IMUX30</td></tr>
<tr><td>PD_INT_EN</td><td>input</td><td>TCELL0:IMUX.IMUX18</td></tr>
<tr><td>PU_INT_EN</td><td>input</td><td>TCELL0:IMUX.IMUX19</td></tr>
</tbody>
</table></div>
<h3 id="bel-iob1"><a class="header" href="#bel-iob1">Bel IOB1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 IO bel IOB1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>KEEPER_INT_EN</td><td>input</td><td>TCELL1:IMUX.IMUX25</td></tr>
<tr><td>PD_INT_EN</td><td>input</td><td>TCELL1:IMUX.IMUX18</td></tr>
<tr><td>PU_INT_EN</td><td>input</td><td>TCELL1:IMUX.IMUX19</td></tr>
</tbody>
</table></div>
<h3 id="bel-ioi"><a class="header" href="#bel-ioi">Bel IOI</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 IO bel IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 IO bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX.CLK0</td><td>ILOGIC0.CLKDIV, IODELAY0.C</td></tr>
<tr><td>TCELL0:IMUX.CTRL0</td><td>OLOGIC0.SR</td></tr>
<tr><td>TCELL0:IMUX.CTRL1</td><td>ILOGIC0.SR</td></tr>
<tr><td>TCELL0:IMUX.IMUX0</td><td>IODELAY0.CNTVALUEIN2</td></tr>
<tr><td>TCELL0:IMUX.IMUX1</td><td>IODELAY0.CNTVALUEIN0</td></tr>
<tr><td>TCELL0:IMUX.IMUX2</td><td>IODELAY0.CNTVALUEIN1</td></tr>
<tr><td>TCELL0:IMUX.IMUX3</td><td>IODELAY0.CINVCTRL</td></tr>
<tr><td>TCELL0:IMUX.IMUX5</td><td>IODELAY0.RST</td></tr>
<tr><td>TCELL0:IMUX.IMUX6</td><td>IODELAY0.CE</td></tr>
<tr><td>TCELL0:IMUX.IMUX7</td><td>IODELAY0.INC</td></tr>
<tr><td>TCELL0:IMUX.IMUX8</td><td>ILOGIC0.BITSLIP</td></tr>
<tr><td>TCELL0:IMUX.IMUX10</td><td>ILOGIC0.CE1</td></tr>
<tr><td>TCELL0:IMUX.IMUX11</td><td>ILOGIC0.CE2</td></tr>
<tr><td>TCELL0:IMUX.IMUX12</td><td>ILOGIC0.DYNCLKDIVSEL</td></tr>
<tr><td>TCELL0:IMUX.IMUX13</td><td>ILOGIC0.DYNOCLKSEL</td></tr>
<tr><td>TCELL0:IMUX.IMUX14</td><td>ILOGIC0.CKINT0</td></tr>
<tr><td>TCELL0:IMUX.IMUX15</td><td>ILOGIC0.CKINT1</td></tr>
<tr><td>TCELL0:IMUX.IMUX16</td><td>OLOGIC0.ODV</td></tr>
<tr><td>TCELL0:IMUX.IMUX17</td><td>OLOGIC0.WC</td></tr>
<tr><td>TCELL0:IMUX.IMUX18</td><td>IOB0.PD_INT_EN</td></tr>
<tr><td>TCELL0:IMUX.IMUX19</td><td>IOB0.PU_INT_EN</td></tr>
<tr><td>TCELL0:IMUX.IMUX20</td><td>OLOGIC0.CLKDIV_CKINT</td></tr>
<tr><td>TCELL0:IMUX.IMUX21</td><td>OLOGIC0.CLK_CKINT</td></tr>
<tr><td>TCELL0:IMUX.IMUX30</td><td>IOB0.KEEPER_INT_EN</td></tr>
<tr><td>TCELL0:IMUX.IMUX31</td><td>IODELAY0.CNTVALUEIN3</td></tr>
<tr><td>TCELL0:IMUX.IMUX33</td><td>ILOGIC0.DYNCLKSEL</td></tr>
<tr><td>TCELL0:IMUX.IMUX34</td><td>OLOGIC0.TCE</td></tr>
<tr><td>TCELL0:IMUX.IMUX35</td><td>OLOGIC0.OCE</td></tr>
<tr><td>TCELL0:IMUX.IMUX36</td><td>IODELAY0.CNTVALUEIN4</td></tr>
<tr><td>TCELL0:IMUX.IMUX37</td><td>IODELAY0.DATAIN</td></tr>
<tr><td>TCELL0:IMUX.IMUX38</td><td>OLOGIC0.T1</td></tr>
<tr><td>TCELL0:IMUX.IMUX39</td><td>OLOGIC0.T2</td></tr>
<tr><td>TCELL0:IMUX.IMUX40</td><td>OLOGIC0.T3</td></tr>
<tr><td>TCELL0:IMUX.IMUX41</td><td>OLOGIC0.T4</td></tr>
<tr><td>TCELL0:IMUX.IMUX42</td><td>OLOGIC0.D1</td></tr>
<tr><td>TCELL0:IMUX.IMUX43</td><td>OLOGIC0.D2</td></tr>
<tr><td>TCELL0:IMUX.IMUX44</td><td>OLOGIC0.D3</td></tr>
<tr><td>TCELL0:IMUX.IMUX45</td><td>OLOGIC0.D4</td></tr>
<tr><td>TCELL0:IMUX.IMUX46</td><td>OLOGIC0.D5</td></tr>
<tr><td>TCELL0:IMUX.IMUX47</td><td>OLOGIC0.D6</td></tr>
<tr><td>TCELL0:OUT5.TMIN</td><td>OLOGIC0.OCBEXTEND</td></tr>
<tr><td>TCELL0:OUT9.TMIN</td><td>IODELAY0.CNTVALUEOUT3</td></tr>
<tr><td>TCELL0:OUT10.TMIN</td><td>IODELAY0.CNTVALUEOUT0</td></tr>
<tr><td>TCELL0:OUT12.TMIN</td><td>IODELAY0.CNTVALUEOUT4</td></tr>
<tr><td>TCELL0:OUT13.TMIN</td><td>IODELAY0.CNTVALUEOUT2</td></tr>
<tr><td>TCELL0:OUT14.TMIN</td><td>IODELAY0.CNTVALUEOUT1</td></tr>
<tr><td>TCELL0:OUT15.TMIN</td><td>OLOGIC0.IOCLKGLITCH</td></tr>
<tr><td>TCELL0:OUT16.TMIN</td><td>ILOGIC0.Q4</td></tr>
<tr><td>TCELL0:OUT17.TMIN</td><td>ILOGIC0.Q5</td></tr>
<tr><td>TCELL0:OUT18.TMIN</td><td>ILOGIC0.O</td></tr>
<tr><td>TCELL0:OUT19.TMIN</td><td>ILOGIC0.Q1</td></tr>
<tr><td>TCELL0:OUT20.TMIN</td><td>ILOGIC0.Q3</td></tr>
<tr><td>TCELL0:OUT21.TMIN</td><td>ILOGIC0.Q6</td></tr>
<tr><td>TCELL0:OUT22.TMIN</td><td>OLOGIC0.TFB_BUF</td></tr>
<tr><td>TCELL0:OUT23.TMIN</td><td>ILOGIC0.Q2</td></tr>
<tr><td>TCELL0:TEST0</td><td>OLOGIC0.CLKDIV</td></tr>
<tr><td>TCELL0:TEST2</td><td>OLOGIC0.CLK_MUX</td></tr>
<tr><td>TCELL1:IMUX.CLK0</td><td>ILOGIC1.CLKDIV, IODELAY1.C</td></tr>
<tr><td>TCELL1:IMUX.CTRL0</td><td>OLOGIC1.SR</td></tr>
<tr><td>TCELL1:IMUX.CTRL1</td><td>ILOGIC1.SR</td></tr>
<tr><td>TCELL1:IMUX.IMUX0</td><td>IODELAY1.CNTVALUEIN2</td></tr>
<tr><td>TCELL1:IMUX.IMUX1</td><td>IODELAY1.CNTVALUEIN0</td></tr>
<tr><td>TCELL1:IMUX.IMUX2</td><td>IODELAY1.CNTVALUEIN1</td></tr>
<tr><td>TCELL1:IMUX.IMUX3</td><td>IODELAY1.CINVCTRL</td></tr>
<tr><td>TCELL1:IMUX.IMUX5</td><td>IODELAY1.RST</td></tr>
<tr><td>TCELL1:IMUX.IMUX6</td><td>IODELAY1.CE</td></tr>
<tr><td>TCELL1:IMUX.IMUX7</td><td>IODELAY1.INC</td></tr>
<tr><td>TCELL1:IMUX.IMUX8</td><td>ILOGIC1.BITSLIP</td></tr>
<tr><td>TCELL1:IMUX.IMUX10</td><td>ILOGIC1.CE1</td></tr>
<tr><td>TCELL1:IMUX.IMUX11</td><td>ILOGIC1.CE2</td></tr>
<tr><td>TCELL1:IMUX.IMUX12</td><td>ILOGIC1.DYNCLKDIVSEL</td></tr>
<tr><td>TCELL1:IMUX.IMUX13</td><td>ILOGIC1.DYNOCLKSEL</td></tr>
<tr><td>TCELL1:IMUX.IMUX14</td><td>ILOGIC1.CKINT0</td></tr>
<tr><td>TCELL1:IMUX.IMUX15</td><td>ILOGIC1.CKINT1</td></tr>
<tr><td>TCELL1:IMUX.IMUX16</td><td>OLOGIC1.ODV</td></tr>
<tr><td>TCELL1:IMUX.IMUX17</td><td>OLOGIC1.WC</td></tr>
<tr><td>TCELL1:IMUX.IMUX18</td><td>IOB1.PD_INT_EN</td></tr>
<tr><td>TCELL1:IMUX.IMUX19</td><td>IOB1.PU_INT_EN</td></tr>
<tr><td>TCELL1:IMUX.IMUX20</td><td>OLOGIC1.CLKDIV_CKINT</td></tr>
<tr><td>TCELL1:IMUX.IMUX21</td><td>OLOGIC1.CLK_CKINT</td></tr>
<tr><td>TCELL1:IMUX.IMUX25</td><td>IOB1.KEEPER_INT_EN</td></tr>
<tr><td>TCELL1:IMUX.IMUX30</td><td>IOB0.DIFF_TERM_INT_EN</td></tr>
<tr><td>TCELL1:IMUX.IMUX31</td><td>IODELAY1.CNTVALUEIN3</td></tr>
<tr><td>TCELL1:IMUX.IMUX33</td><td>ILOGIC1.DYNCLKSEL</td></tr>
<tr><td>TCELL1:IMUX.IMUX34</td><td>OLOGIC1.TCE</td></tr>
<tr><td>TCELL1:IMUX.IMUX35</td><td>OLOGIC1.OCE</td></tr>
<tr><td>TCELL1:IMUX.IMUX36</td><td>IODELAY1.CNTVALUEIN4</td></tr>
<tr><td>TCELL1:IMUX.IMUX37</td><td>IODELAY1.DATAIN</td></tr>
<tr><td>TCELL1:IMUX.IMUX38</td><td>OLOGIC1.T1</td></tr>
<tr><td>TCELL1:IMUX.IMUX39</td><td>OLOGIC1.T2</td></tr>
<tr><td>TCELL1:IMUX.IMUX40</td><td>OLOGIC1.T3</td></tr>
<tr><td>TCELL1:IMUX.IMUX41</td><td>OLOGIC1.T4</td></tr>
<tr><td>TCELL1:IMUX.IMUX42</td><td>OLOGIC1.D1</td></tr>
<tr><td>TCELL1:IMUX.IMUX43</td><td>OLOGIC1.D2</td></tr>
<tr><td>TCELL1:IMUX.IMUX44</td><td>OLOGIC1.D3</td></tr>
<tr><td>TCELL1:IMUX.IMUX45</td><td>OLOGIC1.D4</td></tr>
<tr><td>TCELL1:IMUX.IMUX46</td><td>OLOGIC1.D5</td></tr>
<tr><td>TCELL1:IMUX.IMUX47</td><td>OLOGIC1.D6</td></tr>
<tr><td>TCELL1:OUT5.TMIN</td><td>OLOGIC1.OCBEXTEND</td></tr>
<tr><td>TCELL1:OUT9.TMIN</td><td>IODELAY1.CNTVALUEOUT3</td></tr>
<tr><td>TCELL1:OUT10.TMIN</td><td>IODELAY1.CNTVALUEOUT0</td></tr>
<tr><td>TCELL1:OUT12.TMIN</td><td>IODELAY1.CNTVALUEOUT4</td></tr>
<tr><td>TCELL1:OUT13.TMIN</td><td>IODELAY1.CNTVALUEOUT2</td></tr>
<tr><td>TCELL1:OUT14.TMIN</td><td>IODELAY1.CNTVALUEOUT1</td></tr>
<tr><td>TCELL1:OUT15.TMIN</td><td>OLOGIC1.IOCLKGLITCH</td></tr>
<tr><td>TCELL1:OUT16.TMIN</td><td>ILOGIC1.Q4</td></tr>
<tr><td>TCELL1:OUT17.TMIN</td><td>ILOGIC1.Q5</td></tr>
<tr><td>TCELL1:OUT18.TMIN</td><td>ILOGIC1.O</td></tr>
<tr><td>TCELL1:OUT19.TMIN</td><td>ILOGIC1.Q1</td></tr>
<tr><td>TCELL1:OUT20.TMIN</td><td>ILOGIC1.Q3</td></tr>
<tr><td>TCELL1:OUT21.TMIN</td><td>ILOGIC1.Q6</td></tr>
<tr><td>TCELL1:OUT22.TMIN</td><td>OLOGIC1.TFB_BUF</td></tr>
<tr><td>TCELL1:OUT23.TMIN</td><td>ILOGIC1.Q2</td></tr>
<tr><td>TCELL1:TEST0</td><td>OLOGIC1.CLKDIV</td></tr>
<tr><td>TCELL1:TEST2</td><td>OLOGIC1.CLK_MUX</td></tr>
</tbody>
</table></div>
<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 IO bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="42">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>16</th>
<th>17</th>
<th>18</th>
<th>19</th>
<th>20</th>
<th>21</th>
<th>22</th>
<th>23</th>
<th>24</th>
<th>25</th>
<th>26</th>
<th>27</th>
<th>28</th>
<th>29</th>
<th>30</th>
<th>31</th>
<th>32</th>
<th>33</th>
<th>34</th>
<th>35</th>
<th>36</th>
<th>37</th>
<th>38</th>
<th>39</th>
<th>40</th>
<th>41</th>
</tr>
</thead>
<tbody>
<tr><td>63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.63">
<a href="#tile-virtex6-IO-ILOGIC0:RANK12_DLY">ILOGIC0:RANK12_DLY</a>
</td>
<td title="0.27.63">
<a href="#tile-virtex6-IO-ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.63">
<a href="#tile-virtex6-IO-ILOGIC0:D_EMU_OPTION">ILOGIC0:D_EMU_OPTION[0]</a>
</td>
<td title="0.33.63">
<a href="#tile-virtex6-IO-ILOGIC0:D_EMU_OPTION">ILOGIC0:D_EMU_OPTION[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.36.63">
<a href="#tile-virtex6-IO-OLOGIC0:TMUX">OLOGIC0:TMUX[0]</a>
</td>
<td title="0.37.63">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_DLY_CNT">OLOGIC0:INIT_DLY_CNT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.41.63">
<a href="#tile-virtex6-IO-IOB0:IBUF_MODE">IOB0:IBUF_MODE[2]</a>
</td>
</tr>
<tr><td>62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.62">
<a href="#tile-virtex6-IO-ILOGIC0:NUM_CE">ILOGIC0:NUM_CE[0]</a>
</td>
<td title="0.27.62">
<a href="#tile-virtex6-IO-ILOGIC0:RANK23_DLY">ILOGIC0:RANK23_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.62">
<a href="#tile-virtex6-IO-ILOGIC0:D_EMU_OPTION">ILOGIC0:D_EMU_OPTION[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.36.62">
<a href="#tile-virtex6-IO-OLOGIC0:TMUX">OLOGIC0:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.40.62">
<a href="#tile-virtex6-IO-IOB0:DCI_T">IOB0:DCI_T</a>
</td>
<td>-</td>
</tr>
<tr><td>61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.61">
<a href="#tile-virtex6-IO-ILOGIC0:READBACK_I">ILOGIC0:READBACK_I</a>
</td>
<td title="0.27.61">
<a href="#tile-virtex6-IO-ILOGIC0:IFF_REV_USED">ILOGIC0:IFF_REV_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.34.61">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[8]</a>
</td>
<td title="0.35.61">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[4]</a>
</td>
<td title="0.36.61">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_RESET">OLOGIC0:INIT_FIFO_RESET[8]</a>
</td>
<td title="0.37.61">
<a href="#tile-virtex6-IO-OLOGIC0:TMUX">OLOGIC0:TMUX[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.41.61">
<a href="#tile-virtex6-IO-IOB0:NDRIVE">~IOB0:NDRIVE[0]</a>
</td>
</tr>
<tr><td>60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.60">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_CE">~ILOGIC0:INIT_CE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.36.60">
<a href="#tile-virtex6-IO-OLOGIC0:TMUX">OLOGIC0:TMUX[2]</a>
</td>
<td title="0.37.60">
<a href="#tile-virtex6-IO-IODELAY0:EXTRA_DELAY">IODELAY0:EXTRA_DELAY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.59">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_CE">~ILOGIC0:INIT_CE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.36.59">
<a href="#tile-virtex6-IO-OLOGIC0:TMUX">OLOGIC0:TMUX[1]</a>
</td>
<td title="0.37.59">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_DLY_CNT">OLOGIC0:INIT_DLY_CNT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.58">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_BITSLIP">ILOGIC0:INIT_BITSLIP[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.58">
<a href="#tile-virtex6-IO-OLOGIC0:OMUX">OLOGIC0:OMUX[0]</a>
</td>
<td title="0.33.58">
<a href="#tile-virtex6-IO-OLOGIC0:OMUX">OLOGIC0:OMUX[3]</a>
</td>
<td title="0.34.58">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[2]</a>
</td>
<td title="0.35.58">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.40.58">
<a href="#tile-virtex6-IO-IOB0:DCI_MISC">IOB0:DCI_MISC[0]</a>
</td>
<td>-</td>
</tr>
<tr><td>57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.57">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_RANK2">~ILOGIC0:INIT_RANK2[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.33.57">
<a href="#tile-virtex6-IO-OLOGIC0:OMUX">OLOGIC0:OMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.38.57">
<a href="#tile-virtex6-IO-IODELAY0:IDELAY_VALUE_CUR">~IODELAY0:IDELAY_VALUE_CUR[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.41.57">
<a href="#tile-virtex6-IO-IOB0:DCI_MISC">IOB0:DCI_MISC[1]</a>
</td>
</tr>
<tr><td>56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.56">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_RANK3">~ILOGIC0:INIT_RANK3[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.56">
<a href="#tile-virtex6-IO-OLOGIC0:INV.CLK2">~OLOGIC0:INV.CLK2</a>
</td>
<td>-</td>
<td title="0.34.56">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[7]</a>
</td>
<td title="0.35.56">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[5]</a>
</td>
<td title="0.36.56">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_RESET">OLOGIC0:INIT_FIFO_RESET[11]</a>
</td>
<td title="0.37.56">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_ORANK2_PARTIAL">OLOGIC0:INIT_ORANK2_PARTIAL[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.40.56">
<a href="#tile-virtex6-IO-IOB0:PDRIVE">~IOB0:PDRIVE[0]</a>
</td>
<td>-</td>
</tr>
<tr><td>55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.55">
<a href="#tile-virtex6-IO-ILOGIC0:IFF1_SRVAL">~ILOGIC0:IFF1_SRVAL</a>
</td>
<td title="0.27.55">
<a href="#tile-virtex6-IO-ILOGIC0:IFF_LATCH">~ILOGIC0:IFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.55">
<a href="#tile-virtex6-IO-OLOGIC0:INV.CLKDIV">OLOGIC0:INV.CLKDIV</a>
</td>
<td title="0.33.55">
<a href="#tile-virtex6-IO-OLOGIC0:INV.CLK1">~OLOGIC0:INV.CLK1</a>
</td>
<td title="0.34.55">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.37.55">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_ORANK2_PARTIAL">OLOGIC0:INIT_ORANK2_PARTIAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.41.55">
<a href="#tile-virtex6-IO-IOB0:LVDS">IOB0:LVDS[8]</a>
</td>
</tr>
<tr><td>54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.54">
<a href="#tile-virtex6-IO-ILOGIC0:IFF_SR_SYNC">ILOGIC0:IFF_SR_SYNC</a>
</td>
<td title="0.27.54">
<a href="#tile-virtex6-IO-ILOGIC0:SERDES">ILOGIC0:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.54">
<a href="#tile-virtex6-IO-OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</a>
</td>
<td title="0.33.54">
<a href="#tile-virtex6-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[4]</a>
</td>
<td>-</td>
<td title="0.35.54">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[0]</a>
</td>
<td>-</td>
<td title="0.37.54">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_DLY_CNT">OLOGIC0:INIT_DLY_CNT[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.40.54">
<a href="#tile-virtex6-IO-IOB0:DCIUPDATEMODE_ASREQUIRED">~IOB0:DCIUPDATEMODE_ASREQUIRED</a>
</td>
<td>-</td>
</tr>
<tr><td>53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.53">
<a href="#tile-virtex6-IO-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE[0]</a>
</td>
<td title="0.27.53">
<a href="#tile-virtex6-IO-ILOGIC0:IFF2_SRVAL">~ILOGIC0:IFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.53">
<a href="#tile-virtex6-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[7]</a>
</td>
<td title="0.33.53">
<a href="#tile-virtex6-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[0]</a>
</td>
<td title="0.34.53">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[6]</a>
</td>
<td title="0.35.53">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB[6]</a>
</td>
<td title="0.36.53">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_ORANK2_PARTIAL">OLOGIC0:INIT_ORANK2_PARTIAL[1]</a>
</td>
<td title="0.37.53">
<a href="#tile-virtex6-IO-IODELAY0:ENABLE">IODELAY0:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.52">
<a href="#tile-virtex6-IO-ILOGIC0:IFF1_INIT">~ILOGIC0:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.52">
<a href="#tile-virtex6-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[2]</a>
</td>
<td title="0.33.52">
<a href="#tile-virtex6-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[6]</a>
</td>
<td title="0.34.52">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td title="0.36.52">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_ORANK2_PARTIAL">OLOGIC0:INIT_ORANK2_PARTIAL[0]</a>
</td>
<td>-</td>
<td title="0.38.52">
<a href="#tile-virtex6-IO-IODELAY0:DELAY_TYPE">IODELAY0:DELAY_TYPE[4]</a>
</td>
<td>-</td>
<td title="0.40.52">
<a href="#tile-virtex6-IO-IOB0:PDRIVE">~IOB0:PDRIVE[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.51">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_RANK3">~ILOGIC0:INIT_RANK3[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.51">
<a href="#tile-virtex6-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[5]</a>
</td>
<td title="0.33.51">
<a href="#tile-virtex6-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.38.51">
<a href="#tile-virtex6-IO-IODELAY0:IDELAY_VALUE_CUR">~IODELAY0:IDELAY_VALUE_CUR[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.41.51">
<a href="#tile-virtex6-IO-IOB0:OUTPUT_DELAY">IOB0:OUTPUT_DELAY</a>
</td>
</tr>
<tr><td>50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.50">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_RANK2">~ILOGIC0:INIT_RANK2[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.50">
<a href="#tile-virtex6-IO-OLOGIC0:INV.T1">~OLOGIC0:INV.T1</a>
</td>
<td title="0.33.50">
<a href="#tile-virtex6-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH[1]</a>
</td>
<td title="0.34.50">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[9]</a>
</td>
<td title="0.35.50">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[10]</a>
</td>
<td title="0.36.50">
<a href="#tile-virtex6-IO-OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</a>
</td>
<td title="0.37.50">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_RESET">OLOGIC0:INIT_FIFO_RESET[4]</a>
</td>
<td title="0.38.50">
<a href="#tile-virtex6-IO-IODELAY0:DELAY_SRC">IODELAY0:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td title="0.40.50">
<a href="#tile-virtex6-IO-IOB0:LVDS">IOB0:LVDS[7]</a>
</td>
<td>-</td>
</tr>
<tr><td>49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.49">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_BITSLIP">ILOGIC0:INIT_BITSLIP[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.49">
<a href="#tile-virtex6-IO-OLOGIC0:INV.T3">~OLOGIC0:INV.T3</a>
</td>
<td title="0.33.49">
<a href="#tile-virtex6-IO-OLOGIC0:INV.T2">~OLOGIC0:INV.T2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.37.49">
<a href="#tile-virtex6-IO-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH[0]</a>
</td>
<td title="0.38.49">
<a href="#tile-virtex6-IO-IODELAY0:DELAY_SRC">IODELAY0:DELAY_SRC[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.41.49">
<a href="#tile-virtex6-IO-IOB0:NDRIVE">~IOB0:NDRIVE[1]</a>
</td>
</tr>
<tr><td>48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.48">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_BITSLIP">ILOGIC0:INIT_BITSLIP[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.48">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_TRANK1">OLOGIC0:INIT_TRANK1[3]</a>
</td>
<td title="0.33.48">
<a href="#tile-virtex6-IO-OLOGIC0:INV.T4">~OLOGIC0:INV.T4</a>
</td>
<td title="0.34.48">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[2]</a>
</td>
<td title="0.35.48">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[4]</a>
</td>
<td title="0.36.48">
<a href="#tile-virtex6-IO-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.40.48">
<a href="#tile-virtex6-IO-IOB0:PULL">IOB0:PULL[2]</a>
</td>
<td>-</td>
</tr>
<tr><td>47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.47">
<a href="#tile-virtex6-IO-ILOGIC0:IFF2_INIT">~ILOGIC0:IFF2_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.35.47">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[0]</a>
</td>
<td title="0.36.47">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_DLY_CNT">OLOGIC0:INIT_DLY_CNT[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.41.47">
<a href="#tile-virtex6-IO-IOB0:PULL">IOB0:PULL[1]</a>
</td>
</tr>
<tr><td>46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.46">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_RANK3">~ILOGIC0:INIT_RANK3[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.46">
<a href="#tile-virtex6-IO-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.36.46">
<a href="#tile-virtex6-IO-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[0]</a>
</td>
<td title="0.37.46">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_ADDR">OLOGIC0:INIT_FIFO_ADDR[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.40.46">
<a href="#tile-virtex6-IO-IOB0:PULL">IOB0:PULL[0]</a>
</td>
<td>-</td>
</tr>
<tr><td>45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.45">
<a href="#tile-virtex6-IO-ILOGIC0:IFF3_INIT">~ILOGIC0:IFF3_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.33.45">
<a href="#tile-virtex6-IO-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[1]</a>
</td>
<td title="0.34.45">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[8]</a>
</td>
<td>-</td>
<td title="0.36.45">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_RESET">OLOGIC0:INIT_FIFO_RESET[12]</a>
</td>
<td title="0.37.45">
<a href="#tile-virtex6-IO-IODELAY0:HIGH_PERFORMANCE_MODE">IODELAY0:HIGH_PERFORMANCE_MODE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.41.45">
<a href="#tile-virtex6-IO-IOB0:PDRIVE">~IOB0:PDRIVE[2]</a>
</td>
</tr>
<tr><td>44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.44">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_RANK2">~ILOGIC0:INIT_RANK2[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.44">
<a href="#tile-virtex6-IO-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[2]</a>
</td>
<td title="0.33.44">
<a href="#tile-virtex6-IO-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO[3]</a>
</td>
<td>-</td>
<td title="0.35.44">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[7]</a>
</td>
<td title="0.36.44">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKPERF">OLOGIC0:MUX.CLKPERF[0]</a>
</td>
<td title="0.37.44">
<a href="#tile-virtex6-IO-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[2]</a>
</td>
<td title="0.38.44">
<a href="#tile-virtex6-IO-IODELAY0:DELAY_SRC">IODELAY0:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="0.40.44">
<a href="#tile-virtex6-IO-IOB0:NSLEW">IOB0:NSLEW[0]</a>
</td>
<td>-</td>
</tr>
<tr><td>43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.43">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_BITSLIP">ILOGIC0:INIT_BITSLIP[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.43">
<a href="#tile-virtex6-IO-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC[0]</a>
</td>
<td title="0.33.43">
<a href="#tile-virtex6-IO-OLOGIC0:SELFHEAL">OLOGIC0:SELFHEAL</a>
</td>
<td>-</td>
<td title="0.35.43">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[5]</a>
</td>
<td>-</td>
<td title="0.37.43">
<a href="#tile-virtex6-IO-OLOGIC0:TFF_SRVAL">~OLOGIC0:TFF_SRVAL[1]</a>
</td>
<td title="0.38.43">
<a href="#tile-virtex6-IO-IODELAY0:IDELAY_VALUE_CUR">~IODELAY0:IDELAY_VALUE_CUR[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.41.43">
<a href="#tile-virtex6-IO-IOB0:NSLEW">IOB0:NSLEW[4]</a>
</td>
</tr>
<tr><td>42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.42">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_RANK3">~ILOGIC0:INIT_RANK3[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.33.42">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_TRANK1">OLOGIC0:INIT_TRANK1[2]</a>
</td>
<td title="0.34.42">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td title="0.36.42">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_DLY_CNT">OLOGIC0:INIT_DLY_CNT[9]</a>
</td>
<td>-</td>
<td title="0.38.42">
<a href="#tile-virtex6-IO-IODELAY0:DELAY_SRC">IODELAY0:DELAY_SRC[4]</a>
</td>
<td>-</td>
<td title="0.40.42">
<a href="#tile-virtex6-IO-IOB0:NDRIVE">~IOB0:NDRIVE[2]</a>
</td>
<td>-</td>
</tr>
<tr><td>41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.41">
<a href="#tile-virtex6-IO-ILOGIC0:IFF3_SRVAL">~ILOGIC0:IFF3_SRVAL</a>
</td>
<td title="0.27.41">
<a href="#tile-virtex6-IO-ILOGIC0:IFF4_INIT">~ILOGIC0:IFF4_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.34.41">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[6]</a>
</td>
<td>-</td>
<td title="0.36.41">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_ADDR">OLOGIC0:INIT_FIFO_ADDR[5]</a>
</td>
<td>-</td>
<td title="0.38.41">
<a href="#tile-virtex6-IO-IODELAY0:DELAY_SRC">IODELAY0:DELAY_SRC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.41.41">
<a href="#tile-virtex6-IO-IOB0:PDRIVE">IOB0:PDRIVE[3]</a>
</td>
</tr>
<tr><td>40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.40">
<a href="#tile-virtex6-IO-ILOGIC0:IFF4_SRVAL">~ILOGIC0:IFF4_SRVAL</a>
</td>
<td title="0.27.40">
<a href="#tile-virtex6-IO-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.40">
<a href="#tile-virtex6-IO-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.35.40">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[3]</a>
</td>
<td title="0.36.40">
<a href="#tile-virtex6-IO-OLOGIC0:ODELAY_USED">OLOGIC0:ODELAY_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.39">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_RANK2">~ILOGIC0:INIT_RANK2[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.39">
<a href="#tile-virtex6-IO-OLOGIC0:OFF_INIT">~OLOGIC0:OFF_INIT</a>
</td>
<td>-</td>
<td title="0.34.39">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[9]</a>
</td>
<td title="0.35.39">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[10]</a>
</td>
<td title="0.36.39">
<a href="#tile-virtex6-IO-OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT</a>
</td>
<td title="0.37.39">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_ADDR">OLOGIC0:INIT_FIFO_ADDR[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.41.39">
<a href="#tile-virtex6-IO-IOB0:PSLEW">IOB0:PSLEW[0]</a>
</td>
</tr>
<tr><td>38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.38">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_RANK3">~ILOGIC0:INIT_RANK3[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.38">
<a href="#tile-virtex6-IO-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td title="0.34.38">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[4]</a>
</td>
<td>-</td>
<td title="0.36.38">
<a href="#tile-virtex6-IO-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.40.38">
<a href="#tile-virtex6-IO-IOB0:LVDS">IOB0:LVDS[6]</a>
</td>
<td>-</td>
</tr>
<tr><td>37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.37">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_RANK2">~ILOGIC0:INIT_RANK2[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.33.37">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_TRANK1">OLOGIC0:INIT_TRANK1[1]</a>
</td>
<td title="0.34.37">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.38.37">
<a href="#tile-virtex6-IO-IODELAY0:INV.DATAIN">~IODELAY0:INV.DATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.41.37">
<a href="#tile-virtex6-IO-IOB0:PULL_DYNAMIC">IOB0:PULL_DYNAMIC</a>
</td>
</tr>
<tr><td>36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.36">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_BITSLIP">ILOGIC0:INIT_BITSLIP[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.33.36">
<a href="#tile-virtex6-IO-OLOGIC0:OFF_SRVAL">~OLOGIC0:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.40.36">
<a href="#tile-virtex6-IO-IOB0:OMUX">IOB0:OMUX[0]</a>
</td>
<td>-</td>
</tr>
<tr><td>35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.35">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_RANK1_PARTIAL">~ILOGIC0:INIT_RANK1_PARTIAL[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.35.35">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.38.35">
<a href="#tile-virtex6-IO-IODELAY0:IDELAY_VALUE_CUR">~IODELAY0:IDELAY_VALUE_CUR[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.41.35">
<a href="#tile-virtex6-IO-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[0]</a>
</td>
</tr>
<tr><td>34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.34">
<a href="#tile-virtex6-IO-ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.34.34">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[8]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.37.34">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA1">OLOGIC0:INIT_PIPE_DATA1[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.40.34">
<a href="#tile-virtex6-IO-IOB0:NDRIVE">~IOB0:NDRIVE[3]</a>
</td>
<td>-</td>
</tr>
<tr><td>33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.33">
<a href="#tile-virtex6-IO-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.33">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_TRANK1">OLOGIC0:INIT_TRANK1[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.35.33">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[7]</a>
</td>
<td>-</td>
<td title="0.37.33">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_RESET">OLOGIC0:INIT_FIFO_RESET[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.41.33">
<a href="#tile-virtex6-IO-IOB0:LVDS">IOB0:LVDS[5]</a>
</td>
</tr>
<tr><td>32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.32">
<a href="#tile-virtex6-IO-ILOGIC0:D_EMU">ILOGIC0:D_EMU</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.32">
<a href="#tile-virtex6-IO-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC[0]</a>
</td>
<td>-</td>
<td title="0.34.32">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.37.32">
<a href="#tile-virtex6-IO-OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.40.32">
<a href="#tile-virtex6-IO-IOB0:NSLEW">IOB0:NSLEW[2]</a>
</td>
<td>-</td>
</tr>
<tr><td>31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.31">
<a href="#tile-virtex6-IO-ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE[0]</a>
</td>
<td title="0.27.31">
<a href="#tile-virtex6-IO-ILOGIC0:BITSLIP_SYNC">ILOGIC0:BITSLIP_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.33.31">
<a href="#tile-virtex6-IO-OLOGIC0:SERDES">OLOGIC0:SERDES</a>
</td>
<td title="0.34.31">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.37.31">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_DLY_CNT">OLOGIC0:INIT_DLY_CNT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.41.31">
<a href="#tile-virtex6-IO-IOB0:PSLEW">IOB0:PSLEW[1]</a>
</td>
</tr>
<tr><td>30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.30">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_RANK3">~ILOGIC0:INIT_RANK3[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.35.30">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.40.30">
<a href="#tile-virtex6-IO-IOB0:NSLEW">IOB0:NSLEW[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.29">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_RANK2">~ILOGIC0:INIT_RANK2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.29">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_LOADCNT">OLOGIC0:INIT_LOADCNT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.36.29">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA0">OLOGIC0:INIT_PIPE_DATA0[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.41.29">
<a href="#tile-virtex6-IO-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE[1]</a>
</td>
</tr>
<tr><td>28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.28">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_BITSLIP">ILOGIC0:INIT_BITSLIP[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.28">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA0">OLOGIC0:INIT_PIPE_DATA0[6]</a>
</td>
<td>-</td>
<td title="0.34.28">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.37.28">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_RESET">OLOGIC0:INIT_FIFO_RESET[10]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.40.28">
<a href="#tile-virtex6-IO-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>
<tr><td>27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.27">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_RANK1_PARTIAL">~ILOGIC0:INIT_RANK1_PARTIAL[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.27">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_ORANK1">OLOGIC0:INIT_ORANK1[5]</a>
</td>
<td>-</td>
<td title="0.34.27">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[2]</a>
</td>
<td title="0.35.27">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.38.27">
<a href="#tile-virtex6-IO-IODELAY0:IDELAY_VALUE_CUR">~IODELAY0:IDELAY_VALUE_CUR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.41.27">
<a href="#tile-virtex6-IO-IOB0:PSLEW">IOB0:PSLEW[2]</a>
</td>
</tr>
<tr><td>26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.26">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_RANK1_PARTIAL">~ILOGIC0:INIT_RANK1_PARTIAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.33.26">
<a href="#tile-virtex6-IO-OLOGIC0:OMUX">OLOGIC0:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.36.26">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA0">OLOGIC0:INIT_PIPE_DATA0[1]</a>
</td>
<td title="0.37.26">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA1">OLOGIC0:INIT_PIPE_DATA1[1]</a>
</td>
<td title="0.38.26">
<a href="#tile-virtex6-IO-IODELAY0:DELAY_TYPE">IODELAY0:DELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="0.40.26">
<a href="#tile-virtex6-IO-IOB0:PDRIVE">~IOB0:PDRIVE[4]</a>
</td>
<td>-</td>
</tr>
<tr><td>25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.25">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_BITSLIPCNT">~ILOGIC0:INIT_BITSLIPCNT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.25">
<a href="#tile-virtex6-IO-OLOGIC0:OMUX">OLOGIC0:OMUX[2]</a>
</td>
<td title="0.33.25">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA1">OLOGIC0:INIT_PIPE_DATA1[6]</a>
</td>
<td title="0.34.25">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[8]</a>
</td>
<td title="0.35.25">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[5]</a>
</td>
<td title="0.36.25">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_DLY_CNT">OLOGIC0:INIT_DLY_CNT[0]</a>
</td>
<td>-</td>
<td title="0.38.25">
<a href="#tile-virtex6-IO-IODELAY0:INV.IDATAIN">~IODELAY0:INV.IDATAIN</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.41.25">
<a href="#tile-virtex6-IO-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[2]</a>
</td>
</tr>
<tr><td>24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.24">
<a href="#tile-virtex6-IO-ILOGIC0:INV.CLKDIV">ILOGIC0:INV.CLKDIV</a>
</td>
<td title="0.27.24">
<a href="#tile-virtex6-IO-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.24">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA1">OLOGIC0:INIT_PIPE_DATA1[7]</a>
</td>
<td title="0.33.24">
<a href="#tile-virtex6-IO-OLOGIC0:INV.D1">OLOGIC0:INV.D1</a>
</td>
<td title="0.34.24">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.40.24">
<a href="#tile-virtex6-IO-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.23">
<a href="#tile-virtex6-IO-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[3]</a>
</td>
<td title="0.27.23">
<a href="#tile-virtex6-IO-ILOGIC0:DYN_CLK_INV_EN">ILOGIC0:DYN_CLK_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.23">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA0">OLOGIC0:INIT_PIPE_DATA0[7]</a>
</td>
<td title="0.33.23">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_LOADCNT">OLOGIC0:INIT_LOADCNT[2]</a>
</td>
<td title="0.34.23">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[7]</a>
</td>
<td title="0.35.23">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV[0]</a>
</td>
<td title="0.36.23">
<a href="#tile-virtex6-IO-OLOGIC0:DDR3_BYPASS">OLOGIC0:DDR3_BYPASS</a>
</td>
<td title="0.37.23">
<a href="#tile-virtex6-IO-OLOGIC0:DDR3_DATA">OLOGIC0:DDR3_DATA</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.41.23">
<a href="#tile-virtex6-IO-IOB0:LVDS">IOB0:LVDS[4]</a>
</td>
</tr>
<tr><td>22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.22">
<a href="#tile-virtex6-IO-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.22">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_ORANK1">OLOGIC0:INIT_ORANK1[4]</a>
</td>
<td>-</td>
<td title="0.34.22">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[6]</a>
</td>
<td>-</td>
<td title="0.36.22">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_RESET">OLOGIC0:INIT_FIFO_RESET[5]</a>
</td>
<td title="0.37.22">
<a href="#tile-virtex6-IO-OLOGIC0:INV.CLKPERF">~OLOGIC0:INV.CLKPERF</a>
</td>
<td title="0.38.22">
<a href="#tile-virtex6-IO-IODELAY0:INV.C">IODELAY0:INV.C</a>
</td>
<td>-</td>
<td title="0.40.22">
<a href="#tile-virtex6-IO-IOB0:LVDS">IOB0:LVDS[3]</a>
</td>
<td>-</td>
</tr>
<tr><td>21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.21">
<a href="#tile-virtex6-IO-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[2]</a>
</td>
<td title="0.27.21">
<a href="#tile-virtex6-IO-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.34.21">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[5]</a>
</td>
<td>-</td>
<td title="0.36.21">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_RESET">OLOGIC0:INIT_FIFO_RESET[3]</a>
</td>
<td title="0.37.21">
<a href="#tile-virtex6-IO-OLOGIC0:WC_DELAY">OLOGIC0:WC_DELAY</a>
</td>
<td title="0.38.21">
<a href="#tile-virtex6-IO-IODELAY0:CINVCTRL_SEL">IODELAY0:CINVCTRL_SEL</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.41.21">
<a href="#tile-virtex6-IO-IOB0:NDRIVE">IOB0:NDRIVE[4]</a>
</td>
</tr>
<tr><td>20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.20">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_BITSLIPCNT">~ILOGIC0:INIT_BITSLIPCNT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.20">
<a href="#tile-virtex6-IO-OLOGIC0:INV.D2">OLOGIC0:INV.D2</a>
</td>
<td title="0.33.20">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA1">OLOGIC0:INIT_PIPE_DATA1[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.37.20">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_ADDR">OLOGIC0:INIT_FIFO_ADDR[0]</a>
</td>
<td title="0.38.20">
<a href="#tile-virtex6-IO-IODELAY0:IDELAY_VALUE_INIT">IODELAY0:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="0.40.20">
<a href="#tile-virtex6-IO-IOB0:PSLEW">IOB0:PSLEW[3]</a>
</td>
<td>-</td>
</tr>
<tr><td>19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.19">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_BITSLIPCNT">~ILOGIC0:INIT_BITSLIPCNT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.19">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_LOADCNT">OLOGIC0:INIT_LOADCNT[1]</a>
</td>
<td title="0.33.19">
<a href="#tile-virtex6-IO-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC[2]</a>
</td>
<td title="0.34.19">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[9]</a>
</td>
<td title="0.35.19">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[10]</a>
</td>
<td title="0.36.19">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_DLY_CNT">OLOGIC0:INIT_DLY_CNT[4]</a>
</td>
<td title="0.37.19">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA1">OLOGIC0:INIT_PIPE_DATA1[2]</a>
</td>
<td title="0.38.19">
<a href="#tile-virtex6-IO-IODELAY0:IDELAY_VALUE_INIT">IODELAY0:IDELAY_VALUE_INIT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.41.19">
<a href="#tile-virtex6-IO-IOB0:DCI_MODE">IOB0:DCI_MODE[2]</a>
</td>
</tr>
<tr><td>18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.18">
<a href="#tile-virtex6-IO-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.34.18">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[4]</a>
</td>
<td>-</td>
<td title="0.36.18">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_ADDR">OLOGIC0:INIT_FIFO_ADDR[3]</a>
</td>
<td>-</td>
<td title="0.38.18">
<a href="#tile-virtex6-IO-IODELAY0:IDELAY_VALUE_INIT">IODELAY0:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td title="0.40.18">
<a href="#tile-virtex6-IO-IOB0:LVDS">IOB0:LVDS[2]</a>
</td>
<td>-</td>
</tr>
<tr><td>17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.17">
<a href="#tile-virtex6-IO-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH[0]</a>
</td>
<td title="0.27.17">
<a href="#tile-virtex6-IO-ILOGIC0:INV.CLK">~ILOGIC0:INV.CLK[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.33.17">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA0">OLOGIC0:INIT_PIPE_DATA0[8]</a>
</td>
<td title="0.34.17">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.37.17">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA0">OLOGIC0:INIT_PIPE_DATA0[2]</a>
</td>
<td title="0.38.17">
<a href="#tile-virtex6-IO-IODELAY0:IDELAY_VALUE_INIT">IODELAY0:IDELAY_VALUE_INIT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.41.17">
<a href="#tile-virtex6-IO-IOB0:NSLEW">IOB0:NSLEW[3]</a>
</td>
</tr>
<tr><td>16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.16">
<a href="#tile-virtex6-IO-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[2]</a>
</td>
<td title="0.27.16">
<a href="#tile-virtex6-IO-ILOGIC0:INV.OCLK1">~ILOGIC0:INV.OCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.33.16">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_ORANK1">OLOGIC0:INIT_ORANK1[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.36.16">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_RESET">OLOGIC0:INIT_FIFO_RESET[0]</a>
</td>
<td>-</td>
<td title="0.38.16">
<a href="#tile-virtex6-IO-IODELAY0:IDELAY_VALUE_INIT">IODELAY0:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.15">
<a href="#tile-virtex6-IO-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.33.15">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA0">OLOGIC0:INIT_PIPE_DATA0[10]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.36.15">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA1">OLOGIC0:INIT_PIPE_DATA1[4]</a>
</td>
<td>-</td>
<td title="0.38.15">
<a href="#tile-virtex6-IO-IODELAY0:DELAY_TYPE">IODELAY0:DELAY_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.14">
<a href="#tile-virtex6-IO-ILOGIC0:DYN_OCLK_INV_EN">ILOGIC0:DYN_OCLK_INV_EN[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.14">
<a href="#tile-virtex6-IO-OLOGIC0:INV.D3">OLOGIC0:INV.D3</a>
</td>
<td title="0.33.14">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA1">OLOGIC0:INIT_PIPE_DATA1[10]</a>
</td>
<td title="0.34.14">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[1]</a>
</td>
<td title="0.35.14">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[3]</a>
</td>
<td>-</td>
<td title="0.37.14">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_ADDR">OLOGIC0:INIT_FIFO_ADDR[1]</a>
</td>
<td title="0.38.14">
<a href="#tile-virtex6-IO-IODELAY0:ALT_DELAY_VALUE">IODELAY0:ALT_DELAY_VALUE[0]</a>
</td>
<td>-</td>
<td title="0.40.14">
<a href="#tile-virtex6-IO-IOB0:DCI_MODE">IOB0:DCI_MODE[0]</a>
</td>
<td>-</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.13">
<a href="#tile-virtex6-IO-ILOGIC0:DYN_OCLK_INV_EN">ILOGIC0:DYN_OCLK_INV_EN[0]</a>
</td>
<td title="0.27.13">
<a href="#tile-virtex6-IO-ILOGIC0:INV.OCLK2">~ILOGIC0:INV.OCLK2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.13">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_LOADCNT">OLOGIC0:INIT_LOADCNT[0]</a>
</td>
<td title="0.33.13">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA1">OLOGIC0:INIT_PIPE_DATA1[9]</a>
</td>
<td title="0.34.13">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[7]</a>
</td>
<td title="0.35.13">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[8]</a>
</td>
<td>-</td>
<td title="0.37.13">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_DLY_CNT">OLOGIC0:INIT_DLY_CNT[5]</a>
</td>
<td title="0.38.13">
<a href="#tile-virtex6-IO-IODELAY0:ALT_DELAY_VALUE">IODELAY0:ALT_DELAY_VALUE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.41.13">
<a href="#tile-virtex6-IO-IOB0:VR">IOB0:VR</a>
</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.12">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_BITSLIPCNT">~ILOGIC0:INIT_BITSLIPCNT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.36.12">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_ADDR">OLOGIC0:INIT_FIFO_ADDR[2]</a>
</td>
<td title="0.37.12">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA1">OLOGIC0:INIT_PIPE_DATA1[3]</a>
</td>
<td title="0.38.12">
<a href="#tile-virtex6-IO-IODELAY0:ALT_DELAY_VALUE">IODELAY0:ALT_DELAY_VALUE[2]</a>
</td>
<td>-</td>
<td title="0.40.12">
<a href="#tile-virtex6-IO-IOB0:DCI_MODE">IOB0:DCI_MODE[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.33.11">
<a href="#tile-virtex6-IO-OLOGIC0:INV.D4">OLOGIC0:INV.D4</a>
</td>
<td title="0.34.11">
<a href="#tile-virtex6-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK[0]</a>
</td>
<td>-</td>
<td title="0.36.11">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA0">OLOGIC0:INIT_PIPE_DATA0[4]</a>
</td>
<td>-</td>
<td title="0.38.11">
<a href="#tile-virtex6-IO-IODELAY0:ALT_DELAY_VALUE">IODELAY0:ALT_DELAY_VALUE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.10">
<a href="#tile-virtex6-IO-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.33.10">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_ORANK1">OLOGIC0:INIT_ORANK1[2]</a>
</td>
<td>-</td>
<td title="0.35.10">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[6]</a>
</td>
<td>-</td>
<td title="0.37.10">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_RESET">OLOGIC0:INIT_FIFO_RESET[6]</a>
</td>
<td title="0.38.10">
<a href="#tile-virtex6-IO-IODELAY0:ALT_DELAY_VALUE">IODELAY0:ALT_DELAY_VALUE[4]</a>
</td>
<td>-</td>
<td title="0.40.10">
<a href="#tile-virtex6-IO-IOB0:PSLEW">IOB0:PSLEW[4]</a>
</td>
<td>-</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.9">
<a href="#tile-virtex6-IO-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX[0]</a>
</td>
<td title="0.27.9">
<a href="#tile-virtex6-IO-ILOGIC0:DYN_CLKDIV_INV_EN">ILOGIC0:DYN_CLKDIV_INV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.33.9">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA1">OLOGIC0:INIT_PIPE_DATA1[11]</a>
</td>
<td title="0.34.9">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[2]</a>
</td>
<td title="0.35.9">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[4]</a>
</td>
<td>-</td>
<td title="0.37.9">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_RESET">OLOGIC0:INIT_FIFO_RESET[1]</a>
</td>
<td title="0.38.9">
<a href="#tile-virtex6-IO-IODELAY0:DELAY_TYPE">IODELAY0:DELAY_TYPE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.41.9">
<a href="#tile-virtex6-IO-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC[3]</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.8">
<a href="#tile-virtex6-IO-ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</a>
</td>
<td title="0.27.8">
<a href="#tile-virtex6-IO-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.8">
<a href="#tile-virtex6-IO-OLOGIC0:INV.D5">OLOGIC0:INV.D5</a>
</td>
<td>-</td>
<td title="0.34.8">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[9]</a>
</td>
<td title="0.35.8">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[10]</a>
</td>
<td title="0.36.8">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_ADDR">OLOGIC0:INIT_FIFO_ADDR[7]</a>
</td>
<td title="0.37.8">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA1">OLOGIC0:INIT_PIPE_DATA1[5]</a>
</td>
<td title="0.38.8">
<a href="#tile-virtex6-IO-IODELAY0:DELAY_TYPE">IODELAY0:DELAY_TYPE[2]</a>
</td>
<td>-</td>
<td title="0.40.8">
<a href="#tile-virtex6-IO-IOB0:LVDS">IOB0:LVDS[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.7">
<a href="#tile-virtex6-IO-ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</a>
</td>
<td title="0.27.7">
<a href="#tile-virtex6-IO-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.35.7">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[5]</a>
</td>
<td title="0.36.7">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_ADDR">OLOGIC0:INIT_FIFO_ADDR[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.41.7">
<a href="#tile-virtex6-IO-IOB0:PDRIVE">IOB0:PDRIVE[5]</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.6">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_RANK1_PARTIAL">~ILOGIC0:INIT_RANK1_PARTIAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.33.6">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_ORANK1">OLOGIC0:INIT_ORANK1[1]</a>
</td>
<td title="0.34.6">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[1]</a>
</td>
<td>-</td>
<td title="0.36.6">
<a href="#tile-virtex6-IO-OLOGIC0:INTERFACE_TYPE">OLOGIC0:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.40.6">
<a href="#tile-virtex6-IO-IOB0:NDRIVE">IOB0:NDRIVE[5]</a>
</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.5">
<a href="#tile-virtex6-IO-ILOGIC0:INIT_RANK1_PARTIAL">~ILOGIC0:INIT_RANK1_PARTIAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.5">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA0">OLOGIC0:INIT_PIPE_DATA0[9]</a>
</td>
<td title="0.33.5">
<a href="#tile-virtex6-IO-OLOGIC0:INV.D6">OLOGIC0:INV.D6</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.36.5">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_RESET">OLOGIC0:INIT_FIFO_RESET[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.41.5">
<a href="#tile-virtex6-IO-IOB0:LVDS">IOB0:LVDS[0]</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.4">
<a href="#tile-virtex6-IO-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</a>
</td>
<td title="0.27.4">
<a href="#tile-virtex6-IO-OLOGIC0:MISR_ENABLE">OLOGIC0:MISR_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.36.4">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_RESET">OLOGIC0:INIT_FIFO_RESET[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.40.4">
<a href="#tile-virtex6-IO-IOB0:IBUF_MODE">IOB0:IBUF_MODE[4]</a>
</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.3">
<a href="#tile-virtex6-IO-OLOGIC0:MISR_ENABLE_FDBK">OLOGIC0:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.34.3">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[8]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.37.3">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA0">OLOGIC0:INIT_PIPE_DATA0[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.41.3">
<a href="#tile-virtex6-IO-IOB0:VREF_SYSMON">IOB0:VREF_SYSMON</a>
</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.32.2">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA0">OLOGIC0:INIT_PIPE_DATA0[11]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.35.2">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[7]</a>
</td>
<td>-</td>
<td title="0.37.2">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_ADDR">OLOGIC0:INIT_FIFO_ADDR[8]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.40.2">
<a href="#tile-virtex6-IO-IOB0:IBUF_MODE">IOB0:IBUF_MODE[3]</a>
</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.33.1">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_ORANK1">OLOGIC0:INIT_ORANK1[0]</a>
</td>
<td title="0.34.1">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[3]</a>
</td>
<td>-</td>
<td title="0.36.1">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_DLY_CNT">OLOGIC0:INIT_DLY_CNT[8]</a>
</td>
<td title="0.37.1">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA0">OLOGIC0:INIT_PIPE_DATA0[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.41.1">
<a href="#tile-virtex6-IO-IOB0:IBUF_MODE">IOB0:IBUF_MODE[1]</a>
</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.26.0">
<a href="#tile-virtex6-IO-ILOGIC0:INV.D">~ILOGIC0:INV.D</a>
</td>
<td title="0.27.0">
<a href="#tile-virtex6-IO-OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.33.0">
<a href="#tile-virtex6-IO-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC[1]</a>
</td>
<td title="0.34.0">
<a href="#tile-virtex6-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK[0]</a>
</td>
<td>-</td>
<td title="0.36.0">
<a href="#tile-virtex6-IO-OLOGIC0:INIT_FIFO_ADDR">OLOGIC0:INIT_FIFO_ADDR[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.40.0">
<a href="#tile-virtex6-IO-IOB0:IBUF_MODE">IOB0:IBUF_MODE[0]</a>
</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<caption>virtex6 IO bittile 1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="42">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>16</th>
<th>17</th>
<th>18</th>
<th>19</th>
<th>20</th>
<th>21</th>
<th>22</th>
<th>23</th>
<th>24</th>
<th>25</th>
<th>26</th>
<th>27</th>
<th>28</th>
<th>29</th>
<th>30</th>
<th>31</th>
<th>32</th>
<th>33</th>
<th>34</th>
<th>35</th>
<th>36</th>
<th>37</th>
<th>38</th>
<th>39</th>
<th>40</th>
<th>41</th>
</tr>
</thead>
<tbody>
<tr><td>63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.63">
<a href="#tile-virtex6-IO-OLOGIC1:MISR_RESET">OLOGIC1:MISR_RESET</a>
</td>
<td title="1.27.63">
<a href="#tile-virtex6-IO-ILOGIC1:INV.D">~ILOGIC1:INV.D</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.63">
<a href="#tile-virtex6-IO-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.35.63">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[0]</a>
</td>
<td>-</td>
<td title="1.37.63">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_ADDR">OLOGIC1:INIT_FIFO_ADDR[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.41.63">
<a href="#tile-virtex6-IO-IOB1:IBUF_MODE">IOB1:IBUF_MODE[0]</a>
</td>
</tr>
<tr><td>62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.62">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_ORANK1">OLOGIC1:INIT_ORANK1[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.35.62">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[3]</a>
</td>
<td title="1.36.62">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA0">OLOGIC1:INIT_PIPE_DATA0[5]</a>
</td>
<td title="1.37.62">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_DLY_CNT">OLOGIC1:INIT_DLY_CNT[8]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.40.62">
<a href="#tile-virtex6-IO-IOB1:IBUF_MODE">IOB1:IBUF_MODE[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.33.61">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA0">OLOGIC1:INIT_PIPE_DATA0[11]</a>
</td>
<td title="1.34.61">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[7]</a>
</td>
<td>-</td>
<td title="1.36.61">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_ADDR">OLOGIC1:INIT_FIFO_ADDR[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.41.61">
<a href="#tile-virtex6-IO-IOB1:IBUF_MODE">IOB1:IBUF_MODE[3]</a>
</td>
</tr>
<tr><td>60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.60">
<a href="#tile-virtex6-IO-OLOGIC1:MISR_ENABLE_FDBK">OLOGIC1:MISR_ENABLE_FDBK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.35.60">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[8]</a>
</td>
<td title="1.36.60">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA0">OLOGIC1:INIT_PIPE_DATA0[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.40.60">
<a href="#tile-virtex6-IO-IOB1:VREF_SYSMON">IOB1:VREF_SYSMON</a>
</td>
<td>-</td>
</tr>
<tr><td>59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.59">
<a href="#tile-virtex6-IO-OLOGIC1:MISR_ENABLE">OLOGIC1:MISR_ENABLE</a>
</td>
<td title="1.27.59">
<a href="#tile-virtex6-IO-ILOGIC1:IFF_DELAY_ENABLE">ILOGIC1:IFF_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.37.59">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_RESET">OLOGIC1:INIT_FIFO_RESET[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.41.59">
<a href="#tile-virtex6-IO-IOB1:IBUF_MODE">IOB1:IBUF_MODE[4]</a>
</td>
</tr>
<tr><td>58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.58">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_RANK1_PARTIAL">~ILOGIC1:INIT_RANK1_PARTIAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.58">
<a href="#tile-virtex6-IO-OLOGIC1:INV.D6">OLOGIC1:INV.D6</a>
</td>
<td title="1.33.58">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA0">OLOGIC1:INIT_PIPE_DATA0[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.37.58">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_RESET">OLOGIC1:INIT_FIFO_RESET[9]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.40.58">
<a href="#tile-virtex6-IO-IOB1:LVDS">IOB1:LVDS[0]</a>
</td>
<td>-</td>
</tr>
<tr><td>57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.57">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_RANK1_PARTIAL">~ILOGIC1:INIT_RANK1_PARTIAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.57">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_ORANK1">OLOGIC1:INIT_ORANK1[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.35.57">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[1]</a>
</td>
<td>-</td>
<td title="1.37.57">
<a href="#tile-virtex6-IO-OLOGIC1:INTERFACE_TYPE">OLOGIC1:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.41.57">
<a href="#tile-virtex6-IO-IOB1:NDRIVE">IOB1:NDRIVE[5]</a>
</td>
</tr>
<tr><td>56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.56">
<a href="#tile-virtex6-IO-OLOGIC1:MISR_CLK_SELECT">OLOGIC1:MISR_CLK_SELECT[0]</a>
</td>
<td title="1.27.56">
<a href="#tile-virtex6-IO-ILOGIC1:IFF_TSBYPASS_ENABLE">ILOGIC1:IFF_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.34.56">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.37.56">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_ADDR">OLOGIC1:INIT_FIFO_ADDR[9]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.40.56">
<a href="#tile-virtex6-IO-IOB1:PDRIVE">IOB1:PDRIVE[5]</a>
</td>
<td>-</td>
</tr>
<tr><td>55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.55">
<a href="#tile-virtex6-IO-OLOGIC1:MISR_CLK_SELECT">OLOGIC1:MISR_CLK_SELECT[1]</a>
</td>
<td title="1.27.55">
<a href="#tile-virtex6-IO-ILOGIC1:I_TSBYPASS_ENABLE">ILOGIC1:I_TSBYPASS_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.33.55">
<a href="#tile-virtex6-IO-OLOGIC1:INV.D5">OLOGIC1:INV.D5</a>
</td>
<td title="1.34.55">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[10]</a>
</td>
<td title="1.35.55">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[9]</a>
</td>
<td title="1.36.55">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA1">OLOGIC1:INIT_PIPE_DATA1[5]</a>
</td>
<td title="1.37.55">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_ADDR">OLOGIC1:INIT_FIFO_ADDR[7]</a>
</td>
<td>-</td>
<td title="1.39.55">
<a href="#tile-virtex6-IO-IODELAY1:DELAY_TYPE">IODELAY1:DELAY_TYPE[2]</a>
</td>
<td>-</td>
<td title="1.41.55">
<a href="#tile-virtex6-IO-IOB1:LVDS">IOB1:LVDS[1]</a>
</td>
</tr>
<tr><td>54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.54">
<a href="#tile-virtex6-IO-ILOGIC1:DYN_CLKDIV_INV_EN">ILOGIC1:DYN_CLKDIV_INV_EN</a>
</td>
<td title="1.27.54">
<a href="#tile-virtex6-IO-ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.54">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA1">OLOGIC1:INIT_PIPE_DATA1[11]</a>
</td>
<td>-</td>
<td title="1.34.54">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[4]</a>
</td>
<td title="1.35.54">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[2]</a>
</td>
<td title="1.36.54">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_RESET">OLOGIC1:INIT_FIFO_RESET[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.39.54">
<a href="#tile-virtex6-IO-IODELAY1:DELAY_TYPE">IODELAY1:DELAY_TYPE[4]</a>
</td>
<td title="1.40.54">
<a href="#tile-virtex6-IO-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC[3]</a>
</td>
<td>-</td>
</tr>
<tr><td>53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.53">
<a href="#tile-virtex6-IO-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.53">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_ORANK1">OLOGIC1:INIT_ORANK1[2]</a>
</td>
<td>-</td>
<td title="1.34.53">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK[6]</a>
</td>
<td>-</td>
<td title="1.36.53">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_RESET">OLOGIC1:INIT_FIFO_RESET[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.39.53">
<a href="#tile-virtex6-IO-IODELAY1:ALT_DELAY_VALUE">IODELAY1:ALT_DELAY_VALUE[4]</a>
</td>
<td>-</td>
<td title="1.41.53">
<a href="#tile-virtex6-IO-IOB1:PSLEW">IOB1:PSLEW[4]</a>
</td>
</tr>
<tr><td>52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.52">
<a href="#tile-virtex6-IO-OLOGIC1:INV.D4">OLOGIC1:INV.D4</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.35.52">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[0]</a>
</td>
<td>-</td>
<td title="1.37.52">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA0">OLOGIC1:INIT_PIPE_DATA0[4]</a>
</td>
<td>-</td>
<td title="1.39.52">
<a href="#tile-virtex6-IO-IODELAY1:ALT_DELAY_VALUE">IODELAY1:ALT_DELAY_VALUE[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.51">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_BITSLIPCNT">~ILOGIC1:INIT_BITSLIPCNT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.36.51">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA1">OLOGIC1:INIT_PIPE_DATA1[3]</a>
</td>
<td title="1.37.51">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_ADDR">OLOGIC1:INIT_FIFO_ADDR[2]</a>
</td>
<td>-</td>
<td title="1.39.51">
<a href="#tile-virtex6-IO-IODELAY1:ALT_DELAY_VALUE">IODELAY1:ALT_DELAY_VALUE[2]</a>
</td>
<td>-</td>
<td title="1.41.51">
<a href="#tile-virtex6-IO-IOB1:DCI_MODE">IOB1:DCI_MODE[1]</a>
</td>
</tr>
<tr><td>50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.50">
<a href="#tile-virtex6-IO-ILOGIC1:INV.OCLK2">~ILOGIC1:INV.OCLK2</a>
</td>
<td title="1.27.50">
<a href="#tile-virtex6-IO-ILOGIC1:DYN_OCLK_INV_EN">ILOGIC1:DYN_OCLK_INV_EN[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.50">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA1">OLOGIC1:INIT_PIPE_DATA1[9]</a>
</td>
<td title="1.33.50">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_LOADCNT">OLOGIC1:INIT_LOADCNT[0]</a>
</td>
<td title="1.34.50">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[8]</a>
</td>
<td title="1.35.50">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[7]</a>
</td>
<td title="1.36.50">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_DLY_CNT">OLOGIC1:INIT_DLY_CNT[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.39.50">
<a href="#tile-virtex6-IO-IODELAY1:ALT_DELAY_VALUE">IODELAY1:ALT_DELAY_VALUE[1]</a>
</td>
<td title="1.40.50">
<a href="#tile-virtex6-IO-IOB1:VR">IOB1:VR</a>
</td>
<td>-</td>
</tr>
<tr><td>49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.49">
<a href="#tile-virtex6-IO-ILOGIC1:DYN_OCLK_INV_EN">ILOGIC1:DYN_OCLK_INV_EN[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.49">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA1">OLOGIC1:INIT_PIPE_DATA1[10]</a>
</td>
<td title="1.33.49">
<a href="#tile-virtex6-IO-OLOGIC1:INV.D3">OLOGIC1:INV.D3</a>
</td>
<td title="1.34.49">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[3]</a>
</td>
<td title="1.35.49">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[1]</a>
</td>
<td title="1.36.49">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_ADDR">OLOGIC1:INIT_FIFO_ADDR[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.39.49">
<a href="#tile-virtex6-IO-IODELAY1:ALT_DELAY_VALUE">IODELAY1:ALT_DELAY_VALUE[0]</a>
</td>
<td>-</td>
<td title="1.41.49">
<a href="#tile-virtex6-IO-IOB1:DCI_MODE">IOB1:DCI_MODE[0]</a>
</td>
</tr>
<tr><td>48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.48">
<a href="#tile-virtex6-IO-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.48">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA0">OLOGIC1:INIT_PIPE_DATA0[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.37.48">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA1">OLOGIC1:INIT_PIPE_DATA1[4]</a>
</td>
<td>-</td>
<td title="1.39.48">
<a href="#tile-virtex6-IO-IODELAY1:DELAY_TYPE">IODELAY1:DELAY_TYPE[1]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.47">
<a href="#tile-virtex6-IO-ILOGIC1:INV.OCLK1">~ILOGIC1:INV.OCLK1</a>
</td>
<td title="1.27.47">
<a href="#tile-virtex6-IO-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.47">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_ORANK1">OLOGIC1:INIT_ORANK1[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.37.47">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_RESET">OLOGIC1:INIT_FIFO_RESET[0]</a>
</td>
<td>-</td>
<td title="1.39.47">
<a href="#tile-virtex6-IO-IODELAY1:IDELAY_VALUE_INIT">IODELAY1:IDELAY_VALUE_INIT[4]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.46">
<a href="#tile-virtex6-IO-ILOGIC1:INV.CLK">~ILOGIC1:INV.CLK[2]</a>
</td>
<td title="1.27.46">
<a href="#tile-virtex6-IO-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.46">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA0">OLOGIC1:INIT_PIPE_DATA0[8]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.35.46">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[2]</a>
</td>
<td title="1.36.46">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA0">OLOGIC1:INIT_PIPE_DATA0[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.39.46">
<a href="#tile-virtex6-IO-IODELAY1:IDELAY_VALUE_INIT">IODELAY1:IDELAY_VALUE_INIT[3]</a>
</td>
<td title="1.40.46">
<a href="#tile-virtex6-IO-IOB1:NSLEW">IOB1:NSLEW[3]</a>
</td>
<td>-</td>
</tr>
<tr><td>45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.45">
<a href="#tile-virtex6-IO-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.35.45">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[4]</a>
</td>
<td>-</td>
<td title="1.37.45">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_ADDR">OLOGIC1:INIT_FIFO_ADDR[3]</a>
</td>
<td>-</td>
<td title="1.39.45">
<a href="#tile-virtex6-IO-IODELAY1:IDELAY_VALUE_INIT">IODELAY1:IDELAY_VALUE_INIT[2]</a>
</td>
<td>-</td>
<td title="1.41.45">
<a href="#tile-virtex6-IO-IOB1:LVDS">IOB1:LVDS[2]</a>
</td>
</tr>
<tr><td>44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.44">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_BITSLIPCNT">~ILOGIC1:INIT_BITSLIPCNT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.44">
<a href="#tile-virtex6-IO-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC[0]</a>
</td>
<td title="1.33.44">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_LOADCNT">OLOGIC1:INIT_LOADCNT[1]</a>
</td>
<td title="1.34.44">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[10]</a>
</td>
<td title="1.35.44">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[9]</a>
</td>
<td title="1.36.44">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA1">OLOGIC1:INIT_PIPE_DATA1[2]</a>
</td>
<td title="1.37.44">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_DLY_CNT">OLOGIC1:INIT_DLY_CNT[4]</a>
</td>
<td>-</td>
<td title="1.39.44">
<a href="#tile-virtex6-IO-IODELAY1:IDELAY_VALUE_INIT">IODELAY1:IDELAY_VALUE_INIT[1]</a>
</td>
<td title="1.40.44">
<a href="#tile-virtex6-IO-IOB1:DCI_MODE">IOB1:DCI_MODE[2]</a>
</td>
<td>-</td>
</tr>
<tr><td>43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.43">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_BITSLIPCNT">~ILOGIC1:INIT_BITSLIPCNT[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.43">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA1">OLOGIC1:INIT_PIPE_DATA1[8]</a>
</td>
<td title="1.33.43">
<a href="#tile-virtex6-IO-OLOGIC1:INV.D2">OLOGIC1:INV.D2</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.36.43">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_ADDR">OLOGIC1:INIT_FIFO_ADDR[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.39.43">
<a href="#tile-virtex6-IO-IODELAY1:IDELAY_VALUE_INIT">IODELAY1:IDELAY_VALUE_INIT[0]</a>
</td>
<td>-</td>
<td title="1.41.43">
<a href="#tile-virtex6-IO-IOB1:PSLEW">IOB1:PSLEW[3]</a>
</td>
</tr>
<tr><td>42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.42">
<a href="#tile-virtex6-IO-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE</a>
</td>
<td title="1.27.42">
<a href="#tile-virtex6-IO-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.35.42">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[5]</a>
</td>
<td title="1.36.42">
<a href="#tile-virtex6-IO-OLOGIC1:WC_DELAY">OLOGIC1:WC_DELAY</a>
</td>
<td title="1.37.42">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_RESET">OLOGIC1:INIT_FIFO_RESET[3]</a>
</td>
<td>-</td>
<td title="1.39.42">
<a href="#tile-virtex6-IO-IODELAY1:CINVCTRL_SEL">IODELAY1:CINVCTRL_SEL</a>
</td>
<td title="1.40.42">
<a href="#tile-virtex6-IO-IOB1:NDRIVE">IOB1:NDRIVE[4]</a>
</td>
<td>-</td>
</tr>
<tr><td>41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.41">
<a href="#tile-virtex6-IO-ILOGIC1:INV.CLK">~ILOGIC1:INV.CLK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.33.41">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_ORANK1">OLOGIC1:INIT_ORANK1[4]</a>
</td>
<td>-</td>
<td title="1.35.41">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK[6]</a>
</td>
<td title="1.36.41">
<a href="#tile-virtex6-IO-OLOGIC1:INV.CLKPERF">~OLOGIC1:INV.CLKPERF</a>
</td>
<td title="1.37.41">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_RESET">OLOGIC1:INIT_FIFO_RESET[5]</a>
</td>
<td>-</td>
<td title="1.39.41">
<a href="#tile-virtex6-IO-IODELAY1:INV.C">IODELAY1:INV.C</a>
</td>
<td>-</td>
<td title="1.41.41">
<a href="#tile-virtex6-IO-IOB1:LVDS">IOB1:LVDS[3]</a>
</td>
</tr>
<tr><td>40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.40">
<a href="#tile-virtex6-IO-ILOGIC1:DYN_CLK_INV_EN">ILOGIC1:DYN_CLK_INV_EN</a>
</td>
<td title="1.27.40">
<a href="#tile-virtex6-IO-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.40">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_LOADCNT">OLOGIC1:INIT_LOADCNT[2]</a>
</td>
<td title="1.33.40">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA0">OLOGIC1:INIT_PIPE_DATA0[7]</a>
</td>
<td title="1.34.40">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKDIV">OLOGIC1:MUX.CLKDIV[0]</a>
</td>
<td title="1.35.40">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKDIV">OLOGIC1:MUX.CLKDIV[7]</a>
</td>
<td title="1.36.40">
<a href="#tile-virtex6-IO-OLOGIC1:DDR3_DATA">OLOGIC1:DDR3_DATA</a>
</td>
<td title="1.37.40">
<a href="#tile-virtex6-IO-OLOGIC1:DDR3_BYPASS">OLOGIC1:DDR3_BYPASS</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.40.40">
<a href="#tile-virtex6-IO-IOB1:LVDS">IOB1:LVDS[4]</a>
</td>
<td>-</td>
</tr>
<tr><td>39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.39">
<a href="#tile-virtex6-IO-ILOGIC1:INV.CLK">~ILOGIC1:INV.CLK[0]</a>
</td>
<td title="1.27.39">
<a href="#tile-virtex6-IO-ILOGIC1:INV.CLKDIV">ILOGIC1:INV.CLKDIV</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.39">
<a href="#tile-virtex6-IO-OLOGIC1:INV.D1">OLOGIC1:INV.D1</a>
</td>
<td title="1.33.39">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA1">OLOGIC1:INIT_PIPE_DATA1[7]</a>
</td>
<td>-</td>
<td title="1.35.39">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKDIV">OLOGIC1:MUX.CLKDIV[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.41.39">
<a href="#tile-virtex6-IO-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC[1]</a>
</td>
</tr>
<tr><td>38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.38">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_BITSLIPCNT">~ILOGIC1:INIT_BITSLIPCNT[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.38">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA1">OLOGIC1:INIT_PIPE_DATA1[6]</a>
</td>
<td title="1.33.38">
<a href="#tile-virtex6-IO-OLOGIC1:OMUX">OLOGIC1:OMUX[2]</a>
</td>
<td title="1.34.38">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKDIV">OLOGIC1:MUX.CLKDIV[5]</a>
</td>
<td title="1.35.38">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKDIV">OLOGIC1:MUX.CLKDIV[8]</a>
</td>
<td>-</td>
<td title="1.37.38">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_DLY_CNT">OLOGIC1:INIT_DLY_CNT[0]</a>
</td>
<td>-</td>
<td title="1.39.38">
<a href="#tile-virtex6-IO-IODELAY1:INV.IDATAIN">~IODELAY1:INV.IDATAIN</a>
</td>
<td title="1.40.38">
<a href="#tile-virtex6-IO-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC[2]</a>
</td>
<td>-</td>
</tr>
<tr><td>37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.37">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_RANK1_PARTIAL">~ILOGIC1:INIT_RANK1_PARTIAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.37">
<a href="#tile-virtex6-IO-OLOGIC1:OMUX">OLOGIC1:OMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.36.37">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA1">OLOGIC1:INIT_PIPE_DATA1[1]</a>
</td>
<td title="1.37.37">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA0">OLOGIC1:INIT_PIPE_DATA0[1]</a>
</td>
<td>-</td>
<td title="1.39.37">
<a href="#tile-virtex6-IO-IODELAY1:DELAY_TYPE">IODELAY1:DELAY_TYPE[0]</a>
</td>
<td>-</td>
<td title="1.41.37">
<a href="#tile-virtex6-IO-IOB1:PDRIVE">~IOB1:PDRIVE[4]</a>
</td>
</tr>
<tr><td>36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.36">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_RANK1_PARTIAL">~ILOGIC1:INIT_RANK1_PARTIAL[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.33.36">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_ORANK1">OLOGIC1:INIT_ORANK1[5]</a>
</td>
<td title="1.34.36">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKDIV">OLOGIC1:MUX.CLKDIV[3]</a>
</td>
<td title="1.35.36">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKDIV">OLOGIC1:MUX.CLKDIV[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.39.36">
<a href="#tile-virtex6-IO-IODELAY1:IDELAY_VALUE_CUR">~IODELAY1:IDELAY_VALUE_CUR[0]</a>
</td>
<td title="1.40.36">
<a href="#tile-virtex6-IO-IOB1:PSLEW">IOB1:PSLEW[2]</a>
</td>
<td>-</td>
</tr>
<tr><td>35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.35">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_BITSLIP">ILOGIC1:INIT_BITSLIP[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.33.35">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA0">OLOGIC1:INIT_PIPE_DATA0[6]</a>
</td>
<td>-</td>
<td title="1.35.35">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKDIV">OLOGIC1:MUX.CLKDIV[6]</a>
</td>
<td title="1.36.35">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_RESET">OLOGIC1:INIT_FIFO_RESET[10]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.41.35">
<a href="#tile-virtex6-IO-IOB1:OUTPUT_ENABLE">IOB1:OUTPUT_ENABLE[1]</a>
</td>
</tr>
<tr><td>34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.34">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_RANK2">~ILOGIC1:INIT_RANK2[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.33.34">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_LOADCNT">OLOGIC1:INIT_LOADCNT[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.37.34">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA0">OLOGIC1:INIT_PIPE_DATA0[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.40.34">
<a href="#tile-virtex6-IO-IOB1:OUTPUT_ENABLE">IOB1:OUTPUT_ENABLE[0]</a>
</td>
<td>-</td>
</tr>
<tr><td>33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.33">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_RANK3">~ILOGIC1:INIT_RANK3[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.34.33">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKDIV">OLOGIC1:MUX.CLKDIV[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.41.33">
<a href="#tile-virtex6-IO-IOB1:NSLEW">IOB1:NSLEW[1]</a>
</td>
</tr>
<tr><td>32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.32">
<a href="#tile-virtex6-IO-ILOGIC1:BITSLIP_SYNC">ILOGIC1:BITSLIP_SYNC</a>
</td>
<td title="1.27.32">
<a href="#tile-virtex6-IO-ILOGIC1:SERDES_MODE">ILOGIC1:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.32">
<a href="#tile-virtex6-IO-OLOGIC1:SERDES">OLOGIC1:SERDES</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.35.32">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[0]</a>
</td>
<td title="1.36.32">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_DLY_CNT">OLOGIC1:INIT_DLY_CNT[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.40.32">
<a href="#tile-virtex6-IO-IOB1:PSLEW">IOB1:PSLEW[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.31">
<a href="#tile-virtex6-IO-ILOGIC1:D_EMU">ILOGIC1:D_EMU</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.33.31">
<a href="#tile-virtex6-IO-OLOGIC1:TFF_SR_SYNC">OLOGIC1:TFF_SR_SYNC[0]</a>
</td>
<td>-</td>
<td title="1.35.31">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[2]</a>
</td>
<td title="1.36.31">
<a href="#tile-virtex6-IO-OLOGIC1:SERDES_MODE">OLOGIC1:SERDES_MODE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.41.31">
<a href="#tile-virtex6-IO-IOB1:NSLEW">IOB1:NSLEW[2]</a>
</td>
</tr>
<tr><td>30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.30">
<a href="#tile-virtex6-IO-ILOGIC1:I_DELAY_ENABLE">ILOGIC1:I_DELAY_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.33.30">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_TRANK1">OLOGIC1:INIT_TRANK1[3]</a>
</td>
<td title="1.34.30">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[7]</a>
</td>
<td>-</td>
<td title="1.36.30">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_RESET">OLOGIC1:INIT_FIFO_RESET[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.40.30">
<a href="#tile-virtex6-IO-IOB1:LVDS">IOB1:LVDS[5]</a>
</td>
<td>-</td>
</tr>
<tr><td>29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.29">
<a href="#tile-virtex6-IO-ILOGIC1:DATA_RATE">ILOGIC1:DATA_RATE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.35.29">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[8]</a>
</td>
<td title="1.36.29">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA1">OLOGIC1:INIT_PIPE_DATA1[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.41.29">
<a href="#tile-virtex6-IO-IOB1:NDRIVE">~IOB1:NDRIVE[3]</a>
</td>
</tr>
<tr><td>28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.28">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_RANK1_PARTIAL">~ILOGIC1:INIT_RANK1_PARTIAL[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.34.28">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.39.28">
<a href="#tile-virtex6-IO-IODELAY1:IDELAY_VALUE_CUR">~IODELAY1:IDELAY_VALUE_CUR[1]</a>
</td>
<td title="1.40.28">
<a href="#tile-virtex6-IO-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC[0]</a>
</td>
<td>-</td>
</tr>
<tr><td>27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.27">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_BITSLIP">ILOGIC1:INIT_BITSLIP[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.27">
<a href="#tile-virtex6-IO-OLOGIC1:OFF_SRVAL">~OLOGIC1:OFF_SRVAL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.26">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_RANK2">~ILOGIC1:INIT_RANK2[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.26">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_TRANK1">OLOGIC1:INIT_TRANK1[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.35.26">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.39.26">
<a href="#tile-virtex6-IO-IODELAY1:INV.DATAIN">~IODELAY1:INV.DATAIN</a>
</td>
<td title="1.40.26">
<a href="#tile-virtex6-IO-IOB1:PULL_DYNAMIC">IOB1:PULL_DYNAMIC</a>
</td>
<td>-</td>
</tr>
<tr><td>25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.25">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_RANK3">~ILOGIC1:INIT_RANK3[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.33.25">
<a href="#tile-virtex6-IO-OLOGIC1:OFF_SRVAL">~OLOGIC1:OFF_SRVAL[2]</a>
</td>
<td>-</td>
<td title="1.35.25">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[4]</a>
</td>
<td>-</td>
<td title="1.37.25">
<a href="#tile-virtex6-IO-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.41.25">
<a href="#tile-virtex6-IO-IOB1:LVDS">IOB1:LVDS[6]</a>
</td>
</tr>
<tr><td>24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.24">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_RANK2">~ILOGIC1:INIT_RANK2[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.33.24">
<a href="#tile-virtex6-IO-OLOGIC1:OFF_INIT">~OLOGIC1:OFF_INIT</a>
</td>
<td title="1.34.24">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[10]</a>
</td>
<td title="1.35.24">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[9]</a>
</td>
<td title="1.36.24">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_ADDR">OLOGIC1:INIT_FIFO_ADDR[6]</a>
</td>
<td title="1.37.24">
<a href="#tile-virtex6-IO-OLOGIC1:TFF_INIT">~OLOGIC1:TFF_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.40.24">
<a href="#tile-virtex6-IO-IOB1:PSLEW">IOB1:PSLEW[0]</a>
</td>
<td>-</td>
</tr>
<tr><td>23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.23">
<a href="#tile-virtex6-IO-ILOGIC1:DDR_CLK_EDGE">ILOGIC1:DDR_CLK_EDGE[1]</a>
</td>
<td title="1.27.23">
<a href="#tile-virtex6-IO-ILOGIC1:IFF4_SRVAL">~ILOGIC1:IFF4_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.33.23">
<a href="#tile-virtex6-IO-OLOGIC1:OFF_SRVAL">~OLOGIC1:OFF_SRVAL[1]</a>
</td>
<td title="1.34.23">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.37.23">
<a href="#tile-virtex6-IO-OLOGIC1:ODELAY_USED">OLOGIC1:ODELAY_USED</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.22">
<a href="#tile-virtex6-IO-ILOGIC1:IFF4_INIT">~ILOGIC1:IFF4_INIT</a>
</td>
<td title="1.27.22">
<a href="#tile-virtex6-IO-ILOGIC1:IFF3_SRVAL">~ILOGIC1:IFF3_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.35.22">
<a href="#tile-virtex6-IO-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB[6]</a>
</td>
<td>-</td>
<td title="1.37.22">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_ADDR">OLOGIC1:INIT_FIFO_ADDR[5]</a>
</td>
<td>-</td>
<td title="1.39.22">
<a href="#tile-virtex6-IO-IODELAY1:DELAY_SRC">IODELAY1:DELAY_SRC[3]</a>
</td>
<td title="1.40.22">
<a href="#tile-virtex6-IO-IOB1:PDRIVE">IOB1:PDRIVE[3]</a>
</td>
<td>-</td>
</tr>
<tr><td>21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.21">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_RANK3">~ILOGIC1:INIT_RANK3[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.21">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_TRANK1">OLOGIC1:INIT_TRANK1[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.35.21">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[1]</a>
</td>
<td>-</td>
<td title="1.37.21">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_DLY_CNT">OLOGIC1:INIT_DLY_CNT[9]</a>
</td>
<td>-</td>
<td title="1.39.21">
<a href="#tile-virtex6-IO-IODELAY1:DELAY_SRC">IODELAY1:DELAY_SRC[4]</a>
</td>
<td>-</td>
<td title="1.41.21">
<a href="#tile-virtex6-IO-IOB1:NDRIVE">~IOB1:NDRIVE[2]</a>
</td>
</tr>
<tr><td>20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.20">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_BITSLIP">ILOGIC1:INIT_BITSLIP[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.20">
<a href="#tile-virtex6-IO-OLOGIC1:SELFHEAL">OLOGIC1:SELFHEAL</a>
</td>
<td title="1.33.20">
<a href="#tile-virtex6-IO-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC[2]</a>
</td>
<td title="1.34.20">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[5]</a>
</td>
<td>-</td>
<td title="1.36.20">
<a href="#tile-virtex6-IO-OLOGIC1:TFF_SRVAL">~OLOGIC1:TFF_SRVAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.39.20">
<a href="#tile-virtex6-IO-IODELAY1:IDELAY_VALUE_CUR">~IODELAY1:IDELAY_VALUE_CUR[2]</a>
</td>
<td title="1.40.20">
<a href="#tile-virtex6-IO-IOB1:NSLEW">IOB1:NSLEW[4]</a>
</td>
<td>-</td>
</tr>
<tr><td>19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.19">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_RANK2">~ILOGIC1:INIT_RANK2[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.19">
<a href="#tile-virtex6-IO-OLOGIC1:CLK_RATIO">OLOGIC1:CLK_RATIO[3]</a>
</td>
<td title="1.33.19">
<a href="#tile-virtex6-IO-OLOGIC1:CLK_RATIO">OLOGIC1:CLK_RATIO[2]</a>
</td>
<td title="1.34.19">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[7]</a>
</td>
<td>-</td>
<td title="1.36.19">
<a href="#tile-virtex6-IO-OLOGIC1:TFF_SRVAL">~OLOGIC1:TFF_SRVAL[0]</a>
</td>
<td title="1.37.19">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKPERF">OLOGIC1:MUX.CLKPERF[0]</a>
</td>
<td>-</td>
<td title="1.39.19">
<a href="#tile-virtex6-IO-IODELAY1:DELAY_SRC">IODELAY1:DELAY_SRC[2]</a>
</td>
<td>-</td>
<td title="1.41.19">
<a href="#tile-virtex6-IO-IOB1:NSLEW">IOB1:NSLEW[0]</a>
</td>
</tr>
<tr><td>18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.18">
<a href="#tile-virtex6-IO-ILOGIC1:IFF3_INIT">~ILOGIC1:IFF3_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.18">
<a href="#tile-virtex6-IO-OLOGIC1:CLK_RATIO">OLOGIC1:CLK_RATIO[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.35.18">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[8]</a>
</td>
<td title="1.36.18">
<a href="#tile-virtex6-IO-IODELAY1:HIGH_PERFORMANCE_MODE">IODELAY1:HIGH_PERFORMANCE_MODE</a>
</td>
<td title="1.37.18">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_RESET">OLOGIC1:INIT_FIFO_RESET[12]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.40.18">
<a href="#tile-virtex6-IO-IOB1:PDRIVE">~IOB1:PDRIVE[2]</a>
</td>
<td>-</td>
</tr>
<tr><td>17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.17">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_RANK3">~ILOGIC1:INIT_RANK3[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.33.17">
<a href="#tile-virtex6-IO-OLOGIC1:CLK_RATIO">OLOGIC1:CLK_RATIO[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.36.17">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_ADDR">OLOGIC1:INIT_FIFO_ADDR[4]</a>
</td>
<td title="1.37.17">
<a href="#tile-virtex6-IO-OLOGIC1:TFF_SRVAL">~OLOGIC1:TFF_SRVAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.41.17">
<a href="#tile-virtex6-IO-IOB1:PULL">IOB1:PULL[0]</a>
</td>
</tr>
<tr><td>16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.16">
<a href="#tile-virtex6-IO-ILOGIC1:IFF2_INIT">~ILOGIC1:IFF2_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.34.16">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.37.16">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_DLY_CNT">OLOGIC1:INIT_DLY_CNT[7]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.40.16">
<a href="#tile-virtex6-IO-IOB1:PULL">IOB1:PULL[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.15">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_BITSLIP">ILOGIC1:INIT_BITSLIP[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.15">
<a href="#tile-virtex6-IO-OLOGIC1:INV.T4">~OLOGIC1:INV.T4</a>
</td>
<td title="1.33.15">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_TRANK1">OLOGIC1:INIT_TRANK1[0]</a>
</td>
<td title="1.34.15">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[4]</a>
</td>
<td title="1.35.15">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[2]</a>
</td>
<td>-</td>
<td title="1.37.15">
<a href="#tile-virtex6-IO-OLOGIC1:TFF_SR_SYNC">OLOGIC1:TFF_SR_SYNC[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.41.15">
<a href="#tile-virtex6-IO-IOB1:PULL">IOB1:PULL[2]</a>
</td>
</tr>
<tr><td>14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.14">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_BITSLIP">ILOGIC1:INIT_BITSLIP[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.14">
<a href="#tile-virtex6-IO-OLOGIC1:INV.T2">~OLOGIC1:INV.T2</a>
</td>
<td title="1.33.14">
<a href="#tile-virtex6-IO-OLOGIC1:INV.T3">~OLOGIC1:INV.T3</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.36.14">
<a href="#tile-virtex6-IO-OLOGIC1:TRISTATE_WIDTH">OLOGIC1:TRISTATE_WIDTH[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.39.14">
<a href="#tile-virtex6-IO-IODELAY1:DELAY_SRC">IODELAY1:DELAY_SRC[0]</a>
</td>
<td title="1.40.14">
<a href="#tile-virtex6-IO-IOB1:NDRIVE">~IOB1:NDRIVE[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.13">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_RANK2">~ILOGIC1:INIT_RANK2[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.13">
<a href="#tile-virtex6-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[1]</a>
</td>
<td title="1.33.13">
<a href="#tile-virtex6-IO-OLOGIC1:INV.T1">~OLOGIC1:INV.T1</a>
</td>
<td title="1.34.13">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[10]</a>
</td>
<td title="1.35.13">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[9]</a>
</td>
<td title="1.36.13">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_RESET">OLOGIC1:INIT_FIFO_RESET[4]</a>
</td>
<td title="1.37.13">
<a href="#tile-virtex6-IO-OLOGIC1:TFF_SR_USED">OLOGIC1:TFF_SR_USED</a>
</td>
<td>-</td>
<td title="1.39.13">
<a href="#tile-virtex6-IO-IODELAY1:DELAY_SRC">IODELAY1:DELAY_SRC[1]</a>
</td>
<td>-</td>
<td title="1.41.13">
<a href="#tile-virtex6-IO-IOB1:LVDS">IOB1:LVDS[7]</a>
</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.12">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_RANK3">~ILOGIC1:INIT_RANK3[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.12">
<a href="#tile-virtex6-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[3]</a>
</td>
<td title="1.33.12">
<a href="#tile-virtex6-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.39.12">
<a href="#tile-virtex6-IO-IODELAY1:IDELAY_VALUE_CUR">~IODELAY1:IDELAY_VALUE_CUR[3]</a>
</td>
<td title="1.40.12">
<a href="#tile-virtex6-IO-IOB1:OUTPUT_DELAY">IOB1:OUTPUT_DELAY</a>
</td>
<td>-</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.11">
<a href="#tile-virtex6-IO-ILOGIC1:IFF1_INIT">~ILOGIC1:IFF1_INIT</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.11">
<a href="#tile-virtex6-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[6]</a>
</td>
<td title="1.33.11">
<a href="#tile-virtex6-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[2]</a>
</td>
<td>-</td>
<td title="1.35.11">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[3]</a>
</td>
<td>-</td>
<td title="1.37.11">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_ORANK2_PARTIAL">OLOGIC1:INIT_ORANK2_PARTIAL[0]</a>
</td>
<td>-</td>
<td title="1.39.11">
<a href="#tile-virtex6-IO-IODELAY1:DELAY_TYPE">IODELAY1:DELAY_TYPE[3]</a>
</td>
<td>-</td>
<td title="1.41.11">
<a href="#tile-virtex6-IO-IOB1:PDRIVE">~IOB1:PDRIVE[1]</a>
</td>
</tr>
<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.10">
<a href="#tile-virtex6-IO-ILOGIC1:IFF2_SRVAL">~ILOGIC1:IFF2_SRVAL</a>
</td>
<td title="1.27.10">
<a href="#tile-virtex6-IO-ILOGIC1:DDR_CLK_EDGE">ILOGIC1:DDR_CLK_EDGE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.10">
<a href="#tile-virtex6-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[0]</a>
</td>
<td title="1.33.10">
<a href="#tile-virtex6-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[7]</a>
</td>
<td title="1.34.10">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKDIVB">OLOGIC1:MUX.CLKDIVB[6]</a>
</td>
<td title="1.35.10">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB[6]</a>
</td>
<td title="1.36.10">
<a href="#tile-virtex6-IO-IODELAY1:ENABLE">IODELAY1:ENABLE</a>
</td>
<td title="1.37.10">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_ORANK2_PARTIAL">OLOGIC1:INIT_ORANK2_PARTIAL[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.9">
<a href="#tile-virtex6-IO-ILOGIC1:SERDES">ILOGIC1:SERDES</a>
</td>
<td title="1.27.9">
<a href="#tile-virtex6-IO-ILOGIC1:IFF_SR_SYNC">ILOGIC1:IFF_SR_SYNC</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.9">
<a href="#tile-virtex6-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH[4]</a>
</td>
<td title="1.33.9">
<a href="#tile-virtex6-IO-OLOGIC1:OFF_SR_USED">OLOGIC1:OFF_SR_USED</a>
</td>
<td title="1.34.9">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKDIVB">OLOGIC1:MUX.CLKDIVB[0]</a>
</td>
<td>-</td>
<td title="1.36.9">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_DLY_CNT">OLOGIC1:INIT_DLY_CNT[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.41.9">
<a href="#tile-virtex6-IO-IOB1:DCIUPDATEMODE_ASREQUIRED">~IOB1:DCIUPDATEMODE_ASREQUIRED</a>
</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.8">
<a href="#tile-virtex6-IO-ILOGIC1:IFF_LATCH">~ILOGIC1:IFF_LATCH</a>
</td>
<td title="1.27.8">
<a href="#tile-virtex6-IO-ILOGIC1:IFF1_SRVAL">~ILOGIC1:IFF1_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.8">
<a href="#tile-virtex6-IO-OLOGIC1:INV.CLK1">~OLOGIC1:INV.CLK1</a>
</td>
<td title="1.33.8">
<a href="#tile-virtex6-IO-OLOGIC1:INV.CLKDIV">OLOGIC1:INV.CLKDIV</a>
</td>
<td>-</td>
<td title="1.35.8">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKDIVB">OLOGIC1:MUX.CLKDIVB[1]</a>
</td>
<td title="1.36.8">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_ORANK2_PARTIAL">OLOGIC1:INIT_ORANK2_PARTIAL[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.40.8">
<a href="#tile-virtex6-IO-IOB1:LVDS">IOB1:LVDS[8]</a>
</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.7">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_RANK3">~ILOGIC1:INIT_RANK3[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.33.7">
<a href="#tile-virtex6-IO-OLOGIC1:INV.CLK2">~OLOGIC1:INV.CLK2</a>
</td>
<td title="1.34.7">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKDIVB">OLOGIC1:MUX.CLKDIVB[5]</a>
</td>
<td title="1.35.7">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKDIVB">OLOGIC1:MUX.CLKDIVB[7]</a>
</td>
<td title="1.36.7">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_ORANK2_PARTIAL">OLOGIC1:INIT_ORANK2_PARTIAL[3]</a>
</td>
<td title="1.37.7">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_RESET">OLOGIC1:INIT_FIFO_RESET[11]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.41.7">
<a href="#tile-virtex6-IO-IOB1:PDRIVE">~IOB1:PDRIVE[0]</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.6">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_RANK2">~ILOGIC1:INIT_RANK2[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.6">
<a href="#tile-virtex6-IO-OLOGIC1:OMUX">OLOGIC1:OMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.39.6">
<a href="#tile-virtex6-IO-IODELAY1:IDELAY_VALUE_CUR">~IODELAY1:IDELAY_VALUE_CUR[4]</a>
</td>
<td title="1.40.6">
<a href="#tile-virtex6-IO-IOB1:DCI_MISC">IOB1:DCI_MISC[1]</a>
</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.5">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_BITSLIP">ILOGIC1:INIT_BITSLIP[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.5">
<a href="#tile-virtex6-IO-OLOGIC1:OMUX">OLOGIC1:OMUX[3]</a>
</td>
<td title="1.33.5">
<a href="#tile-virtex6-IO-OLOGIC1:OMUX">OLOGIC1:OMUX[0]</a>
</td>
<td title="1.34.5">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKDIVB">OLOGIC1:MUX.CLKDIVB[3]</a>
</td>
<td title="1.35.5">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKDIVB">OLOGIC1:MUX.CLKDIVB[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.41.5">
<a href="#tile-virtex6-IO-IOB1:DCI_MISC">IOB1:DCI_MISC[0]</a>
</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.4">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_CE">~ILOGIC1:INIT_CE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.36.4">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_DLY_CNT">OLOGIC1:INIT_DLY_CNT[1]</a>
</td>
<td title="1.37.4">
<a href="#tile-virtex6-IO-OLOGIC1:TMUX">OLOGIC1:TMUX[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.27.3">
<a href="#tile-virtex6-IO-ILOGIC1:INIT_CE">~ILOGIC1:INIT_CE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.36.3">
<a href="#tile-virtex6-IO-IODELAY1:EXTRA_DELAY">IODELAY1:EXTRA_DELAY</a>
</td>
<td title="1.37.3">
<a href="#tile-virtex6-IO-OLOGIC1:TMUX">OLOGIC1:TMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.2">
<a href="#tile-virtex6-IO-ILOGIC1:IFF_REV_USED">ILOGIC1:IFF_REV_USED</a>
</td>
<td title="1.27.2">
<a href="#tile-virtex6-IO-ILOGIC1:READBACK_I">ILOGIC1:READBACK_I</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.34.2">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKDIVB">OLOGIC1:MUX.CLKDIVB[4]</a>
</td>
<td title="1.35.2">
<a href="#tile-virtex6-IO-OLOGIC1:MUX.CLKDIVB">OLOGIC1:MUX.CLKDIVB[8]</a>
</td>
<td title="1.36.2">
<a href="#tile-virtex6-IO-OLOGIC1:TMUX">OLOGIC1:TMUX[3]</a>
</td>
<td title="1.37.2">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_FIFO_RESET">OLOGIC1:INIT_FIFO_RESET[8]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.40.2">
<a href="#tile-virtex6-IO-IOB1:NDRIVE">~IOB1:NDRIVE[0]</a>
</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.1">
<a href="#tile-virtex6-IO-ILOGIC1:RANK23_DLY">ILOGIC1:RANK23_DLY</a>
</td>
<td title="1.27.1">
<a href="#tile-virtex6-IO-ILOGIC1:NUM_CE">ILOGIC1:NUM_CE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.33.1">
<a href="#tile-virtex6-IO-ILOGIC1:D_EMU_OPTION">ILOGIC1:D_EMU_OPTION[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.37.1">
<a href="#tile-virtex6-IO-OLOGIC1:TMUX">OLOGIC1:TMUX[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.41.1">
<a href="#tile-virtex6-IO-IOB1:DCI_T">IOB1:DCI_T</a>
</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.26.0">
<a href="#tile-virtex6-IO-ILOGIC1:IFF_SR_USED">ILOGIC1:IFF_SR_USED</a>
</td>
<td title="1.27.0">
<a href="#tile-virtex6-IO-ILOGIC1:RANK12_DLY">ILOGIC1:RANK12_DLY</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="1.32.0">
<a href="#tile-virtex6-IO-ILOGIC1:D_EMU_OPTION">ILOGIC1:D_EMU_OPTION[1]</a>
</td>
<td title="1.33.0">
<a href="#tile-virtex6-IO-ILOGIC1:D_EMU_OPTION">ILOGIC1:D_EMU_OPTION[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.36.0">
<a href="#tile-virtex6-IO-OLOGIC1:INIT_DLY_CNT">OLOGIC1:INIT_DLY_CNT[3]</a>
</td>
<td title="1.37.0">
<a href="#tile-virtex6-IO-OLOGIC1:TMUX">OLOGIC1:TMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="1.40.0">
<a href="#tile-virtex6-IO-IOB1:IBUF_MODE">IOB1:IBUF_MODE[2]</a>
</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</th>
<th>0.27.21</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:BITSLIP_SYNC">ILOGIC0:BITSLIP_SYNC</th>
<th>0.27.31</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:DYN_CLKDIV_INV_EN">ILOGIC0:DYN_CLKDIV_INV_EN</th>
<th>0.27.9</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:DYN_CLK_INV_EN">ILOGIC0:DYN_CLK_INV_EN</th>
<th>0.27.23</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:D_EMU">ILOGIC0:D_EMU</th>
<th>0.26.32</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</th>
<th>0.26.4</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:IFF_REV_USED">ILOGIC0:IFF_REV_USED</th>
<th>0.27.61</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:IFF_SR_SYNC">ILOGIC0:IFF_SR_SYNC</th>
<th>0.26.54</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</th>
<th>0.27.63</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</th>
<th>0.26.7</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:INV.CLKDIV">ILOGIC0:INV.CLKDIV</th>
<th>0.26.24</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</th>
<th>0.27.33</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</th>
<th>0.26.8</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:RANK12_DLY">ILOGIC0:RANK12_DLY</th>
<th>0.26.63</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:RANK23_DLY">ILOGIC0:RANK23_DLY</th>
<th>0.27.62</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:READBACK_I">ILOGIC0:READBACK_I</th>
<th>0.26.61</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:SERDES">ILOGIC0:SERDES</th>
<th>0.27.54</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE</th>
<th>1.26.42</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:BITSLIP_SYNC">ILOGIC1:BITSLIP_SYNC</th>
<th>1.26.32</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:DYN_CLKDIV_INV_EN">ILOGIC1:DYN_CLKDIV_INV_EN</th>
<th>1.26.54</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:DYN_CLK_INV_EN">ILOGIC1:DYN_CLK_INV_EN</th>
<th>1.26.40</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:D_EMU">ILOGIC1:D_EMU</th>
<th>1.27.31</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:IFF_DELAY_ENABLE">ILOGIC1:IFF_DELAY_ENABLE</th>
<th>1.27.59</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:IFF_REV_USED">ILOGIC1:IFF_REV_USED</th>
<th>1.26.2</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:IFF_SR_SYNC">ILOGIC1:IFF_SR_SYNC</th>
<th>1.27.9</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:IFF_SR_USED">ILOGIC1:IFF_SR_USED</th>
<th>1.26.0</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:IFF_TSBYPASS_ENABLE">ILOGIC1:IFF_TSBYPASS_ENABLE</th>
<th>1.27.56</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:INV.CLKDIV">ILOGIC1:INV.CLKDIV</th>
<th>1.27.39</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:I_DELAY_ENABLE">ILOGIC1:I_DELAY_ENABLE</th>
<th>1.26.30</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:I_TSBYPASS_ENABLE">ILOGIC1:I_TSBYPASS_ENABLE</th>
<th>1.27.55</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:RANK12_DLY">ILOGIC1:RANK12_DLY</th>
<th>1.27.0</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:RANK23_DLY">ILOGIC1:RANK23_DLY</th>
<th>1.26.1</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:READBACK_I">ILOGIC1:READBACK_I</th>
<th>1.27.2</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:SERDES">ILOGIC1:SERDES</th>
<th>1.26.9</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB0:DCI_T">IOB0:DCI_T</th>
<th>0.40.62</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB0:OUTPUT_DELAY">IOB0:OUTPUT_DELAY</th>
<th>0.41.51</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB0:PULL_DYNAMIC">IOB0:PULL_DYNAMIC</th>
<th>0.41.37</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB0:VR">IOB0:VR</th>
<th>0.41.13</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB0:VREF_SYSMON">IOB0:VREF_SYSMON</th>
<th>0.41.3</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB1:DCI_T">IOB1:DCI_T</th>
<th>1.41.1</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB1:OUTPUT_DELAY">IOB1:OUTPUT_DELAY</th>
<th>1.40.12</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB1:PULL_DYNAMIC">IOB1:PULL_DYNAMIC</th>
<th>1.40.26</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB1:VR">IOB1:VR</th>
<th>1.40.50</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB1:VREF_SYSMON">IOB1:VREF_SYSMON</th>
<th>1.40.60</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY0:CINVCTRL_SEL">IODELAY0:CINVCTRL_SEL</th>
<th>0.38.21</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY0:ENABLE">IODELAY0:ENABLE</th>
<th>0.37.53</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY0:EXTRA_DELAY">IODELAY0:EXTRA_DELAY</th>
<th>0.37.60</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY0:HIGH_PERFORMANCE_MODE">IODELAY0:HIGH_PERFORMANCE_MODE</th>
<th>0.37.45</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY0:INV.C">IODELAY0:INV.C</th>
<th>0.38.22</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY1:CINVCTRL_SEL">IODELAY1:CINVCTRL_SEL</th>
<th>1.39.42</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY1:ENABLE">IODELAY1:ENABLE</th>
<th>1.36.10</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY1:EXTRA_DELAY">IODELAY1:EXTRA_DELAY</th>
<th>1.36.3</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY1:HIGH_PERFORMANCE_MODE">IODELAY1:HIGH_PERFORMANCE_MODE</th>
<th>1.36.18</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY1:INV.C">IODELAY1:INV.C</th>
<th>1.39.41</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:DDR3_BYPASS">OLOGIC0:DDR3_BYPASS</th>
<th>0.36.23</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:DDR3_DATA">OLOGIC0:DDR3_DATA</th>
<th>0.37.23</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INV.CLKDIV">OLOGIC0:INV.CLKDIV</th>
<th>0.32.55</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INV.D1">OLOGIC0:INV.D1</th>
<th>0.33.24</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INV.D2">OLOGIC0:INV.D2</th>
<th>0.32.20</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INV.D3">OLOGIC0:INV.D3</th>
<th>0.32.14</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INV.D4">OLOGIC0:INV.D4</th>
<th>0.33.11</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INV.D5">OLOGIC0:INV.D5</th>
<th>0.32.8</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INV.D6">OLOGIC0:INV.D6</th>
<th>0.33.5</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:MISR_ENABLE">OLOGIC0:MISR_ENABLE</th>
<th>0.27.4</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:MISR_ENABLE_FDBK">OLOGIC0:MISR_ENABLE_FDBK</th>
<th>0.27.3</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</th>
<th>0.27.0</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:ODELAY_USED">OLOGIC0:ODELAY_USED</th>
<th>0.36.40</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</th>
<th>0.32.54</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:SELFHEAL">OLOGIC0:SELFHEAL</th>
<th>0.33.43</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:SERDES">OLOGIC0:SERDES</th>
<th>0.33.31</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</th>
<th>0.36.50</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:WC_DELAY">OLOGIC0:WC_DELAY</th>
<th>0.37.21</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:DDR3_BYPASS">OLOGIC1:DDR3_BYPASS</th>
<th>1.37.40</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:DDR3_DATA">OLOGIC1:DDR3_DATA</th>
<th>1.36.40</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INV.CLKDIV">OLOGIC1:INV.CLKDIV</th>
<th>1.33.8</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INV.D1">OLOGIC1:INV.D1</th>
<th>1.32.39</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INV.D2">OLOGIC1:INV.D2</th>
<th>1.33.43</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INV.D3">OLOGIC1:INV.D3</th>
<th>1.33.49</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INV.D4">OLOGIC1:INV.D4</th>
<th>1.32.52</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INV.D5">OLOGIC1:INV.D5</th>
<th>1.33.55</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INV.D6">OLOGIC1:INV.D6</th>
<th>1.32.58</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:MISR_ENABLE">OLOGIC1:MISR_ENABLE</th>
<th>1.26.59</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:MISR_ENABLE_FDBK">OLOGIC1:MISR_ENABLE_FDBK</th>
<th>1.26.60</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:MISR_RESET">OLOGIC1:MISR_RESET</th>
<th>1.26.63</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:ODELAY_USED">OLOGIC1:ODELAY_USED</th>
<th>1.37.23</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:OFF_SR_USED">OLOGIC1:OFF_SR_USED</th>
<th>1.33.9</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:SELFHEAL">OLOGIC1:SELFHEAL</th>
<th>1.32.20</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:SERDES">OLOGIC1:SERDES</th>
<th>1.32.32</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:TFF_SR_USED">OLOGIC1:TFF_SR_USED</th>
<th>1.37.13</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:WC_DELAY">OLOGIC1:WC_DELAY</th>
<th>1.36.42</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE</th>
<th>0.26.34</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:DATA_RATE">ILOGIC1:DATA_RATE</th>
<th>1.27.29</th>
</tr>
</thead>
<tbody>
<tr><td>DDR</td>
<td>0</td>
</tr>
<tr><td>SDR</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC0:DATA_WIDTH">ILOGIC0:DATA_WIDTH</th>
<th>0.26.23</th>
<th>0.26.21</th>
<th>0.27.18</th>
<th>0.26.17</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:DATA_WIDTH">ILOGIC1:DATA_WIDTH</th>
<th>1.27.40</th>
<th>1.27.42</th>
<th>1.26.45</th>
<th>1.27.46</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC0:DDR_CLK_EDGE">ILOGIC0:DDR_CLK_EDGE</th>
<th>0.27.40</th>
<th>0.26.53</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:DDR_CLK_EDGE">ILOGIC1:DDR_CLK_EDGE</th>
<th>1.26.23</th>
<th>1.27.10</th>
</tr>
</thead>
<tbody>
<tr><td>SAME_EDGE_PIPELINED</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OPPOSITE_EDGE</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>SAME_EDGE</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC0:DYN_OCLK_INV_EN">ILOGIC0:DYN_OCLK_INV_EN</th>
<th>0.27.14</th>
<th>0.26.13</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:DYN_OCLK_INV_EN">ILOGIC1:DYN_OCLK_INV_EN</th>
<th>1.27.50</th>
<th>1.26.49</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB0:DCI_MISC">IOB0:DCI_MISC</th>
<th>0.41.57</th>
<th>0.40.58</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB0:OUTPUT_ENABLE">IOB0:OUTPUT_ENABLE</th>
<th>0.41.29</th>
<th>0.40.28</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB1:DCI_MISC">IOB1:DCI_MISC</th>
<th>1.40.6</th>
<th>1.41.5</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB1:OUTPUT_ENABLE">IOB1:OUTPUT_ENABLE</th>
<th>1.41.35</th>
<th>1.40.34</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</th>
<th>0.36.48</th>
<th>0.32.32</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:TFF_SR_SYNC">OLOGIC1:TFF_SR_SYNC</th>
<th>1.37.15</th>
<th>1.33.31</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC0:D_EMU_OPTION">ILOGIC0:D_EMU_OPTION</th>
<th>0.32.62</th>
<th>0.33.63</th>
<th>0.32.63</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:D_EMU_OPTION">ILOGIC1:D_EMU_OPTION</th>
<th>1.33.1</th>
<th>1.32.0</th>
<th>1.33.0</th>
</tr>
</thead>
<tbody>
<tr><td>DLY3</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DLY0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>DLY2</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>MATCH_DLY0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>MATCH_DLY2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DLY1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC0:IFF1_INIT">ILOGIC0:IFF1_INIT</th>
<th>0.26.52</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:IFF1_SRVAL">ILOGIC0:IFF1_SRVAL</th>
<th>0.26.55</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:IFF2_INIT">ILOGIC0:IFF2_INIT</th>
<th>0.27.47</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:IFF2_SRVAL">ILOGIC0:IFF2_SRVAL</th>
<th>0.27.53</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:IFF3_INIT">ILOGIC0:IFF3_INIT</th>
<th>0.27.45</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:IFF3_SRVAL">ILOGIC0:IFF3_SRVAL</th>
<th>0.26.41</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:IFF4_INIT">ILOGIC0:IFF4_INIT</th>
<th>0.27.41</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:IFF4_SRVAL">ILOGIC0:IFF4_SRVAL</th>
<th>0.26.40</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:IFF_LATCH">ILOGIC0:IFF_LATCH</th>
<th>0.27.55</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:INV.D">ILOGIC0:INV.D</th>
<th>0.26.0</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</th>
<th>0.27.16</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</th>
<th>0.27.13</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:IFF1_INIT">ILOGIC1:IFF1_INIT</th>
<th>1.27.11</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:IFF1_SRVAL">ILOGIC1:IFF1_SRVAL</th>
<th>1.27.8</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:IFF2_INIT">ILOGIC1:IFF2_INIT</th>
<th>1.26.16</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:IFF2_SRVAL">ILOGIC1:IFF2_SRVAL</th>
<th>1.26.10</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:IFF3_INIT">ILOGIC1:IFF3_INIT</th>
<th>1.26.18</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:IFF3_SRVAL">ILOGIC1:IFF3_SRVAL</th>
<th>1.27.22</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:IFF4_INIT">ILOGIC1:IFF4_INIT</th>
<th>1.26.22</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:IFF4_SRVAL">ILOGIC1:IFF4_SRVAL</th>
<th>1.27.23</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:IFF_LATCH">ILOGIC1:IFF_LATCH</th>
<th>1.26.8</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:INV.D">ILOGIC1:INV.D</th>
<th>1.27.63</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:INV.OCLK1">ILOGIC1:INV.OCLK1</th>
<th>1.26.47</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:INV.OCLK2">ILOGIC1:INV.OCLK2</th>
<th>1.26.50</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB0:DCIUPDATEMODE_ASREQUIRED">IOB0:DCIUPDATEMODE_ASREQUIRED</th>
<th>0.40.54</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB1:DCIUPDATEMODE_ASREQUIRED">IOB1:DCIUPDATEMODE_ASREQUIRED</th>
<th>1.41.9</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY0:INV.DATAIN">IODELAY0:INV.DATAIN</th>
<th>0.38.37</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY0:INV.IDATAIN">IODELAY0:INV.IDATAIN</th>
<th>0.38.25</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY1:INV.DATAIN">IODELAY1:INV.DATAIN</th>
<th>1.39.26</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY1:INV.IDATAIN">IODELAY1:INV.IDATAIN</th>
<th>1.39.38</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INV.CLK1">OLOGIC0:INV.CLK1</th>
<th>0.33.55</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INV.CLK2">OLOGIC0:INV.CLK2</th>
<th>0.32.56</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INV.CLKPERF">OLOGIC0:INV.CLKPERF</th>
<th>0.37.22</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INV.T1">OLOGIC0:INV.T1</th>
<th>0.32.50</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INV.T2">OLOGIC0:INV.T2</th>
<th>0.33.49</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INV.T3">OLOGIC0:INV.T3</th>
<th>0.32.49</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INV.T4">OLOGIC0:INV.T4</th>
<th>0.33.48</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:OFF_INIT">OLOGIC0:OFF_INIT</th>
<th>0.32.39</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:TFF_INIT">OLOGIC0:TFF_INIT</th>
<th>0.36.39</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INV.CLK1">OLOGIC1:INV.CLK1</th>
<th>1.32.8</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INV.CLK2">OLOGIC1:INV.CLK2</th>
<th>1.33.7</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INV.CLKPERF">OLOGIC1:INV.CLKPERF</th>
<th>1.36.41</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INV.T1">OLOGIC1:INV.T1</th>
<th>1.33.13</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INV.T2">OLOGIC1:INV.T2</th>
<th>1.32.14</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INV.T3">OLOGIC1:INV.T3</th>
<th>1.33.14</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INV.T4">OLOGIC1:INV.T4</th>
<th>1.32.15</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:OFF_INIT">OLOGIC1:OFF_INIT</th>
<th>1.33.24</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:TFF_INIT">OLOGIC1:TFF_INIT</th>
<th>1.37.24</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC0:INIT_BITSLIP">ILOGIC0:INIT_BITSLIP</th>
<th>0.26.58</th>
<th>0.27.49</th>
<th>0.26.48</th>
<th>0.27.43</th>
<th>0.26.36</th>
<th>0.26.28</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:INIT_BITSLIP">ILOGIC1:INIT_BITSLIP</th>
<th>1.27.5</th>
<th>1.26.14</th>
<th>1.27.15</th>
<th>1.26.20</th>
<th>1.27.27</th>
<th>1.27.35</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INIT_ORANK1">OLOGIC0:INIT_ORANK1</th>
<th>0.32.27</th>
<th>0.32.22</th>
<th>0.33.16</th>
<th>0.33.10</th>
<th>0.33.6</th>
<th>0.33.1</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INIT_ORANK1">OLOGIC1:INIT_ORANK1</th>
<th>1.33.36</th>
<th>1.33.41</th>
<th>1.32.47</th>
<th>1.32.53</th>
<th>1.32.57</th>
<th>1.32.62</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC0:INIT_BITSLIPCNT">ILOGIC0:INIT_BITSLIPCNT</th>
<th>0.26.12</th>
<th>0.27.19</th>
<th>0.26.20</th>
<th>0.27.25</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:INIT_BITSLIPCNT">ILOGIC1:INIT_BITSLIPCNT</th>
<th>1.27.51</th>
<th>1.26.44</th>
<th>1.27.43</th>
<th>1.26.38</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC0:INIT_CE">ILOGIC0:INIT_CE</th>
<th>0.26.60</th>
<th>0.27.59</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:INIT_CE">ILOGIC1:INIT_CE</th>
<th>1.27.3</th>
<th>1.26.4</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC0:INIT_RANK1_PARTIAL">ILOGIC0:INIT_RANK1_PARTIAL</th>
<th>0.27.35</th>
<th>0.27.27</th>
<th>0.26.26</th>
<th>0.26.6</th>
<th>0.27.5</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:INIT_RANK1_PARTIAL">ILOGIC1:INIT_RANK1_PARTIAL</th>
<th>1.26.28</th>
<th>1.26.36</th>
<th>1.27.37</th>
<th>1.27.57</th>
<th>1.26.58</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY0:IDELAY_VALUE_CUR">IODELAY0:IDELAY_VALUE_CUR</th>
<th>0.38.57</th>
<th>0.38.51</th>
<th>0.38.43</th>
<th>0.38.35</th>
<th>0.38.27</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY1:IDELAY_VALUE_CUR">IODELAY1:IDELAY_VALUE_CUR</th>
<th>1.39.6</th>
<th>1.39.12</th>
<th>1.39.20</th>
<th>1.39.28</th>
<th>1.39.36</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC0:INIT_RANK2">ILOGIC0:INIT_RANK2</th>
<th>0.27.57</th>
<th>0.26.50</th>
<th>0.26.44</th>
<th>0.27.39</th>
<th>0.27.37</th>
<th>0.27.29</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:INIT_RANK3">ILOGIC0:INIT_RANK3</th>
<th>0.26.56</th>
<th>0.27.51</th>
<th>0.26.46</th>
<th>0.26.42</th>
<th>0.26.38</th>
<th>0.26.30</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:INIT_RANK2">ILOGIC1:INIT_RANK2</th>
<th>1.26.6</th>
<th>1.27.13</th>
<th>1.27.19</th>
<th>1.26.24</th>
<th>1.26.26</th>
<th>1.26.34</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:INIT_RANK3">ILOGIC1:INIT_RANK3</th>
<th>1.27.7</th>
<th>1.26.12</th>
<th>1.27.17</th>
<th>1.27.21</th>
<th>1.27.25</th>
<th>1.27.33</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[5]</td>
<td>~[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC0:INTERFACE_TYPE">ILOGIC0:INTERFACE_TYPE</th>
<th>0.26.16</th>
<th>0.27.10</th>
<th>0.26.15</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:INTERFACE_TYPE">ILOGIC1:INTERFACE_TYPE</th>
<th>1.27.47</th>
<th>1.26.53</th>
<th>1.27.48</th>
</tr>
</thead>
<tbody>
<tr><td>MEMORY</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>NETWORKING</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>MEMORY_DDR3</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>OVERSAMPLE</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC0:INV.CLK">ILOGIC0:INV.CLK</th>
<th>0.27.24</th>
<th>0.27.22</th>
<th>0.27.17</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:INV.CLK">ILOGIC1:INV.CLK</th>
<th>1.26.46</th>
<th>1.26.41</th>
<th>1.26.39</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:OFF_SRVAL">OLOGIC0:OFF_SRVAL</th>
<th>0.33.36</th>
<th>0.32.40</th>
<th>0.32.38</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:TFF_SRVAL">OLOGIC0:TFF_SRVAL</th>
<th>0.37.44</th>
<th>0.37.43</th>
<th>0.36.46</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:OFF_SRVAL">OLOGIC1:OFF_SRVAL</th>
<th>1.33.25</th>
<th>1.33.23</th>
<th>1.32.27</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:TFF_SRVAL">OLOGIC1:TFF_SRVAL</th>
<th>1.37.17</th>
<th>1.36.20</th>
<th>1.36.19</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC0:MUX.CLK">ILOGIC0:MUX.CLK</th>
<th>0.35.8</th>
<th>0.34.8</th>
<th>0.34.3</th>
<th>0.35.2</th>
<th>0.35.10</th>
<th>0.35.7</th>
<th>0.35.9</th>
<th>0.34.1</th>
<th>0.34.9</th>
<th>0.34.6</th>
<th>0.34.0</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC0:MUX.CLKB">ILOGIC0:MUX.CLKB</th>
<th>0.35.39</th>
<th>0.34.39</th>
<th>0.34.34</th>
<th>0.35.33</th>
<th>0.34.41</th>
<th>0.35.35</th>
<th>0.34.38</th>
<th>0.35.40</th>
<th>0.34.32</th>
<th>0.34.37</th>
<th>0.34.31</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:MUX.CLK">ILOGIC1:MUX.CLK</th>
<th>1.34.55</th>
<th>1.35.55</th>
<th>1.35.60</th>
<th>1.34.61</th>
<th>1.34.53</th>
<th>1.34.56</th>
<th>1.34.54</th>
<th>1.35.62</th>
<th>1.35.54</th>
<th>1.35.57</th>
<th>1.35.63</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:MUX.CLKB">ILOGIC1:MUX.CLKB</th>
<th>1.34.24</th>
<th>1.35.24</th>
<th>1.35.29</th>
<th>1.34.30</th>
<th>1.35.22</th>
<th>1.34.28</th>
<th>1.35.25</th>
<th>1.34.23</th>
<th>1.35.31</th>
<th>1.35.26</th>
<th>1.35.32</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:MUX.CLK">OLOGIC0:MUX.CLK</th>
<th>0.35.19</th>
<th>0.34.19</th>
<th>0.35.13</th>
<th>0.34.13</th>
<th>0.34.22</th>
<th>0.34.21</th>
<th>0.34.18</th>
<th>0.35.14</th>
<th>0.34.17</th>
<th>0.34.14</th>
<th>0.34.11</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:MUX.CLKB">OLOGIC0:MUX.CLKB</th>
<th>0.35.50</th>
<th>0.34.50</th>
<th>0.34.45</th>
<th>0.35.44</th>
<th>0.34.53</th>
<th>0.35.43</th>
<th>0.35.48</th>
<th>0.34.52</th>
<th>0.34.48</th>
<th>0.34.42</th>
<th>0.35.47</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:MUX.CLK">OLOGIC1:MUX.CLK</th>
<th>1.34.44</th>
<th>1.35.44</th>
<th>1.34.50</th>
<th>1.35.50</th>
<th>1.35.41</th>
<th>1.35.42</th>
<th>1.35.45</th>
<th>1.34.49</th>
<th>1.35.46</th>
<th>1.35.49</th>
<th>1.35.52</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:MUX.CLKB">OLOGIC1:MUX.CLKB</th>
<th>1.34.13</th>
<th>1.35.13</th>
<th>1.35.18</th>
<th>1.34.19</th>
<th>1.35.10</th>
<th>1.34.20</th>
<th>1.34.15</th>
<th>1.35.11</th>
<th>1.35.15</th>
<th>1.35.21</th>
<th>1.34.16</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK7</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HCLK8</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HCLK9</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK10</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK11</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>RCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>RCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>RCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>RCLK3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>RCLK4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>RCLK5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>IOCLK0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>IOCLK1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>IOCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>IOCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IOCLK4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IOCLK5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>IOCLK6</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>IOCLK7</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC0:NUM_CE">ILOGIC0:NUM_CE</th>
<th>0.26.62</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:NUM_CE">ILOGIC1:NUM_CE</th>
<th>1.27.1</th>
</tr>
</thead>
<tbody>
<tr><td>1</td>
<td>0</td>
</tr>
<tr><td>2</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE</th>
<th>0.26.31</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:SERDES_MODE">ILOGIC1:SERDES_MODE</th>
<th>1.27.32</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE</th>
<th>0.37.32</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:SERDES_MODE">OLOGIC1:SERDES_MODE</th>
<th>1.36.31</th>
</tr>
</thead>
<tbody>
<tr><td>MASTER</td>
<td>0</td>
</tr>
<tr><td>SLAVE</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX</th>
<th>0.26.9</th>
</tr>
<tr><th id="tile-virtex6-IO-ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX</th>
<th>1.27.54</th>
</tr>
</thead>
<tbody>
<tr><td>T</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-IOB0:DCI_MODE">IOB0:DCI_MODE</th>
<th>0.41.19</th>
<th>0.40.12</th>
<th>0.40.14</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB1:DCI_MODE">IOB1:DCI_MODE</th>
<th>1.40.44</th>
<th>1.41.51</th>
<th>1.41.49</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OUTPUT</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>OUTPUT_HALF</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TERM_VCC</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>TERM_SPLIT</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-IOB0:IBUF_MODE">IOB0:IBUF_MODE</th>
<th>0.40.4</th>
<th>0.40.2</th>
<th>0.41.63</th>
<th>0.41.1</th>
<th>0.40.0</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB1:IBUF_MODE">IOB1:IBUF_MODE</th>
<th>1.41.59</th>
<th>1.41.61</th>
<th>1.40.0</th>
<th>1.40.62</th>
<th>1.41.63</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>VREF_LP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>DIFF_LP</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>CMOS12</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>CMOS</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>VREF_HP</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>DIFF_HP</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-IOB0:LVDS">IOB0:LVDS</th>
<th>0.41.55</th>
<th>0.40.50</th>
<th>0.40.38</th>
<th>0.41.33</th>
<th>0.41.23</th>
<th>0.40.22</th>
<th>0.40.18</th>
<th>0.40.8</th>
<th>0.41.5</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB1:LVDS">IOB1:LVDS</th>
<th>1.40.8</th>
<th>1.41.13</th>
<th>1.41.25</th>
<th>1.40.30</th>
<th>1.40.40</th>
<th>1.41.41</th>
<th>1.41.45</th>
<th>1.41.55</th>
<th>1.40.58</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-IOB0:NDRIVE">IOB0:NDRIVE</th>
<th>0.40.6</th>
<th>0.41.21</th>
<th>0.40.34</th>
<th>0.40.42</th>
<th>0.41.49</th>
<th>0.41.61</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB1:NDRIVE">IOB1:NDRIVE</th>
<th>1.41.57</th>
<th>1.40.42</th>
<th>1.41.29</th>
<th>1.41.21</th>
<th>1.40.14</th>
<th>1.40.2</th>
</tr>
</thead>
<tbody>
<tr><td>
mixed inversion
</td>
<td>[5]</td>
<td>[4]</td>
<td>~[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-IOB0:NSLEW">IOB0:NSLEW</th>
<th>0.41.43</th>
<th>0.41.17</th>
<th>0.40.32</th>
<th>0.40.30</th>
<th>0.40.44</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB0:PSLEW">IOB0:PSLEW</th>
<th>0.40.10</th>
<th>0.40.20</th>
<th>0.41.27</th>
<th>0.41.31</th>
<th>0.41.39</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB1:NSLEW">IOB1:NSLEW</th>
<th>1.40.20</th>
<th>1.40.46</th>
<th>1.41.31</th>
<th>1.41.33</th>
<th>1.41.19</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB1:PSLEW">IOB1:PSLEW</th>
<th>1.41.53</th>
<th>1.41.43</th>
<th>1.40.36</th>
<th>1.40.32</th>
<th>1.40.24</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY0:ALT_DELAY_VALUE">IODELAY0:ALT_DELAY_VALUE</th>
<th>0.38.10</th>
<th>0.38.11</th>
<th>0.38.12</th>
<th>0.38.13</th>
<th>0.38.14</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY0:IDELAY_VALUE_INIT">IODELAY0:IDELAY_VALUE_INIT</th>
<th>0.38.16</th>
<th>0.38.17</th>
<th>0.38.18</th>
<th>0.38.19</th>
<th>0.38.20</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY1:ALT_DELAY_VALUE">IODELAY1:ALT_DELAY_VALUE</th>
<th>1.39.53</th>
<th>1.39.52</th>
<th>1.39.51</th>
<th>1.39.50</th>
<th>1.39.49</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY1:IDELAY_VALUE_INIT">IODELAY1:IDELAY_VALUE_INIT</th>
<th>1.39.47</th>
<th>1.39.46</th>
<th>1.39.45</th>
<th>1.39.44</th>
<th>1.39.43</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-IOB0:OMUX">IOB0:OMUX</th>
<th>0.40.36</th>
</tr>
</thead>
<tbody>
<tr><td>O</td>
<td>0</td>
</tr>
<tr><td>OTHER_O_INV</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</th>
<th>0.41.9</th>
<th>0.41.25</th>
<th>0.40.24</th>
<th>0.41.35</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC</th>
<th>1.40.54</th>
<th>1.40.38</th>
<th>1.41.39</th>
<th>1.40.28</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INIT_LOADCNT">OLOGIC0:INIT_LOADCNT</th>
<th>0.32.29</th>
<th>0.33.23</th>
<th>0.32.19</th>
<th>0.32.13</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INIT_ORANK2_PARTIAL">OLOGIC0:INIT_ORANK2_PARTIAL</th>
<th>0.37.56</th>
<th>0.37.55</th>
<th>0.36.53</th>
<th>0.36.52</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INIT_TRANK1">OLOGIC0:INIT_TRANK1</th>
<th>0.32.48</th>
<th>0.33.42</th>
<th>0.33.37</th>
<th>0.32.33</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</th>
<th>0.36.38</th>
<th>0.33.19</th>
<th>0.33.0</th>
<th>0.32.43</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INIT_LOADCNT">OLOGIC1:INIT_LOADCNT</th>
<th>1.33.34</th>
<th>1.32.40</th>
<th>1.33.44</th>
<th>1.33.50</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INIT_ORANK2_PARTIAL">OLOGIC1:INIT_ORANK2_PARTIAL</th>
<th>1.36.7</th>
<th>1.36.8</th>
<th>1.37.10</th>
<th>1.37.11</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INIT_TRANK1">OLOGIC1:INIT_TRANK1</th>
<th>1.33.30</th>
<th>1.32.26</th>
<th>1.32.21</th>
<th>1.33.15</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC</th>
<th>1.37.25</th>
<th>1.33.20</th>
<th>1.32.63</th>
<th>1.32.44</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-IOB0:PDRIVE">IOB0:PDRIVE</th>
<th>0.41.7</th>
<th>0.40.26</th>
<th>0.41.41</th>
<th>0.41.45</th>
<th>0.40.52</th>
<th>0.40.56</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB1:PDRIVE">IOB1:PDRIVE</th>
<th>1.40.56</th>
<th>1.41.37</th>
<th>1.40.22</th>
<th>1.40.18</th>
<th>1.41.11</th>
<th>1.41.7</th>
</tr>
</thead>
<tbody>
<tr><td>
mixed inversion
</td>
<td>[5]</td>
<td>~[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-IOB0:PULL">IOB0:PULL</th>
<th>0.40.48</th>
<th>0.41.47</th>
<th>0.40.46</th>
</tr>
<tr><th id="tile-virtex6-IO-IOB1:PULL">IOB1:PULL</th>
<th>1.41.15</th>
<th>1.40.16</th>
<th>1.41.17</th>
</tr>
</thead>
<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-IODELAY0:DELAY_SRC">IODELAY0:DELAY_SRC</th>
<th>0.38.42</th>
<th>0.38.41</th>
<th>0.38.44</th>
<th>0.38.50</th>
<th>0.38.49</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY1:DELAY_SRC">IODELAY1:DELAY_SRC</th>
<th>1.39.21</th>
<th>1.39.22</th>
<th>1.39.19</th>
<th>1.39.13</th>
<th>1.39.14</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IO</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>DATAIN</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>CLKIN</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DELAYCHAIN_OSC</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-IODELAY0:DELAY_TYPE">IODELAY0:DELAY_TYPE</th>
<th>0.38.52</th>
<th>0.38.9</th>
<th>0.38.8</th>
<th>0.38.15</th>
<th>0.38.26</th>
</tr>
<tr><th id="tile-virtex6-IO-IODELAY1:DELAY_TYPE">IODELAY1:DELAY_TYPE</th>
<th>1.39.54</th>
<th>1.39.11</th>
<th>1.39.55</th>
<th>1.39.48</th>
<th>1.39.37</th>
</tr>
</thead>
<tbody>
<tr><td>FIXED</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>VARIABLE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VAR_LOADABLE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>VARIABLE_SWAPPED</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IO_VAR_LOADABLE</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC0:CLK_RATIO">OLOGIC0:CLK_RATIO</th>
<th>0.33.44</th>
<th>0.32.44</th>
<th>0.33.45</th>
<th>0.32.46</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:CLK_RATIO">OLOGIC1:CLK_RATIO</th>
<th>1.32.19</th>
<th>1.33.19</th>
<th>1.32.18</th>
<th>1.33.17</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>7_8</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC0:DATA_WIDTH">OLOGIC0:DATA_WIDTH</th>
<th>0.32.53</th>
<th>0.33.52</th>
<th>0.32.51</th>
<th>0.33.54</th>
<th>0.33.51</th>
<th>0.32.52</th>
<th>0.33.50</th>
<th>0.33.53</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:DATA_WIDTH">OLOGIC1:DATA_WIDTH</th>
<th>1.33.10</th>
<th>1.32.11</th>
<th>1.33.12</th>
<th>1.32.9</th>
<th>1.32.12</th>
<th>1.33.11</th>
<th>1.32.13</th>
<th>1.32.10</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>10</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC0:INIT_DLY_CNT">OLOGIC0:INIT_DLY_CNT</th>
<th>0.36.42</th>
<th>0.36.1</th>
<th>0.36.47</th>
<th>0.37.54</th>
<th>0.37.13</th>
<th>0.36.19</th>
<th>0.37.63</th>
<th>0.37.31</th>
<th>0.37.59</th>
<th>0.36.25</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INIT_DLY_CNT">OLOGIC1:INIT_DLY_CNT</th>
<th>1.37.21</th>
<th>1.37.62</th>
<th>1.37.16</th>
<th>1.36.9</th>
<th>1.36.50</th>
<th>1.37.44</th>
<th>1.36.0</th>
<th>1.36.32</th>
<th>1.36.4</th>
<th>1.37.38</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC0:INIT_FIFO_ADDR">OLOGIC0:INIT_FIFO_ADDR</th>
<th>0.36.0</th>
<th>0.36.7</th>
<th>0.37.2</th>
<th>0.36.8</th>
<th>0.37.39</th>
<th>0.36.41</th>
<th>0.37.46</th>
<th>0.36.18</th>
<th>0.36.12</th>
<th>0.37.14</th>
<th>0.37.20</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INIT_FIFO_ADDR">OLOGIC1:INIT_FIFO_ADDR</th>
<th>1.37.63</th>
<th>1.37.56</th>
<th>1.36.61</th>
<th>1.37.55</th>
<th>1.36.24</th>
<th>1.37.22</th>
<th>1.36.17</th>
<th>1.37.45</th>
<th>1.37.51</th>
<th>1.36.49</th>
<th>1.36.43</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC0:INIT_FIFO_RESET">OLOGIC0:INIT_FIFO_RESET</th>
<th>0.36.45</th>
<th>0.36.56</th>
<th>0.37.28</th>
<th>0.36.5</th>
<th>0.36.61</th>
<th>0.37.33</th>
<th>0.37.10</th>
<th>0.36.22</th>
<th>0.37.50</th>
<th>0.36.21</th>
<th>0.36.4</th>
<th>0.37.9</th>
<th>0.36.16</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INIT_FIFO_RESET">OLOGIC1:INIT_FIFO_RESET</th>
<th>1.37.18</th>
<th>1.37.7</th>
<th>1.36.35</th>
<th>1.37.58</th>
<th>1.37.2</th>
<th>1.36.30</th>
<th>1.36.53</th>
<th>1.37.41</th>
<th>1.36.13</th>
<th>1.37.42</th>
<th>1.37.59</th>
<th>1.36.54</th>
<th>1.37.47</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA0">OLOGIC0:INIT_PIPE_DATA0</th>
<th>0.32.2</th>
<th>0.33.15</th>
<th>0.32.5</th>
<th>0.33.17</th>
<th>0.32.23</th>
<th>0.32.28</th>
<th>0.37.1</th>
<th>0.36.11</th>
<th>0.37.3</th>
<th>0.37.17</th>
<th>0.36.26</th>
<th>0.36.29</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:INIT_PIPE_DATA1">OLOGIC0:INIT_PIPE_DATA1</th>
<th>0.33.9</th>
<th>0.33.14</th>
<th>0.33.13</th>
<th>0.33.20</th>
<th>0.32.24</th>
<th>0.33.25</th>
<th>0.37.8</th>
<th>0.36.15</th>
<th>0.37.12</th>
<th>0.37.19</th>
<th>0.37.26</th>
<th>0.37.34</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA0">OLOGIC1:INIT_PIPE_DATA0</th>
<th>1.33.61</th>
<th>1.32.48</th>
<th>1.33.58</th>
<th>1.32.46</th>
<th>1.33.40</th>
<th>1.33.35</th>
<th>1.36.62</th>
<th>1.37.52</th>
<th>1.36.60</th>
<th>1.36.46</th>
<th>1.37.37</th>
<th>1.37.34</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INIT_PIPE_DATA1">OLOGIC1:INIT_PIPE_DATA1</th>
<th>1.32.54</th>
<th>1.32.49</th>
<th>1.32.50</th>
<th>1.32.43</th>
<th>1.33.39</th>
<th>1.32.38</th>
<th>1.36.55</th>
<th>1.37.48</th>
<th>1.36.51</th>
<th>1.36.44</th>
<th>1.36.37</th>
<th>1.36.29</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC0:INTERFACE_TYPE">OLOGIC0:INTERFACE_TYPE</th>
<th>0.36.6</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:INTERFACE_TYPE">OLOGIC1:INTERFACE_TYPE</th>
<th>1.37.57</th>
</tr>
</thead>
<tbody>
<tr><td>DEFAULT</td>
<td>0</td>
</tr>
<tr><td>MEMORY_DDR3</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC0:MISR_CLK_SELECT">OLOGIC0:MISR_CLK_SELECT</th>
<th>0.27.8</th>
<th>0.27.7</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:MISR_CLK_SELECT">OLOGIC1:MISR_CLK_SELECT</th>
<th>1.26.55</th>
<th>1.26.56</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>CLK1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>CLK2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC0:MUX.CLKDIV">OLOGIC0:MUX.CLKDIV</th>
<th>0.34.25</th>
<th>0.34.23</th>
<th>0.34.28</th>
<th>0.35.25</th>
<th>0.35.30</th>
<th>0.35.27</th>
<th>0.34.27</th>
<th>0.34.24</th>
<th>0.35.23</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC0:MUX.CLKDIVB">OLOGIC0:MUX.CLKDIVB</th>
<th>0.34.61</th>
<th>0.34.56</th>
<th>0.35.53</th>
<th>0.35.56</th>
<th>0.35.61</th>
<th>0.35.58</th>
<th>0.34.58</th>
<th>0.34.55</th>
<th>0.35.54</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:MUX.CLKDIV">OLOGIC1:MUX.CLKDIV</th>
<th>1.35.38</th>
<th>1.35.40</th>
<th>1.35.35</th>
<th>1.34.38</th>
<th>1.34.33</th>
<th>1.34.36</th>
<th>1.35.36</th>
<th>1.35.39</th>
<th>1.34.40</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:MUX.CLKDIVB">OLOGIC1:MUX.CLKDIVB</th>
<th>1.35.2</th>
<th>1.35.7</th>
<th>1.34.10</th>
<th>1.34.7</th>
<th>1.34.2</th>
<th>1.34.5</th>
<th>1.35.5</th>
<th>1.35.8</th>
<th>1.34.9</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HCLK8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>RCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>RCLK4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HCLK9</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>RCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>RCLK5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HCLK6</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HCLK10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>RCLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HCLK7</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HCLK11</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>RCLK3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC0:MUX.CLKPERF">OLOGIC0:MUX.CLKPERF</th>
<th>0.36.44</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:MUX.CLKPERF">OLOGIC1:MUX.CLKPERF</th>
<th>1.37.19</th>
</tr>
</thead>
<tbody>
<tr><td>OCLK0</td>
<td>0</td>
</tr>
<tr><td>OCLK1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC0:OMUX">OLOGIC0:OMUX</th>
<th>0.33.57</th>
<th>0.33.58</th>
<th>0.32.25</th>
<th>0.33.26</th>
<th>0.32.58</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:OMUX">OLOGIC1:OMUX</th>
<th>1.32.6</th>
<th>1.32.5</th>
<th>1.33.38</th>
<th>1.32.37</th>
<th>1.33.5</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>D1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SERDES_DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>DDR</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC0:TMUX">OLOGIC0:TMUX</th>
<th>0.36.62</th>
<th>0.37.61</th>
<th>0.36.60</th>
<th>0.36.59</th>
<th>0.36.63</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:TMUX">OLOGIC1:TMUX</th>
<th>1.37.1</th>
<th>1.36.2</th>
<th>1.37.3</th>
<th>1.37.4</th>
<th>1.37.0</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>SERDES_SDR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SERDES_DDR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>FF</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>DDR</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LATCH</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-IO-OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH</th>
<th>0.37.49</th>
</tr>
<tr><th id="tile-virtex6-IO-OLOGIC1:TRISTATE_WIDTH">OLOGIC1:TRISTATE_WIDTH</th>
<th>1.36.14</th>
</tr>
</thead>
<tbody>
<tr><td>1</td>
<td>0</td>
</tr>
<tr><td>4</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-hclk_ioi"><a class="header" href="#tile-hclk_ioi">Tile HCLK_IOI</a></h2>
<p>Cells: 2</p>
<h3 id="bel-hclk_ioi"><a class="header" href="#bel-hclk_ioi">Bel HCLK_IOI</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 HCLK_IOI bel HCLK_IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>BUFR_CKINT0</td><td>input</td><td>TCELL1:IMUX.IMUX4</td></tr>
<tr><td>BUFR_CKINT1</td><td>input</td><td>TCELL0:IMUX.IMUX4</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufr0"><a class="header" href="#bel-bufr0">Bel BUFR0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 HCLK_IOI bel BUFR0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX.IMUX28</td></tr>
<tr><td>CLR</td><td>input</td><td>TCELL1:IMUX.IMUX27</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufr1"><a class="header" href="#bel-bufr1">Bel BUFR1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 HCLK_IOI bel BUFR1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX.IMUX9</td></tr>
<tr><td>CLR</td><td>input</td><td>TCELL0:IMUX.IMUX29</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufio0"><a class="header" href="#bel-bufio0">Bel BUFIO0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 HCLK_IOI bel BUFIO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>DQSMASK</td><td>input</td><td>TCELL0:IMUX.IMUX24</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufio1"><a class="header" href="#bel-bufio1">Bel BUFIO1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 HCLK_IOI bel BUFIO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>DQSMASK</td><td>input</td><td>TCELL0:IMUX.IMUX23</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufio2"><a class="header" href="#bel-bufio2">Bel BUFIO2</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 HCLK_IOI bel BUFIO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>DQSMASK</td><td>input</td><td>TCELL1:IMUX.IMUX24</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufio3"><a class="header" href="#bel-bufio3">Bel BUFIO3</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 HCLK_IOI bel BUFIO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>DQSMASK</td><td>input</td><td>TCELL1:IMUX.IMUX23</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufo0"><a class="header" href="#bel-bufo0">Bel BUFO0</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 HCLK_IOI bel BUFO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-bufo1"><a class="header" href="#bel-bufo1">Bel BUFO1</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 HCLK_IOI bel BUFO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-idelayctrl"><a class="header" href="#bel-idelayctrl">Bel IDELAYCTRL</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 HCLK_IOI bel IDELAYCTRL</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>DNPULSEOUT</td><td>output</td><td>TCELL0:OUT8.TMIN</td></tr>
<tr><td>OUTN1</td><td>output</td><td>TCELL0:OUT7.TMIN</td></tr>
<tr><td>OUTN65</td><td>output</td><td>TCELL0:OUT6.TMIN</td></tr>
<tr><td>RDY</td><td>output</td><td>TCELL1:OUT6.TMIN</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL1:IMUX.IMUX32</td></tr>
<tr><td>UPPULSEOUT</td><td>output</td><td>TCELL0:OUT11.TMIN</td></tr>
</tbody>
</table></div>
<h3 id="bel-dci"><a class="header" href="#bel-dci">Bel DCI</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 HCLK_IOI bel DCI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>DCIDONE</td><td>output</td><td>TCELL1:OUT11.TMIN</td></tr>
<tr><td>INT_DCI_EN</td><td>input</td><td>TCELL0:IMUX.IMUX26</td></tr>
<tr><td>TSTCLK</td><td>input</td><td>TCELL0:IMUX.IMUX27</td></tr>
<tr><td>TSTHLN</td><td>input</td><td>TCELL0:IMUX.IMUX28</td></tr>
<tr><td>TSTHLP</td><td>input</td><td>TCELL1:IMUX.IMUX29</td></tr>
<tr><td>TSTRST</td><td>input</td><td>TCELL1:IMUX.IMUX9</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 HCLK_IOI bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX.IMUX4</td><td>HCLK_IOI.BUFR_CKINT1</td></tr>
<tr><td>TCELL0:IMUX.IMUX9</td><td>BUFR1.CE</td></tr>
<tr><td>TCELL0:IMUX.IMUX23</td><td>BUFIO1.DQSMASK</td></tr>
<tr><td>TCELL0:IMUX.IMUX24</td><td>BUFIO0.DQSMASK</td></tr>
<tr><td>TCELL0:IMUX.IMUX26</td><td>DCI.INT_DCI_EN</td></tr>
<tr><td>TCELL0:IMUX.IMUX27</td><td>DCI.TSTCLK</td></tr>
<tr><td>TCELL0:IMUX.IMUX28</td><td>DCI.TSTHLN</td></tr>
<tr><td>TCELL0:IMUX.IMUX29</td><td>BUFR1.CLR</td></tr>
<tr><td>TCELL0:OUT6.TMIN</td><td>IDELAYCTRL.OUTN65</td></tr>
<tr><td>TCELL0:OUT7.TMIN</td><td>IDELAYCTRL.OUTN1</td></tr>
<tr><td>TCELL0:OUT8.TMIN</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>
<tr><td>TCELL0:OUT11.TMIN</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>
<tr><td>TCELL1:IMUX.IMUX4</td><td>HCLK_IOI.BUFR_CKINT0</td></tr>
<tr><td>TCELL1:IMUX.IMUX9</td><td>DCI.TSTRST</td></tr>
<tr><td>TCELL1:IMUX.IMUX23</td><td>BUFIO3.DQSMASK</td></tr>
<tr><td>TCELL1:IMUX.IMUX24</td><td>BUFIO2.DQSMASK</td></tr>
<tr><td>TCELL1:IMUX.IMUX27</td><td>BUFR0.CLR</td></tr>
<tr><td>TCELL1:IMUX.IMUX28</td><td>BUFR0.CE</td></tr>
<tr><td>TCELL1:IMUX.IMUX29</td><td>DCI.TSTHLP</td></tr>
<tr><td>TCELL1:IMUX.IMUX32</td><td>IDELAYCTRL.RST</td></tr>
<tr><td>TCELL1:OUT6.TMIN</td><td>IDELAYCTRL.RDY</td></tr>
<tr><td>TCELL1:OUT11.TMIN</td><td>DCI.DCIDONE</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>virtex6 HCLK_IOI bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="44">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>16</th>
<th>17</th>
<th>18</th>
<th>19</th>
<th>20</th>
<th>21</th>
<th>22</th>
<th>23</th>
<th>24</th>
<th>25</th>
<th>26</th>
<th>27</th>
<th>28</th>
<th>29</th>
<th>30</th>
<th>31</th>
<th>32</th>
<th>33</th>
<th>34</th>
<th>35</th>
<th>36</th>
<th>37</th>
<th>38</th>
<th>39</th>
<th>40</th>
<th>41</th>
<th>42</th>
<th>43</th>
</tr>
</thead>
<tbody>
<tr><td>31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.31">
<a href="#tile-virtex6-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[0]</a>
</td>
<td title="0.28.31">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:UNUSED.RCLK5">HCLK_IOI:UNUSED.RCLK5</a>
</td>
<td title="0.29.31">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK11">HCLK_IOI:BUF.HCLK11</a>
</td>
<td title="0.30.31">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[14]</a>
</td>
<td title="0.31.31">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[7]</a>
</td>
<td title="0.32.31">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK5">HCLK_IOI:MUX.RCLK5[3]</a>
</td>
<td title="0.33.31">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.36.31">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:DELAY.IOCLK5">HCLK_IOI:DELAY.IOCLK5</a>
</td>
<td title="0.37.31">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.IOCLK5">HCLK_IOI:BUF.IOCLK5</a>
</td>
<td title="0.38.31">
<a href="#tile-virtex6-HCLK_IOI-IDELAYCTRL:RESET_STYLE">IDELAYCTRL:RESET_STYLE[0]</a>
</td>
<td title="0.39.31">
<a href="#tile-virtex6-HCLK_IOI-BUFO1:MUX.I">BUFO1:MUX.I[1]</a>
</td>
<td title="0.40.31">
<a href="#tile-virtex6-HCLK_IOI-DCI:TEST_ENABLE">DCI:TEST_ENABLE[0]</a>
</td>
<td title="0.41.31">
<a href="#tile-virtex6-HCLK_IOI-DCI:QUIET">DCI:QUIET</a>
</td>
<td title="0.42.31">
<a href="#tile-virtex6-HCLK_IOI-DCI:ENABLE">DCI:ENABLE</a>
</td>
<td title="0.43.31">
<a href="#tile-virtex6-HCLK_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[5]</a>
</td>
</tr>
<tr><td>30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.30">
<a href="#tile-virtex6-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[1]</a>
</td>
<td title="0.28.30">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:UNUSED.RCLK4">HCLK_IOI:UNUSED.RCLK4</a>
</td>
<td title="0.29.30">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK10">HCLK_IOI:BUF.HCLK10</a>
</td>
<td title="0.30.30">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[15]</a>
</td>
<td title="0.31.30">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[6]</a>
</td>
<td title="0.32.30">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK5">HCLK_IOI:MUX.RCLK5[1]</a>
</td>
<td title="0.33.30">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.37.30">
<a href="#tile-virtex6-HCLK_IOI-BUFIO1:ENABLE">BUFIO1:ENABLE</a>
</td>
<td title="0.38.30">
<a href="#tile-virtex6-HCLK_IOI-IDELAYCTRL:MODE">IDELAYCTRL:MODE[2]</a>
</td>
<td title="0.39.30">
<a href="#tile-virtex6-HCLK_IOI-BUFO0:MUX.I">BUFO0:MUX.I[1]</a>
</td>
<td title="0.40.30">
<a href="#tile-virtex6-HCLK_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[5]</a>
</td>
<td title="0.41.30">
<a href="#tile-virtex6-HCLK_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[1]</a>
</td>
<td title="0.42.30">
<a href="#tile-virtex6-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[0]</a>
</td>
<td title="0.43.30">
<a href="#tile-virtex6-HCLK_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[4]</a>
</td>
</tr>
<tr><td>29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.29">
<a href="#tile-virtex6-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[2]</a>
</td>
<td title="0.28.29">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:UNUSED.RCLK3">HCLK_IOI:UNUSED.RCLK3</a>
</td>
<td title="0.29.29">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK9">HCLK_IOI:BUF.HCLK9</a>
</td>
<td title="0.30.29">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[13]</a>
</td>
<td title="0.31.29">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[5]</a>
</td>
<td title="0.32.29">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK5">HCLK_IOI:MUX.RCLK5[2]</a>
</td>
<td title="0.33.29">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.36.29">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:DELAY.IOCLK1">HCLK_IOI:DELAY.IOCLK1</a>
</td>
<td title="0.37.29">
<a href="#tile-virtex6-HCLK_IOI-BUFIO1:MUX.I">BUFIO1:MUX.I[0]</a>
</td>
<td title="0.38.29">
<a href="#tile-virtex6-HCLK_IOI-IDELAYCTRL:MODE">IDELAYCTRL:MODE[0]</a>
</td>
<td title="0.39.29">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.VOCLK1">HCLK_IOI:BUF.VOCLK1</a>
</td>
<td title="0.40.29">
<a href="#tile-virtex6-HCLK_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[4]</a>
</td>
<td title="0.41.29">
<a href="#tile-virtex6-HCLK_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[3]</a>
</td>
<td title="0.42.29">
<a href="#tile-virtex6-HCLK_IOI-DCI:DYNAMIC_ENABLE">DCI:DYNAMIC_ENABLE</a>
</td>
<td title="0.43.29">
<a href="#tile-virtex6-HCLK_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[3]</a>
</td>
</tr>
<tr><td>28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.28">
<a href="#tile-virtex6-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[3]</a>
</td>
<td title="0.28.28">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:UNUSED.RCLK2">HCLK_IOI:UNUSED.RCLK2</a>
</td>
<td title="0.29.28">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK8">HCLK_IOI:BUF.HCLK8</a>
</td>
<td title="0.30.28">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[12]</a>
</td>
<td title="0.31.28">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[4]</a>
</td>
<td title="0.32.28">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK4">HCLK_IOI:MUX.RCLK4[3]</a>
</td>
<td title="0.33.28">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.37.28">
<a href="#tile-virtex6-HCLK_IOI-BUFIO0:MUX.I">BUFIO0:MUX.I[0]</a>
</td>
<td title="0.38.28">
<a href="#tile-virtex6-HCLK_IOI-IDELAYCTRL:MODE">IDELAYCTRL:MODE[1]</a>
</td>
<td title="0.39.28">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.VOCLK0">HCLK_IOI:BUF.VOCLK0</a>
</td>
<td title="0.40.28">
<a href="#tile-virtex6-HCLK_IOI-DCI:CASCADE_FROM_BELOW">DCI:CASCADE_FROM_BELOW</a>
</td>
<td title="0.41.28">
<a href="#tile-virtex6-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[16]</a>
</td>
<td title="0.42.28">
<a href="#tile-virtex6-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[1]</a>
</td>
<td title="0.43.28">
<a href="#tile-virtex6-HCLK_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[2]</a>
</td>
</tr>
<tr><td>27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.27">
<a href="#tile-virtex6-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[4]</a>
</td>
<td title="0.28.27">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:UNUSED.RCLK1">HCLK_IOI:UNUSED.RCLK1</a>
</td>
<td title="0.29.27">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK7">HCLK_IOI:BUF.HCLK7</a>
</td>
<td title="0.30.27">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[11]</a>
</td>
<td title="0.31.27">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[3]</a>
</td>
<td title="0.32.27">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK4">HCLK_IOI:MUX.RCLK4[1]</a>
</td>
<td title="0.33.27">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:ENABLE">BUFR1:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.36.27">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:DELAY.IOCLK0">HCLK_IOI:DELAY.IOCLK0</a>
</td>
<td title="0.37.27">
<a href="#tile-virtex6-HCLK_IOI-BUFIO1:DQSMASK_ENABLE">BUFIO1:DQSMASK_ENABLE</a>
</td>
<td>-</td>
<td title="0.39.27">
<a href="#tile-virtex6-HCLK_IOI-BUFO1:MUX.I">BUFO1:MUX.I[3]</a>
</td>
<td title="0.40.27">
<a href="#tile-virtex6-HCLK_IOI-DCI:CASCADE_FROM_ABOVE">DCI:CASCADE_FROM_ABOVE</a>
</td>
<td>-</td>
<td title="0.42.27">
<a href="#tile-virtex6-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[2]</a>
</td>
<td title="0.43.27">
<a href="#tile-virtex6-HCLK_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[1]</a>
</td>
</tr>
<tr><td>26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.26">
<a href="#tile-virtex6-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[5]</a>
</td>
<td title="0.28.26">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:UNUSED.RCLK0">HCLK_IOI:UNUSED.RCLK0</a>
</td>
<td title="0.29.26">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK6">HCLK_IOI:BUF.HCLK6</a>
</td>
<td title="0.30.26">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[10]</a>
</td>
<td title="0.31.26">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[2]</a>
</td>
<td title="0.32.26">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK4">HCLK_IOI:MUX.RCLK4[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.37.26">
<a href="#tile-virtex6-HCLK_IOI-BUFIO0:DQSMASK_ENABLE">BUFIO0:DQSMASK_ENABLE</a>
</td>
<td title="0.38.26">
<a href="#tile-virtex6-HCLK_IOI-IDELAYCTRL:MODE">IDELAYCTRL:MODE[3]</a>
</td>
<td title="0.39.26">
<a href="#tile-virtex6-HCLK_IOI-BUFO1:MUX.I">BUFO1:MUX.I[0]</a>
</td>
<td title="0.40.26">
<a href="#tile-virtex6-HCLK_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[0]</a>
</td>
<td>-</td>
<td title="0.42.26">
<a href="#tile-virtex6-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[3]</a>
</td>
<td title="0.43.26">
<a href="#tile-virtex6-HCLK_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[5]</a>
</td>
</tr>
<tr><td>25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.25">
<a href="#tile-virtex6-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[6]</a>
</td>
<td title="0.28.25">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK5">HCLK_IOI:MUX.RCLK5[0]</a>
</td>
<td title="0.29.25">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK5">HCLK_IOI:BUF.HCLK5</a>
</td>
<td title="0.30.25">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[9]</a>
</td>
<td title="0.31.25">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[1]</a>
</td>
<td title="0.32.25">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK3">HCLK_IOI:MUX.RCLK3[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.36.25">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:DELAY.IOCLK4">HCLK_IOI:DELAY.IOCLK4</a>
</td>
<td title="0.37.25">
<a href="#tile-virtex6-HCLK_IOI-BUFIO0:ENABLE">BUFIO0:ENABLE</a>
</td>
<td>-</td>
<td title="0.39.25">
<a href="#tile-virtex6-HCLK_IOI-BUFO1:MUX.I">BUFO1:MUX.I[2]</a>
</td>
<td title="0.40.25">
<a href="#tile-virtex6-HCLK_IOI-DCI:NREF_TERM_SPLIT">DCI:NREF_TERM_SPLIT[2]</a>
</td>
<td>-</td>
<td title="0.42.25">
<a href="#tile-virtex6-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[4]</a>
</td>
<td title="0.43.25">
<a href="#tile-virtex6-HCLK_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[4]</a>
</td>
</tr>
<tr><td>24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.24">
<a href="#tile-virtex6-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[7]</a>
</td>
<td title="0.28.24">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK4">HCLK_IOI:MUX.RCLK4[0]</a>
</td>
<td title="0.29.24">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK4">HCLK_IOI:BUF.HCLK4</a>
</td>
<td title="0.30.24">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[8]</a>
</td>
<td title="0.31.24">
<a href="#tile-virtex6-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[0]</a>
</td>
<td title="0.32.24">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK3">HCLK_IOI:MUX.RCLK3[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.37.24">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.IOCLK4">HCLK_IOI:BUF.IOCLK4</a>
</td>
<td>-</td>
<td title="0.39.24">
<a href="#tile-virtex6-HCLK_IOI-BUFO0:MUX.I">BUFO0:MUX.I[3]</a>
</td>
<td title="0.40.24">
<a href="#tile-virtex6-HCLK_IOI-DCI:NREF_TERM_SPLIT">DCI:NREF_TERM_SPLIT[1]</a>
</td>
<td title="0.41.24">
<a href="#tile-virtex6-HCLK_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[2]</a>
</td>
<td title="0.42.24">
<a href="#tile-virtex6-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[5]</a>
</td>
<td title="0.43.24">
<a href="#tile-virtex6-HCLK_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[3]</a>
</td>
</tr>
<tr><td>23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.23">
<a href="#tile-virtex6-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[8]</a>
</td>
<td title="0.28.23">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK3">HCLK_IOI:MUX.RCLK3[0]</a>
</td>
<td title="0.29.23">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK3">HCLK_IOI:BUF.HCLK3</a>
</td>
<td title="0.30.23">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[14]</a>
</td>
<td title="0.31.23">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[7]</a>
</td>
<td title="0.32.23">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK3">HCLK_IOI:MUX.RCLK3[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.36.23">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.PERF0">HCLK_IOI:BUF.PERF0</a>
</td>
<td title="0.37.23">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.IOCLK7">HCLK_IOI:BUF.IOCLK7</a>
</td>
<td>-</td>
<td title="0.39.23">
<a href="#tile-virtex6-HCLK_IOI-BUFO0:MUX.I">BUFO0:MUX.I[2]</a>
</td>
<td title="0.40.23">
<a href="#tile-virtex6-HCLK_IOI-DCI:NREF_TERM_SPLIT">DCI:NREF_TERM_SPLIT[0]</a>
</td>
<td title="0.41.23">
<a href="#tile-virtex6-HCLK_IOI-DCI:TEST_ENABLE">DCI:TEST_ENABLE[1]</a>
</td>
<td title="0.42.23">
<a href="#tile-virtex6-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[6]</a>
</td>
<td title="0.43.23">
<a href="#tile-virtex6-HCLK_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[2]</a>
</td>
</tr>
<tr><td>22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.22">
<a href="#tile-virtex6-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[9]</a>
</td>
<td title="0.28.22">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK2">HCLK_IOI:MUX.RCLK2[0]</a>
</td>
<td title="0.29.22">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK2">HCLK_IOI:BUF.HCLK2</a>
</td>
<td title="0.30.22">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[15]</a>
</td>
<td title="0.31.22">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[6]</a>
</td>
<td title="0.32.22">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK2">HCLK_IOI:MUX.RCLK2[3]</a>
</td>
<td title="0.33.22">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:ENABLE">BUFR0:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.36.22">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:DELAY.IOCLK7">HCLK_IOI:DELAY.IOCLK7</a>
</td>
<td title="0.37.22">
<a href="#tile-virtex6-HCLK_IOI-BUFIO3:ENABLE">BUFIO3:ENABLE</a>
</td>
<td title="0.38.22">
<a href="#tile-virtex6-HCLK_IOI-IDELAYCTRL:HIGH_PERFORMANCE_MODE">IDELAYCTRL:HIGH_PERFORMANCE_MODE</a>
</td>
<td title="0.39.22">
<a href="#tile-virtex6-HCLK_IOI-BUFO0:MUX.I">BUFO0:MUX.I[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.42.22">
<a href="#tile-virtex6-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[7]</a>
</td>
<td title="0.43.22">
<a href="#tile-virtex6-HCLK_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[1]</a>
</td>
</tr>
<tr><td>21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.21">
<a href="#tile-virtex6-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[10]</a>
</td>
<td title="0.28.21">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK1">HCLK_IOI:MUX.RCLK1[0]</a>
</td>
<td title="0.29.21">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK1">HCLK_IOI:BUF.HCLK1</a>
</td>
<td title="0.30.21">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[13]</a>
</td>
<td title="0.31.21">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[5]</a>
</td>
<td title="0.32.21">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK2">HCLK_IOI:MUX.RCLK2[1]</a>
</td>
<td title="0.33.21">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.37.21">
<a href="#tile-virtex6-HCLK_IOI-BUFIO3:MUX.I">BUFIO3:MUX.I[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.41.21">
<a href="#tile-virtex6-HCLK_IOI-DCI:PREF_TERM_SPLIT">DCI:PREF_TERM_SPLIT[2]</a>
</td>
<td title="0.42.21">
<a href="#tile-virtex6-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[8]</a>
</td>
<td title="0.43.21">
<a href="#tile-virtex6-HCLK_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[0]</a>
</td>
</tr>
<tr><td>20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.27.20">
<a href="#tile-virtex6-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[11]</a>
</td>
<td title="0.28.20">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK0">HCLK_IOI:MUX.RCLK0[0]</a>
</td>
<td title="0.29.20">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK0">HCLK_IOI:BUF.HCLK0</a>
</td>
<td title="0.30.20">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[12]</a>
</td>
<td title="0.31.20">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[4]</a>
</td>
<td title="0.32.20">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK2">HCLK_IOI:MUX.RCLK2[2]</a>
</td>
<td title="0.33.20">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.36.20">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:DELAY.IOCLK3">HCLK_IOI:DELAY.IOCLK3</a>
</td>
<td title="0.37.20">
<a href="#tile-virtex6-HCLK_IOI-BUFIO2:MUX.I">BUFIO2:MUX.I[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.40.20">
<a href="#tile-virtex6-HCLK_IOI-DCI:NREF_OUTPUT_HALF">DCI:NREF_OUTPUT_HALF[2]</a>
</td>
<td title="0.41.20">
<a href="#tile-virtex6-HCLK_IOI-DCI:PREF_TERM_SPLIT">DCI:PREF_TERM_SPLIT[1]</a>
</td>
<td title="0.42.20">
<a href="#tile-virtex6-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[9]</a>
</td>
<td title="0.43.20">
<a href="#tile-virtex6-HCLK_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[5]</a>
</td>
</tr>
<tr><td>19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.29.19">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.RCLK5">HCLK_IOI:BUF.RCLK5</a>
</td>
<td title="0.30.19">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[11]</a>
</td>
<td title="0.31.19">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[3]</a>
</td>
<td title="0.32.19">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK1">HCLK_IOI:MUX.RCLK1[3]</a>
</td>
<td title="0.33.19">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.37.19">
<a href="#tile-virtex6-HCLK_IOI-BUFIO3:DQSMASK_ENABLE">BUFIO3:DQSMASK_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.40.19">
<a href="#tile-virtex6-HCLK_IOI-DCI:NREF_OUTPUT_HALF">DCI:NREF_OUTPUT_HALF[1]</a>
</td>
<td title="0.41.19">
<a href="#tile-virtex6-HCLK_IOI-DCI:PREF_TERM_SPLIT">DCI:PREF_TERM_SPLIT[0]</a>
</td>
<td title="0.42.19">
<a href="#tile-virtex6-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[10]</a>
</td>
<td title="0.43.19">
<a href="#tile-virtex6-HCLK_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[4]</a>
</td>
</tr>
<tr><td>18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.29.18">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.RCLK4">HCLK_IOI:BUF.RCLK4</a>
</td>
<td title="0.30.18">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[10]</a>
</td>
<td title="0.31.18">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[2]</a>
</td>
<td title="0.32.18">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK1">HCLK_IOI:MUX.RCLK1[1]</a>
</td>
<td title="0.33.18">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.36.18">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:DELAY.IOCLK2">HCLK_IOI:DELAY.IOCLK2</a>
</td>
<td title="0.37.18">
<a href="#tile-virtex6-HCLK_IOI-BUFIO2:DQSMASK_ENABLE">BUFIO2:DQSMASK_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.40.18">
<a href="#tile-virtex6-HCLK_IOI-DCI:NREF_OUTPUT_HALF">DCI:NREF_OUTPUT_HALF[0]</a>
</td>
<td title="0.41.18">
<a href="#tile-virtex6-HCLK_IOI-DCI:PREF_OUTPUT_HALF">DCI:PREF_OUTPUT_HALF[2]</a>
</td>
<td title="0.42.18">
<a href="#tile-virtex6-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[11]</a>
</td>
<td title="0.43.18">
<a href="#tile-virtex6-HCLK_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[3]</a>
</td>
</tr>
<tr><td>17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.29.17">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.RCLK3">HCLK_IOI:BUF.RCLK3</a>
</td>
<td title="0.30.17">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[9]</a>
</td>
<td title="0.31.17">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[1]</a>
</td>
<td title="0.32.17">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK1">HCLK_IOI:MUX.RCLK1[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.37.17">
<a href="#tile-virtex6-HCLK_IOI-BUFIO2:ENABLE">BUFIO2:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.40.17">
<a href="#tile-virtex6-HCLK_IOI-DCI:NREF_OUTPUT">DCI:NREF_OUTPUT[1]</a>
</td>
<td title="0.41.17">
<a href="#tile-virtex6-HCLK_IOI-DCI:PREF_OUTPUT_HALF">DCI:PREF_OUTPUT_HALF[1]</a>
</td>
<td title="0.42.17">
<a href="#tile-virtex6-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[12]</a>
</td>
<td title="0.43.17">
<a href="#tile-virtex6-HCLK_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[2]</a>
</td>
</tr>
<tr><td>16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.29.16">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.RCLK2">HCLK_IOI:BUF.RCLK2</a>
</td>
<td title="0.30.16">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[8]</a>
</td>
<td title="0.31.16">
<a href="#tile-virtex6-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[0]</a>
</td>
<td title="0.32.16">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK0">HCLK_IOI:MUX.RCLK0[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.36.16">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:DELAY.IOCLK6">HCLK_IOI:DELAY.IOCLK6</a>
</td>
<td title="0.37.16">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.IOCLK6">HCLK_IOI:BUF.IOCLK6</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.40.16">
<a href="#tile-virtex6-HCLK_IOI-DCI:NREF_OUTPUT">DCI:NREF_OUTPUT[0]</a>
</td>
<td title="0.41.16">
<a href="#tile-virtex6-HCLK_IOI-DCI:PREF_OUTPUT_HALF">DCI:PREF_OUTPUT_HALF[0]</a>
</td>
<td title="0.42.16">
<a href="#tile-virtex6-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[13]</a>
</td>
<td title="0.43.16">
<a href="#tile-virtex6-HCLK_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[1]</a>
</td>
</tr>
<tr><td>15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.29.15">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.RCLK1">HCLK_IOI:BUF.RCLK1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.32.15">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK0">HCLK_IOI:MUX.RCLK0[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.37.15">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.PERF1">HCLK_IOI:BUF.PERF1</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.40.15">
<a href="#tile-virtex6-HCLK_IOI-DCI:PREF_TERM_VCC">DCI:PREF_TERM_VCC[1]</a>
</td>
<td title="0.41.15">
<a href="#tile-virtex6-HCLK_IOI-DCI:PREF_OUTPUT">DCI:PREF_OUTPUT[1]</a>
</td>
<td title="0.42.15">
<a href="#tile-virtex6-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[14]</a>
</td>
<td title="0.43.15">
<a href="#tile-virtex6-HCLK_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[0]</a>
</td>
</tr>
<tr><td>14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.29.14">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.RCLK0">HCLK_IOI:BUF.RCLK0</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.32.14">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK0">HCLK_IOI:MUX.RCLK0[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.36.14">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.PERF2">HCLK_IOI:BUF.PERF2</a>
</td>
<td title="0.37.14">
<a href="#tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.PERF3">HCLK_IOI:BUF.PERF3</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.40.14">
<a href="#tile-virtex6-HCLK_IOI-DCI:PREF_TERM_VCC">DCI:PREF_TERM_VCC[0]</a>
</td>
<td title="0.41.14">
<a href="#tile-virtex6-HCLK_IOI-DCI:PREF_OUTPUT">DCI:PREF_OUTPUT[0]</a>
</td>
<td title="0.42.14">
<a href="#tile-virtex6-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[15]</a>
</td>
<td title="0.43.14">
<a href="#tile-virtex6-HCLK_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[0]</a>
</td>
</tr>
<tr><td>13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-HCLK_IOI-BUFIO0:DQSMASK_ENABLE">BUFIO0:DQSMASK_ENABLE</th>
<th>0.37.26</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-BUFIO0:ENABLE">BUFIO0:ENABLE</th>
<th>0.37.25</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-BUFIO1:DQSMASK_ENABLE">BUFIO1:DQSMASK_ENABLE</th>
<th>0.37.27</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-BUFIO1:ENABLE">BUFIO1:ENABLE</th>
<th>0.37.30</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-BUFIO2:DQSMASK_ENABLE">BUFIO2:DQSMASK_ENABLE</th>
<th>0.37.18</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-BUFIO2:ENABLE">BUFIO2:ENABLE</th>
<th>0.37.17</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-BUFIO3:DQSMASK_ENABLE">BUFIO3:DQSMASK_ENABLE</th>
<th>0.37.19</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-BUFIO3:ENABLE">BUFIO3:ENABLE</th>
<th>0.37.22</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-BUFR0:ENABLE">BUFR0:ENABLE</th>
<th>0.33.22</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-BUFR1:ENABLE">BUFR1:ENABLE</th>
<th>0.33.27</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-DCI:CASCADE_FROM_ABOVE">DCI:CASCADE_FROM_ABOVE</th>
<th>0.40.27</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-DCI:CASCADE_FROM_BELOW">DCI:CASCADE_FROM_BELOW</th>
<th>0.40.28</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-DCI:DYNAMIC_ENABLE">DCI:DYNAMIC_ENABLE</th>
<th>0.42.29</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-DCI:ENABLE">DCI:ENABLE</th>
<th>0.42.31</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-DCI:QUIET">DCI:QUIET</th>
<th>0.41.31</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK0">HCLK_IOI:BUF.HCLK0</th>
<th>0.29.20</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK1">HCLK_IOI:BUF.HCLK1</th>
<th>0.29.21</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK10">HCLK_IOI:BUF.HCLK10</th>
<th>0.29.30</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK11">HCLK_IOI:BUF.HCLK11</th>
<th>0.29.31</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK2">HCLK_IOI:BUF.HCLK2</th>
<th>0.29.22</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK3">HCLK_IOI:BUF.HCLK3</th>
<th>0.29.23</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK4">HCLK_IOI:BUF.HCLK4</th>
<th>0.29.24</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK5">HCLK_IOI:BUF.HCLK5</th>
<th>0.29.25</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK6">HCLK_IOI:BUF.HCLK6</th>
<th>0.29.26</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK7">HCLK_IOI:BUF.HCLK7</th>
<th>0.29.27</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK8">HCLK_IOI:BUF.HCLK8</th>
<th>0.29.28</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.HCLK9">HCLK_IOI:BUF.HCLK9</th>
<th>0.29.29</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.IOCLK4">HCLK_IOI:BUF.IOCLK4</th>
<th>0.37.24</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.IOCLK5">HCLK_IOI:BUF.IOCLK5</th>
<th>0.37.31</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.IOCLK6">HCLK_IOI:BUF.IOCLK6</th>
<th>0.37.16</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.IOCLK7">HCLK_IOI:BUF.IOCLK7</th>
<th>0.37.23</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.PERF0">HCLK_IOI:BUF.PERF0</th>
<th>0.36.23</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.PERF1">HCLK_IOI:BUF.PERF1</th>
<th>0.37.15</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.PERF2">HCLK_IOI:BUF.PERF2</th>
<th>0.36.14</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.PERF3">HCLK_IOI:BUF.PERF3</th>
<th>0.37.14</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.RCLK0">HCLK_IOI:BUF.RCLK0</th>
<th>0.29.14</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.RCLK1">HCLK_IOI:BUF.RCLK1</th>
<th>0.29.15</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.RCLK2">HCLK_IOI:BUF.RCLK2</th>
<th>0.29.16</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.RCLK3">HCLK_IOI:BUF.RCLK3</th>
<th>0.29.17</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.RCLK4">HCLK_IOI:BUF.RCLK4</th>
<th>0.29.18</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.RCLK5">HCLK_IOI:BUF.RCLK5</th>
<th>0.29.19</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.VOCLK0">HCLK_IOI:BUF.VOCLK0</th>
<th>0.39.28</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:BUF.VOCLK1">HCLK_IOI:BUF.VOCLK1</th>
<th>0.39.29</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:DELAY.IOCLK0">HCLK_IOI:DELAY.IOCLK0</th>
<th>0.36.27</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:DELAY.IOCLK1">HCLK_IOI:DELAY.IOCLK1</th>
<th>0.36.29</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:DELAY.IOCLK2">HCLK_IOI:DELAY.IOCLK2</th>
<th>0.36.18</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:DELAY.IOCLK3">HCLK_IOI:DELAY.IOCLK3</th>
<th>0.36.20</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:DELAY.IOCLK4">HCLK_IOI:DELAY.IOCLK4</th>
<th>0.36.25</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:DELAY.IOCLK5">HCLK_IOI:DELAY.IOCLK5</th>
<th>0.36.31</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:DELAY.IOCLK6">HCLK_IOI:DELAY.IOCLK6</th>
<th>0.36.16</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:DELAY.IOCLK7">HCLK_IOI:DELAY.IOCLK7</th>
<th>0.36.22</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:UNUSED.RCLK0">HCLK_IOI:UNUSED.RCLK0</th>
<th>0.28.26</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:UNUSED.RCLK1">HCLK_IOI:UNUSED.RCLK1</th>
<th>0.28.27</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:UNUSED.RCLK2">HCLK_IOI:UNUSED.RCLK2</th>
<th>0.28.28</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:UNUSED.RCLK3">HCLK_IOI:UNUSED.RCLK3</th>
<th>0.28.29</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:UNUSED.RCLK4">HCLK_IOI:UNUSED.RCLK4</th>
<th>0.28.30</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:UNUSED.RCLK5">HCLK_IOI:UNUSED.RCLK5</th>
<th>0.28.31</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-IDELAYCTRL:HIGH_PERFORMANCE_MODE">IDELAYCTRL:HIGH_PERFORMANCE_MODE</th>
<th>0.38.22</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-HCLK_IOI-BUFIO0:MUX.I">BUFIO0:MUX.I</th>
<th>0.37.28</th>
</tr>
</thead>
<tbody>
<tr><td>CCIO</td>
<td>0</td>
</tr>
<tr><td>PERF1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-HCLK_IOI-BUFIO1:MUX.I">BUFIO1:MUX.I</th>
<th>0.37.29</th>
</tr>
</thead>
<tbody>
<tr><td>CCIO</td>
<td>0</td>
</tr>
<tr><td>PERF0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-HCLK_IOI-BUFIO2:MUX.I">BUFIO2:MUX.I</th>
<th>0.37.20</th>
</tr>
</thead>
<tbody>
<tr><td>CCIO</td>
<td>0</td>
</tr>
<tr><td>PERF3</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-HCLK_IOI-BUFIO3:MUX.I">BUFIO3:MUX.I</th>
<th>0.37.21</th>
</tr>
</thead>
<tbody>
<tr><td>CCIO</td>
<td>0</td>
</tr>
<tr><td>PERF2</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-HCLK_IOI-BUFO0:MUX.I">BUFO0:MUX.I</th>
<th>0.39.24</th>
<th>0.39.23</th>
<th>0.39.30</th>
<th>0.39.22</th>
</tr>
</thead>
<tbody>
<tr><td>VOCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>VOCLK0_S</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>VOCLK0_N</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-HCLK_IOI-BUFO1:MUX.I">BUFO1:MUX.I</th>
<th>0.39.27</th>
<th>0.39.25</th>
<th>0.39.31</th>
<th>0.39.26</th>
</tr>
</thead>
<tbody>
<tr><td>VOCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>VOCLK1_S</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>VOCLK1_N</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-HCLK_IOI-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE</th>
<th>0.33.20</th>
<th>0.33.19</th>
<th>0.33.18</th>
<th>0.33.21</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE</th>
<th>0.33.30</th>
<th>0.33.29</th>
<th>0.33.28</th>
<th>0.33.31</th>
</tr>
</thead>
<tbody>
<tr><td>BYPASS</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>6</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>7</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>8</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I</th>
<th>0.30.22</th>
<th>0.30.23</th>
<th>0.30.21</th>
<th>0.30.20</th>
<th>0.30.19</th>
<th>0.30.18</th>
<th>0.30.17</th>
<th>0.30.16</th>
<th>0.31.23</th>
<th>0.31.22</th>
<th>0.31.21</th>
<th>0.31.20</th>
<th>0.31.19</th>
<th>0.31.18</th>
<th>0.31.17</th>
<th>0.31.16</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I</th>
<th>0.30.30</th>
<th>0.30.31</th>
<th>0.30.29</th>
<th>0.30.28</th>
<th>0.30.27</th>
<th>0.30.26</th>
<th>0.30.25</th>
<th>0.30.24</th>
<th>0.31.31</th>
<th>0.31.30</th>
<th>0.31.29</th>
<th>0.31.28</th>
<th>0.31.27</th>
<th>0.31.26</th>
<th>0.31.25</th>
<th>0.31.24</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>BUFIO0_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>BUFIO1_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>BUFIO2_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>BUFIO3_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MGT0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MGT1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MGT2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MGT3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MGT4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MGT5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MGT6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MGT7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MGT8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>MGT9</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>CKINT0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>CKINT1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-HCLK_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT</th>
<th>0.43.20</th>
<th>0.43.19</th>
<th>0.43.18</th>
<th>0.43.17</th>
<th>0.43.16</th>
<th>0.43.15</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT</th>
<th>0.43.26</th>
<th>0.43.25</th>
<th>0.43.24</th>
<th>0.43.23</th>
<th>0.43.22</th>
<th>0.43.21</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC</th>
<th>0.43.31</th>
<th>0.43.30</th>
<th>0.43.29</th>
<th>0.43.28</th>
<th>0.43.27</th>
<th>0.43.14</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-HCLK_IOI-DCI:NREF_OUTPUT">DCI:NREF_OUTPUT</th>
<th>0.40.17</th>
<th>0.40.16</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-DCI:PREF_OUTPUT">DCI:PREF_OUTPUT</th>
<th>0.41.15</th>
<th>0.41.14</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-DCI:PREF_TERM_VCC">DCI:PREF_TERM_VCC</th>
<th>0.40.15</th>
<th>0.40.14</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-DCI:TEST_ENABLE">DCI:TEST_ENABLE</th>
<th>0.41.23</th>
<th>0.40.31</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-HCLK_IOI-DCI:NREF_OUTPUT_HALF">DCI:NREF_OUTPUT_HALF</th>
<th>0.40.20</th>
<th>0.40.19</th>
<th>0.40.18</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-DCI:NREF_TERM_SPLIT">DCI:NREF_TERM_SPLIT</th>
<th>0.40.25</th>
<th>0.40.24</th>
<th>0.40.23</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-DCI:PREF_OUTPUT_HALF">DCI:PREF_OUTPUT_HALF</th>
<th>0.41.18</th>
<th>0.41.17</th>
<th>0.41.16</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-DCI:PREF_TERM_SPLIT">DCI:PREF_TERM_SPLIT</th>
<th>0.41.21</th>
<th>0.41.20</th>
<th>0.41.19</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK0">HCLK_IOI:MUX.RCLK0</th>
<th>0.32.16</th>
<th>0.32.14</th>
<th>0.32.15</th>
<th>0.28.20</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK1">HCLK_IOI:MUX.RCLK1</th>
<th>0.32.19</th>
<th>0.32.17</th>
<th>0.32.18</th>
<th>0.28.21</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK2">HCLK_IOI:MUX.RCLK2</th>
<th>0.32.22</th>
<th>0.32.20</th>
<th>0.32.21</th>
<th>0.28.22</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK3">HCLK_IOI:MUX.RCLK3</th>
<th>0.32.25</th>
<th>0.32.23</th>
<th>0.32.24</th>
<th>0.28.23</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK4">HCLK_IOI:MUX.RCLK4</th>
<th>0.32.28</th>
<th>0.32.26</th>
<th>0.32.27</th>
<th>0.28.24</th>
</tr>
<tr><th id="tile-virtex6-HCLK_IOI-HCLK_IOI:MUX.RCLK5">HCLK_IOI:MUX.RCLK5</th>
<th>0.32.31</th>
<th>0.32.29</th>
<th>0.32.30</th>
<th>0.28.25</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>VRCLK0_N</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VRCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>VRCLK1_N</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VRCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>VRCLK0_S</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VRCLK1_S</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-HCLK_IOI-IDELAYCTRL:MODE">IDELAYCTRL:MODE</th>
<th>0.38.26</th>
<th>0.38.30</th>
<th>0.38.28</th>
<th>0.38.29</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>DEFAULT</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>FULL_0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>FULL_1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK</th>
<th>0.27.20</th>
<th>0.27.21</th>
<th>0.27.22</th>
<th>0.27.23</th>
<th>0.27.24</th>
<th>0.27.25</th>
<th>0.27.26</th>
<th>0.27.27</th>
<th>0.27.28</th>
<th>0.27.29</th>
<th>0.27.30</th>
<th>0.27.31</th>
</tr>
</thead>
<tbody>
<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK7</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK9</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK10</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HCLK11</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-HCLK_IOI-IDELAYCTRL:RESET_STYLE">IDELAYCTRL:RESET_STYLE</th>
<th>0.38.31</th>
</tr>
</thead>
<tbody>
<tr><td>V5</td>
<td>0</td>
</tr>
<tr><td>V4</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-HCLK_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF</th>
<th>0.40.30</th>
<th>0.40.29</th>
<th>0.41.29</th>
<th>0.41.24</th>
<th>0.41.30</th>
<th>0.40.26</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>600</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>750</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>900</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1100</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>1250</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-virtex6-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS</th>
<th>0.41.28</th>
<th>0.42.14</th>
<th>0.42.15</th>
<th>0.42.16</th>
<th>0.42.17</th>
<th>0.42.18</th>
<th>0.42.19</th>
<th>0.42.20</th>
<th>0.42.21</th>
<th>0.42.22</th>
<th>0.42.23</th>
<th>0.42.24</th>
<th>0.42.25</th>
<th>0.42.26</th>
<th>0.42.27</th>
<th>0.42.28</th>
<th>0.42.30</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[16]</td>
<td>[15]</td>
<td>[14]</td>
<td>[13]</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<h2 id="tables"><a class="header" href="#tables">Tables</a></h2>
<div class="table-wrapper"><table>
<thead>
<tr><th rowspan="2">Device</th>
<th colspan="5">IODELAY:DEFAULT_IDELAY_VALUE</th>
</tr>
<tr>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>
</thead>
<tbody>
<tr><td>xc6vlx760</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>xc6vlx760l</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>xc6vlx75t</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>xc6vlx75tl</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>xc6vcx75t</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>xc6vlx130t</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>xq6vlx130t</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>xc6vlx130tl</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>xq6vlx130tl</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>xc6vcx130t</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>xc6vlx195t</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>xc6vlx195tl</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>xc6vcx195t</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>xc6vlx240t</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>xq6vlx240t</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>xc6vlx240tl</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>xq6vlx240tl</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>xc6vcx240t</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>xc6vlx365t</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>xc6vlx365tl</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>xc6vlx550t</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>xq6vlx550t</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>xc6vlx550tl</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>xq6vlx550tl</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>xc6vsx315t</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>xq6vsx315t</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>xc6vsx315tl</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>xq6vsx315tl</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>xc6vsx475t</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>xq6vsx475t</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>xc6vsx475tl</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>xq6vsx475tl</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>xc6vhx250t</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>xc6vhx255t</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>xc6vhx380t</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>xc6vhx565t</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="6">IOSTD:PDRIVE</th>
<th colspan="6">IOSTD:NDRIVE</th>
</tr>
<tr>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>
</thead>
<tbody>
<tr><td>BLVDS_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_II</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_III</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_III_18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_III_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_III_DCI_18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_18</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_II_DCI</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_II_DCI_18</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_II_T_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_I_12</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_I_18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS12.2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS12.4</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS12.6</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS12.8</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS15.12</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS15.16</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.4</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.8</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS18.12</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS18.16</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS18.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS18.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS18.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS18.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS25.12</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.16</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS25.24</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS25.4</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS25.6</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS25.8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVPECL_25</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL15</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SSTL15_DCI</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SSTL15_T_DCI</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SSTL18_I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_II</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>SSTL18_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SSTL2_I</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>SSTL2_II</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>SSTL2_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>VR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="5">IOSTD:PSLEW</th>
<th colspan="5">IOSTD:NSLEW</th>
</tr>
<tr>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>
</thead>
<tbody>
<tr><td>BLVDS_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HSLVDCI_15</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HSLVDCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HSLVDCI_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HSTL_I</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HSTL_II</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_III</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HSTL_III_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HSTL_III_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_III_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HSTL_II_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>HSTL_II_DCI</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HSTL_II_DCI_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HSTL_II_T_DCI</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HSTL_I_12</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_I_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>HSTL_I_DCI</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS12.2.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS12.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS12.4.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS12.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS12.6.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS12.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS12.8.FAST</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS12.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.12.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS15.16.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.2.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.2.SLOW</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.4.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS15.6.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS15.8.FAST</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS15.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS18.12.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS18.16.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.2.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.4.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS18.6.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.8.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS18.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.12.FAST</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.12.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS25.16.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.16.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.2.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.2.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.24.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.24.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS25.4.FAST</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.4.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.6.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.6.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVCMOS25.8.FAST</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVCMOS25.8.SLOW</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVDCI_15</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVDCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVDCI_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVDCI_DV2_15</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVDCI_DV2_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>LVDCI_DV2_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVPECL_25</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL15</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SSTL15_DCI</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>SSTL15_T_DCI</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>SSTL18_I</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>SSTL18_II</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>SSTL18_II_DCI</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>SSTL18_II_T_DCI</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>SSTL18_I_DCI</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>SSTL2_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>SSTL2_II</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>SSTL2_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>VR</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="4">IOSTD:OUTPUT_MISC</th>
</tr>
<tr>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>
</thead>
<tbody>
<tr><td>BLVDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSLVDCI_15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSLVDCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSLVDCI_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_II</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_III</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_III_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_III_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_III_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_I_12</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_I_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS12</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS15</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVCMOS25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDCI_15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDCI_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDCI_DV2_15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDCI_DV2_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDCI_DV2_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVPECL_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL15_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL15_T_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_II</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL2_I</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL2_II</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL2_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="9">IOSTD:LVDS_T</th>
<th colspan="9">IOSTD:LVDS_C</th>
</tr>
<tr>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>
</thead>
<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OUTPUT_HT_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>OUTPUT_LVDSEXT_25</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>OUTPUT_LVDS_25</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>OUTPUT_RSDS_25</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TERM_DYNAMIC_HT_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TERM_DYNAMIC_LVDSEXT_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TERM_DYNAMIC_LVDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TERM_DYNAMIC_RSDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TERM_HT_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TERM_LVDSEXT_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TERM_LVDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TERM_RSDS_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="17">IOSTD:LVDSBIAS</th>
</tr>
<tr>
<th>[16]</th>
<th>[15]</th>
<th>[14]</th>
<th>[13]</th>
<th>[12]</th>
<th>[11]</th>
<th>[10]</th>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>
</thead>
<tbody>
<tr><td>HT_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVDSEXT_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>LVDS_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>RSDS_25</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="2">IOSTD:DCI:PREF_OUTPUT</th>
<th colspan="2">IOSTD:DCI:NREF_OUTPUT</th>
</tr>
<tr>
<th>[1]</th>
<th>[0]</th>
<th>[1]</th>
<th>[0]</th>
</tr>
</thead>
<tbody>
<tr><td>HSLVDCI_15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSLVDCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSLVDCI_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDCI_15</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>LVDCI_25</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="3">IOSTD:DCI:PREF_OUTPUT_HALF</th>
<th colspan="3">IOSTD:DCI:NREF_OUTPUT_HALF</th>
</tr>
<tr>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>
</thead>
<tbody>
<tr><td>LVDCI_DV2_15</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVDCI_DV2_18</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>LVDCI_DV2_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="2">IOSTD:DCI:PREF_TERM_VCC</th>
<th colspan="6">IOSTD:DCI:PMASK_TERM_VCC</th>
</tr>
<tr>
<th>[1]</th>
<th>[0]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>
</thead>
<tbody>
<tr><td>HSTL_III_DCI</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_III_DCI_18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="3">IOSTD:DCI:PREF_TERM_SPLIT</th>
<th colspan="3">IOSTD:DCI:NREF_TERM_SPLIT</th>
<th colspan="6">IOSTD:DCI:PMASK_TERM_SPLIT</th>
<th colspan="6">IOSTD:DCI:NMASK_TERM_SPLIT</th>
</tr>
<tr>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>
</thead>
<tbody>
<tr><td>HSTL_II_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_II_T_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>HSTL_I_DCI_18</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL15_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL15_T_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_II_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL18_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL2_II_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL2_II_T_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>SSTL2_I_DCI</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex6/clock/pmviob.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../virtex6/center.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex6/clock/pmviob.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../virtex6/center.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
