TI ARM Assembler PC v20.2.2 Mon Feb  8 16:19:20 2021

Copyright (c) 1996-2018 Texas Instruments Incorporated
../l2p1.asm                                                          PAGE    1

       1 00000000                   .text
       2                            .align 2
       3                            .global main
       4                    
       5 00000000 20000000  MemAddr1 .field 0x20000000
       6 00000004 20000004  MemAddr2 .field 0x20000004
       7                    
       8 00000008           main:
       9 00000008 300CF85F          LDR R3, MemAddr1; R3 is pointing to the the address 0x20000000 ; [KEEP 32-BIT INS]
      10 0000000c 400CF85F          LDR R4, MemAddr2; R4 is pointing to the the address 0x20000004 ; [KEEP 32-BIT INS]
      11                    ;part a
      12 00000010 457FF44F          MOV R5, #0FF00h; R5 = FF00 ; [KEEP 32-BIT INS]
      13 00000014 601D              STR R5, [R3]; R3 = R5 ; [ORIG 16-BIT INS]
      14 00000016 25FFF240          MOV R5, #02FFh; R5 = 02FF ; [KEEP 32-BIT INS]
      15 0000001a 6025              STR R5, [R4]; R4 = R5 ; [ORIG 16-BIT INS]
      16                    
      17 0000001c 681E              LDR R6, [R3]; R6 = R3 ; [ORIG 16-BIT INS]
      18 0000001e 6827              LDR R7, [R4]; R7 = R4 ; [ORIG 16-BIT INS]
      19                    
      20                    ;part b
      21 00000020 0807EB16          ADDS R8, R6, R7; R8 = R6 + R7 ; [KEEP 32-BIT INS]
      22 00000024 457FF44F          MOV R5, #0FF00h; R5 = FF00 ; [KEEP 32-BIT INS]
      23 00000028 75F0F6C4          MOVT R5, #4FF0h; R5 = 4FF0FF0 ; [KEEP 32-BIT INS]
      24 0000002c 601D              STR R5, [R3]; R3 = R5 ; [ORIG 16-BIT INS]
      25 0000002e 25FFF240          MOV R5, #02FFh; R5 = 02FF ; [KEEP 32-BIT INS]
      26 00000032 75FFF6C4          MOVT R5, #4FFFh; R5 = 4FFF02FF ; [KEEP 32-BIT INS]
      27 00000036 6025              STR R5, [R4]; R4 = R5 ; [ORIG 16-BIT INS]
      28                    
      29 00000038 681E              LDR R6, [R3]; R6 = R3 ; [ORIG 16-BIT INS]
      30 0000003a 6827              LDR R7, [R4]; R7 = R4 ; [ORIG 16-BIT INS]
      31                    
      32 0000003c 0807EB16          ADDS R8, R6, R7; R8 = R6 + R7 ; [KEEP 32-BIT INS]
      33                    
      34                            ;forever loop
      35 00000040 E7FE              B $ ; [ORIG 16-BIT INS]
      36                            .end

--------------------------
Thumb2 Statistics
--------------------------
Number of Thumb2 ins converted to Thumb = 0 (0%)
Number of Thumb ins in input = 9 (47%)
Number of Thumb2 ins encoded as Thumb2 = 10 (100%)
Number of Thumb2 ins converted to 2 OPND Thumb = 0


No Assembly Errors, No Assembly Warnings
