module maq_m(input maq_m_clock,
input maq_m_reset,
input maq_m_enable1hz,
input maq_m_incrementa_minuto,
output logic [3:0] maq_m_bcd_m_lsd,
output logic [2:0] maq_m_bcd_m_msd,
output logic maq_m_incrementa_hora);

	always @(posedge maq_m_clock)
	begin
		
		maq_m_incrementa_hora <=1'b0;
		
		if(!maq_m_reset)
		begin
			maq_m_bcd_m_lsd <= 1'b0;
			maq_m_bcd_m_msd <= 1'b0;
		end
		else
		begin
			
			if(maq_m_enable1hz)
			begin
				
				if(maq_m_incrementa_minuto)
				begin
				
					if(maq_m_bcd_m_lsd == 4'd9)
					begin
					
						if(maq_m_bcd_m_msd == 3'd5)
						begin
							maq_m_bcd_m_lsd <= 4'd0;
							maq_m_bcd_m_msd <= 3'd0;
							maq_m_incrementa_hora <= 1'b1;
						end
						
						else
						begin
							maq_m_bcd_m_lsd <= 4'd0;
							maq_m_bcd_m_msd <= maq_m_bcd_m_msd + 3'd1;
						end
					end
					
					else
					begin
						maq_m_bcd_m_lsd <= maq_m_bcd_m_lsd + 4'd1;	
					end
				end
			end
		end
		
	end

endmodule 