0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/chris/Master/DCD/MagLev/lab4_MagLev_Aitor_post_implementacionzip/lab4_MagLev_copia2.sim/sim_1/synth/timing/xsim/tb_top_controller_time_synth.v,1705941706,verilog,,,,Bloq_Register;Bloq_Register__parameterized1;Bloq_Register__parameterized5;Top_controller;clk_wiz;clk_wiz_clk_wiz;controller_delta_adc;glbl,,,../../../../../lab4_MagLev_copia2.gen/sources_1/ip/clk_wiz,,,,,
C:/Users/chris/Master/DCD/MagLev/lab4_MagLev_Aitor_post_implementacionzip/lab4_MagLev_copia2.srcs/sim_1/new/tb_top_controller.vhd,1705941262,vhdl2008,,,,tb_top_controller,,,,,,,,
