$date
	Sun Oct 23 00:54:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1000006
b11010 &
b11010 %
1$
b11010 !
1"
#1000007
0"
#1000010
b1101 &
b1101 %
#1000014
b101000 &
b101000 %
#1000018
b10100 &
b10100 %
#1000022
b1010 &
b1010 %
#1000026
b101 &
b101 %
#1000030
b10000 &
b10000 %
#1000034
b1000 &
b1000 %
#1000038
b100 &
b100 %
#1000042
b10 &
b10 %
#1000046
b1 &
1#
b1 %
#1000050
b0 &
b0 %
0#
0$
#1991663
b11110 !
1"
#1991666
b11110 &
b11110 %
1$
#1991667
0"
#1991670
b1111 &
b1111 %
#1991674
b101110 &
b101110 %
#1991678
b10111 &
b10111 %
#1991682
b1000110 &
b1000110 %
#1991686
b100011 &
b100011 %
#1991690
b1101010 &
b1101010 %
#1991694
b110101 &
b110101 %
#1991698
b10100000 &
b10100000 %
#1991702
b1010000 &
b1010000 %
#1991706
b101000 &
b101000 %
#1991710
b10100 &
b10100 %
#1991714
b1010 &
b1010 %
#1991718
b101 &
b101 %
#1991722
b10000 &
b10000 %
#1991726
b1000 &
b1000 %
#1991730
b100 &
b100 %
#1991734
b10 &
b10 %
#1991738
b1 &
b1 %
1#
#1991742
b0 &
0#
b0 %
0$
#3007211
b100 !
1"
#3007214
b100 &
b100 %
1$
#3007215
0"
#3007218
b10 &
b10 %
#3007222
b1 &
1#
b1 %
#3007226
b0 &
b0 %
0#
0$
#4500012
