{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 30 18:53:36 2017 " "Info: Processing started: Tue May 30 18:53:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ov7670_top -c ov7670_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ov7670_top -c ov7670_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk100 " "Info: Assuming node \"clk100\" is an undefined clock" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "OV7670_PCLK " "Info: Assuming node \"OV7670_PCLK\" is an undefined clock" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OV7670_PCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk25 " "Info: Detected ripple clock \"clk25\" as buffer" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 107 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk50 " "Info: Detected ripple clock \"clk50\" as buffer" {  } { { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk100 memory ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0 register ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[30\] 100.88 MHz 9.913 ns Internal " "Info: Clock \"clk100\" has Internal fmax of 100.88 MHz between source memory \"ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[30\]\" (period= 9.913 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.600 ns + Longest memory register " "Info: + Longest memory to register delay is 9.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X37_Y18 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y18; Fanout = 16; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a5 2 MEM M4K_X37_Y18 2 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X37_Y18; Fanout = 2; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a5 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 134 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.614 ns) 5.814 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~1 3 COMB LCCOMB_X38_Y18_N20 1 " "Info: 3: + IC(1.439 ns) + CELL(0.614 ns) = 5.814 ns; Loc. = LCCOMB_X38_Y18_N20; Fanout = 1; COMB Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a5 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~1 } "NODE_NAME" } } { "ov7670_registers.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_registers.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 6.558 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~4 4 COMB LCCOMB_X38_Y18_N18 4 " "Info: 4: + IC(0.374 ns) + CELL(0.370 ns) = 6.558 ns; Loc. = LCCOMB_X38_Y18_N18; Fanout = 4; COMB Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~1 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 } "NODE_NAME" } } { "ov7670_registers.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_registers.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.202 ns) 7.150 ns ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|busy_sr\[0\]~129 5 COMB LCCOMB_X38_Y18_N0 4 " "Info: 5: + IC(0.390 ns) + CELL(0.202 ns) = 7.150 ns; Loc. = LCCOMB_X38_Y18_N0; Fanout = 4; COMB Node = 'ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|busy_sr\[0\]~129'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~129 } "NODE_NAME" } } { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 7.728 ns ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|busy_sr\[28\]~130 6 COMB LCCOMB_X38_Y18_N6 61 " "Info: 6: + IC(0.372 ns) + CELL(0.206 ns) = 7.728 ns; Loc. = LCCOMB_X38_Y18_N6; Fanout = 61; COMB Node = 'ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|busy_sr\[28\]~130'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~129 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[28]~130 } "NODE_NAME" } } { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.855 ns) 9.600 ns ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[30\] 7 REG LCFF_X35_Y18_N17 1 " "Info: 7: + IC(1.017 ns) + CELL(0.855 ns) = 9.600 ns; Loc. = LCFF_X35_Y18_N17; Fanout = 1; REG Node = 'ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[30\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[28]~130 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[30] } "NODE_NAME" } } { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.008 ns ( 62.58 % ) " "Info: Total cell delay = 6.008 ns ( 62.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.592 ns ( 37.42 % ) " "Info: Total interconnect delay = 3.592 ns ( 37.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a5 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~1 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~129 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[28]~130 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[30] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.600 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a5 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~1 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 {} ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~129 {} ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[28]~130 {} ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[30] {} } { 0.000ns 0.000ns 1.439ns 0.374ns 0.390ns 0.372ns 1.017ns } { 0.000ns 3.761ns 0.614ns 0.370ns 0.202ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.093 ns - Smallest " "Info: - Smallest clock skew is -0.093 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 destination 5.488 ns + Shortest register " "Info: + Shortest clock path from clock \"clk100\" to destination register is 5.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns clk50 2 REG LCFF_X1_Y25_N1 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y25_N1; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.000 ns) 3.405 ns clk50~clkctrl 3 COMB CLKCTRL_G2 115 " "Info: 3: + IC(0.813 ns) + CELL(0.000 ns) = 3.405 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'clk50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.666 ns) 5.488 ns ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[30\] 4 REG LCFF_X35_Y18_N17 1 " "Info: 4: + IC(1.417 ns) + CELL(0.666 ns) = 5.488 ns; Loc. = LCFF_X35_Y18_N17; Fanout = 1; REG Node = 'ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\|data_sr\[30\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { clk50~clkctrl ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[30] } "NODE_NAME" } } { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 49.85 % ) " "Info: Total cell delay = 2.736 ns ( 49.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.752 ns ( 50.15 % ) " "Info: Total interconnect delay = 2.752 ns ( 50.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.488 ns" { clk100 clk50 clk50~clkctrl ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[30] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.488 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[30] {} } { 0.000ns 0.000ns 0.522ns 0.813ns 1.417ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 source 5.581 ns - Longest memory " "Info: - Longest clock path from clock \"clk100\" to source memory is 5.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns clk50 2 REG LCFF_X1_Y25_N1 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y25_N1; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.000 ns) 3.405 ns clk50~clkctrl 3 COMB CLKCTRL_G2 115 " "Info: 3: + IC(0.813 ns) + CELL(0.000 ns) = 3.405 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'clk50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.835 ns) 5.581 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X37_Y18 16 " "Info: 4: + IC(1.341 ns) + CELL(0.835 ns) = 5.581 ns; Loc. = M4K_X37_Y18; Fanout = 16; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.905 ns ( 52.05 % ) " "Info: Total cell delay = 2.905 ns ( 52.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.676 ns ( 47.95 % ) " "Info: Total interconnect delay = 2.676 ns ( 47.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { clk100 clk50 clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.522ns 0.813ns 1.341ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.488 ns" { clk100 clk50 clk50~clkctrl ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[30] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.488 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[30] {} } { 0.000ns 0.000ns 0.522ns 0.813ns 1.417ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { clk100 clk50 clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.522ns 0.813ns 1.341ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "i2c_sender.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/i2c_sender.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a5 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~1 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~129 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[28]~130 ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[30] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.600 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a5 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~1 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 {} ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0]~129 {} ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[28]~130 {} ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[30] {} } { 0.000ns 0.000ns 1.439ns 0.374ns 0.390ns 0.372ns 1.017ns } { 0.000ns 3.761ns 0.614ns 0.370ns 0.202ns 0.206ns 0.855ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.488 ns" { clk100 clk50 clk50~clkctrl ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[30] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.488 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[30] {} } { 0.000ns 0.000ns 0.522ns 0.813ns 1.417ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { clk100 clk50 clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.522ns 0.813ns 1.341ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "OV7670_PCLK register memory ov7670_capture:capture\|address\[13\] frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a50~portb_we_reg 163.03 MHz Internal " "Info: Clock \"OV7670_PCLK\" Internal fmax is restricted to 163.03 MHz between source register \"ov7670_capture:capture\|address\[13\]\" and destination memory \"frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a50~portb_we_reg\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.513 ns + Longest register memory " "Info: + Longest register to memory delay is 5.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ov7670_capture:capture\|address\[13\] 1 REG LCFF_X63_Y43_N27 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y43_N27; Fanout = 16; REG Node = 'ov7670_capture:capture\|address\[13\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ov7670_capture:capture|address[13] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.615 ns) 1.405 ns frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|decode_9oa:decode4\|w_anode894w\[3\] 2 COMB LCCOMB_X63_Y43_N24 13 " "Info: 2: + IC(0.790 ns) + CELL(0.615 ns) = 1.405 ns; Loc. = LCCOMB_X63_Y43_N24; Fanout = 13; COMB Node = 'frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|decode_9oa:decode4\|w_anode894w\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { ov7670_capture:capture|address[13] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|decode_9oa:decode4|w_anode894w[3] } "NODE_NAME" } } { "db/decode_9oa.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/decode_9oa.tdf" 36 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.720 ns) + CELL(0.388 ns) 5.513 ns frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a50~portb_we_reg 3 MEM M4K_X84_Y27 0 " "Info: 3: + IC(3.720 ns) + CELL(0.388 ns) = 5.513 ns; Loc. = M4K_X84_Y27; Fanout = 0; MEM Node = 'frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a50~portb_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|decode_9oa:decode4|w_anode894w[3] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a50~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 1655 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.003 ns ( 18.19 % ) " "Info: Total cell delay = 1.003 ns ( 18.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.510 ns ( 81.81 % ) " "Info: Total interconnect delay = 4.510 ns ( 81.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { ov7670_capture:capture|address[13] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|decode_9oa:decode4|w_anode894w[3] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a50~portb_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { ov7670_capture:capture|address[13] {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|decode_9oa:decode4|w_anode894w[3] {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a50~portb_we_reg {} } { 0.000ns 0.790ns 3.720ns } { 0.000ns 0.615ns 0.388ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.989 ns - Smallest " "Info: - Smallest clock skew is 1.989 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OV7670_PCLK destination 5.616 ns + Shortest memory " "Info: + Shortest clock path from clock \"OV7670_PCLK\" to destination memory is 5.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_PCLK 1 CLK PIN_A18 1618 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A18; Fanout = 1618; CLK Node = 'OV7670_PCLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PCLK } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.804 ns) + CELL(0.878 ns) 5.616 ns frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a50~portb_we_reg 2 MEM M4K_X84_Y27 0 " "Info: 2: + IC(3.804 ns) + CELL(0.878 ns) = 5.616 ns; Loc. = M4K_X84_Y27; Fanout = 0; MEM Node = 'frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a50~portb_we_reg'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.682 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a50~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 1655 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.812 ns ( 32.26 % ) " "Info: Total cell delay = 1.812 ns ( 32.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.804 ns ( 67.74 % ) " "Info: Total interconnect delay = 3.804 ns ( 67.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.616 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a50~portb_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.616 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a50~portb_we_reg {} } { 0.000ns 0.000ns 3.804ns } { 0.000ns 0.934ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OV7670_PCLK source 3.627 ns - Longest register " "Info: - Longest clock path from clock \"OV7670_PCLK\" to source register is 3.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_PCLK 1 CLK PIN_A18 1618 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A18; Fanout = 1618; CLK Node = 'OV7670_PCLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PCLK } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.027 ns) + CELL(0.666 ns) 3.627 ns ov7670_capture:capture\|address\[13\] 2 REG LCFF_X63_Y43_N27 16 " "Info: 2: + IC(2.027 ns) + CELL(0.666 ns) = 3.627 ns; Loc. = LCFF_X63_Y43_N27; Fanout = 16; REG Node = 'ov7670_capture:capture\|address\[13\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { OV7670_PCLK ov7670_capture:capture|address[13] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 44.11 % ) " "Info: Total cell delay = 1.600 ns ( 44.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.027 ns ( 55.89 % ) " "Info: Total interconnect delay = 2.027 ns ( 55.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { OV7670_PCLK ov7670_capture:capture|address[13] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.627 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|address[13] {} } { 0.000ns 0.000ns 2.027ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.616 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a50~portb_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.616 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a50~portb_we_reg {} } { 0.000ns 0.000ns 3.804ns } { 0.000ns 0.934ns 0.878ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { OV7670_PCLK ov7670_capture:capture|address[13] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.627 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|address[13] {} } { 0.000ns 0.000ns 2.027ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 1655 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.513 ns" { ov7670_capture:capture|address[13] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|decode_9oa:decode4|w_anode894w[3] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a50~portb_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.513 ns" { ov7670_capture:capture|address[13] {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|decode_9oa:decode4|w_anode894w[3] {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a50~portb_we_reg {} } { 0.000ns 0.790ns 3.720ns } { 0.000ns 0.615ns 0.388ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.616 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a50~portb_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.616 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a50~portb_we_reg {} } { 0.000ns 0.000ns 3.804ns } { 0.000ns 0.934ns 0.878ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.627 ns" { OV7670_PCLK ov7670_capture:capture|address[13] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.627 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|address[13] {} } { 0.000ns 0.000ns 2.027ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a50~portb_we_reg } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a50~portb_we_reg {} } {  } {  } "" } } { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 1655 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "OV7670_PCLK 68 " "Warning: Circuit may not operate. Detected 68 non-operational path(s) clocked by clock \"OV7670_PCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ov7670_capture:capture\|address\[12\] frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a111~portb_address_reg11 OV7670_PCLK 795 ps " "Info: Found hold time violation between source  pin or register \"ov7670_capture:capture\|address\[12\]\" and destination pin or register \"frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a111~portb_address_reg11\" for clock \"OV7670_PCLK\" (Hold time is 795 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.323 ns + Largest " "Info: + Largest clock skew is 2.323 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OV7670_PCLK destination 5.712 ns + Longest memory " "Info: + Longest clock path from clock \"OV7670_PCLK\" to destination memory is 5.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_PCLK 1 CLK PIN_A18 1618 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A18; Fanout = 1618; CLK Node = 'OV7670_PCLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PCLK } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.878 ns) 5.712 ns frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a111~portb_address_reg11 2 MEM M4K_X64_Y48 0 " "Info: 2: + IC(3.900 ns) + CELL(0.878 ns) = 5.712 ns; Loc. = M4K_X64_Y48; Fanout = 0; MEM Node = 'frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a111~portb_address_reg11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.778 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a111~portb_address_reg11 } "NODE_NAME" } } { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 3607 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.812 ns ( 31.72 % ) " "Info: Total cell delay = 1.812 ns ( 31.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 68.28 % ) " "Info: Total interconnect delay = 3.900 ns ( 68.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.712 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a111~portb_address_reg11 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.712 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a111~portb_address_reg11 {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 0.934ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OV7670_PCLK source 3.389 ns - Shortest register " "Info: - Shortest clock path from clock \"OV7670_PCLK\" to source register is 3.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_PCLK 1 CLK PIN_A18 1618 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A18; Fanout = 1618; CLK Node = 'OV7670_PCLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PCLK } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.789 ns) + CELL(0.666 ns) 3.389 ns ov7670_capture:capture\|address\[12\] 2 REG LCFF_X63_Y48_N13 104 " "Info: 2: + IC(1.789 ns) + CELL(0.666 ns) = 3.389 ns; Loc. = LCFF_X63_Y48_N13; Fanout = 104; REG Node = 'ov7670_capture:capture\|address\[12\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { OV7670_PCLK ov7670_capture:capture|address[12] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 47.21 % ) " "Info: Total cell delay = 1.600 ns ( 47.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.789 ns ( 52.79 % ) " "Info: Total interconnect delay = 1.789 ns ( 52.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.389 ns" { OV7670_PCLK ov7670_capture:capture|address[12] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.389 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|address[12] {} } { 0.000ns 0.000ns 1.789ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.712 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a111~portb_address_reg11 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.712 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a111~portb_address_reg11 {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 0.934ns 0.878ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.389 ns" { OV7670_PCLK ov7670_capture:capture|address[12] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.389 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|address[12] {} } { 0.000ns 0.000ns 1.789ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.491 ns - Shortest register memory " "Info: - Shortest register to memory delay is 1.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ov7670_capture:capture\|address\[12\] 1 REG LCFF_X63_Y48_N13 104 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y48_N13; Fanout = 104; REG Node = 'ov7670_capture:capture\|address\[12\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ov7670_capture:capture|address[12] } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.176 ns) 1.491 ns frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a111~portb_address_reg11 2 MEM M4K_X64_Y48 0 " "Info: 2: + IC(1.315 ns) + CELL(0.176 ns) = 1.491 ns; Loc. = M4K_X64_Y48; Fanout = 0; MEM Node = 'frame_buffer:fb\|altsyncram:altsyncram_component\|altsyncram_cmk1:auto_generated\|altsyncram_nhs1:altsyncram1\|ram_block2a111~portb_address_reg11'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { ov7670_capture:capture|address[12] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a111~portb_address_reg11 } "NODE_NAME" } } { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 3607 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.176 ns ( 11.80 % ) " "Info: Total cell delay = 0.176 ns ( 11.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.315 ns ( 88.20 % ) " "Info: Total interconnect delay = 1.315 ns ( 88.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { ov7670_capture:capture|address[12] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a111~portb_address_reg11 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.491 ns" { ov7670_capture:capture|address[12] {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a111~portb_address_reg11 {} } { 0.000ns 1.315ns } { 0.000ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_nhs1.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_nhs1.tdf" 3607 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.712 ns" { OV7670_PCLK frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a111~portb_address_reg11 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.712 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a111~portb_address_reg11 {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 0.934ns 0.878ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.389 ns" { OV7670_PCLK ov7670_capture:capture|address[12] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.389 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|address[12] {} } { 0.000ns 0.000ns 1.789ns } { 0.000ns 0.934ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { ov7670_capture:capture|address[12] frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a111~portb_address_reg11 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.491 ns" { ov7670_capture:capture|address[12] {} frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_cmk1:auto_generated|altsyncram_nhs1:altsyncram1|ram_block2a111~portb_address_reg11 {} } { 0.000ns 1.315ns } { 0.000ns 0.176ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ov7670_capture:capture\|we OV7670_VSYNC OV7670_PCLK 5.017 ns register " "Info: tsu for register \"ov7670_capture:capture\|we\" (data pin = \"OV7670_VSYNC\", clock pin = \"OV7670_PCLK\") is 5.017 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.683 ns + Longest pin register " "Info: + Longest pin to register delay is 8.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_VSYNC 1 PIN PIN_B18 58 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_B18; Fanout = 58; PIN Node = 'OV7670_VSYNC'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_VSYNC } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.894 ns) + CELL(0.855 ns) 8.683 ns ov7670_capture:capture\|we 2 REG LCFF_X63_Y43_N25 8 " "Info: 2: + IC(6.894 ns) + CELL(0.855 ns) = 8.683 ns; Loc. = LCFF_X63_Y43_N25; Fanout = 8; REG Node = 'ov7670_capture:capture\|we'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.749 ns" { OV7670_VSYNC ov7670_capture:capture|we } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.789 ns ( 20.60 % ) " "Info: Total cell delay = 1.789 ns ( 20.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.894 ns ( 79.40 % ) " "Info: Total interconnect delay = 6.894 ns ( 79.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.683 ns" { OV7670_VSYNC ov7670_capture:capture|we } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.683 ns" { OV7670_VSYNC {} OV7670_VSYNC~combout {} ov7670_capture:capture|we {} } { 0.000ns 0.000ns 6.894ns } { 0.000ns 0.934ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OV7670_PCLK destination 3.626 ns - Shortest register " "Info: - Shortest clock path from clock \"OV7670_PCLK\" to destination register is 3.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns OV7670_PCLK 1 CLK PIN_A18 1618 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_A18; Fanout = 1618; CLK Node = 'OV7670_PCLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OV7670_PCLK } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(0.666 ns) 3.626 ns ov7670_capture:capture\|we 2 REG LCFF_X63_Y43_N25 8 " "Info: 2: + IC(2.026 ns) + CELL(0.666 ns) = 3.626 ns; Loc. = LCFF_X63_Y43_N25; Fanout = 8; REG Node = 'ov7670_capture:capture\|we'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { OV7670_PCLK ov7670_capture:capture|we } "NODE_NAME" } } { "ov7670_capture.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_capture.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 44.13 % ) " "Info: Total cell delay = 1.600 ns ( 44.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.026 ns ( 55.87 % ) " "Info: Total interconnect delay = 2.026 ns ( 55.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.626 ns" { OV7670_PCLK ov7670_capture:capture|we } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.626 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|we {} } { 0.000ns 0.000ns 2.026ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.683 ns" { OV7670_VSYNC ov7670_capture:capture|we } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.683 ns" { OV7670_VSYNC {} OV7670_VSYNC~combout {} ov7670_capture:capture|we {} } { 0.000ns 0.000ns 6.894ns } { 0.000ns 0.934ns 0.855ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.626 ns" { OV7670_PCLK ov7670_capture:capture|we } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.626 ns" { OV7670_PCLK {} OV7670_PCLK~combout {} ov7670_capture:capture|we {} } { 0.000ns 0.000ns 2.026ns } { 0.000ns 0.934ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk100 LED\[0\] ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0 20.624 ns memory " "Info: tco from clock \"clk100\" to destination pin \"LED\[0\]\" through memory \"ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0\" is 20.624 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 source 5.581 ns + Longest memory " "Info: + Longest clock path from clock \"clk100\" to source memory is 5.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns clk50 2 REG LCFF_X1_Y25_N1 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y25_N1; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.000 ns) 3.405 ns clk50~clkctrl 3 COMB CLKCTRL_G2 115 " "Info: 3: + IC(0.813 ns) + CELL(0.000 ns) = 3.405 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'clk50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.835 ns) 5.581 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X37_Y18 16 " "Info: 4: + IC(1.341 ns) + CELL(0.835 ns) = 5.581 ns; Loc. = M4K_X37_Y18; Fanout = 16; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.905 ns ( 52.05 % ) " "Info: Total cell delay = 2.905 ns ( 52.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.676 ns ( 47.95 % ) " "Info: Total interconnect delay = 2.676 ns ( 47.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { clk100 clk50 clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.522ns 0.813ns 1.341ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.783 ns + Longest memory pin " "Info: + Longest memory to pin delay is 14.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X37_Y18 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y18; Fanout = 16; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a5 2 MEM M4K_X37_Y18 2 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X37_Y18; Fanout = 2; MEM Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_aov:auto_generated\|ram_block1a5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a5 } "NODE_NAME" } } { "db/altsyncram_aov.tdf" "" { Text "D:/code/vhdl/red_packet_robot/camera/db/altsyncram_aov.tdf" 134 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.614 ns) 5.814 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~1 3 COMB LCCOMB_X38_Y18_N20 1 " "Info: 3: + IC(1.439 ns) + CELL(0.614 ns) = 5.814 ns; Loc. = LCCOMB_X38_Y18_N20; Fanout = 1; COMB Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a5 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~1 } "NODE_NAME" } } { "ov7670_registers.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_registers.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 6.558 ns ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~4 4 COMB LCCOMB_X38_Y18_N18 4 " "Info: 4: + IC(0.374 ns) + CELL(0.370 ns) = 6.558 ns; Loc. = LCCOMB_X38_Y18_N18; Fanout = 4; COMB Node = 'ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\|Equal0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~1 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 } "NODE_NAME" } } { "ov7670_registers.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_registers.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.009 ns) + CELL(3.216 ns) 14.783 ns LED\[0\] 5 PIN PIN_AC7 0 " "Info: 5: + IC(5.009 ns) + CELL(3.216 ns) = 14.783 ns; Loc. = PIN_AC7; Fanout = 0; PIN Node = 'LED\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.225 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 LED[0] } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.961 ns ( 53.85 % ) " "Info: Total cell delay = 7.961 ns ( 53.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.822 ns ( 46.15 % ) " "Info: Total interconnect delay = 6.822 ns ( 46.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.783 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a5 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~1 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 LED[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.783 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a5 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~1 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 {} LED[0] {} } { 0.000ns 0.000ns 1.439ns 0.374ns 5.009ns } { 0.000ns 3.761ns 0.614ns 0.370ns 3.216ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { clk100 clk50 clk50~clkctrl ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.522ns 0.813ns 1.341ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.835ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.783 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a5 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~1 ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 LED[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.783 ns" { ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a0~porta_address_reg0 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_aov:auto_generated|ram_block1a5 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~1 {} ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers|Equal0~4 {} LED[0] {} } { 0.000ns 0.000ns 1.439ns 0.374ns 5.009ns } { 0.000ns 3.761ns 0.614ns 0.370ns 3.216ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "debounce:btn_debounce\|c\[22\] btn clk100 -2.781 ns register " "Info: th for register \"debounce:btn_debounce\|c\[22\]\" (data pin = \"btn\", clock pin = \"clk100\") is -2.781 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100 destination 5.458 ns + Longest register " "Info: + Longest clock path from clock \"clk100\" to destination register is 5.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk100 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.970 ns) 2.592 ns clk50 2 REG LCFF_X1_Y25_N1 3 " "Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y25_N1; Fanout = 3; REG Node = 'clk50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk100 clk50 } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.000 ns) 3.405 ns clk50~clkctrl 3 COMB CLKCTRL_G2 115 " "Info: 3: + IC(0.813 ns) + CELL(0.000 ns) = 3.405 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'clk50~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { clk50 clk50~clkctrl } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.666 ns) 5.458 ns debounce:btn_debounce\|c\[22\] 4 REG LCFF_X25_Y13_N21 3 " "Info: 4: + IC(1.387 ns) + CELL(0.666 ns) = 5.458 ns; Loc. = LCFF_X25_Y13_N21; Fanout = 3; REG Node = 'debounce:btn_debounce\|c\[22\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { clk50~clkctrl debounce:btn_debounce|c[22] } "NODE_NAME" } } { "debounce.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/debounce.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 50.13 % ) " "Info: Total cell delay = 2.736 ns ( 50.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.722 ns ( 49.87 % ) " "Info: Total interconnect delay = 2.722 ns ( 49.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { clk100 clk50 clk50~clkctrl debounce:btn_debounce|c[22] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.458 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} debounce:btn_debounce|c[22] {} } { 0.000ns 0.000ns 0.522ns 0.813ns 1.387ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "debounce.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/debounce.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.545 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns btn 1 PIN PIN_AF4 25 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AF4; Fanout = 25; PIN Node = 'btn'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn } "NODE_NAME" } } { "ov7670_top.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/ov7670_top.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.941 ns) + CELL(0.660 ns) 8.545 ns debounce:btn_debounce\|c\[22\] 2 REG LCFF_X25_Y13_N21 3 " "Info: 2: + IC(6.941 ns) + CELL(0.660 ns) = 8.545 ns; Loc. = LCFF_X25_Y13_N21; Fanout = 3; REG Node = 'debounce:btn_debounce\|c\[22\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.601 ns" { btn debounce:btn_debounce|c[22] } "NODE_NAME" } } { "debounce.vhd" "" { Text "D:/code/vhdl/red_packet_robot/camera/debounce.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.604 ns ( 18.77 % ) " "Info: Total cell delay = 1.604 ns ( 18.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.941 ns ( 81.23 % ) " "Info: Total interconnect delay = 6.941 ns ( 81.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.545 ns" { btn debounce:btn_debounce|c[22] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.545 ns" { btn {} btn~combout {} debounce:btn_debounce|c[22] {} } { 0.000ns 0.000ns 6.941ns } { 0.000ns 0.944ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.458 ns" { clk100 clk50 clk50~clkctrl debounce:btn_debounce|c[22] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.458 ns" { clk100 {} clk100~combout {} clk50 {} clk50~clkctrl {} debounce:btn_debounce|c[22] {} } { 0.000ns 0.000ns 0.522ns 0.813ns 1.387ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.545 ns" { btn debounce:btn_debounce|c[22] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.545 ns" { btn {} btn~combout {} debounce:btn_debounce|c[22] {} } { 0.000ns 0.000ns 6.941ns } { 0.000ns 0.944ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 18:53:37 2017 " "Info: Processing ended: Tue May 30 18:53:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
