Figure 46-3 shows an arithmetic logic unit. It con-
sists of arithmetic logic circuitry and an accumulator 
register. All data to the accumulator and the ALU are 
sent via the data register. The accumulator register 
can be incremented (increased by one), decremented 