Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:03 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][10]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][10]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][11]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][11]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][12]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][12]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][13]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][13]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][14]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][14]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][15]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][15]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][16]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][16]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][17]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][17]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][18]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][18]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][18]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][19]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][19]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][19]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    




