$comment
	File created using the following command:
		vcd file mux4bits21.msim.vcd -direction
$end
$date
	Sun Nov 12 19:45:43 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mux4bits21_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # S0 $end
$var wire 1 $ Z [3] $end
$var wire 1 % Z [2] $end
$var wire 1 & Z [1] $end
$var wire 1 ' Z [0] $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / Z[3]~output_o $end
$var wire 1 0 Z[2]~output_o $end
$var wire 1 1 Z[1]~output_o $end
$var wire 1 2 Z[0]~output_o $end
$var wire 1 3 B[3]~input_o $end
$var wire 1 4 A[3]~input_o $end
$var wire 1 5 S0~input_o $end
$var wire 1 6 inst3|inst3~0_combout $end
$var wire 1 7 B[2]~input_o $end
$var wire 1 8 A[2]~input_o $end
$var wire 1 9 inst2|inst3~0_combout $end
$var wire 1 : B[1]~input_o $end
$var wire 1 ; A[1]~input_o $end
$var wire 1 < inst1|inst3~0_combout $end
$var wire 1 = B[0]~input_o $end
$var wire 1 > A[0]~input_o $end
$var wire 1 ? inst|inst3~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 !
b0 "
1#
0'
0&
0%
0$
x(
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
14
15
06
07
18
09
0:
1;
0<
0=
1>
0?
$end
#1000000
