[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=q1
[Library]
q1=.\q1\q1.lib
[$LibMap$]
q1=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
[Files]
/MainComponent.vhd=-1
/NBitAdder.vhd=-1
/OutputGenerator.vhd=-1
/CheckEvenOnes.vhd=-1
/FullAdder.vhd=-1
[Files.Data]
.\src\MainComponent.vhd=VHDL Source Code
.\src\NBitAdder.vhd=VHDL Source Code
.\src\OutputGenerator.vhd=VHDL Source Code
.\src\CheckEvenOnes.vhd=VHDL Source Code
.\src\FullAdder.vhd=VHDL Source Code
[HierarchyViewer]
HierarchyInformation=binarycalculator|Behavioral|0
ShowHide=ShowTopLevel
Selected=
