module tb_LFSR(

    );
    
    reg clk, rst;
    wire sout;
    
    LFSR U0 (clk, rst, sout);
    
    initial begin
    clk=1'b0;
    forever #10 clk=~clk;
    end
    
    initial begin
    rst=1'b0;
    #15 rst=1'b1;
    #300 $finish;
    end
    
endmodule
