// Seed: 2395564594
module module_0 ();
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wire id_6,
    input wire id_7
);
  logic [7:0] id_9;
  assign id_9[-1] = -1;
  module_0 modCall_1 ();
  wire  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ;
endmodule
