// Seed: 4222696477
module module_0 (
    output wand id_0,
    input wor id_1,
    input wire id_2,
    input wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    output wand id_6
);
  wire id_8;
  assign id_6 = id_2;
  wire id_9;
  tri id_10, id_11;
  assign id_10 = id_10 == 1;
  integer id_12 (
      .id_0(id_1),
      .id_1(),
      .id_2(1),
      .id_3(id_1),
      .id_4(),
      .id_5(id_1),
      .id_6(id_0#(.id_7(1)))
  );
  assign id_10 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output supply1 id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    output wand id_9,
    input wire id_10
    , id_14,
    input logic id_11,
    output logic id_12
);
  initial begin
    id_12 <= (id_11);
  end
  module_0(
      id_2, id_10, id_6, id_7, id_5, id_8, id_9
  );
endmodule
