--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Softwares\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
1 -n 3 -fastpaths -xml KGP_RISC.twx KGP_RISC.ncd -o KGP_RISC.twr KGP_RISC.pcf
-ucf timing.ucf

Design file:              KGP_RISC.ncd
Physical constraint file: KGP_RISC.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 40268715 paths analyzed, 3758 endpoints analyzed, 2346 failing endpoints
 2346 timing errors detected. (2346 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.066ns.
--------------------------------------------------------------------------------

Paths for end point Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X1Y15.ADDRARDADDRL13), 8563 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      12.455ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.043ns (0.818 - 0.861)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADO2         Trcko_DOA             2.454   Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y64.B2             net (fanout=1)        1.288   Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<2>
    SLICE_X65Y64.B              Tilo                  0.124   Data/reg_store/Mmux_rt_out_1011
                                                              Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X65Y59.A4             net (fanout=257)      1.126   Data/instruction<16>
    SLICE_X65Y59.A              Tilo                  0.124   Data/reg_store/registers_0<868>
                                                              Data/reg_store/Mmux_rt_out_882
    SLICE_X67Y63.C1             net (fanout=1)        1.006   Data/reg_store/Mmux_rt_out_882
    SLICE_X67Y63.CMUX           Tilo                  0.543   Data/reg_store/Mmux_rt_out_727
                                                              Data/reg_store/Mmux_rt_out_327
                                                              Data/reg_store/Mmux_rt_out_2_f7_26
    SLICE_X72Y74.B5             net (fanout=7)        1.106   Data/rtOut<5>
    SLICE_X72Y74.COUT           Topcyb                0.674   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
                                                              Data/alu/n0038<5>1
                                                              Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
    SLICE_X72Y75.CIN            net (fanout=1)        0.009   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
    SLICE_X72Y75.BMUX           Tcinb                 0.513   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<11>
                                                              Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<11>
    SLICE_X71Y74.B5             net (fanout=3)        0.856   Data/alu/muxOut[31]_GND_8_o_add_3_OUT<9>
    SLICE_X71Y74.B              Tilo                  0.124   Data/reg_store/Mmux_muxOut[4]_registers[31][31]_wide_mux_33_OUT_954
                                                              Data/alu/Mmux_result322_SW1
    SLICE_X69Y72.A1             net (fanout=1)        0.962   N401
    SLICE_X69Y72.A              Tilo                  0.124   Data/alu/Mmux_result111
                                                              Data/alu/Mmux_result323
    RAMB36_X1Y15.ADDRARDADDRL13 net (fanout=6)        0.856   Data/result<9>
    RAMB36_X1Y15.CLKARDCLKL     Trcck_ADDRA           0.566   Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                            12.455ns (5.246ns logic, 7.209ns route)
                                                              (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      12.455ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.043ns (0.818 - 0.861)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADO3         Trcko_DOA             2.454   Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y64.B3             net (fanout=1)        1.150   Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<3>
    SLICE_X65Y64.BMUX           Tilo                  0.360   Data/reg_store/Mmux_rt_out_1011
                                                              Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X65Y59.A6             net (fanout=257)      1.028   Data/instruction<17>
    SLICE_X65Y59.A              Tilo                  0.124   Data/reg_store/registers_0<868>
                                                              Data/reg_store/Mmux_rt_out_882
    SLICE_X67Y63.C1             net (fanout=1)        1.006   Data/reg_store/Mmux_rt_out_882
    SLICE_X67Y63.CMUX           Tilo                  0.543   Data/reg_store/Mmux_rt_out_727
                                                              Data/reg_store/Mmux_rt_out_327
                                                              Data/reg_store/Mmux_rt_out_2_f7_26
    SLICE_X72Y74.B5             net (fanout=7)        1.106   Data/rtOut<5>
    SLICE_X72Y74.COUT           Topcyb                0.674   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
                                                              Data/alu/n0038<5>1
                                                              Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
    SLICE_X72Y75.CIN            net (fanout=1)        0.009   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
    SLICE_X72Y75.BMUX           Tcinb                 0.513   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<11>
                                                              Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<11>
    SLICE_X71Y74.B5             net (fanout=3)        0.856   Data/alu/muxOut[31]_GND_8_o_add_3_OUT<9>
    SLICE_X71Y74.B              Tilo                  0.124   Data/reg_store/Mmux_muxOut[4]_registers[31][31]_wide_mux_33_OUT_954
                                                              Data/alu/Mmux_result322_SW1
    SLICE_X69Y72.A1             net (fanout=1)        0.962   N401
    SLICE_X69Y72.A              Tilo                  0.124   Data/alu/Mmux_result111
                                                              Data/alu/Mmux_result323
    RAMB36_X1Y15.ADDRARDADDRL13 net (fanout=6)        0.856   Data/result<9>
    RAMB36_X1Y15.CLKARDCLKL     Trcck_ADDRA           0.566   Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                            12.455ns (5.482ns logic, 6.973ns route)
                                                              (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      12.263ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.043ns (0.818 - 0.861)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADO3         Trcko_DOA             2.454   Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y64.B3             net (fanout=1)        1.150   Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<3>
    SLICE_X65Y64.BMUX           Tilo                  0.360   Data/reg_store/Mmux_rt_out_1011
                                                              Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X63Y60.D6             net (fanout=257)      1.015   Data/instruction<17>
    SLICE_X63Y60.D              Tilo                  0.124   Data/reg_store/registers_0<267>
                                                              Data/reg_store/Mmux_rt_out_989
    SLICE_X64Y63.D3             net (fanout=1)        0.805   Data/reg_store/Mmux_rt_out_989
    SLICE_X64Y63.CMUX           Topdc                 0.536   Data/reg_store/Mmux_rt_out_729
                                                              Data/reg_store/Mmux_rt_out_429
                                                              Data/reg_store/Mmux_rt_out_2_f7_28
    SLICE_X72Y74.D5             net (fanout=7)        1.284   Data/rtOut<7>
    SLICE_X72Y74.COUT           Topcyd                0.525   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
                                                              Data/alu/n0038<7>1
                                                              Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
    SLICE_X72Y75.CIN            net (fanout=1)        0.009   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
    SLICE_X72Y75.BMUX           Tcinb                 0.513   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<11>
                                                              Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<11>
    SLICE_X71Y74.B5             net (fanout=3)        0.856   Data/alu/muxOut[31]_GND_8_o_add_3_OUT<9>
    SLICE_X71Y74.B              Tilo                  0.124   Data/reg_store/Mmux_muxOut[4]_registers[31][31]_wide_mux_33_OUT_954
                                                              Data/alu/Mmux_result322_SW1
    SLICE_X69Y72.A1             net (fanout=1)        0.962   N401
    SLICE_X69Y72.A              Tilo                  0.124   Data/alu/Mmux_result111
                                                              Data/alu/Mmux_result323
    RAMB36_X1Y15.ADDRARDADDRL13 net (fanout=6)        0.856   Data/result<9>
    RAMB36_X1Y15.CLKARDCLKL     Trcck_ADDRA           0.566   Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                            12.263ns (5.326ns logic, 6.937ns route)
                                                              (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X1Y15.ADDRARDADDRU13), 8563 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      12.455ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.043ns (0.818 - 0.861)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADO2         Trcko_DOA             2.454   Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y64.B2             net (fanout=1)        1.288   Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<2>
    SLICE_X65Y64.B              Tilo                  0.124   Data/reg_store/Mmux_rt_out_1011
                                                              Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X65Y59.A4             net (fanout=257)      1.126   Data/instruction<16>
    SLICE_X65Y59.A              Tilo                  0.124   Data/reg_store/registers_0<868>
                                                              Data/reg_store/Mmux_rt_out_882
    SLICE_X67Y63.C1             net (fanout=1)        1.006   Data/reg_store/Mmux_rt_out_882
    SLICE_X67Y63.CMUX           Tilo                  0.543   Data/reg_store/Mmux_rt_out_727
                                                              Data/reg_store/Mmux_rt_out_327
                                                              Data/reg_store/Mmux_rt_out_2_f7_26
    SLICE_X72Y74.B5             net (fanout=7)        1.106   Data/rtOut<5>
    SLICE_X72Y74.COUT           Topcyb                0.674   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
                                                              Data/alu/n0038<5>1
                                                              Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
    SLICE_X72Y75.CIN            net (fanout=1)        0.009   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
    SLICE_X72Y75.BMUX           Tcinb                 0.513   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<11>
                                                              Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<11>
    SLICE_X71Y74.B5             net (fanout=3)        0.856   Data/alu/muxOut[31]_GND_8_o_add_3_OUT<9>
    SLICE_X71Y74.B              Tilo                  0.124   Data/reg_store/Mmux_muxOut[4]_registers[31][31]_wide_mux_33_OUT_954
                                                              Data/alu/Mmux_result322_SW1
    SLICE_X69Y72.A1             net (fanout=1)        0.962   N401
    SLICE_X69Y72.A              Tilo                  0.124   Data/alu/Mmux_result111
                                                              Data/alu/Mmux_result323
    RAMB36_X1Y15.ADDRARDADDRU13 net (fanout=6)        0.856   Data/result<9>
    RAMB36_X1Y15.CLKARDCLKU     Trcck_ADDRA           0.566   Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                            12.455ns (5.246ns logic, 7.209ns route)
                                                              (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      12.455ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.043ns (0.818 - 0.861)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADO3         Trcko_DOA             2.454   Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y64.B3             net (fanout=1)        1.150   Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<3>
    SLICE_X65Y64.BMUX           Tilo                  0.360   Data/reg_store/Mmux_rt_out_1011
                                                              Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X65Y59.A6             net (fanout=257)      1.028   Data/instruction<17>
    SLICE_X65Y59.A              Tilo                  0.124   Data/reg_store/registers_0<868>
                                                              Data/reg_store/Mmux_rt_out_882
    SLICE_X67Y63.C1             net (fanout=1)        1.006   Data/reg_store/Mmux_rt_out_882
    SLICE_X67Y63.CMUX           Tilo                  0.543   Data/reg_store/Mmux_rt_out_727
                                                              Data/reg_store/Mmux_rt_out_327
                                                              Data/reg_store/Mmux_rt_out_2_f7_26
    SLICE_X72Y74.B5             net (fanout=7)        1.106   Data/rtOut<5>
    SLICE_X72Y74.COUT           Topcyb                0.674   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
                                                              Data/alu/n0038<5>1
                                                              Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
    SLICE_X72Y75.CIN            net (fanout=1)        0.009   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
    SLICE_X72Y75.BMUX           Tcinb                 0.513   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<11>
                                                              Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<11>
    SLICE_X71Y74.B5             net (fanout=3)        0.856   Data/alu/muxOut[31]_GND_8_o_add_3_OUT<9>
    SLICE_X71Y74.B              Tilo                  0.124   Data/reg_store/Mmux_muxOut[4]_registers[31][31]_wide_mux_33_OUT_954
                                                              Data/alu/Mmux_result322_SW1
    SLICE_X69Y72.A1             net (fanout=1)        0.962   N401
    SLICE_X69Y72.A              Tilo                  0.124   Data/alu/Mmux_result111
                                                              Data/alu/Mmux_result323
    RAMB36_X1Y15.ADDRARDADDRU13 net (fanout=6)        0.856   Data/result<9>
    RAMB36_X1Y15.CLKARDCLKU     Trcck_ADDRA           0.566   Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                            12.455ns (5.482ns logic, 6.973ns route)
                                                              (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      12.263ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.043ns (0.818 - 0.861)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADO3         Trcko_DOA             2.454   Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y64.B3             net (fanout=1)        1.150   Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<3>
    SLICE_X65Y64.BMUX           Tilo                  0.360   Data/reg_store/Mmux_rt_out_1011
                                                              Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X63Y60.D6             net (fanout=257)      1.015   Data/instruction<17>
    SLICE_X63Y60.D              Tilo                  0.124   Data/reg_store/registers_0<267>
                                                              Data/reg_store/Mmux_rt_out_989
    SLICE_X64Y63.D3             net (fanout=1)        0.805   Data/reg_store/Mmux_rt_out_989
    SLICE_X64Y63.CMUX           Topdc                 0.536   Data/reg_store/Mmux_rt_out_729
                                                              Data/reg_store/Mmux_rt_out_429
                                                              Data/reg_store/Mmux_rt_out_2_f7_28
    SLICE_X72Y74.D5             net (fanout=7)        1.284   Data/rtOut<7>
    SLICE_X72Y74.COUT           Topcyd                0.525   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
                                                              Data/alu/n0038<7>1
                                                              Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
    SLICE_X72Y75.CIN            net (fanout=1)        0.009   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
    SLICE_X72Y75.BMUX           Tcinb                 0.513   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<11>
                                                              Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<11>
    SLICE_X71Y74.B5             net (fanout=3)        0.856   Data/alu/muxOut[31]_GND_8_o_add_3_OUT<9>
    SLICE_X71Y74.B              Tilo                  0.124   Data/reg_store/Mmux_muxOut[4]_registers[31][31]_wide_mux_33_OUT_954
                                                              Data/alu/Mmux_result322_SW1
    SLICE_X69Y72.A1             net (fanout=1)        0.962   N401
    SLICE_X69Y72.A              Tilo                  0.124   Data/alu/Mmux_result111
                                                              Data/alu/Mmux_result323
    RAMB36_X1Y15.ADDRARDADDRU13 net (fanout=6)        0.856   Data/result<9>
    RAMB36_X1Y15.CLKARDCLKU     Trcck_ADDRA           0.566   Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                            12.263ns (5.326ns logic, 6.937ns route)
                                                              (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X1Y14.ADDRARDADDRL13), 8563 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      12.383ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.198 - 0.227)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADO2         Trcko_DOA             2.454   Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y64.B2             net (fanout=1)        1.288   Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<2>
    SLICE_X65Y64.B              Tilo                  0.124   Data/reg_store/Mmux_rt_out_1011
                                                              Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X65Y59.A4             net (fanout=257)      1.126   Data/instruction<16>
    SLICE_X65Y59.A              Tilo                  0.124   Data/reg_store/registers_0<868>
                                                              Data/reg_store/Mmux_rt_out_882
    SLICE_X67Y63.C1             net (fanout=1)        1.006   Data/reg_store/Mmux_rt_out_882
    SLICE_X67Y63.CMUX           Tilo                  0.543   Data/reg_store/Mmux_rt_out_727
                                                              Data/reg_store/Mmux_rt_out_327
                                                              Data/reg_store/Mmux_rt_out_2_f7_26
    SLICE_X72Y74.B5             net (fanout=7)        1.106   Data/rtOut<5>
    SLICE_X72Y74.COUT           Topcyb                0.674   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
                                                              Data/alu/n0038<5>1
                                                              Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
    SLICE_X72Y75.CIN            net (fanout=1)        0.009   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
    SLICE_X72Y75.BMUX           Tcinb                 0.513   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<11>
                                                              Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<11>
    SLICE_X71Y74.B5             net (fanout=3)        0.856   Data/alu/muxOut[31]_GND_8_o_add_3_OUT<9>
    SLICE_X71Y74.B              Tilo                  0.124   Data/reg_store/Mmux_muxOut[4]_registers[31][31]_wide_mux_33_OUT_954
                                                              Data/alu/Mmux_result322_SW1
    SLICE_X69Y72.A1             net (fanout=1)        0.962   N401
    SLICE_X69Y72.A              Tilo                  0.124   Data/alu/Mmux_result111
                                                              Data/alu/Mmux_result323
    RAMB36_X1Y14.ADDRARDADDRL13 net (fanout=6)        0.784   Data/result<9>
    RAMB36_X1Y14.CLKARDCLKL     Trcck_ADDRA           0.566   Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                            12.383ns (5.246ns logic, 7.137ns route)
                                                              (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      12.383ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.198 - 0.227)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADO3         Trcko_DOA             2.454   Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y64.B3             net (fanout=1)        1.150   Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<3>
    SLICE_X65Y64.BMUX           Tilo                  0.360   Data/reg_store/Mmux_rt_out_1011
                                                              Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X65Y59.A6             net (fanout=257)      1.028   Data/instruction<17>
    SLICE_X65Y59.A              Tilo                  0.124   Data/reg_store/registers_0<868>
                                                              Data/reg_store/Mmux_rt_out_882
    SLICE_X67Y63.C1             net (fanout=1)        1.006   Data/reg_store/Mmux_rt_out_882
    SLICE_X67Y63.CMUX           Tilo                  0.543   Data/reg_store/Mmux_rt_out_727
                                                              Data/reg_store/Mmux_rt_out_327
                                                              Data/reg_store/Mmux_rt_out_2_f7_26
    SLICE_X72Y74.B5             net (fanout=7)        1.106   Data/rtOut<5>
    SLICE_X72Y74.COUT           Topcyb                0.674   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
                                                              Data/alu/n0038<5>1
                                                              Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
    SLICE_X72Y75.CIN            net (fanout=1)        0.009   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
    SLICE_X72Y75.BMUX           Tcinb                 0.513   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<11>
                                                              Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<11>
    SLICE_X71Y74.B5             net (fanout=3)        0.856   Data/alu/muxOut[31]_GND_8_o_add_3_OUT<9>
    SLICE_X71Y74.B              Tilo                  0.124   Data/reg_store/Mmux_muxOut[4]_registers[31][31]_wide_mux_33_OUT_954
                                                              Data/alu/Mmux_result322_SW1
    SLICE_X69Y72.A1             net (fanout=1)        0.962   N401
    SLICE_X69Y72.A              Tilo                  0.124   Data/alu/Mmux_result111
                                                              Data/alu/Mmux_result323
    RAMB36_X1Y14.ADDRARDADDRL13 net (fanout=6)        0.784   Data/result<9>
    RAMB36_X1Y14.CLKARDCLKL     Trcck_ADDRA           0.566   Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                            12.383ns (5.482ns logic, 6.901ns route)
                                                              (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      12.191ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.198 - 0.227)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADO3         Trcko_DOA             2.454   Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X65Y64.B3             net (fanout=1)        1.150   Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<3>
    SLICE_X65Y64.BMUX           Tilo                  0.360   Data/reg_store/Mmux_rt_out_1011
                                                              Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91
    SLICE_X63Y60.D6             net (fanout=257)      1.015   Data/instruction<17>
    SLICE_X63Y60.D              Tilo                  0.124   Data/reg_store/registers_0<267>
                                                              Data/reg_store/Mmux_rt_out_989
    SLICE_X64Y63.D3             net (fanout=1)        0.805   Data/reg_store/Mmux_rt_out_989
    SLICE_X64Y63.CMUX           Topdc                 0.536   Data/reg_store/Mmux_rt_out_729
                                                              Data/reg_store/Mmux_rt_out_429
                                                              Data/reg_store/Mmux_rt_out_2_f7_28
    SLICE_X72Y74.D5             net (fanout=7)        1.284   Data/rtOut<7>
    SLICE_X72Y74.COUT           Topcyd                0.525   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
                                                              Data/alu/n0038<7>1
                                                              Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
    SLICE_X72Y75.CIN            net (fanout=1)        0.009   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<7>
    SLICE_X72Y75.BMUX           Tcinb                 0.513   Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<11>
                                                              Data/alu/Madd_muxOut[31]_GND_8_o_add_3_OUT_cy<11>
    SLICE_X71Y74.B5             net (fanout=3)        0.856   Data/alu/muxOut[31]_GND_8_o_add_3_OUT<9>
    SLICE_X71Y74.B              Tilo                  0.124   Data/reg_store/Mmux_muxOut[4]_registers[31][31]_wide_mux_33_OUT_954
                                                              Data/alu/Mmux_result322_SW1
    SLICE_X69Y72.A1             net (fanout=1)        0.962   N401
    SLICE_X69Y72.A              Tilo                  0.124   Data/alu/Mmux_result111
                                                              Data/alu/Mmux_result323
    RAMB36_X1Y14.ADDRARDADDRL13 net (fanout=6)        0.784   Data/result<9>
    RAMB36_X1Y14.CLKARDCLKL     Trcck_ADDRA           0.566   Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              Data/data_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                            12.191ns (5.326ns logic, 6.865ns route)
                                                              (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Data/reg_store/registers_0_412 (SLICE_X61Y83.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Data/reg_store/registers_0_412 (FF)
  Destination:          Data/reg_store/registers_0_412 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.215ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Data/reg_store/registers_0_412 to Data/reg_store/registers_0_412
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y83.AQ      Tcko                  0.141   Data/reg_store/registers_0<416>
                                                       Data/reg_store/registers_0_412
    SLICE_X61Y83.A6      net (fanout=4)        0.120   Data/reg_store/registers_0<412>
    SLICE_X61Y83.CLK     Tah         (-Th)     0.046   Data/reg_store/registers_0<416>
                                                       Data/reg_store/registers[31][31]_registers[31][31]_mux_67_OUT<412>1
                                                       Data/reg_store/registers_0_412
    -------------------------------------------------  ---------------------------
    Total                                      0.215ns (0.095ns logic, 0.120ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point Data/reg_store/registers_0_828 (SLICE_X63Y87.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Data/reg_store/registers_0_828 (FF)
  Destination:          Data/reg_store/registers_0_828 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.215ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Data/reg_store/registers_0_828 to Data/reg_store/registers_0_828
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y87.AQ      Tcko                  0.141   Data/reg_store/registers_0<832>
                                                       Data/reg_store/registers_0_828
    SLICE_X63Y87.A6      net (fanout=4)        0.120   Data/reg_store/registers_0<828>
    SLICE_X63Y87.CLK     Tah         (-Th)     0.046   Data/reg_store/registers_0<832>
                                                       Data/reg_store/registers[31][31]_registers[31][31]_mux_67_OUT<828>1
                                                       Data/reg_store/registers_0_828
    -------------------------------------------------  ---------------------------
    Total                                      0.215ns (0.095ns logic, 0.120ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point Data/reg_store/registers_0_668 (SLICE_X65Y84.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Data/reg_store/registers_0_668 (FF)
  Destination:          Data/reg_store/registers_0_668 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.215ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Data/reg_store/registers_0_668 to Data/reg_store/registers_0_668
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y84.AQ      Tcko                  0.141   Data/reg_store/registers_0<672>
                                                       Data/reg_store/registers_0_668
    SLICE_X65Y84.A6      net (fanout=4)        0.120   Data/reg_store/registers_0<668>
    SLICE_X65Y84.CLK     Tah         (-Th)     0.046   Data/reg_store/registers_0<672>
                                                       Data/reg_store/registers[31][31]_registers[31][31]_mux_67_OUT<668>1
                                                       Data/reg_store/registers_0_668
    -------------------------------------------------  ---------------------------
    Total                                      0.215ns (0.095ns logic, 0.120ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y13.CLKARDCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y13.CLKARDCLKU
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: Data/instr_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y13.CLKBWRCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.326|    7.201|   12.533|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2346  Score: 6780776  (Setup/Max: 6780776, Hold: 0)

Constraints cover 40268715 paths, 0 nets, and 12599 connections

Design statistics:
   Minimum period:  25.066ns{1}   (Maximum frequency:  39.895MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 09 17:03:46 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4969 MB



