#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri May 25 15:19:57 2018
# Process ID: 8832
# Current directory: C:/Projects/New folder/640Mhz/project_3/project_3.runs/impl_3
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Projects/New folder/640Mhz/project_3/project_3.runs/impl_3/design_1_wrapper.vdi
# Journal file: C:/Projects/New folder/640Mhz/project_3/project_3.runs/impl_3\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:47 . Memory (MB): peak = 372.891 ; gain = 83.984
Command: link_design -top design_1_wrapper -part xc7vx485tffg1761-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_address_counter_1_0/design_1_address_counter_1_0.dcp' for cell 'design_1_i/address_counter_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_accum_0_2/design_1_c_accum_0_2.dcp' for cell 'design_1_i/c_accum_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clock_change_0_0/design_1_clock_change_0_0.dcp' for cell 'design_1_i/clock_change_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clock_change_1_0/design_1_clock_change_1_0.dcp' for cell 'design_1_i/clock_change_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/design_1_microblaze_0_xlconcat_0.dcp' for cell 'design_1_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.dcp' for cell 'design_1_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_3_0/design_1_xlconstant_3_0.dcp' for cell 'design_1_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/design_1_xlslice_0_0.dcp' for cell 'design_1_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_0/design_1_xlslice_2_0.dcp' for cell 'design_1_i/xlslice_bit0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/design_1_xlslice_1_0.dcp' for cell 'design_1_i/xlslice_bit1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_Buffer_help_0_0/design_1_Buffer_help_0_0.dcp' for cell 'design_1_i/New_cdr/Buffer_help_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_b10_to_2b_0_0/design_1_b10_to_2b_0_0.dcp' for cell 'design_1_i/New_cdr/b10_to_2b_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_os48_1011x20bTo10b_top2_0_0/design_1_os48_1011x20bTo10b_top2_0_0.dcp' for cell 'design_1_i/New_cdr/os48_1011x20bTo10b_top2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_oversample_8x_0_0/design_1_oversample_8x_0_0.dcp' for cell 'design_1_i/New_cdr/oversample_8x_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/New_cdr/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0.dcp' for cell 'design_1_i/New_cdr/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_CDR_state_machine_0_0/design_1_CDR_state_machine_0_0.dcp' for cell 'design_1_i/hier_0/CDR_state_machine_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_FIFO_enabler_0_0/design_1_FIFO_enabler_0_0.dcp' for cell 'design_1_i/hier_0/FIFO_enabler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_Head_state_0_0/design_1_Head_state_0_0.dcp' for cell 'design_1_i/hier_0/Head_state_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_address_counter_16_0_0/design_1_address_counter_16_0_0.dcp' for cell 'design_1_i/hier_0/address_counter_16_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1.dcp' for cell 'design_1_i/hier_0/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_fifo_filled_lock_0_0/design_1_fifo_filled_lock_0_0.dcp' for cell 'design_1_i/hier_0/fifo_filled_lock_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_1/design_1_fifo_generator_0_1.dcp' for cell 'design_1_i/hier_0/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_0_1/design_1_serial_pipeline_delay_0_1.dcp' for cell 'design_1_i/hier_0/serial_pipeline_delay_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1.dcp' for cell 'design_1_i/hier_0/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/hier_0/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0.dcp' for cell 'design_1_i/hier_0/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_error_valid_0_0/design_1_error_valid_0_0.dcp' for cell 'design_1_i/hier_0/error_count/error_valid_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_1_0/design_1_serial_pipeline_delay_1_0.dcp' for cell 'design_1_i/hier_0/error_count/serial_pipeline_delay_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_0_0/design_1_serial_pipeline_delay_0_0.dcp' for cell 'design_1_i/hier_0/error_count/serial_pipeline_delay_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_3_0/design_1_serial_pipeline_delay_3_0.dcp' for cell 'design_1_i/hier_0/error_count/serial_pipeline_delay_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_1/design_1_util_vector_logic_1_1.dcp' for cell 'design_1_i/hier_0/error_count/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/hier_1/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_i/hier_1/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/hier_1/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/hier_1/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/hier_1/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.dcp' for cell 'design_1_i/hier_1/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/hier_1/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/hier_1/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/hier_1/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/hier_1/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/hier_1/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/hier_1/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/hier_1/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 426 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_1/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.edf:292]
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1608.762 ; gain = 646.176
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/hier_1/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/hier_1/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/hier_1/microblaze_0/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/hier_1/microblaze_0/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/hier_1/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/hier_1/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/hier_1/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/hier_1/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/hier_1/mdm_1/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/hier_1/mdm_1/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/hier_1/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/hier_1/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/hier_1/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/hier_1/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/hier_1/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/hier_1/axi_uartlite_0/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/hier_1/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/hier_1/axi_uartlite_0/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/hier_1/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/hier_1/axi_gpio_0/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/hier_1/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/hier_1/axi_gpio_0/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/hier_1/axi_timer_0/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/hier_1/axi_timer_0/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_1/design_1_fifo_generator_0_1.xdc] for cell 'design_1_i/hier_0/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_1/design_1_fifo_generator_0_1.xdc] for cell 'design_1_i/hier_0/fifo_generator_1/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [C:/Projects/New folder/640Mhz/project_3/project_3.srcs/TP_RED/imports/new/TP_RED.xdc]
Finished Parsing XDC File [C:/Projects/New folder/640Mhz/project_3/project_3.srcs/TP_RED/imports/new/TP_RED.xdc]
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/hier_1/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/hier_1/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_late.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_late.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  OBUFDS => OBUFDS: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 1611.008 ; gain = 1238.117
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.949 . Memory (MB): peak = 1611.008 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1783.383 ; gain = 4.172
Phase 1 Generate And Synthesize Debug Cores | Checksum: 16937250d

Time (s): cpu = 00:00:06 ; elapsed = 00:06:47 . Memory (MB): peak = 1783.383 ; gain = 160.578

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 10 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1ac76e62e

Time (s): cpu = 00:00:08 ; elapsed = 00:06:49 . Memory (MB): peak = 1783.383 ; gain = 160.578
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1c4170c6a

Time (s): cpu = 00:00:08 ; elapsed = 00:06:49 . Memory (MB): peak = 1783.383 ; gain = 160.578
INFO: [Opt 31-389] Phase Constant propagation created 29 cells and removed 109 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 11fee3efd

Time (s): cpu = 00:00:10 ; elapsed = 00:06:51 . Memory (MB): peak = 1783.383 ; gain = 160.578
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1074 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 11fee3efd

Time (s): cpu = 00:00:11 ; elapsed = 00:06:51 . Memory (MB): peak = 1783.383 ; gain = 160.578
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 11fee3efd

Time (s): cpu = 00:00:11 ; elapsed = 00:06:52 . Memory (MB): peak = 1783.383 ; gain = 160.578
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 11fee3efd

Time (s): cpu = 00:00:11 ; elapsed = 00:06:52 . Memory (MB): peak = 1783.383 ; gain = 160.578
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1783.383 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11fee3efd

Time (s): cpu = 00:00:11 ; elapsed = 00:06:52 . Memory (MB): peak = 1783.383 ; gain = 160.578

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.229 | TNS=-1201.819 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 250 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 500
Ending PowerOpt Patch Enables Task | Checksum: 19b23a7ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.882 . Memory (MB): peak = 2030.660 ; gain = 0.000
Ending Power Optimization Task | Checksum: 19b23a7ad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2030.660 ; gain = 247.277
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:07:06 . Memory (MB): peak = 2030.660 ; gain = 419.652
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.139 . Memory (MB): peak = 2030.660 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/New folder/640Mhz/project_3/project_3.runs/impl_3/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projects/New folder/640Mhz/project_3/project_3.runs/impl_3/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/hier_0/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/hier_0/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: design_1_i/hier_0/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_full_fb_i_reg) which is driven by a register (design_1_i/hier_0/Head_state_0/U0/temp_go_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/hier_0/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/hier_0/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: design_1_i/hier_0/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/p_17_out) which is driven by a register (design_1_i/hier_0/Head_state_0/U0/temp_go_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/hier_0/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/hier_0/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: design_1_i/hier_0/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_ena) which is driven by a register (design_1_i/hier_0/Head_state_0/U0/temp_go_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/hier_0/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin design_1_i/hier_0/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: design_1_i/hier_0/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/p_17_out) which is driven by a register (design_1_i/hier_0/Head_state_0/U0/temp_go_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2030.660 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f909ea1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2030.660 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2030.660 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d2f261a0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2030.660 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12a8043c7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2030.660 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12a8043c7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2030.660 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 12a8043c7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2030.660 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 477c69ee

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 2030.660 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11fd2cec0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 2030.660 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cd49449e

Time (s): cpu = 00:01:17 ; elapsed = 00:00:50 . Memory (MB): peak = 2030.660 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1122ae197

Time (s): cpu = 00:01:17 ; elapsed = 00:00:50 . Memory (MB): peak = 2030.660 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 125526911

Time (s): cpu = 00:01:17 ; elapsed = 00:00:50 . Memory (MB): peak = 2030.660 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 125526911

Time (s): cpu = 00:01:17 ; elapsed = 00:00:50 . Memory (MB): peak = 2030.660 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 528cc298

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 2030.660 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: c0bf036d

Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 2030.660 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: f4bfda25

Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 2030.660 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: f4bfda25

Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 2030.660 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: e3cc8801

Time (s): cpu = 00:01:38 ; elapsed = 00:01:10 . Memory (MB): peak = 2030.660 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e3cc8801

Time (s): cpu = 00:01:38 ; elapsed = 00:01:10 . Memory (MB): peak = 2030.660 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 56dc7f9d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 56dc7f9d

Time (s): cpu = 00:01:44 ; elapsed = 00:01:14 . Memory (MB): peak = 2030.660 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.111. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1dca2e063

Time (s): cpu = 00:03:05 ; elapsed = 00:02:36 . Memory (MB): peak = 2030.660 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1dca2e063

Time (s): cpu = 00:03:05 ; elapsed = 00:02:36 . Memory (MB): peak = 2030.660 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dca2e063

Time (s): cpu = 00:03:05 ; elapsed = 00:02:37 . Memory (MB): peak = 2030.660 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1dca2e063

Time (s): cpu = 00:03:05 ; elapsed = 00:02:37 . Memory (MB): peak = 2030.660 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 28957983d

Time (s): cpu = 00:03:05 ; elapsed = 00:02:37 . Memory (MB): peak = 2030.660 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28957983d

Time (s): cpu = 00:03:05 ; elapsed = 00:02:37 . Memory (MB): peak = 2030.660 ; gain = 0.000
Ending Placer Task | Checksum: 1ce095321

Time (s): cpu = 00:03:05 ; elapsed = 00:02:37 . Memory (MB): peak = 2030.660 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:09 ; elapsed = 00:02:39 . Memory (MB): peak = 2030.660 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2030.660 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/New folder/640Mhz/project_3/project_3.runs/impl_3/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 2030.660 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.495 . Memory (MB): peak = 2030.660 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2030.660 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: edc90531 ConstDB: 0 ShapeSum: e0404df0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f417f449

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 2291.879 ; gain = 261.219
Post Restoration Checksum: NetGraph: 617be04b NumContArr: 929c13fe Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f417f449

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 2291.879 ; gain = 261.219

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f417f449

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 2294.141 ; gain = 263.480

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f417f449

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 2294.141 ; gain = 263.480
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e28d4e27

Time (s): cpu = 00:01:13 ; elapsed = 00:00:54 . Memory (MB): peak = 2424.770 ; gain = 394.109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.215 | TNS=-7899.494| WHS=-0.247 | THS=-442.347|

Phase 2 Router Initialization | Checksum: 160c16707

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 2424.770 ; gain = 394.109

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 239132ea7

Time (s): cpu = 00:07:26 ; elapsed = 00:04:12 . Memory (MB): peak = 2731.543 ; gain = 700.883

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 797
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.224 | TNS=-9628.719| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b8d0843b

Time (s): cpu = 00:09:42 ; elapsed = 00:05:36 . Memory (MB): peak = 2731.543 ; gain = 700.883

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.224 | TNS=-9618.618| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 220f7c765

Time (s): cpu = 00:09:46 ; elapsed = 00:05:40 . Memory (MB): peak = 2731.543 ; gain = 700.883
Phase 4 Rip-up And Reroute | Checksum: 220f7c765

Time (s): cpu = 00:09:46 ; elapsed = 00:05:40 . Memory (MB): peak = 2731.543 ; gain = 700.883

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19ad20d43

Time (s): cpu = 00:09:47 ; elapsed = 00:05:40 . Memory (MB): peak = 2731.543 ; gain = 700.883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.224 | TNS=-9203.212| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1943f3079

Time (s): cpu = 00:09:48 ; elapsed = 00:05:41 . Memory (MB): peak = 2731.543 ; gain = 700.883

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1943f3079

Time (s): cpu = 00:09:48 ; elapsed = 00:05:41 . Memory (MB): peak = 2731.543 ; gain = 700.883
Phase 5 Delay and Skew Optimization | Checksum: 1943f3079

Time (s): cpu = 00:09:48 ; elapsed = 00:05:41 . Memory (MB): peak = 2731.543 ; gain = 700.883

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: cfda7507

Time (s): cpu = 00:09:49 ; elapsed = 00:05:42 . Memory (MB): peak = 2731.543 ; gain = 700.883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.224 | TNS=-9001.377| WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c9edf82c

Time (s): cpu = 00:09:49 ; elapsed = 00:05:42 . Memory (MB): peak = 2731.543 ; gain = 700.883
Phase 6 Post Hold Fix | Checksum: 1c9edf82c

Time (s): cpu = 00:09:49 ; elapsed = 00:05:42 . Memory (MB): peak = 2731.543 ; gain = 700.883

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.04215 %
  Global Horizontal Routing Utilization  = 2.42376 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.982%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X77Y57 -> INT_R_X77Y57
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 1b26338e4

Time (s): cpu = 00:09:50 ; elapsed = 00:05:42 . Memory (MB): peak = 2731.543 ; gain = 700.883

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b26338e4

Time (s): cpu = 00:09:50 ; elapsed = 00:05:42 . Memory (MB): peak = 2731.543 ; gain = 700.883

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a4080a32

Time (s): cpu = 00:09:51 ; elapsed = 00:05:43 . Memory (MB): peak = 2731.543 ; gain = 700.883

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.224 | TNS=-9001.377| WHS=0.029  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a4080a32

Time (s): cpu = 00:09:51 ; elapsed = 00:05:43 . Memory (MB): peak = 2731.543 ; gain = 700.883
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:51 ; elapsed = 00:05:43 . Memory (MB): peak = 2731.543 ; gain = 700.883

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:55 ; elapsed = 00:05:46 . Memory (MB): peak = 2731.543 ; gain = 700.883
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2731.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/New folder/640Mhz/project_3/project_3.runs/impl_3/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projects/New folder/640Mhz/project_3/project_3.runs/impl_3/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Projects/New folder/640Mhz/project_3/project_3.runs/impl_3/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2731.543 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
149 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2731.543 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2731.543 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri May 25 15:38:24 2018...
