Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date             : Fri Mar  1 02:43:21 2024
| Host             : yihongliu-SER running 64-bit Linux Mint 21.2
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z007sclg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.500        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.380        |
| Device Static (W)        | 0.121        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 67.7         |
| Junction Temperature (C) | 42.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.003 |        9 |       --- |             --- |
| Slice Logic             |     0.002 |     3028 |       --- |             --- |
|   LUT as Logic          |     0.002 |      988 |     14400 |            6.86 |
|   Register              |    <0.001 |     1272 |     28800 |            4.42 |
|   CARRY4                |    <0.001 |       20 |      4400 |            0.45 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   Others                |     0.000 |      434 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        6 |      6000 |            0.10 |
| Signals                 |     0.002 |     2234 |       --- |             --- |
| Block RAM               |    <0.001 |        4 |        50 |            8.00 |
| MMCM                    |     0.106 |        1 |         2 |           50.00 |
| I/O                     |     0.003 |       26 |       100 |           26.00 |
| PS7                     |     1.263 |        1 |       --- |             --- |
| Static Power            |     0.121 |          |           |                 |
| Total                   |     1.500 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.015 |       0.008 |      0.007 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.067 |       0.059 |      0.008 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.675 |       0.647 |      0.028 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.043 |       0.032 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs                |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------+----------------------------------------------------------------+-----------------+
| Clock                | Domain                                                         | Constraint (ns) |
+----------------------+----------------------------------------------------------------+-----------------+
| clk                  | clk                                                            |             8.0 |
| clk_fpga_0           | d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clk_out1_clk_wiz_0   | clk_wiz_div/inst/clk_out1_clk_wiz_0                            |            50.0 |
| clk_out1_clk_wiz_0_1 | clk_wiz_div/inst/clk_out1_clk_wiz_0                            |            50.0 |
| clkfbout_clk_wiz_0   | clk_wiz_div/inst/clkfbout_clk_wiz_0                            |             8.0 |
| clkfbout_clk_wiz_0_1 | clk_wiz_div/inst/clkfbout_clk_wiz_0                            |             8.0 |
| sys_clk_pin          | clk                                                            |             8.0 |
+----------------------+----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| top                        |     1.380 |
|   clk_wiz_div              |     0.106 |
|     inst                   |     0.106 |
|   d1                       |     1.270 |
|     design_1_i             |     1.270 |
|       axi_smc              |     0.004 |
|       processing_system7_0 |     1.263 |
+----------------------------+-----------+


