{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 24 19:46:58 2018 " "Info: Processing started: Tue Apr 24 19:46:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off spi_master -c spi_master --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off spi_master -c spi_master --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divider:M_divider\|dvd_out " "Info: Detected ripple clock \"divider:M_divider\|dvd_out\" as buffer" {  } { { "divider.vhd" "" { Text "D:/711M/3/SPI/divider.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divider:M_divider\|dvd_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register n_bit\[2\] register sdi~reg0 98.54 MHz 10.148 ns Internal " "Info: Clock \"clock\" has Internal fmax of 98.54 MHz between source register \"n_bit\[2\]\" and destination register \"sdi~reg0\" (period= 10.148 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.600 ns + Longest register register " "Info: + Longest register to register delay is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns n_bit\[2\] 1 REG LCFF_X48_Y12_N23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y12_N23; Fanout = 14; REG Node = 'n_bit\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_bit[2] } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.521 ns) 0.938 ns Mux4~1 2 COMB LCCOMB_X48_Y12_N4 1 " "Info: 2: + IC(0.417 ns) + CELL(0.521 ns) = 0.938 ns; Loc. = LCCOMB_X48_Y12_N4; Fanout = 1; COMB Node = 'Mux4~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { n_bit[2] Mux4~1 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 1.562 ns Mux4~2 3 COMB LCCOMB_X48_Y12_N30 1 " "Info: 3: + IC(0.302 ns) + CELL(0.322 ns) = 1.562 ns; Loc. = LCCOMB_X48_Y12_N30; Fanout = 1; COMB Node = 'Mux4~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { Mux4~1 Mux4~2 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 2.034 ns Mux4~4 4 COMB LCCOMB_X48_Y12_N10 1 " "Info: 4: + IC(0.294 ns) + CELL(0.178 ns) = 2.034 ns; Loc. = LCCOMB_X48_Y12_N10; Fanout = 1; COMB Node = 'Mux4~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Mux4~2 Mux4~4 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 2.504 ns Selector4~2 5 COMB LCCOMB_X48_Y12_N16 1 " "Info: 5: + IC(0.292 ns) + CELL(0.178 ns) = 2.504 ns; Loc. = LCCOMB_X48_Y12_N16; Fanout = 1; COMB Node = 'Selector4~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { Mux4~4 Selector4~2 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.600 ns sdi~reg0 6 REG LCFF_X48_Y12_N17 1 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 2.600 ns; Loc. = LCFF_X48_Y12_N17; Fanout = 1; REG Node = 'sdi~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector4~2 sdi~reg0 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 302 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.295 ns ( 49.81 % ) " "Info: Total cell delay = 1.295 ns ( 49.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.305 ns ( 50.19 % ) " "Info: Total interconnect delay = 1.305 ns ( 50.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { n_bit[2] Mux4~1 Mux4~2 Mux4~4 Selector4~2 sdi~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { n_bit[2] {} Mux4~1 {} Mux4~2 {} Mux4~4 {} Selector4~2 {} sdi~reg0 {} } { 0.000ns 0.417ns 0.302ns 0.294ns 0.292ns 0.000ns } { 0.000ns 0.521ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.235 ns - Smallest " "Info: - Smallest clock skew is -2.235 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.842 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clock 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clock~clkctrl 2 COMB CLKCTRL_G11 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.842 ns sdi~reg0 3 REG LCFF_X48_Y12_N17 1 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.842 ns; Loc. = LCFF_X48_Y12_N17; Fanout = 1; REG Node = 'sdi~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { clock~clkctrl sdi~reg0 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 302 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.58 % ) " "Info: Total cell delay = 1.608 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { clock clock~clkctrl sdi~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { clock {} clock~combout {} clock~clkctrl {} sdi~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.077 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 5.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clock 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.879 ns) 2.621 ns divider:M_divider\|dvd_out 2 REG LCFF_X24_Y26_N25 2 " "Info: 2: + IC(0.736 ns) + CELL(0.879 ns) = 2.621 ns; Loc. = LCFF_X24_Y26_N25; Fanout = 2; REG Node = 'divider:M_divider\|dvd_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clock divider:M_divider|dvd_out } "NODE_NAME" } } { "divider.vhd" "" { Text "D:/711M/3/SPI/divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.000 ns) 3.479 ns divider:M_divider\|dvd_out~clkctrl 3 COMB CLKCTRL_G10 63 " "Info: 3: + IC(0.858 ns) + CELL(0.000 ns) = 3.479 ns; Loc. = CLKCTRL_G10; Fanout = 63; COMB Node = 'divider:M_divider\|dvd_out~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "D:/711M/3/SPI/divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 5.077 ns n_bit\[2\] 4 REG LCFF_X48_Y12_N23 14 " "Info: 4: + IC(0.996 ns) + CELL(0.602 ns) = 5.077 ns; Loc. = LCFF_X48_Y12_N23; Fanout = 14; REG Node = 'n_bit\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { divider:M_divider|dvd_out~clkctrl n_bit[2] } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 48.99 % ) " "Info: Total cell delay = 2.487 ns ( 48.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.590 ns ( 51.01 % ) " "Info: Total interconnect delay = 2.590 ns ( 51.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.077 ns" { clock divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl n_bit[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.077 ns" { clock {} clock~combout {} divider:M_divider|dvd_out {} divider:M_divider|dvd_out~clkctrl {} n_bit[2] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.996ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { clock clock~clkctrl sdi~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { clock {} clock~combout {} clock~clkctrl {} sdi~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.077 ns" { clock divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl n_bit[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.077 ns" { clock {} clock~combout {} divider:M_divider|dvd_out {} divider:M_divider|dvd_out~clkctrl {} n_bit[2] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.996ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 234 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 302 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 234 -1 0 } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 302 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { n_bit[2] Mux4~1 Mux4~2 Mux4~4 Selector4~2 sdi~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { n_bit[2] {} Mux4~1 {} Mux4~2 {} Mux4~4 {} Selector4~2 {} sdi~reg0 {} } { 0.000ns 0.417ns 0.302ns 0.294ns 0.292ns 0.000ns } { 0.000ns 0.521ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { clock clock~clkctrl sdi~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { clock {} clock~combout {} clock~clkctrl {} sdi~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.077 ns" { clock divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl n_bit[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.077 ns" { clock {} clock~combout {} divider:M_divider|dvd_out {} divider:M_divider|dvd_out~clkctrl {} n_bit[2] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.996ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "new_data sdo clock 3.566 ns register " "Info: tsu for register \"new_data\" (data pin = \"sdo\", clock pin = \"clock\") is 3.566 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.681 ns + Longest pin register " "Info: + Longest pin to register delay is 8.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns sdo 1 PIN PIN_J22 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J22; Fanout = 17; PIN Node = 'sdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdo } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.516 ns) + CELL(0.541 ns) 6.921 ns Selector7~2 2 COMB LCCOMB_X47_Y12_N2 1 " "Info: 2: + IC(5.516 ns) + CELL(0.541 ns) = 6.921 ns; Loc. = LCCOMB_X47_Y12_N2; Fanout = 1; COMB Node = 'Selector7~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.057 ns" { sdo Selector7~2 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.322 ns) 7.764 ns Selector7~3 3 COMB LCCOMB_X47_Y12_N4 1 " "Info: 3: + IC(0.521 ns) + CELL(0.322 ns) = 7.764 ns; Loc. = LCCOMB_X47_Y12_N4; Fanout = 1; COMB Node = 'Selector7~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { Selector7~2 Selector7~3 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.521 ns) 8.585 ns Selector7~4 4 COMB LCCOMB_X47_Y12_N28 1 " "Info: 4: + IC(0.300 ns) + CELL(0.521 ns) = 8.585 ns; Loc. = LCCOMB_X47_Y12_N28; Fanout = 1; COMB Node = 'Selector7~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { Selector7~3 Selector7~4 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.681 ns new_data 5 REG LCFF_X47_Y12_N29 5 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 8.681 ns; Loc. = LCFF_X47_Y12_N29; Fanout = 5; REG Node = 'new_data'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector7~4 new_data } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.344 ns ( 27.00 % ) " "Info: Total cell delay = 2.344 ns ( 27.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.337 ns ( 73.00 % ) " "Info: Total interconnect delay = 6.337 ns ( 73.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.681 ns" { sdo Selector7~2 Selector7~3 Selector7~4 new_data } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.681 ns" { sdo {} sdo~combout {} Selector7~2 {} Selector7~3 {} Selector7~4 {} new_data {} } { 0.000ns 0.000ns 5.516ns 0.521ns 0.300ns 0.000ns } { 0.000ns 0.864ns 0.541ns 0.322ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.077 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 5.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clock 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.879 ns) 2.621 ns divider:M_divider\|dvd_out 2 REG LCFF_X24_Y26_N25 2 " "Info: 2: + IC(0.736 ns) + CELL(0.879 ns) = 2.621 ns; Loc. = LCFF_X24_Y26_N25; Fanout = 2; REG Node = 'divider:M_divider\|dvd_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clock divider:M_divider|dvd_out } "NODE_NAME" } } { "divider.vhd" "" { Text "D:/711M/3/SPI/divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.000 ns) 3.479 ns divider:M_divider\|dvd_out~clkctrl 3 COMB CLKCTRL_G10 63 " "Info: 3: + IC(0.858 ns) + CELL(0.000 ns) = 3.479 ns; Loc. = CLKCTRL_G10; Fanout = 63; COMB Node = 'divider:M_divider\|dvd_out~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "D:/711M/3/SPI/divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 5.077 ns new_data 4 REG LCFF_X47_Y12_N29 5 " "Info: 4: + IC(0.996 ns) + CELL(0.602 ns) = 5.077 ns; Loc. = LCFF_X47_Y12_N29; Fanout = 5; REG Node = 'new_data'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { divider:M_divider|dvd_out~clkctrl new_data } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 48.99 % ) " "Info: Total cell delay = 2.487 ns ( 48.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.590 ns ( 51.01 % ) " "Info: Total interconnect delay = 2.590 ns ( 51.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.077 ns" { clock divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl new_data } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.077 ns" { clock {} clock~combout {} divider:M_divider|dvd_out {} divider:M_divider|dvd_out~clkctrl {} new_data {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.996ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.681 ns" { sdo Selector7~2 Selector7~3 Selector7~4 new_data } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.681 ns" { sdo {} sdo~combout {} Selector7~2 {} Selector7~3 {} Selector7~4 {} new_data {} } { 0.000ns 0.000ns 5.516ns 0.521ns 0.300ns 0.000ns } { 0.000ns 0.864ns 0.541ns 0.322ns 0.521ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.077 ns" { clock divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl new_data } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.077 ns" { clock {} clock~combout {} divider:M_divider|dvd_out {} divider:M_divider|dvd_out~clkctrl {} new_data {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.996ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock sclk divider:M_divider\|dvd_out 10.883 ns register " "Info: tco from clock \"clock\" to destination pin \"sclk\" through register \"divider:M_divider\|dvd_out\" is 10.883 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.344 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clock 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.602 ns) 2.344 ns divider:M_divider\|dvd_out 2 REG LCFF_X24_Y26_N25 2 " "Info: 2: + IC(0.736 ns) + CELL(0.602 ns) = 2.344 ns; Loc. = LCFF_X24_Y26_N25; Fanout = 2; REG Node = 'divider:M_divider\|dvd_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { clock divider:M_divider|dvd_out } "NODE_NAME" } } { "divider.vhd" "" { Text "D:/711M/3/SPI/divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 68.60 % ) " "Info: Total cell delay = 1.608 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.736 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.736 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { clock divider:M_divider|dvd_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { clock {} clock~combout {} divider:M_divider|dvd_out {} } { 0.000ns 0.000ns 0.736ns } { 0.000ns 1.006ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "divider.vhd" "" { Text "D:/711M/3/SPI/divider.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.262 ns + Longest register pin " "Info: + Longest register to pin delay is 8.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divider:M_divider\|dvd_out 1 REG LCFF_X24_Y26_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y26_N25; Fanout = 2; REG Node = 'divider:M_divider\|dvd_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divider:M_divider|dvd_out } "NODE_NAME" } } { "divider.vhd" "" { Text "D:/711M/3/SPI/divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.761 ns) + CELL(0.545 ns) 4.306 ns sclk~1 2 COMB LCCOMB_X46_Y12_N4 1 " "Info: 2: + IC(3.761 ns) + CELL(0.545 ns) = 4.306 ns; Loc. = LCCOMB_X46_Y12_N4; Fanout = 1; COMB Node = 'sclk~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.306 ns" { divider:M_divider|dvd_out sclk~1 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(2.840 ns) 8.262 ns sclk 3 PIN PIN_K21 0 " "Info: 3: + IC(1.116 ns) + CELL(2.840 ns) = 8.262 ns; Loc. = PIN_K21; Fanout = 0; PIN Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.956 ns" { sclk~1 sclk } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.385 ns ( 40.97 % ) " "Info: Total cell delay = 3.385 ns ( 40.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.877 ns ( 59.03 % ) " "Info: Total interconnect delay = 4.877 ns ( 59.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.262 ns" { divider:M_divider|dvd_out sclk~1 sclk } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.262 ns" { divider:M_divider|dvd_out {} sclk~1 {} sclk {} } { 0.000ns 3.761ns 1.116ns } { 0.000ns 0.545ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { clock divider:M_divider|dvd_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.344 ns" { clock {} clock~combout {} divider:M_divider|dvd_out {} } { 0.000ns 0.000ns 0.736ns } { 0.000ns 1.006ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.262 ns" { divider:M_divider|dvd_out sclk~1 sclk } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.262 ns" { divider:M_divider|dvd_out {} sclk~1 {} sclk {} } { 0.000ns 3.761ns 1.116ns } { 0.000ns 0.545ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data\[1\]\[0\] sdo clock -1.687 ns register " "Info: th for register \"data\[1\]\[0\]\" (data pin = \"sdo\", clock pin = \"clock\") is -1.687 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.068 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clock 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.879 ns) 2.621 ns divider:M_divider\|dvd_out 2 REG LCFF_X24_Y26_N25 2 " "Info: 2: + IC(0.736 ns) + CELL(0.879 ns) = 2.621 ns; Loc. = LCFF_X24_Y26_N25; Fanout = 2; REG Node = 'divider:M_divider\|dvd_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clock divider:M_divider|dvd_out } "NODE_NAME" } } { "divider.vhd" "" { Text "D:/711M/3/SPI/divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.000 ns) 3.479 ns divider:M_divider\|dvd_out~clkctrl 3 COMB CLKCTRL_G10 63 " "Info: 3: + IC(0.858 ns) + CELL(0.000 ns) = 3.479 ns; Loc. = CLKCTRL_G10; Fanout = 63; COMB Node = 'divider:M_divider\|dvd_out~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "D:/711M/3/SPI/divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 5.068 ns data\[1\]\[0\] 4 REG LCFF_X47_Y9_N5 2 " "Info: 4: + IC(0.987 ns) + CELL(0.602 ns) = 5.068 ns; Loc. = LCFF_X47_Y9_N5; Fanout = 2; REG Node = 'data\[1\]\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { divider:M_divider|dvd_out~clkctrl data[1][0] } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 49.07 % ) " "Info: Total cell delay = 2.487 ns ( 49.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.581 ns ( 50.93 % ) " "Info: Total interconnect delay = 2.581 ns ( 50.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.068 ns" { clock divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl data[1][0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.068 ns" { clock {} clock~combout {} divider:M_divider|dvd_out {} divider:M_divider|dvd_out~clkctrl {} data[1][0] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.987ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 346 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.041 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns sdo 1 PIN PIN_J22 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J22; Fanout = 17; PIN Node = 'sdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdo } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.903 ns) + CELL(0.178 ns) 6.945 ns data\[1\]\[0\]~66 2 COMB LCCOMB_X47_Y9_N4 1 " "Info: 2: + IC(5.903 ns) + CELL(0.178 ns) = 6.945 ns; Loc. = LCCOMB_X47_Y9_N4; Fanout = 1; COMB Node = 'data\[1\]\[0\]~66'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.081 ns" { sdo data[1][0]~66 } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.041 ns data\[1\]\[0\] 3 REG LCFF_X47_Y9_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.041 ns; Loc. = LCFF_X47_Y9_N5; Fanout = 2; REG Node = 'data\[1\]\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { data[1][0]~66 data[1][0] } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/711M/3/SPI/spi_master.vhd" 346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 16.16 % ) " "Info: Total cell delay = 1.138 ns ( 16.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.903 ns ( 83.84 % ) " "Info: Total interconnect delay = 5.903 ns ( 83.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.041 ns" { sdo data[1][0]~66 data[1][0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.041 ns" { sdo {} sdo~combout {} data[1][0]~66 {} data[1][0] {} } { 0.000ns 0.000ns 5.903ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.068 ns" { clock divider:M_divider|dvd_out divider:M_divider|dvd_out~clkctrl data[1][0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.068 ns" { clock {} clock~combout {} divider:M_divider|dvd_out {} divider:M_divider|dvd_out~clkctrl {} data[1][0] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.987ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.041 ns" { sdo data[1][0]~66 data[1][0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.041 ns" { sdo {} sdo~combout {} data[1][0]~66 {} data[1][0] {} } { 0.000ns 0.000ns 5.903ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 24 19:46:58 2018 " "Info: Processing ended: Tue Apr 24 19:46:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
