<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p649" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_649{left:477px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.57px;}
#t2_649{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_649{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_649{left:719px;bottom:51px;letter-spacing:0.1px;}
#t5_649{left:160px;bottom:879px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#t6_649{left:305px;bottom:879px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t7_649{left:348px;bottom:879px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t8_649{left:534px;bottom:879px;letter-spacing:-0.16px;word-spacing:-0.09px;}
#t9_649{left:676px;bottom:879px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#ta_649{left:160px;bottom:863px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tb_649{left:160px;bottom:846px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tc_649{left:160px;bottom:829px;letter-spacing:-0.13px;word-spacing:0.02px;}
#td_649{left:160px;bottom:812px;letter-spacing:-0.21px;word-spacing:0.14px;}
#te_649{left:160px;bottom:785px;letter-spacing:-0.14px;word-spacing:-0.12px;}
#tf_649{left:160px;bottom:768px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tg_649{left:160px;bottom:751px;letter-spacing:-0.12px;word-spacing:0.02px;}
#th_649{left:160px;bottom:724px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#ti_649{left:160px;bottom:707px;letter-spacing:-0.13px;word-spacing:-0.8px;}
#tj_649{left:160px;bottom:690px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_649{left:627px;bottom:691px;letter-spacing:-0.01px;}
#tl_649{left:160px;bottom:674px;letter-spacing:-0.06px;}
#tm_649{left:210px;bottom:673px;letter-spacing:-0.15px;word-spacing:0.05px;}
#tn_649{left:329px;bottom:673px;letter-spacing:-0.18px;word-spacing:0.03px;}
#to_649{left:472px;bottom:673px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tp_649{left:160px;bottom:656px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_649{left:160px;bottom:636px;}
#tr_649{left:197px;bottom:636px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#ts_649{left:160px;bottom:617px;}
#tt_649{left:197px;bottom:617px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tu_649{left:160px;bottom:589px;letter-spacing:-0.13px;word-spacing:-0.3px;}
#tv_649{left:160px;bottom:572px;letter-spacing:-0.15px;word-spacing:0.05px;}
#tw_649{left:160px;bottom:555px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tx_649{left:160px;bottom:539px;letter-spacing:-0.11px;word-spacing:-0.77px;}
#ty_649{left:160px;bottom:522px;letter-spacing:-0.12px;}
#tz_649{left:160px;bottom:505px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t10_649{left:160px;bottom:478px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t11_649{left:160px;bottom:458px;}
#t12_649{left:197px;bottom:458px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t13_649{left:160px;bottom:438px;}
#t14_649{left:197px;bottom:438px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t15_649{left:160px;bottom:418px;}
#t16_649{left:197px;bottom:418px;letter-spacing:-0.11px;}
#t17_649{left:160px;bottom:390px;letter-spacing:-0.09px;}
#t18_649{left:184px;bottom:390px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t19_649{left:272px;bottom:390px;letter-spacing:-0.11px;word-spacing:0.02px;}

.s1_649{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_649{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_649{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_649{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s5_649{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts649" type="text/css" >

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg649Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg649" style="-webkit-user-select: none;"><object width="825" height="990" data="649/649.svg" type="image/svg+xml" id="pdf649" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_649" class="t s1_649">Introduction to Memory and System Architectures </span>
<span id="t2_649" class="t s2_649">ARM DDI 0100I </span><span id="t3_649" class="t s1_649">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_649" class="t s2_649">B1-5 </span>
<span id="t5_649" class="t s3_649">The ARMv6 specifies the </span><span id="t6_649" class="t s4_649">Level 1 </span><span id="t7_649" class="t s3_649">(L1) subsystem, providing cache, </span><span id="t8_649" class="t s4_649">Tightly-Coupled Memory </span><span id="t9_649" class="t s3_649">(TCM), and </span>
<span id="ta_649" class="t s3_649">an associated TCM-L1 DMA system. The architecture permits a range of implementations, with software </span>
<span id="tb_649" class="t s3_649">visible configuration registers to allow identification of the resources that exist. Options are provided to </span>
<span id="tc_649" class="t s3_649">support the L1 subsystem with a Memory Management Unit (VMSAv6) or a simpler Memory Protection </span>
<span id="td_649" class="t s3_649">Unit (PMSAv6). </span>
<span id="te_649" class="t s3_649">Some provision is also made for multiprocessor implementations and Level 2 (L2) caches. However, these </span>
<span id="tf_649" class="t s3_649">are not fully specified in this document. To ensure future compatibility, it is recommended that </span>
<span id="tg_649" class="t s3_649">Implementors of L2 caches and closely-coupled multiprocessing systems work closely with ARM. </span>
<span id="th_649" class="t s3_649">VMSAv6 describes Inner and Outer attributes which are defined for each page-by-page. These attributes are </span>
<span id="ti_649" class="t s3_649">used to control the caching policy at different cache levels for different regions of memory. Implementations </span>
<span id="tj_649" class="t s3_649">can use the Inner and Outer attributes to describe caching policy at other levels in an </span><span id="tk_649" class="t s5_649">IMPLEMENTATION </span>
<span id="tl_649" class="t s5_649">DEFINED </span><span id="tm_649" class="t s3_649">manner. See sections </span><span id="tn_649" class="t s4_649">Memory region attributes </span><span id="to_649" class="t s3_649">on page B4-11 for the architecture details. All </span>
<span id="tp_649" class="t s3_649">levels of cache need appropriate cache management and must support: </span>
<span id="tq_649" class="t s3_649">• </span><span id="tr_649" class="t s3_649">cache cleaning (write-back caches only) </span>
<span id="ts_649" class="t s3_649">• </span><span id="tt_649" class="t s3_649">cache invalidation (all caches). </span>
<span id="tu_649" class="t s3_649">ARM processors and software are designed to be connected to a byte-addressed memory. Prior to ARMv6, </span>
<span id="tv_649" class="t s3_649">addressing was defined as word invariant. Word and halfword accesses to the memory ignored the byte </span>
<span id="tw_649" class="t s3_649">alignment of the address, and accessed the naturally-aligned value that was addressed, that is, a memory </span>
<span id="tx_649" class="t s3_649">access ignored address bits 0 and 1 for word access, and ignored bit 0 for halfword accesses. The endianness </span>
<span id="ty_649" class="t s3_649">of the ARM processor normally matched that of the memory system, or was configured to match it before </span>
<span id="tz_649" class="t s3_649">any non-word accesses occurred. </span>
<span id="t10_649" class="t s3_649">ARMv6 introduces: </span>
<span id="t11_649" class="t s3_649">• </span><span id="t12_649" class="t s3_649">a byte-invariant address model </span>
<span id="t13_649" class="t s3_649">• </span><span id="t14_649" class="t s3_649">support of unaligned word and halfword accesses </span>
<span id="t15_649" class="t s3_649">• </span><span id="t16_649" class="t s3_649">additional control features for loading and storing data in a little or big endian manner. </span>
<span id="t17_649" class="t s3_649">See </span><span id="t18_649" class="t s4_649">Endian support </span><span id="t19_649" class="t s3_649">on page A2-30 for details. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
