// Seed: 1027714597
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input wor id_2,
    output tri id_3,
    output wand id_4,
    input wire void id_5,
    input wor id_6,
    input supply0 id_7,
    input wor id_8,
    input uwire id_9,
    input uwire id_10,
    input uwire id_11,
    output supply0 id_12,
    input tri id_13,
    input tri id_14,
    output supply1 id_15
);
  assign id_12 = 1;
  wire id_17;
  wire id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input tri id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    output supply1 id_6,
    output supply0 id_7
);
  wand id_9 = id_0;
  wire id_10, id_11;
  module_0(
      id_0, id_6, id_1, id_9, id_6, id_1, id_5, id_5, id_2, id_5, id_2, id_9, id_9, id_2, id_3, id_9
  );
  wire id_12 = 1 * 1;
endmodule
