
*** Running vivado
    with args -log main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: link_design -top main -part xczu3eg-sbva484-1-e -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Netlist 29-17] Analyzing 1260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.RMeEH6Utps/device.xdc]
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2390.918 ; gain = 0.000 ; free physical = 11366 ; free virtual = 31549
Finished Parsing XDC File [/tmp/tmp.RMeEH6Utps/device.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.918 ; gain = 0.000 ; free physical = 11369 ; free virtual = 31551
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 84 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:20 . Memory (MB): peak = 2390.918 ; gain = 888.395 ; free physical = 11368 ; free virtual = 31551
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2454.949 ; gain = 64.031 ; free physical = 11449 ; free virtual = 31628

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d0caf330

Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2763.793 ; gain = 308.844 ; free physical = 10392 ; free virtual = 30583

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cb445a10

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.668 ; gain = 0.004 ; free physical = 10307 ; free virtual = 30502
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 10 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 911a6b04

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2886.668 ; gain = 0.004 ; free physical = 10278 ; free virtual = 30480
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 960c4edf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2886.668 ; gain = 0.004 ; free physical = 10317 ; free virtual = 30534
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 960c4edf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2886.668 ; gain = 0.004 ; free physical = 10307 ; free virtual = 30524
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 960c4edf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2886.668 ; gain = 0.004 ; free physical = 10294 ; free virtual = 30511
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 960c4edf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2886.668 ; gain = 0.004 ; free physical = 10297 ; free virtual = 30514
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              10  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2886.668 ; gain = 0.000 ; free physical = 10290 ; free virtual = 30507
Ending Logic Optimization Task | Checksum: cfa7681e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2886.668 ; gain = 0.004 ; free physical = 10287 ; free virtual = 30504

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cfa7681e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2886.668 ; gain = 0.000 ; free physical = 10361 ; free virtual = 30579

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cfa7681e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.668 ; gain = 0.000 ; free physical = 10360 ; free virtual = 30578

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.668 ; gain = 0.000 ; free physical = 10359 ; free virtual = 30577
Ending Netlist Obfuscation Task | Checksum: cfa7681e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.668 ; gain = 0.000 ; free physical = 10361 ; free virtual = 30578
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 2886.668 ; gain = 495.750 ; free physical = 10360 ; free virtual = 30578
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.668 ; gain = 0.000 ; free physical = 10361 ; free virtual = 30579
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.RMeEH6Utps/out/FutilBuild.runs/impl_1/main_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2918.688 ; gain = 32.020 ; free physical = 10105 ; free virtual = 30302
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.RMeEH6Utps/out/FutilBuild.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3050.855 ; gain = 132.168 ; free physical = 9963 ; free virtual = 30160
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3064.730 ; gain = 0.000 ; free physical = 9800 ; free virtual = 29998
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3bfec243

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3064.730 ; gain = 0.000 ; free physical = 9800 ; free virtual = 29998
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3064.730 ; gain = 0.000 ; free physical = 9798 ; free virtual = 29996

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00e71b87

Time (s): cpu = 00:00:52 ; elapsed = 00:02:15 . Memory (MB): peak = 4157.941 ; gain = 1093.211 ; free physical = 17840 ; free virtual = 38058

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: af8b37e4

Time (s): cpu = 00:01:10 ; elapsed = 00:02:23 . Memory (MB): peak = 4196.980 ; gain = 1132.250 ; free physical = 18182 ; free virtual = 38437

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: af8b37e4

Time (s): cpu = 00:01:10 ; elapsed = 00:02:23 . Memory (MB): peak = 4196.980 ; gain = 1132.250 ; free physical = 18180 ; free virtual = 38435
Phase 1 Placer Initialization | Checksum: af8b37e4

Time (s): cpu = 00:01:10 ; elapsed = 00:02:23 . Memory (MB): peak = 4196.980 ; gain = 1132.250 ; free physical = 18170 ; free virtual = 38425

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: aa3417df

Time (s): cpu = 00:01:44 ; elapsed = 00:02:37 . Memory (MB): peak = 4196.980 ; gain = 1132.250 ; free physical = 17815 ; free virtual = 38085

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17119 ; free virtual = 37360

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: e1df9b0a

Time (s): cpu = 00:02:41 ; elapsed = 00:03:04 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 17096 ; free virtual = 37342
Phase 2.2 Global Placement Core | Checksum: 14264ba8f

Time (s): cpu = 00:02:46 ; elapsed = 00:03:07 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 17033 ; free virtual = 37279
Phase 2 Global Placement | Checksum: 14264ba8f

Time (s): cpu = 00:02:46 ; elapsed = 00:03:07 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 17030 ; free virtual = 37276

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 711f009b

Time (s): cpu = 00:02:48 ; elapsed = 00:03:08 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 17588 ; free virtual = 37834

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e19b19f3

Time (s): cpu = 00:02:52 ; elapsed = 00:03:09 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 19632 ; free virtual = 39878

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14cdcb756

Time (s): cpu = 00:02:52 ; elapsed = 00:03:10 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 19623 ; free virtual = 39869

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: fb69fd7c

Time (s): cpu = 00:02:57 ; elapsed = 00:03:13 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 19798 ; free virtual = 40044

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: d29eea60

Time (s): cpu = 00:02:57 ; elapsed = 00:03:13 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 19794 ; free virtual = 40040

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: c78ad157

Time (s): cpu = 00:03:04 ; elapsed = 00:03:19 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 19720 ; free virtual = 39966

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: c387efe4

Time (s): cpu = 00:03:14 ; elapsed = 00:03:22 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 19695 ; free virtual = 39930

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: f4938816

Time (s): cpu = 00:03:16 ; elapsed = 00:03:23 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 19763 ; free virtual = 39998

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1b66305c8

Time (s): cpu = 00:03:16 ; elapsed = 00:03:24 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 19764 ; free virtual = 39998
Phase 3 Detail Placement | Checksum: 1b66305c8

Time (s): cpu = 00:03:16 ; elapsed = 00:03:24 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 19762 ; free virtual = 39996

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 155c81562

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 155c81562

Time (s): cpu = 00:03:40 ; elapsed = 00:03:30 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 19510 ; free virtual = 39745
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.874. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1139b889d

Time (s): cpu = 00:03:42 ; elapsed = 00:03:32 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 19467 ; free virtual = 39702
Phase 4.1 Post Commit Optimization | Checksum: 1139b889d

Time (s): cpu = 00:03:42 ; elapsed = 00:03:32 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 19445 ; free virtual = 39680

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1139b889d

Time (s): cpu = 00:03:43 ; elapsed = 00:03:32 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 19435 ; free virtual = 39670

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1139b889d

Time (s): cpu = 00:03:46 ; elapsed = 00:03:35 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 19303 ; free virtual = 39538

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 19308 ; free virtual = 39543
Phase 4.4 Final Placement Cleanup | Checksum: 16046e0d7

Time (s): cpu = 00:03:46 ; elapsed = 00:03:36 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 19295 ; free virtual = 39529
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16046e0d7

Time (s): cpu = 00:03:46 ; elapsed = 00:03:36 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 19279 ; free virtual = 39514
Ending Placer Task | Checksum: a9a3ab7c

Time (s): cpu = 00:03:46 ; elapsed = 00:03:36 . Memory (MB): peak = 4204.984 ; gain = 1140.254 ; free physical = 19267 ; free virtual = 39502
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:56 ; elapsed = 00:03:47 . Memory (MB): peak = 4204.984 ; gain = 1154.129 ; free physical = 19301 ; free virtual = 39536
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 19296 ; free virtual = 39531
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 19247 ; free virtual = 39517
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.RMeEH6Utps/out/FutilBuild.runs/impl_1/main_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 19131 ; free virtual = 39375
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 19113 ; free virtual = 39357
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 19197 ; free virtual = 39442
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 15399b3a ConstDB: 0 ShapeSum: 946a1042 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "A_int0_0_done" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_done". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_int0_0_read_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_int0_0_read_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_read_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_read_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_int0_0_read_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_int0_0_read_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_int0_0_done" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_int0_0_done". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_int0_read_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_int0_read_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_int0_read_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_int0_read_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_int0_read_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_int0_read_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_int0_read_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_int0_read_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_int0_read_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_int0_read_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_int0_read_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_int0_read_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_int0_read_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_int0_read_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_int0_read_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_int0_read_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_int0_read_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_int0_read_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_int0_read_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_int0_read_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_int0_read_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_int0_read_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_int0_read_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_int0_read_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_int0_read_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_int0_read_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_int0_read_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_int0_read_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 109d1bf8c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 19748 ; free virtual = 39920
Post Restoration Checksum: NetGraph: 10b7686c NumContArr: f91a5720 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 109d1bf8c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 19734 ; free virtual = 39909

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 109d1bf8c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 19687 ; free virtual = 39862

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 109d1bf8c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 19682 ; free virtual = 39857

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 109d1bf8c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 19666 ; free virtual = 39842

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1eff5d333

Time (s): cpu = 00:01:09 ; elapsed = 00:00:43 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 19609 ; free virtual = 39793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.210  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1b34752b7

Time (s): cpu = 00:01:26 ; elapsed = 00:00:48 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 19505 ; free virtual = 39690

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 25311
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22417
  Number of Partially Routed Nets     = 2894
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e9c2a586

Time (s): cpu = 00:01:42 ; elapsed = 00:00:52 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 19325 ; free virtual = 39510

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6454
 Number of Nodes with overlaps = 1406
 Number of Nodes with overlaps = 404
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.411  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 107ab9404

Time (s): cpu = 00:05:19 ; elapsed = 00:02:24 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17476 ; free virtual = 37699

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 15388542d

Time (s): cpu = 00:05:19 ; elapsed = 00:02:24 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17470 ; free virtual = 37693
Phase 4 Rip-up And Reroute | Checksum: 15388542d

Time (s): cpu = 00:05:19 ; elapsed = 00:02:24 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17467 ; free virtual = 37690

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15388542d

Time (s): cpu = 00:05:19 ; elapsed = 00:02:24 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17463 ; free virtual = 37686

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15388542d

Time (s): cpu = 00:05:19 ; elapsed = 00:02:24 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17462 ; free virtual = 37685
Phase 5 Delay and Skew Optimization | Checksum: 15388542d

Time (s): cpu = 00:05:20 ; elapsed = 00:02:24 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17455 ; free virtual = 37679

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 147606e50

Time (s): cpu = 00:05:28 ; elapsed = 00:02:27 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17372 ; free virtual = 37596
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.411  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 147606e50

Time (s): cpu = 00:05:28 ; elapsed = 00:02:27 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17362 ; free virtual = 37587
Phase 6 Post Hold Fix | Checksum: 147606e50

Time (s): cpu = 00:05:28 ; elapsed = 00:02:27 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17360 ; free virtual = 37584

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.00135 %
  Global Horizontal Routing Utilization  = 6.33816 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: de5ad044

Time (s): cpu = 00:05:29 ; elapsed = 00:02:27 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17350 ; free virtual = 37575

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: de5ad044

Time (s): cpu = 00:05:29 ; elapsed = 00:02:27 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17344 ; free virtual = 37569

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: de5ad044

Time (s): cpu = 00:05:31 ; elapsed = 00:02:29 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17303 ; free virtual = 37490

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.411  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: de5ad044

Time (s): cpu = 00:05:31 ; elapsed = 00:02:30 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17304 ; free virtual = 37492
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:31 ; elapsed = 00:02:30 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17357 ; free virtual = 37544

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:41 ; elapsed = 00:02:40 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17357 ; free virtual = 37544
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17357 ; free virtual = 37544
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17228 ; free virtual = 37468
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.RMeEH6Utps/out/FutilBuild.runs/impl_1/main_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4204.984 ; gain = 0.000 ; free physical = 17102 ; free virtual = 37303
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.RMeEH6Utps/out/FutilBuild.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 4325.188 ; gain = 120.203 ; free physical = 16851 ; free virtual = 37051
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tmp/tmp.RMeEH6Utps/out/FutilBuild.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 4340.410 ; gain = 15.223 ; free physical = 16882 ; free virtual = 37083
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4340.410 ; gain = 0.000 ; free physical = 18421 ; free virtual = 38627
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 12:06:55 2020...
