0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/ip/gng/rtl/gng.v,1747959106,verilog,,C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/ip/gng/rtl/gng_coef.v,,gng,,,../../../../origin_sim.srcs/sources_1/imports/choice/ip/gng/c,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/ip/gng/rtl/gng_coef.v,1747959106,verilog,,C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/ip/gng/rtl/gng_ctg.v,,gng_coef,,,../../../../origin_sim.srcs/sources_1/imports/choice/ip/gng/c,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/ip/gng/rtl/gng_ctg.v,1747959106,verilog,,C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/ip/gng/rtl/gng_interp.v,,gng_ctg,,,../../../../origin_sim.srcs/sources_1/imports/choice/ip/gng/c,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/ip/gng/rtl/gng_interp.v,1747959106,verilog,,C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/ip/gng/rtl/gng_lzd.v,,gng_interp,,,../../../../origin_sim.srcs/sources_1/imports/choice/ip/gng/c,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/ip/gng/rtl/gng_lzd.v,1747959106,verilog,,C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/ip/gng/rtl/gng_smul_16_18.v,,gng_lzd,,,../../../../origin_sim.srcs/sources_1/imports/choice/ip/gng/c,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/ip/gng/rtl/gng_smul_16_18.v,1747959106,verilog,,C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/ip/gng/rtl/gng_smul_16_18_sadd_37.v,,gng_smul_16_18,,,../../../../origin_sim.srcs/sources_1/imports/choice/ip/gng/c,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/ip/gng/rtl/gng_smul_16_18_sadd_37.v,1747959106,verilog,,,,gng_smul_16_18_sadd_37,,,../../../../origin_sim.srcs/sources_1/imports/choice/ip/gng/c,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/analysis/error_counter.vhdl,1747959094,vhdl,,,,error_counter,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/channel/ang_to_iq.vhdl,1747959094,vhdl,,,,ang_to_iq,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/channel/awgn.vhdl,1753200679,vhdl,,,,awgn,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/channel/phase_noise.vhdl,1753200682,vhdl,,,,phase_noise,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/examples/dual/memory_results.vhdl,1747959094,vhdl,,,,memory_results,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/examples/single/analysis.vhdl,1747959094,vhdl,,,,analysis,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/examples/single/channel.vhdl,1753286615,vhdl,,,,channel,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/examples/single/control.vhdl,1747959094,vhdl,,,,control,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/examples/single/dsp.vhdl,1753200662,vhdl,,,,dsp,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/examples/single/memory_params.vhdl,1747959094,vhdl,,,,memory_params,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/examples/single/receiver.vhdl,1753306168,vhdl,,,,receiver,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/examples/single/system.vhdl,1753200576,vhdl,,,,system,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/examples/single/top.vhdl,1753289389,vhdl,,,,top,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/examples/single/transmitter.vhdl,1753200672,vhdl,,,,transmitter,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/misc/reset_sync.vhdl,1747959094,vhdl,,,,reset_sync,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/receiver/demod_16QAM.vhdl,1747959094,vhdl,,,,demod_16qam,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/receiver/demod_256QAM.vhdl,1747959094,vhdl,,,,demod_256qam,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/receiver/demod_64QAM.vhdl,1747959094,vhdl,,,,demod_64qam,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/receiver/demod_BPSK.vhdl,1747959094,vhdl,,,,demod_bpsk,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/receiver/demod_QPSK.vhdl,1747959094,vhdl,,,,demod_qpsk,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/receiver/demodulator.vhdl,1752623977,vhdl,,,,demodulator,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/transmitter/mod_16QAM.vhdl,1747959094,vhdl,,,,mod_16qam,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/transmitter/mod_256QAM.vhdl,1747959094,vhdl,,,,mod_256qam,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/transmitter/mod_64QAM.vhdl,1747959094,vhdl,,,,mod_64qam,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/transmitter/mod_BPSK.vhdl,1747959094,vhdl,,,,mod_bpsk,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/transmitter/mod_QPSK.vhdl,1747959094,vhdl,,,,mod_qpsk,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/transmitter/modulator.vhdl,1753200668,vhdl,,,,modulator,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/transmitter/rng.vhdl,1747959094,vhdl,,,,rng,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/transmitter/xorshift.vhdl,1747959094,vhdl,,,,xorshift,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/uart/communication.vhdl,1747959094,vhdl,,,,communication,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/uart/rx.vhdl,1747959094,vhdl,,,,rx,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/uart/tx.vhdl,1747959094,vhdl,,,,tx,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/uart/uart.vhdl,1747959094,vhdl,,,,uart,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/project_1/awgn_pkg.vhdl,1747867758,vhdl,C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/channel/awgn.vhdl,,,awgn_pkg,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/project_1/phase_noise_pkg.vhdl,1747870624,vhdl,C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/imports/choice/src/channel/phase_noise.vhdl,,,phase_noise_pkg,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/new/bps.vhd,1753292375,vhdl,,,,bps,,,,,,,,
C:/Users/12097/Desktop/UCL/Final Project/origin_sim/origin_sim.srcs/sources_1/new/tb_top.vhd,1754570189,vhdl,,,,tb_top,,,,,,,,
