// Seed: 2804189507
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    output wor id_2,
    input supply0 id_3,
    output wand id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri id_7,
    output supply1 id_8,
    input tri id_9
);
  assign id_1 = {!1, 1, id_5 || 1, id_3};
  if (1 !=? 1) supply1 id_11, id_12, id_13;
  assign id_0 = id_13 !== 1;
  if (1) wire id_14;
  wire id_15;
  wire id_16;
  wire id_17, id_18;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri id_4,
    output wor id_5,
    output tri1 id_6,
    input tri id_7,
    output supply0 id_8,
    input wor id_9,
    input wire id_10,
    input wand id_11,
    input tri id_12,
    output uwire id_13,
    output uwire id_14,
    input wor id_15,
    inout wor id_16,
    input uwire id_17,
    output supply1 id_18,
    input wand id_19,
    output supply1 id_20,
    input wand id_21,
    input wire id_22,
    output wand id_23,
    input tri id_24
);
  module_0(
      id_20, id_1, id_3, id_19, id_13, id_12, id_2, id_17, id_16, id_9
  );
endmodule
