# Instantiating IP Cores in SmartDesign

When an IP core is dragged from the Catalog to SmartDesign, Libero prompts you to name the component, and if applicable, to configure the IP core. After the core is configured, Libero generates the component for that core and instantiates it in SmartDesign.

-   **[Instantiating Mi-V Processor IP](GUID-B0830827-31C4-4847-8B98-20ED81D9738A.md)**  

-   **[Instantiating AXI Interconnect Bus IP](GUID-311601A3-9E22-42C0-B786-83D65E15413F.md)**  

-   **[Instantiating DDR3 Memory Controller](GUID-2B5158D8-BA76-4637-89AC-460A28DAEC1C.md)**  

-   **[Instantiating PolarFire Clock Conditioning Circuitry \(CCC\)](GUID-9D8B6BD4-8338-4449-BDCF-29877731C3CB.md)**  

-   **[Instantiating PolarFire Initialization Monitor](GUID-14DE5CD9-78E6-4972-AF0D-5AF812D8F9FA.md)**  

-   **[Instantiating CORERESET\_PF](GUID-741F6FFE-70C9-427A-BDC0-C7CD64C26C9E.md)**  

-   **[Instantiating CoreJTAGDebug](GUID-B243F7AA-BF46-4B7C-A627-F7951F7266D5.md)**  

-   **[Instantiating MiV ESS Core](GUID-DB79305E-66C4-42D5-A72B-31A30F9AD753.md)**  


**Parent topic:**[Creating a Mi-V Processor Subsystem](GUID-EE94C957-B350-409F-8642-12DAB4A9E286.md)

