ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"UDS.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/UDS.c"
  20              		.section	.text.getSID,"ax",%progbits
  21              		.align	1
  22              		.global	getSID
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	getSID:
  28              	.LVL0:
  29              	.LFB137:
   1:Core/Src/UDS.c **** #include "UDS.h"
   2:Core/Src/UDS.c **** 
   3:Core/Src/UDS.c **** #define NRC 0x7F
   4:Core/Src/UDS.c **** #define INVALID_LENGTH 0x13
   5:Core/Src/UDS.c **** #define INVALID_DID 0x31
   6:Core/Src/UDS.c **** #define WRONG_KEY 0x35
   7:Core/Src/UDS.c **** #define ACCESS_DENIED 0x33
   8:Core/Src/UDS.c **** 
   9:Core/Src/UDS.c **** uint8_t Seed[4] = {0x01, 0x08, 0x82, 0x21};
  10:Core/Src/UDS.c **** uint8_t Key[4] = {0x00, 0x00, 0x00, 0x00};
  11:Core/Src/UDS.c **** 
  12:Core/Src/UDS.c **** volatile uint8_t flag_SeedProvided = 0;
  13:Core/Src/UDS.c **** volatile uint8_t flag_SecurityUnlocked = 0;
  14:Core/Src/UDS.c **** volatile uint8_t flag_WrongKey = 0;
  15:Core/Src/UDS.c **** volatile uint8_t flag_Waiting = 0;
  16:Core/Src/UDS.c **** volatile int count_up = 0;
  17:Core/Src/UDS.c **** volatile int count_up1 = 0;
  18:Core/Src/UDS.c **** 
  19:Core/Src/UDS.c **** uint16_t newStdId = 0x0000;
  20:Core/Src/UDS.c **** 
  21:Core/Src/UDS.c **** uint8_t getSID(uint8_t data[])
  22:Core/Src/UDS.c **** {
  30              		.loc 1 22 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  23:Core/Src/UDS.c ****     return data[1];
  35              		.loc 1 23 5 view .LVU1
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 2


  24:Core/Src/UDS.c **** }
  36              		.loc 1 24 1 is_stmt 0 view .LVU2
  37 0000 4078     		ldrb	r0, [r0, #1]	@ zero_extendqisi2
  38              	.LVL1:
  39              		.loc 1 24 1 view .LVU3
  40 0002 7047     		bx	lr
  41              		.cfi_endproc
  42              	.LFE137:
  44              		.section	.text.getDID,"ax",%progbits
  45              		.align	1
  46              		.global	getDID
  47              		.syntax unified
  48              		.thumb
  49              		.thumb_func
  51              	getDID:
  52              	.LVL2:
  53              	.LFB138:
  25:Core/Src/UDS.c **** 
  26:Core/Src/UDS.c **** uint16_t getDID(uint8_t data[])
  27:Core/Src/UDS.c **** {
  54              		.loc 1 27 1 is_stmt 1 view -0
  55              		.cfi_startproc
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 0, uses_anonymous_args = 0
  58              		@ link register save eliminated.
  28:Core/Src/UDS.c ****     uint16_t tmp = 0x0000;
  59              		.loc 1 28 5 view .LVU5
  29:Core/Src/UDS.c ****     tmp = data[2];
  60              		.loc 1 29 5 view .LVU6
  61              		.loc 1 29 15 is_stmt 0 view .LVU7
  62 0000 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
  63              	.LVL3:
  30:Core/Src/UDS.c ****     tmp <<= 8;
  64              		.loc 1 30 5 is_stmt 1 view .LVU8
  31:Core/Src/UDS.c ****     tmp += data[3];
  65              		.loc 1 31 5 view .LVU9
  66              		.loc 1 31 16 is_stmt 0 view .LVU10
  67 0002 C078     		ldrb	r0, [r0, #3]	@ zero_extendqisi2
  68              	.LVL4:
  69              		.loc 1 31 9 view .LVU11
  70 0004 00EB0320 		add	r0, r0, r3, lsl #8
  71              	.LVL5:
  32:Core/Src/UDS.c ****     return tmp;
  72              		.loc 1 32 5 is_stmt 1 view .LVU12
  33:Core/Src/UDS.c **** }
  73              		.loc 1 33 1 is_stmt 0 view .LVU13
  74 0008 80B2     		uxth	r0, r0
  75              		.loc 1 33 1 view .LVU14
  76 000a 7047     		bx	lr
  77              		.cfi_endproc
  78              	.LFE138:
  80              		.section	.rodata.CAN1_Send.str1.4,"aMS",%progbits,1
  81              		.align	2
  82              	.LC0:
  83 0000 54657374 		.ascii	"Tester Request: \000"
  83      65722052 
  83      65717565 
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 3


  83      73743A20 
  83      00
  84              		.section	.text.CAN1_Send,"ax",%progbits
  85              		.align	1
  86              		.global	CAN1_Send
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	CAN1_Send:
  92              	.LFB139:
  34:Core/Src/UDS.c **** 
  35:Core/Src/UDS.c **** void CAN1_Send()
  36:Core/Src/UDS.c **** {
  93              		.loc 1 36 1 is_stmt 1 view -0
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 0
  96              		@ frame_needed = 0, uses_anonymous_args = 0
  97 0000 38B5     		push	{r3, r4, r5, lr}
  98              		.cfi_def_cfa_offset 16
  99              		.cfi_offset 3, -16
 100              		.cfi_offset 4, -12
 101              		.cfi_offset 5, -8
 102              		.cfi_offset 14, -4
  37:Core/Src/UDS.c ****     USART3_SendString((uint8_t *)"Tester Request: ");
 103              		.loc 1 37 5 view .LVU16
 104 0002 0A48     		ldr	r0, .L7
 105 0004 FFF7FEFF 		bl	USART3_SendString
 106              	.LVL6:
  38:Core/Src/UDS.c ****     PrintCANLog(CAN1_pHeader.StdId, CAN1_DATA_TX);
 107              		.loc 1 38 5 view .LVU17
 108              		.loc 1 38 29 is_stmt 0 view .LVU18
 109 0008 094C     		ldr	r4, .L7+4
 110              		.loc 1 38 5 view .LVU19
 111 000a 0A4D     		ldr	r5, .L7+8
 112 000c 2946     		mov	r1, r5
 113 000e 2088     		ldrh	r0, [r4]
 114 0010 FFF7FEFF 		bl	PrintCANLog
 115              	.LVL7:
  39:Core/Src/UDS.c ****     if (HAL_CAN_AddTxMessage(&hcan1, &CAN1_pHeader, CAN1_DATA_TX,
 116              		.loc 1 39 5 is_stmt 1 view .LVU20
 117              		.loc 1 39 9 is_stmt 0 view .LVU21
 118 0014 084B     		ldr	r3, .L7+12
 119 0016 2A46     		mov	r2, r5
 120 0018 2146     		mov	r1, r4
 121 001a 0848     		ldr	r0, .L7+16
 122 001c FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 123              	.LVL8:
 124              		.loc 1 39 8 discriminator 1 view .LVU22
 125 0020 00B9     		cbnz	r0, .L6
 126              	.L3:
  40:Core/Src/UDS.c ****                              &CAN1_pTxMailbox) != HAL_OK)
  41:Core/Src/UDS.c ****     {
  42:Core/Src/UDS.c ****         Error_Handler();
  43:Core/Src/UDS.c ****     }
  44:Core/Src/UDS.c **** }
 127              		.loc 1 44 1 view .LVU23
 128 0022 38BD     		pop	{r3, r4, r5, pc}
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 4


 129              	.L6:
  42:Core/Src/UDS.c ****     }
 130              		.loc 1 42 9 is_stmt 1 view .LVU24
 131 0024 FFF7FEFF 		bl	Error_Handler
 132              	.LVL9:
 133              		.loc 1 44 1 is_stmt 0 view .LVU25
 134 0028 FBE7     		b	.L3
 135              	.L8:
 136 002a 00BF     		.align	2
 137              	.L7:
 138 002c 00000000 		.word	.LC0
 139 0030 00000000 		.word	CAN1_pHeader
 140 0034 00000000 		.word	CAN1_DATA_TX
 141 0038 00000000 		.word	CAN1_pTxMailbox
 142 003c 00000000 		.word	hcan1
 143              		.cfi_endproc
 144              	.LFE139:
 146              		.section	.text.CAN2_Send,"ax",%progbits
 147              		.align	1
 148              		.global	CAN2_Send
 149              		.syntax unified
 150              		.thumb
 151              		.thumb_func
 153              	CAN2_Send:
 154              	.LFB140:
  45:Core/Src/UDS.c **** 
  46:Core/Src/UDS.c **** void CAN2_Send()
  47:Core/Src/UDS.c **** {
 155              		.loc 1 47 1 is_stmt 1 view -0
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 0
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 159 0000 38B5     		push	{r3, r4, r5, lr}
 160              		.cfi_def_cfa_offset 16
 161              		.cfi_offset 3, -16
 162              		.cfi_offset 4, -12
 163              		.cfi_offset 5, -8
 164              		.cfi_offset 14, -4
  48:Core/Src/UDS.c ****     PrintCANLog(CAN2_pHeader.StdId, CAN2_DATA_TX);
 165              		.loc 1 48 5 view .LVU27
 166              		.loc 1 48 29 is_stmt 0 view .LVU28
 167 0002 084C     		ldr	r4, .L13
 168              		.loc 1 48 5 view .LVU29
 169 0004 084D     		ldr	r5, .L13+4
 170 0006 2946     		mov	r1, r5
 171 0008 2088     		ldrh	r0, [r4]
 172 000a FFF7FEFF 		bl	PrintCANLog
 173              	.LVL10:
  49:Core/Src/UDS.c ****     if (HAL_CAN_AddTxMessage(&hcan2, &CAN2_pHeader, CAN2_DATA_TX,
 174              		.loc 1 49 5 is_stmt 1 view .LVU30
 175              		.loc 1 49 9 is_stmt 0 view .LVU31
 176 000e 074B     		ldr	r3, .L13+8
 177 0010 2A46     		mov	r2, r5
 178 0012 2146     		mov	r1, r4
 179 0014 0648     		ldr	r0, .L13+12
 180 0016 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 181              	.LVL11:
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 5


 182              		.loc 1 49 8 discriminator 1 view .LVU32
 183 001a 00B9     		cbnz	r0, .L12
 184              	.L9:
  50:Core/Src/UDS.c ****                              &CAN2_pTxMailbox) != HAL_OK)
  51:Core/Src/UDS.c ****     {
  52:Core/Src/UDS.c ****         Error_Handler();
  53:Core/Src/UDS.c ****     }
  54:Core/Src/UDS.c **** }
 185              		.loc 1 54 1 view .LVU33
 186 001c 38BD     		pop	{r3, r4, r5, pc}
 187              	.L12:
  52:Core/Src/UDS.c ****     }
 188              		.loc 1 52 9 is_stmt 1 view .LVU34
 189 001e FFF7FEFF 		bl	Error_Handler
 190              	.LVL12:
 191              		.loc 1 54 1 is_stmt 0 view .LVU35
 192 0022 FBE7     		b	.L9
 193              	.L14:
 194              		.align	2
 195              	.L13:
 196 0024 00000000 		.word	CAN2_pHeader
 197 0028 00000000 		.word	CAN2_DATA_TX
 198 002c 00000000 		.word	CAN2_pTxMailbox
 199 0030 00000000 		.word	hcan2
 200              		.cfi_endproc
 201              	.LFE140:
 203              		.section	.text.FormatCANFrame,"ax",%progbits
 204              		.align	1
 205              		.global	FormatCANFrame
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 210              	FormatCANFrame:
 211              	.LVL13:
 212              	.LFB141:
  55:Core/Src/UDS.c **** 
  56:Core/Src/UDS.c **** void FormatCANFrame(uint8_t data[])
  57:Core/Src/UDS.c **** {
 213              		.loc 1 57 1 is_stmt 1 view -0
 214              		.cfi_startproc
 215              		@ args = 0, pretend = 0, frame = 0
 216              		@ frame_needed = 0, uses_anonymous_args = 0
 217              		@ link register save eliminated.
  58:Core/Src/UDS.c ****     for (uint8_t loopIndx = data[0] + 1; loopIndx < 8; loopIndx++)
 218              		.loc 1 58 5 view .LVU37
 219              	.LBB2:
 220              		.loc 1 58 10 view .LVU38
 221              		.loc 1 58 33 is_stmt 0 view .LVU39
 222 0000 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 223              		.loc 1 58 18 view .LVU40
 224 0002 0133     		adds	r3, r3, #1
 225 0004 DBB2     		uxtb	r3, r3
 226              	.LVL14:
 227              		.loc 1 58 5 view .LVU41
 228 0006 01E0     		b	.L16
 229              	.L17:
 230              		.loc 1 58 64 is_stmt 1 discriminator 2 view .LVU42
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 6


 231 0008 0133     		adds	r3, r3, #1
 232              	.LVL15:
 233              		.loc 1 58 64 is_stmt 0 discriminator 2 view .LVU43
 234 000a DBB2     		uxtb	r3, r3
 235              	.LVL16:
 236              	.L16:
 237              		.loc 1 58 51 is_stmt 1 discriminator 1 view .LVU44
 238 000c 072B     		cmp	r3, #7
 239 000e 05D8     		bhi	.L19
  59:Core/Src/UDS.c ****     {
  60:Core/Src/UDS.c ****         if (data[loopIndx] == 0x00)
 240              		.loc 1 60 9 view .LVU45
 241              		.loc 1 60 17 is_stmt 0 view .LVU46
 242 0010 C25C     		ldrb	r2, [r0, r3]	@ zero_extendqisi2
 243              		.loc 1 60 12 view .LVU47
 244 0012 002A     		cmp	r2, #0
 245 0014 F8D1     		bne	.L17
  61:Core/Src/UDS.c ****         {
  62:Core/Src/UDS.c ****             data[loopIndx] = 0x55;
 246              		.loc 1 62 13 is_stmt 1 view .LVU48
 247              		.loc 1 62 28 is_stmt 0 view .LVU49
 248 0016 5522     		movs	r2, #85
 249 0018 C254     		strb	r2, [r0, r3]
 250 001a F5E7     		b	.L17
 251              	.L19:
 252              		.loc 1 62 28 view .LVU50
 253              	.LBE2:
  63:Core/Src/UDS.c ****         }
  64:Core/Src/UDS.c ****     }
  65:Core/Src/UDS.c **** }
 254              		.loc 1 65 1 view .LVU51
 255 001c 7047     		bx	lr
 256              		.cfi_endproc
 257              	.LFE141:
 259              		.section	.text.calculate_key_from_seed,"ax",%progbits
 260              		.align	1
 261              		.global	calculate_key_from_seed
 262              		.syntax unified
 263              		.thumb
 264              		.thumb_func
 266              	calculate_key_from_seed:
 267              	.LVL17:
 268              	.LFB142:
  66:Core/Src/UDS.c **** 
  67:Core/Src/UDS.c **** void calculate_key_from_seed(uint8_t *input, uint8_t *output)
  68:Core/Src/UDS.c **** {
 269              		.loc 1 68 1 is_stmt 1 view -0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 0
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 273              		@ link register save eliminated.
  69:Core/Src/UDS.c ****     output[0] = input[0] ^ input[1];
 274              		.loc 1 69 5 view .LVU53
 275              		.loc 1 69 22 is_stmt 0 view .LVU54
 276 0000 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 277              		.loc 1 69 33 view .LVU55
 278 0002 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 7


 279              		.loc 1 69 15 view .LVU56
 280 0004 5340     		eors	r3, r3, r2
 281 0006 0B70     		strb	r3, [r1]
  70:Core/Src/UDS.c ****     output[1] = input[1] + input[2];
 282              		.loc 1 70 5 is_stmt 1 view .LVU57
 283              		.loc 1 70 22 is_stmt 0 view .LVU58
 284 0008 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 285              		.loc 1 70 33 view .LVU59
 286 000a 8278     		ldrb	r2, [r0, #2]	@ zero_extendqisi2
 287              		.loc 1 70 26 view .LVU60
 288 000c 1344     		add	r3, r3, r2
 289              		.loc 1 70 15 view .LVU61
 290 000e 4B70     		strb	r3, [r1, #1]
  71:Core/Src/UDS.c ****     output[2] = input[2] ^ input[3];
 291              		.loc 1 71 5 is_stmt 1 view .LVU62
 292              		.loc 1 71 22 is_stmt 0 view .LVU63
 293 0010 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 294              		.loc 1 71 33 view .LVU64
 295 0012 C278     		ldrb	r2, [r0, #3]	@ zero_extendqisi2
 296              		.loc 1 71 15 view .LVU65
 297 0014 5340     		eors	r3, r3, r2
 298 0016 8B70     		strb	r3, [r1, #2]
  72:Core/Src/UDS.c ****     output[3] = input[3] + input[0];
 299              		.loc 1 72 5 is_stmt 1 view .LVU66
 300              		.loc 1 72 22 is_stmt 0 view .LVU67
 301 0018 C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 302              		.loc 1 72 33 view .LVU68
 303 001a 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 304              		.loc 1 72 26 view .LVU69
 305 001c 1344     		add	r3, r3, r2
 306              		.loc 1 72 15 view .LVU70
 307 001e CB70     		strb	r3, [r1, #3]
  73:Core/Src/UDS.c **** }
 308              		.loc 1 73 1 view .LVU71
 309 0020 7047     		bx	lr
 310              		.cfi_endproc
 311              	.LFE142:
 313              		.section	.text.cmp_key,"ax",%progbits
 314              		.align	1
 315              		.global	cmp_key
 316              		.syntax unified
 317              		.thumb
 318              		.thumb_func
 320              	cmp_key:
 321              	.LVL18:
 322              	.LFB143:
  74:Core/Src/UDS.c **** 
  75:Core/Src/UDS.c **** bool cmp_key(uint8_t *key1, uint8_t *key2, uint8_t len)
  76:Core/Src/UDS.c **** {
 323              		.loc 1 76 1 is_stmt 1 view -0
 324              		.cfi_startproc
 325              		@ args = 0, pretend = 0, frame = 0
 326              		@ frame_needed = 0, uses_anonymous_args = 0
  77:Core/Src/UDS.c ****     for (uint8_t i = 0; i < len; i++)
 327              		.loc 1 77 5 view .LVU73
 328              	.LBB3:
 329              		.loc 1 77 10 view .LVU74
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 8


 330              		.loc 1 77 18 is_stmt 0 view .LVU75
 331 0000 0023     		movs	r3, #0
 332              	.LVL19:
 333              		.loc 1 77 27 is_stmt 1 discriminator 1 view .LVU76
 334 0002 9342     		cmp	r3, r2
 335 0004 0FD2     		bcs	.L30
 336              	.LBE3:
  76:Core/Src/UDS.c ****     for (uint8_t i = 0; i < len; i++)
 337              		.loc 1 76 1 is_stmt 0 view .LVU77
 338 0006 00B5     		push	{lr}
 339              		.cfi_def_cfa_offset 4
 340              		.cfi_offset 14, -4
 341              	.L24:
 342              	.LBB4:
  78:Core/Src/UDS.c ****     {
  79:Core/Src/UDS.c ****         if (key1[i] != key2[i])
 343              		.loc 1 79 9 is_stmt 1 view .LVU78
 344              		.loc 1 79 17 is_stmt 0 view .LVU79
 345 0008 10F803E0 		ldrb	lr, [r0, r3]	@ zero_extendqisi2
 346              		.loc 1 79 28 view .LVU80
 347 000c 11F803C0 		ldrb	ip, [r1, r3]	@ zero_extendqisi2
 348              		.loc 1 79 12 view .LVU81
 349 0010 E645     		cmp	lr, ip
 350 0012 06D1     		bne	.L25
  77:Core/Src/UDS.c ****     {
 351              		.loc 1 77 35 is_stmt 1 discriminator 2 view .LVU82
 352 0014 0133     		adds	r3, r3, #1
 353              	.LVL20:
  77:Core/Src/UDS.c ****     {
 354              		.loc 1 77 35 is_stmt 0 discriminator 2 view .LVU83
 355 0016 DBB2     		uxtb	r3, r3
 356              	.LVL21:
  77:Core/Src/UDS.c ****     {
 357              		.loc 1 77 27 is_stmt 1 discriminator 1 view .LVU84
 358 0018 9342     		cmp	r3, r2
 359 001a F5D3     		bcc	.L24
 360              	.LBE4:
  80:Core/Src/UDS.c ****         {
  81:Core/Src/UDS.c ****             return 0;
  82:Core/Src/UDS.c ****         }
  83:Core/Src/UDS.c ****     }
  84:Core/Src/UDS.c ****     return 1;
 361              		.loc 1 84 12 is_stmt 0 view .LVU85
 362 001c 0120     		movs	r0, #1
 363              	.LVL22:
 364              	.L23:
  85:Core/Src/UDS.c **** }
 365              		.loc 1 85 1 view .LVU86
 366 001e 5DF804FB 		ldr	pc, [sp], #4
 367              	.LVL23:
 368              	.L25:
 369              	.LBB5:
  81:Core/Src/UDS.c ****         }
 370              		.loc 1 81 20 view .LVU87
 371 0022 0020     		movs	r0, #0
 372              	.LVL24:
  81:Core/Src/UDS.c ****         }
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 9


 373              		.loc 1 81 20 view .LVU88
 374 0024 FBE7     		b	.L23
 375              	.LVL25:
 376              	.L30:
 377              		.cfi_def_cfa_offset 0
 378              		.cfi_restore 14
  81:Core/Src/UDS.c ****         }
 379              		.loc 1 81 20 view .LVU89
 380              	.LBE5:
  84:Core/Src/UDS.c **** }
 381              		.loc 1 84 12 view .LVU90
 382 0026 0120     		movs	r0, #1
 383              	.LVL26:
 384              		.loc 1 85 1 view .LVU91
 385 0028 7047     		bx	lr
 386              		.cfi_endproc
 387              	.LFE143:
 389              		.section	.rodata.checkFormat.str1.4,"aMS",%progbits,1
 390              		.align	2
 391              	.LC1:
 392 0000 496E7661 		.ascii	"Invalid Service ID\012\000"
 392      6C696420 
 392      53657276 
 392      69636520 
 392      49440A00 
 393              		.section	.text.checkFormat,"ax",%progbits
 394              		.align	1
 395              		.global	checkFormat
 396              		.syntax unified
 397              		.thumb
 398              		.thumb_func
 400              	checkFormat:
 401              	.LVL27:
 402              	.LFB144:
  86:Core/Src/UDS.c **** 
  87:Core/Src/UDS.c **** bool checkFormat(uint8_t data[])
  88:Core/Src/UDS.c **** {
 403              		.loc 1 88 1 is_stmt 1 view -0
 404              		.cfi_startproc
 405              		@ args = 0, pretend = 0, frame = 0
 406              		@ frame_needed = 0, uses_anonymous_args = 0
 407              		.loc 1 88 1 is_stmt 0 view .LVU93
 408 0000 08B5     		push	{r3, lr}
 409              		.cfi_def_cfa_offset 8
 410              		.cfi_offset 3, -8
 411              		.cfi_offset 14, -4
  89:Core/Src/UDS.c ****     // data[1] is the Service ID
  90:Core/Src/UDS.c ****     // data[0] is the length of the data
  91:Core/Src/UDS.c ****     switch (data[1])
 412              		.loc 1 91 5 is_stmt 1 view .LVU94
 413              		.loc 1 91 17 is_stmt 0 view .LVU95
 414 0002 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 415              		.loc 1 91 5 view .LVU96
 416 0004 272B     		cmp	r3, #39
 417 0006 08D0     		beq	.L32
 418 0008 2E2B     		cmp	r3, #46
 419 000a 0DD0     		beq	.L33
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 10


 420 000c 222B     		cmp	r3, #34
 421 000e 10D1     		bne	.L34
  92:Core/Src/UDS.c ****     {
  93:Core/Src/UDS.c ****     case 0x22:
  94:Core/Src/UDS.c ****         if (data[0] == 0x03)
 422              		.loc 1 94 9 is_stmt 1 view .LVU97
 423              		.loc 1 94 17 is_stmt 0 view .LVU98
 424 0010 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 425              		.loc 1 94 12 view .LVU99
 426 0012 032B     		cmp	r3, #3
 427 0014 12D0     		beq	.L36
  95:Core/Src/UDS.c ****             return true;
  96:Core/Src/UDS.c ****         return false;
 428              		.loc 1 96 16 view .LVU100
 429 0016 0020     		movs	r0, #0
 430              	.LVL28:
 431              		.loc 1 96 16 view .LVU101
 432 0018 0FE0     		b	.L35
 433              	.LVL29:
 434              	.L32:
  97:Core/Src/UDS.c ****         break;
 435              		.loc 1 97 9 is_stmt 1 view .LVU102
  98:Core/Src/UDS.c ****     case 0x27:
  99:Core/Src/UDS.c ****         if (data[0] == 0x02 || data[0] == 0x06)
 436              		.loc 1 99 9 view .LVU103
 437              		.loc 1 99 17 is_stmt 0 view .LVU104
 438 001a 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 439              		.loc 1 99 12 view .LVU105
 440 001c 022B     		cmp	r3, #2
 441 001e 0FD0     		beq	.L37
 442              		.loc 1 99 29 discriminator 1 view .LVU106
 443 0020 062B     		cmp	r3, #6
 444 0022 0FD0     		beq	.L38
 100:Core/Src/UDS.c ****             return true;
 101:Core/Src/UDS.c ****         return false;
 445              		.loc 1 101 16 view .LVU107
 446 0024 0020     		movs	r0, #0
 447              	.LVL30:
 448              		.loc 1 101 16 view .LVU108
 449 0026 08E0     		b	.L35
 450              	.LVL31:
 451              	.L33:
 102:Core/Src/UDS.c ****         break;
 452              		.loc 1 102 9 is_stmt 1 view .LVU109
 103:Core/Src/UDS.c ****     case 0x2E:
 104:Core/Src/UDS.c ****         if (data[0] == 0x05)
 453              		.loc 1 104 9 view .LVU110
 454              		.loc 1 104 17 is_stmt 0 view .LVU111
 455 0028 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 456              		.loc 1 104 12 view .LVU112
 457 002a 052B     		cmp	r3, #5
 458 002c 0CD0     		beq	.L39
 105:Core/Src/UDS.c ****             return true;
 106:Core/Src/UDS.c ****         return false;
 459              		.loc 1 106 16 view .LVU113
 460 002e 0020     		movs	r0, #0
 461              	.LVL32:
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 11


 462              		.loc 1 106 16 view .LVU114
 463 0030 03E0     		b	.L35
 464              	.LVL33:
 465              	.L34:
 107:Core/Src/UDS.c ****     default:
 108:Core/Src/UDS.c ****         USART3_SendString((uint8_t *)"Invalid Service ID\n");
 466              		.loc 1 108 9 is_stmt 1 view .LVU115
 467 0032 0648     		ldr	r0, .L41
 468              	.LVL34:
 469              		.loc 1 108 9 is_stmt 0 view .LVU116
 470 0034 FFF7FEFF 		bl	USART3_SendString
 471              	.LVL35:
 109:Core/Src/UDS.c ****         return false;
 472              		.loc 1 109 9 is_stmt 1 view .LVU117
 473              		.loc 1 109 16 is_stmt 0 view .LVU118
 474 0038 0020     		movs	r0, #0
 475              	.L35:
 110:Core/Src/UDS.c ****         break;
 476              		.loc 1 110 9 is_stmt 1 view .LVU119
 111:Core/Src/UDS.c ****     }
 112:Core/Src/UDS.c **** }
 477              		.loc 1 112 1 is_stmt 0 view .LVU120
 478 003a 08BD     		pop	{r3, pc}
 479              	.LVL36:
 480              	.L36:
  95:Core/Src/UDS.c ****         return false;
 481              		.loc 1 95 20 view .LVU121
 482 003c 0120     		movs	r0, #1
 483              	.LVL37:
  95:Core/Src/UDS.c ****         return false;
 484              		.loc 1 95 20 view .LVU122
 485 003e FCE7     		b	.L35
 486              	.LVL38:
 487              	.L37:
 100:Core/Src/UDS.c ****         return false;
 488              		.loc 1 100 20 view .LVU123
 489 0040 0120     		movs	r0, #1
 490              	.LVL39:
 100:Core/Src/UDS.c ****         return false;
 491              		.loc 1 100 20 view .LVU124
 492 0042 FAE7     		b	.L35
 493              	.LVL40:
 494              	.L38:
 100:Core/Src/UDS.c ****         return false;
 495              		.loc 1 100 20 view .LVU125
 496 0044 0120     		movs	r0, #1
 497              	.LVL41:
 100:Core/Src/UDS.c ****         return false;
 498              		.loc 1 100 20 view .LVU126
 499 0046 F8E7     		b	.L35
 500              	.LVL42:
 501              	.L39:
 105:Core/Src/UDS.c ****         return false;
 502              		.loc 1 105 20 view .LVU127
 503 0048 0120     		movs	r0, #1
 504              	.LVL43:
 105:Core/Src/UDS.c ****         return false;
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 12


 505              		.loc 1 105 20 view .LVU128
 506 004a F6E7     		b	.L35
 507              	.L42:
 508              		.align	2
 509              	.L41:
 510 004c 00000000 		.word	.LC1
 511              		.cfi_endproc
 512              	.LFE144:
 514              		.section	.text.checkDID,"ax",%progbits
 515              		.align	1
 516              		.global	checkDID
 517              		.syntax unified
 518              		.thumb
 519              		.thumb_func
 521              	checkDID:
 522              	.LVL44:
 523              	.LFB145:
 113:Core/Src/UDS.c **** 
 114:Core/Src/UDS.c **** bool checkDID(uint8_t data[])
 115:Core/Src/UDS.c **** {
 524              		.loc 1 115 1 is_stmt 1 view -0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 0
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528              		@ link register save eliminated.
 116:Core/Src/UDS.c ****     if (data[2] == 0x01 && data[3] == 0x23)
 529              		.loc 1 116 5 view .LVU130
 530              		.loc 1 116 13 is_stmt 0 view .LVU131
 531 0000 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 532              		.loc 1 116 8 view .LVU132
 533 0002 012B     		cmp	r3, #1
 534 0004 01D0     		beq	.L47
 117:Core/Src/UDS.c ****         return true;
 118:Core/Src/UDS.c ****     return false;
 535              		.loc 1 118 12 view .LVU133
 536 0006 0020     		movs	r0, #0
 537              	.LVL45:
 538              		.loc 1 118 12 view .LVU134
 539 0008 7047     		bx	lr
 540              	.LVL46:
 541              	.L47:
 116:Core/Src/UDS.c ****     if (data[2] == 0x01 && data[3] == 0x23)
 542              		.loc 1 116 32 discriminator 1 view .LVU135
 543 000a C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 116:Core/Src/UDS.c ****     if (data[2] == 0x01 && data[3] == 0x23)
 544              		.loc 1 116 25 discriminator 1 view .LVU136
 545 000c 232B     		cmp	r3, #35
 546 000e 01D0     		beq	.L46
 547              		.loc 1 118 12 view .LVU137
 548 0010 0020     		movs	r0, #0
 549              	.LVL47:
 550              		.loc 1 118 12 view .LVU138
 551 0012 7047     		bx	lr
 552              	.LVL48:
 553              	.L46:
 117:Core/Src/UDS.c ****         return true;
 554              		.loc 1 117 16 view .LVU139
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 13


 555 0014 0120     		movs	r0, #1
 556              	.LVL49:
 119:Core/Src/UDS.c **** }
 557              		.loc 1 119 1 view .LVU140
 558 0016 7047     		bx	lr
 559              		.cfi_endproc
 560              	.LFE145:
 562              		.section	.rodata.UART_ReadString.str1.4,"aMS",%progbits,1
 563              		.align	2
 564              	.LC2:
 565 0000 496E7661 		.ascii	"Invalid Input\012\000"
 565      6C696420 
 565      496E7075 
 565      740A00
 566              		.section	.text.UART_ReadString,"ax",%progbits
 567              		.align	1
 568              		.global	UART_ReadString
 569              		.syntax unified
 570              		.thumb
 571              		.thumb_func
 573              	UART_ReadString:
 574              	.LVL50:
 575              	.LFB146:
 120:Core/Src/UDS.c **** 
 121:Core/Src/UDS.c **** void UART_ReadString(uint8_t *buf, uint8_t *data, uint8_t len)
 122:Core/Src/UDS.c **** {
 576              		.loc 1 122 1 is_stmt 1 view -0
 577              		.cfi_startproc
 578              		@ args = 0, pretend = 0, frame = 0
 579              		@ frame_needed = 0, uses_anonymous_args = 0
 580              		.loc 1 122 1 is_stmt 0 view .LVU142
 581 0000 08B5     		push	{r3, lr}
 582              		.cfi_def_cfa_offset 8
 583              		.cfi_offset 3, -8
 584              		.cfi_offset 14, -4
 585 0002 8446     		mov	ip, r0
 123:Core/Src/UDS.c ****     if (buf[0] != 0)
 586              		.loc 1 123 5 is_stmt 1 view .LVU143
 587              		.loc 1 123 12 is_stmt 0 view .LVU144
 588 0004 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 589              		.loc 1 123 8 view .LVU145
 590 0006 C3B1     		cbz	r3, .L49
 591 0008 0846     		mov	r0, r1
 592              	.LVL51:
 124:Core/Src/UDS.c ****     {
 125:Core/Src/UDS.c ****         data[0] = len;
 593              		.loc 1 125 9 is_stmt 1 view .LVU146
 594              		.loc 1 125 17 is_stmt 0 view .LVU147
 595 000a 0A70     		strb	r2, [r1]
 126:Core/Src/UDS.c ****         for (uint8_t i = 1; i <= len; i++)
 596              		.loc 1 126 9 is_stmt 1 view .LVU148
 597              	.LBB6:
 598              		.loc 1 126 14 view .LVU149
 599              	.LVL52:
 600              		.loc 1 126 22 is_stmt 0 view .LVU150
 601 000c 0123     		movs	r3, #1
 602              		.loc 1 126 9 view .LVU151
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 14


 603 000e 06E0     		b	.L50
 604              	.LVL53:
 605              	.L51:
 127:Core/Src/UDS.c ****         {
 128:Core/Src/UDS.c ****             data[i] = buf[i - 1];
 606              		.loc 1 128 13 is_stmt 1 view .LVU152
 607              		.loc 1 128 26 is_stmt 0 view .LVU153
 608 0010 0CEB0301 		add	r1, ip, r3
 609 0014 11F8011C 		ldrb	r1, [r1, #-1]	@ zero_extendqisi2
 610              		.loc 1 128 21 view .LVU154
 611 0018 C154     		strb	r1, [r0, r3]
 126:Core/Src/UDS.c ****         for (uint8_t i = 1; i <= len; i++)
 612              		.loc 1 126 40 is_stmt 1 discriminator 3 view .LVU155
 613 001a 0133     		adds	r3, r3, #1
 614              	.LVL54:
 126:Core/Src/UDS.c ****         for (uint8_t i = 1; i <= len; i++)
 615              		.loc 1 126 40 is_stmt 0 discriminator 3 view .LVU156
 616 001c DBB2     		uxtb	r3, r3
 617              	.LVL55:
 618              	.L50:
 126:Core/Src/UDS.c ****         for (uint8_t i = 1; i <= len; i++)
 619              		.loc 1 126 31 is_stmt 1 discriminator 1 view .LVU157
 620 001e 9342     		cmp	r3, r2
 621 0020 F6D9     		bls	.L51
 622              	.LBE6:
 129:Core/Src/UDS.c ****         }
 130:Core/Src/UDS.c ****         for (uint8_t i = len + 1; i < 8; i++)
 623              		.loc 1 130 9 view .LVU158
 624              	.LBB7:
 625              		.loc 1 130 14 view .LVU159
 626              		.loc 1 130 22 is_stmt 0 view .LVU160
 627 0022 0132     		adds	r2, r2, #1
 628              	.LVL56:
 629              		.loc 1 130 22 view .LVU161
 630 0024 D3B2     		uxtb	r3, r2
 631              	.LVL57:
 632              		.loc 1 130 9 view .LVU162
 633 0026 03E0     		b	.L52
 634              	.L53:
 131:Core/Src/UDS.c ****         {
 132:Core/Src/UDS.c ****             data[i] = 0x00;
 635              		.loc 1 132 13 is_stmt 1 view .LVU163
 636              		.loc 1 132 21 is_stmt 0 view .LVU164
 637 0028 0022     		movs	r2, #0
 638 002a C254     		strb	r2, [r0, r3]
 130:Core/Src/UDS.c ****         {
 639              		.loc 1 130 43 is_stmt 1 discriminator 3 view .LVU165
 640 002c 0133     		adds	r3, r3, #1
 641              	.LVL58:
 130:Core/Src/UDS.c ****         {
 642              		.loc 1 130 43 is_stmt 0 discriminator 3 view .LVU166
 643 002e DBB2     		uxtb	r3, r3
 644              	.LVL59:
 645              	.L52:
 130:Core/Src/UDS.c ****         {
 646              		.loc 1 130 37 is_stmt 1 discriminator 1 view .LVU167
 647 0030 072B     		cmp	r3, #7
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 15


 648 0032 F9D9     		bls	.L53
 130:Core/Src/UDS.c ****         {
 649              		.loc 1 130 37 is_stmt 0 discriminator 1 view .LVU168
 650              	.LBE7:
 133:Core/Src/UDS.c ****         }
 134:Core/Src/UDS.c ****         FormatCANFrame(data);
 651              		.loc 1 134 9 is_stmt 1 view .LVU169
 652 0034 FFF7FEFF 		bl	FormatCANFrame
 653              	.LVL60:
 135:Core/Src/UDS.c ****         return;
 654              		.loc 1 135 9 view .LVU170
 655              	.L48:
 136:Core/Src/UDS.c ****     }
 137:Core/Src/UDS.c ****     USART3_SendString((uint8_t *)"Invalid Input\n");
 138:Core/Src/UDS.c **** }
 656              		.loc 1 138 1 is_stmt 0 view .LVU171
 657 0038 08BD     		pop	{r3, pc}
 658              	.LVL61:
 659              	.L49:
 137:Core/Src/UDS.c **** }
 660              		.loc 1 137 5 is_stmt 1 view .LVU172
 661 003a 0248     		ldr	r0, .L56
 662              	.LVL62:
 137:Core/Src/UDS.c **** }
 663              		.loc 1 137 5 is_stmt 0 view .LVU173
 664 003c FFF7FEFF 		bl	USART3_SendString
 665              	.LVL63:
 137:Core/Src/UDS.c **** }
 666              		.loc 1 137 5 view .LVU174
 667 0040 FAE7     		b	.L48
 668              	.L57:
 669 0042 00BF     		.align	2
 670              	.L56:
 671 0044 00000000 		.word	.LC2
 672              		.cfi_endproc
 673              	.LFE146:
 675              		.section	.text.SID22_Practice,"ax",%progbits
 676              		.align	1
 677              		.global	SID22_Practice
 678              		.syntax unified
 679              		.thumb
 680              		.thumb_func
 682              	SID22_Practice:
 683              	.LVL64:
 684              	.LFB147:
 139:Core/Src/UDS.c **** 
 140:Core/Src/UDS.c **** void SID22_Practice(uint8_t *data_tx, uint8_t *data_rx)
 141:Core/Src/UDS.c **** {
 685              		.loc 1 141 1 is_stmt 1 view -0
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 0
 688              		@ frame_needed = 0, uses_anonymous_args = 0
 689              		.loc 1 141 1 is_stmt 0 view .LVU176
 690 0000 38B5     		push	{r3, r4, r5, lr}
 691              		.cfi_def_cfa_offset 16
 692              		.cfi_offset 3, -16
 693              		.cfi_offset 4, -12
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 16


 694              		.cfi_offset 5, -8
 695              		.cfi_offset 14, -4
 696 0002 0446     		mov	r4, r0
 697 0004 0D46     		mov	r5, r1
 142:Core/Src/UDS.c ****     if (checkFormat(data_rx)) // check length returned true
 698              		.loc 1 142 5 is_stmt 1 view .LVU177
 699              		.loc 1 142 9 is_stmt 0 view .LVU178
 700 0006 0846     		mov	r0, r1
 701              	.LVL65:
 702              		.loc 1 142 9 view .LVU179
 703 0008 FFF7FEFF 		bl	checkFormat
 704              	.LVL66:
 705              		.loc 1 142 8 discriminator 1 view .LVU180
 706 000c 48B3     		cbz	r0, .L59
 143:Core/Src/UDS.c ****     {
 144:Core/Src/UDS.c ****         if (checkDID(data_rx)) // check DID returned true, CAN2 Receive Correct message
 707              		.loc 1 144 9 is_stmt 1 view .LVU181
 708              		.loc 1 144 13 is_stmt 0 view .LVU182
 709 000e 2846     		mov	r0, r5
 710 0010 FFF7FEFF 		bl	checkDID
 711              	.LVL67:
 712              		.loc 1 144 12 discriminator 1 view .LVU183
 713 0014 48B9     		cbnz	r0, .L67
 145:Core/Src/UDS.c ****         {
 146:Core/Src/UDS.c ****             // Case 1 in excel, $22 normal flow
 147:Core/Src/UDS.c ****             data_tx[0] = 0x05;
 148:Core/Src/UDS.c ****             data_tx[1] = data_rx[1] + 0x40;
 149:Core/Src/UDS.c ****             data_tx[2] = data_rx[2];
 150:Core/Src/UDS.c ****             data_tx[3] = data_rx[3];
 151:Core/Src/UDS.c ****             data_tx[4] = 0x00;
 152:Core/Src/UDS.c ****             data_tx[5] = 0x78;
 153:Core/Src/UDS.c ****             data_tx[6] = 0x00;
 154:Core/Src/UDS.c ****             data_tx[7] = 0x00;
 155:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 156:Core/Src/UDS.c ****             // Expected Res: 05 62 01 23 00 78 55 55
 157:Core/Src/UDS.c ****         }
 158:Core/Src/UDS.c ****         // Case 3 in excel, Invalid DID
 159:Core/Src/UDS.c ****         else
 160:Core/Src/UDS.c ****         {
 161:Core/Src/UDS.c ****             data_tx[0] = 0x03;
 714              		.loc 1 161 13 is_stmt 1 view .LVU184
 715              		.loc 1 161 24 is_stmt 0 view .LVU185
 716 0016 0323     		movs	r3, #3
 717 0018 2370     		strb	r3, [r4]
 162:Core/Src/UDS.c ****             data_tx[1] = NRC;
 718              		.loc 1 162 13 is_stmt 1 view .LVU186
 719              		.loc 1 162 24 is_stmt 0 view .LVU187
 720 001a 7F23     		movs	r3, #127
 721 001c 6370     		strb	r3, [r4, #1]
 163:Core/Src/UDS.c ****             data_tx[2] = 0x22;
 722              		.loc 1 163 13 is_stmt 1 view .LVU188
 723              		.loc 1 163 24 is_stmt 0 view .LVU189
 724 001e 2223     		movs	r3, #34
 725 0020 A370     		strb	r3, [r4, #2]
 164:Core/Src/UDS.c ****             data_tx[3] = INVALID_DID;
 726              		.loc 1 164 13 is_stmt 1 view .LVU190
 727              		.loc 1 164 24 is_stmt 0 view .LVU191
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 17


 728 0022 3123     		movs	r3, #49
 729 0024 E370     		strb	r3, [r4, #3]
 165:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 730              		.loc 1 165 13 is_stmt 1 view .LVU192
 731              	.LBB8:
 732              		.loc 1 165 18 view .LVU193
 733              	.LVL68:
 734              		.loc 1 165 22 is_stmt 0 view .LVU194
 735 0026 0423     		movs	r3, #4
 736              		.loc 1 165 13 view .LVU195
 737 0028 15E0     		b	.L62
 738              	.LVL69:
 739              	.L67:
 740              		.loc 1 165 13 view .LVU196
 741              	.LBE8:
 147:Core/Src/UDS.c ****             data_tx[1] = data_rx[1] + 0x40;
 742              		.loc 1 147 13 is_stmt 1 view .LVU197
 147:Core/Src/UDS.c ****             data_tx[1] = data_rx[1] + 0x40;
 743              		.loc 1 147 24 is_stmt 0 view .LVU198
 744 002a 0523     		movs	r3, #5
 745 002c 2370     		strb	r3, [r4]
 148:Core/Src/UDS.c ****             data_tx[2] = data_rx[2];
 746              		.loc 1 148 13 is_stmt 1 view .LVU199
 148:Core/Src/UDS.c ****             data_tx[2] = data_rx[2];
 747              		.loc 1 148 33 is_stmt 0 view .LVU200
 748 002e 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 148:Core/Src/UDS.c ****             data_tx[2] = data_rx[2];
 749              		.loc 1 148 37 view .LVU201
 750 0030 4033     		adds	r3, r3, #64
 148:Core/Src/UDS.c ****             data_tx[2] = data_rx[2];
 751              		.loc 1 148 24 view .LVU202
 752 0032 6370     		strb	r3, [r4, #1]
 149:Core/Src/UDS.c ****             data_tx[3] = data_rx[3];
 753              		.loc 1 149 13 is_stmt 1 view .LVU203
 149:Core/Src/UDS.c ****             data_tx[3] = data_rx[3];
 754              		.loc 1 149 24 is_stmt 0 view .LVU204
 755 0034 AB78     		ldrb	r3, [r5, #2]	@ zero_extendqisi2
 756 0036 A370     		strb	r3, [r4, #2]
 150:Core/Src/UDS.c ****             data_tx[4] = 0x00;
 757              		.loc 1 150 13 is_stmt 1 view .LVU205
 150:Core/Src/UDS.c ****             data_tx[4] = 0x00;
 758              		.loc 1 150 24 is_stmt 0 view .LVU206
 759 0038 EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
 760 003a E370     		strb	r3, [r4, #3]
 151:Core/Src/UDS.c ****             data_tx[5] = 0x78;
 761              		.loc 1 151 13 is_stmt 1 view .LVU207
 151:Core/Src/UDS.c ****             data_tx[5] = 0x78;
 762              		.loc 1 151 24 is_stmt 0 view .LVU208
 763 003c 0023     		movs	r3, #0
 764 003e 2371     		strb	r3, [r4, #4]
 152:Core/Src/UDS.c ****             data_tx[6] = 0x00;
 765              		.loc 1 152 13 is_stmt 1 view .LVU209
 152:Core/Src/UDS.c ****             data_tx[6] = 0x00;
 766              		.loc 1 152 24 is_stmt 0 view .LVU210
 767 0040 7822     		movs	r2, #120
 768 0042 6271     		strb	r2, [r4, #5]
 153:Core/Src/UDS.c ****             data_tx[7] = 0x00;
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 18


 769              		.loc 1 153 13 is_stmt 1 view .LVU211
 153:Core/Src/UDS.c ****             data_tx[7] = 0x00;
 770              		.loc 1 153 24 is_stmt 0 view .LVU212
 771 0044 A371     		strb	r3, [r4, #6]
 154:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 772              		.loc 1 154 13 is_stmt 1 view .LVU213
 154:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 773              		.loc 1 154 24 is_stmt 0 view .LVU214
 774 0046 E371     		strb	r3, [r4, #7]
 155:Core/Src/UDS.c ****             // Expected Res: 05 62 01 23 00 78 55 55
 775              		.loc 1 155 13 is_stmt 1 view .LVU215
 776 0048 2046     		mov	r0, r4
 777 004a FFF7FEFF 		bl	FormatCANFrame
 778              	.LVL70:
 779 004e 1AE0     		b	.L61
 780              	.LVL71:
 781              	.L63:
 782              	.LBB9:
 166:Core/Src/UDS.c ****             {
 167:Core/Src/UDS.c ****                 data_tx[i] = 0x00;
 783              		.loc 1 167 17 view .LVU216
 784              		.loc 1 167 28 is_stmt 0 view .LVU217
 785 0050 0022     		movs	r2, #0
 786 0052 E254     		strb	r2, [r4, r3]
 165:Core/Src/UDS.c ****             {
 787              		.loc 1 165 37 is_stmt 1 discriminator 3 view .LVU218
 788 0054 0133     		adds	r3, r3, #1
 789              	.LVL72:
 790              	.L62:
 165:Core/Src/UDS.c ****             {
 791              		.loc 1 165 31 discriminator 1 view .LVU219
 792 0056 072B     		cmp	r3, #7
 793 0058 FADD     		ble	.L63
 794              	.LBE9:
 168:Core/Src/UDS.c ****             }
 169:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 795              		.loc 1 169 13 view .LVU220
 796 005a 2046     		mov	r0, r4
 797 005c FFF7FEFF 		bl	FormatCANFrame
 798              	.LVL73:
 799              		.loc 1 169 13 is_stmt 0 view .LVU221
 800 0060 11E0     		b	.L61
 801              	.LVL74:
 802              	.L59:
 170:Core/Src/UDS.c ****             // Expected Res: 03 7F 22 31 55 55 55 55
 171:Core/Src/UDS.c ****         }
 172:Core/Src/UDS.c ****     }
 173:Core/Src/UDS.c ****     // Case 2 in excel, Invalid Length
 174:Core/Src/UDS.c ****     else
 175:Core/Src/UDS.c ****     {
 176:Core/Src/UDS.c ****         data_tx[0] = 0x03;
 803              		.loc 1 176 9 is_stmt 1 view .LVU222
 804              		.loc 1 176 20 is_stmt 0 view .LVU223
 805 0062 0323     		movs	r3, #3
 806 0064 2370     		strb	r3, [r4]
 177:Core/Src/UDS.c ****         data_tx[1] = NRC;
 807              		.loc 1 177 9 is_stmt 1 view .LVU224
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 19


 808              		.loc 1 177 20 is_stmt 0 view .LVU225
 809 0066 7F23     		movs	r3, #127
 810 0068 6370     		strb	r3, [r4, #1]
 178:Core/Src/UDS.c ****         data_tx[2] = 0x22;
 811              		.loc 1 178 9 is_stmt 1 view .LVU226
 812              		.loc 1 178 20 is_stmt 0 view .LVU227
 813 006a 2223     		movs	r3, #34
 814 006c A370     		strb	r3, [r4, #2]
 179:Core/Src/UDS.c ****         data_tx[3] = INVALID_LENGTH;
 815              		.loc 1 179 9 is_stmt 1 view .LVU228
 816              		.loc 1 179 20 is_stmt 0 view .LVU229
 817 006e 1323     		movs	r3, #19
 818 0070 E370     		strb	r3, [r4, #3]
 180:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 819              		.loc 1 180 9 is_stmt 1 view .LVU230
 820              	.LBB10:
 821              		.loc 1 180 14 view .LVU231
 822              	.LVL75:
 823              		.loc 1 180 18 is_stmt 0 view .LVU232
 824 0072 0423     		movs	r3, #4
 825              		.loc 1 180 9 view .LVU233
 826 0074 02E0     		b	.L64
 827              	.LVL76:
 828              	.L65:
 181:Core/Src/UDS.c ****         {
 182:Core/Src/UDS.c ****             data_tx[i] = 0x00;
 829              		.loc 1 182 13 is_stmt 1 view .LVU234
 830              		.loc 1 182 24 is_stmt 0 view .LVU235
 831 0076 0022     		movs	r2, #0
 832 0078 E254     		strb	r2, [r4, r3]
 180:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 833              		.loc 1 180 33 is_stmt 1 discriminator 3 view .LVU236
 834 007a 0133     		adds	r3, r3, #1
 835              	.LVL77:
 836              	.L64:
 180:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 837              		.loc 1 180 27 discriminator 1 view .LVU237
 838 007c 072B     		cmp	r3, #7
 839 007e FADD     		ble	.L65
 840              	.LBE10:
 183:Core/Src/UDS.c ****         }
 184:Core/Src/UDS.c ****         FormatCANFrame(data_tx);
 841              		.loc 1 184 9 view .LVU238
 842 0080 2046     		mov	r0, r4
 843 0082 FFF7FEFF 		bl	FormatCANFrame
 844              	.LVL78:
 845              	.L61:
 185:Core/Src/UDS.c ****         // Expected Res: 03 7F 22 13 55 55 55 55
 186:Core/Src/UDS.c ****     }
 187:Core/Src/UDS.c **** 
 188:Core/Src/UDS.c ****     HAL_CAN_AddTxMessage(&hcan2, &CAN2_pHeader, data_tx, &CAN2_pTxMailbox);
 846              		.loc 1 188 5 view .LVU239
 847 0086 034B     		ldr	r3, .L68
 848 0088 2246     		mov	r2, r4
 849 008a 0349     		ldr	r1, .L68+4
 850 008c 0348     		ldr	r0, .L68+8
 851 008e FFF7FEFF 		bl	HAL_CAN_AddTxMessage
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 20


 852              	.LVL79:
 189:Core/Src/UDS.c **** }
 853              		.loc 1 189 1 is_stmt 0 view .LVU240
 854 0092 38BD     		pop	{r3, r4, r5, pc}
 855              	.LVL80:
 856              	.L69:
 857              		.loc 1 189 1 view .LVU241
 858              		.align	2
 859              	.L68:
 860 0094 00000000 		.word	CAN2_pTxMailbox
 861 0098 00000000 		.word	CAN2_pHeader
 862 009c 00000000 		.word	hcan2
 863              		.cfi_endproc
 864              	.LFE147:
 866              		.section	.rodata.SID27_Practice.str1.4,"aMS",%progbits,1
 867              		.align	2
 868              	.LC3:
 869 0000 25642057 		.ascii	"%d Waiting for 10s\012\000"
 869      61697469 
 869      6E672066 
 869      6F722031 
 869      30730A00 
 870              		.align	2
 871              	.LC4:
 872 0014 0A256420 		.ascii	"\012%d Session Unlocked\012\000"
 872      53657373 
 872      696F6E20 
 872      556E6C6F 
 872      636B6564 
 873              		.section	.text.SID27_Practice,"ax",%progbits
 874              		.align	1
 875              		.global	SID27_Practice
 876              		.syntax unified
 877              		.thumb
 878              		.thumb_func
 880              	SID27_Practice:
 881              	.LVL81:
 882              	.LFB148:
 190:Core/Src/UDS.c **** 
 191:Core/Src/UDS.c **** void SID27_Practice(uint8_t *data_tx, uint8_t *data_rx)
 192:Core/Src/UDS.c **** {
 883              		.loc 1 192 1 is_stmt 1 view -0
 884              		.cfi_startproc
 885              		@ args = 0, pretend = 0, frame = 32
 886              		@ frame_needed = 0, uses_anonymous_args = 0
 887              		.loc 1 192 1 is_stmt 0 view .LVU243
 888 0000 70B5     		push	{r4, r5, r6, lr}
 889              		.cfi_def_cfa_offset 16
 890              		.cfi_offset 4, -16
 891              		.cfi_offset 5, -12
 892              		.cfi_offset 6, -8
 893              		.cfi_offset 14, -4
 894 0002 88B0     		sub	sp, sp, #32
 895              		.cfi_def_cfa_offset 48
 896 0004 0446     		mov	r4, r0
 897 0006 0D46     		mov	r5, r1
 193:Core/Src/UDS.c ****     HAL_Delay(100);
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 21


 898              		.loc 1 193 5 is_stmt 1 view .LVU244
 899 0008 6420     		movs	r0, #100
 900              	.LVL82:
 901              		.loc 1 193 5 is_stmt 0 view .LVU245
 902 000a FFF7FEFF 		bl	HAL_Delay
 903              	.LVL83:
 194:Core/Src/UDS.c ****     switch (data_rx[2])
 904              		.loc 1 194 5 is_stmt 1 view .LVU246
 905              		.loc 1 194 20 is_stmt 0 view .LVU247
 906 000e AB78     		ldrb	r3, [r5, #2]	@ zero_extendqisi2
 907              		.loc 1 194 5 view .LVU248
 908 0010 012B     		cmp	r3, #1
 909 0012 0ED0     		beq	.L71
 910 0014 022B     		cmp	r3, #2
 911 0016 65D0     		beq	.L72
 195:Core/Src/UDS.c ****     {
 196:Core/Src/UDS.c ****     case 0x01: // Request Seed
 197:Core/Src/UDS.c ****         if (data_rx[0] == 0x02)
 198:Core/Src/UDS.c ****         {
 199:Core/Src/UDS.c ****             if (flag_WrongKey)
 200:Core/Src/UDS.c ****             {
 201:Core/Src/UDS.c ****                 flag_Waiting = 1;
 202:Core/Src/UDS.c ****                 flag_WrongKey = 0;
 203:Core/Src/UDS.c ****                 char buf[30] = " ";
 204:Core/Src/UDS.c ****                 sprintf(buf, "%d Waiting for 10s\n", TimeStamp);
 205:Core/Src/UDS.c ****                 USART3_SendString((uint8_t *)buf);
 206:Core/Src/UDS.c ****                 HAL_TIM_Base_Start_IT(&htim2);
 207:Core/Src/UDS.c ****             }
 208:Core/Src/UDS.c ****             data_tx[0] = 0x06;
 209:Core/Src/UDS.c ****             data_tx[1] = data_rx[1] + 0x40;
 210:Core/Src/UDS.c ****             data_tx[2] = 0x01;
 211:Core/Src/UDS.c ****             for (int i = 3; i < 7; i++)
 212:Core/Src/UDS.c ****             {
 213:Core/Src/UDS.c ****                 data_tx[i] = Seed[i - 3];
 214:Core/Src/UDS.c ****             }
 215:Core/Src/UDS.c ****             data_tx[7] = 0x00;
 216:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 217:Core/Src/UDS.c ****             flag_SeedProvided = 1;
 218:Core/Src/UDS.c **** 
 219:Core/Src/UDS.c ****             // Expected Res: 06 67 01 55 55 55 55 55
 220:Core/Src/UDS.c ****         }
 221:Core/Src/UDS.c ****         else
 222:Core/Src/UDS.c ****         {
 223:Core/Src/UDS.c ****             data_tx[0] = 0x03;
 224:Core/Src/UDS.c ****             data_tx[1] = NRC;
 225:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 226:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 227:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 228:Core/Src/UDS.c ****             {
 229:Core/Src/UDS.c ****                 data_tx[i] = 0x00;
 230:Core/Src/UDS.c ****             }
 231:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 232:Core/Src/UDS.c ****             // Expected Res: 03 7F 27 13 55 55 55 55
 233:Core/Src/UDS.c ****         }
 234:Core/Src/UDS.c ****         break;
 235:Core/Src/UDS.c ****     case 0x02: // Send Key
 236:Core/Src/UDS.c ****         if (data_rx[0] == 0x06)
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 22


 237:Core/Src/UDS.c ****         {
 238:Core/Src/UDS.c ****             calculate_key_from_seed(Seed, Key);
 239:Core/Src/UDS.c ****             if (cmp_key(Key, &data_rx[3], 4)) // Key match and ECU is not unlocked
 240:Core/Src/UDS.c ****             {
 241:Core/Src/UDS.c **** 
 242:Core/Src/UDS.c ****                 if (flag_SeedProvided == 1 && flag_SecurityUnlocked == 0)
 243:Core/Src/UDS.c ****                 {
 244:Core/Src/UDS.c ****                     HAL_TIM_Base_Start_IT(&htim2);
 245:Core/Src/UDS.c ****                     char buf_unlocked[20] = " ";
 246:Core/Src/UDS.c ****                     sprintf(buf_unlocked, "\n%d Session Unlocked\n", TimeStamp);
 247:Core/Src/UDS.c ****                     USART3_SendString((uint8_t *)buf_unlocked);
 248:Core/Src/UDS.c ****                     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 249:Core/Src/UDS.c **** 
 250:Core/Src/UDS.c ****                     data_tx[0] = 0x02;
 251:Core/Src/UDS.c ****                     data_tx[1] = data_rx[1] + 0x40;
 252:Core/Src/UDS.c ****                     data_tx[2] = 0x02;
 253:Core/Src/UDS.c ****                     for (int i = 3; i < 8; ++i)
 254:Core/Src/UDS.c ****                         data_tx[i] = 0x00;
 255:Core/Src/UDS.c ****                     FormatCANFrame(data_tx);
 256:Core/Src/UDS.c ****                     flag_SecurityUnlocked = 1;
 257:Core/Src/UDS.c **** 
 258:Core/Src/UDS.c ****                     flag_SeedProvided = 0;
 259:Core/Src/UDS.c ****                 }
 260:Core/Src/UDS.c ****                 else // ECU is already unlocked
 261:Core/Src/UDS.c ****                     return;
 262:Core/Src/UDS.c ****             }
 263:Core/Src/UDS.c **** 
 264:Core/Src/UDS.c ****             else // Key not match
 265:Core/Src/UDS.c ****             {
 266:Core/Src/UDS.c ****                 data_tx[0] = 0x03;
 267:Core/Src/UDS.c ****                 data_tx[1] = NRC;
 268:Core/Src/UDS.c ****                 data_tx[2] = 0x27;
 269:Core/Src/UDS.c ****                 data_tx[3] = WRONG_KEY;
 270:Core/Src/UDS.c ****                 for (int i = 4; i < 8; i++)
 271:Core/Src/UDS.c ****                 {
 272:Core/Src/UDS.c ****                     data_tx[i] = 0x00;
 273:Core/Src/UDS.c ****                 }
 274:Core/Src/UDS.c ****                 FormatCANFrame(data_tx);
 275:Core/Src/UDS.c **** 
 276:Core/Src/UDS.c ****                 flag_WrongKey = 1;
 277:Core/Src/UDS.c ****             }
 278:Core/Src/UDS.c ****         }
 279:Core/Src/UDS.c ****         if (data_rx[0] != 0x06)
 280:Core/Src/UDS.c ****         {
 281:Core/Src/UDS.c ****             data_tx[0] = 0x03;
 282:Core/Src/UDS.c ****             data_tx[1] = NRC;
 283:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 284:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 285:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 286:Core/Src/UDS.c ****             {
 287:Core/Src/UDS.c ****                 data_tx[i] = 0x00;
 288:Core/Src/UDS.c ****             }
 289:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 290:Core/Src/UDS.c ****         }
 291:Core/Src/UDS.c ****         break;
 292:Core/Src/UDS.c **** 
 293:Core/Src/UDS.c ****     default:
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 23


 294:Core/Src/UDS.c ****         if (data_rx[0])
 912              		.loc 1 294 9 is_stmt 1 view .LVU249
 913              		.loc 1 294 20 is_stmt 0 view .LVU250
 914 0018 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 915              		.loc 1 294 12 view .LVU251
 916 001a 002B     		cmp	r3, #0
 917 001c 57D0     		beq	.L78
 295:Core/Src/UDS.c ****         {
 296:Core/Src/UDS.c ****             data_tx[0] = 0x03;
 918              		.loc 1 296 13 is_stmt 1 view .LVU252
 919              		.loc 1 296 24 is_stmt 0 view .LVU253
 920 001e 0323     		movs	r3, #3
 921 0020 2370     		strb	r3, [r4]
 297:Core/Src/UDS.c ****             data_tx[1] = NRC;
 922              		.loc 1 297 13 is_stmt 1 view .LVU254
 923              		.loc 1 297 24 is_stmt 0 view .LVU255
 924 0022 7F23     		movs	r3, #127
 925 0024 6370     		strb	r3, [r4, #1]
 298:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 926              		.loc 1 298 13 is_stmt 1 view .LVU256
 927              		.loc 1 298 24 is_stmt 0 view .LVU257
 928 0026 2723     		movs	r3, #39
 929 0028 A370     		strb	r3, [r4, #2]
 299:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 930              		.loc 1 299 13 is_stmt 1 view .LVU258
 931              		.loc 1 299 24 is_stmt 0 view .LVU259
 932 002a 1323     		movs	r3, #19
 933 002c E370     		strb	r3, [r4, #3]
 300:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 934              		.loc 1 300 13 is_stmt 1 view .LVU260
 935              	.LBB11:
 936              		.loc 1 300 18 view .LVU261
 937              	.LVL84:
 938              		.loc 1 300 22 is_stmt 0 view .LVU262
 939 002e 0423     		movs	r3, #4
 940              		.loc 1 300 13 view .LVU263
 941 0030 CEE0     		b	.L90
 942              	.LVL85:
 943              	.L71:
 944              		.loc 1 300 13 view .LVU264
 945              	.LBE11:
 197:Core/Src/UDS.c ****         {
 946              		.loc 1 197 9 is_stmt 1 view .LVU265
 197:Core/Src/UDS.c ****         {
 947              		.loc 1 197 20 is_stmt 0 view .LVU266
 948 0032 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 197:Core/Src/UDS.c ****         {
 949              		.loc 1 197 12 view .LVU267
 950 0034 022B     		cmp	r3, #2
 951 0036 09D0     		beq	.L94
 223:Core/Src/UDS.c ****             data_tx[1] = NRC;
 952              		.loc 1 223 13 is_stmt 1 view .LVU268
 223:Core/Src/UDS.c ****             data_tx[1] = NRC;
 953              		.loc 1 223 24 is_stmt 0 view .LVU269
 954 0038 0323     		movs	r3, #3
 955 003a 2370     		strb	r3, [r4]
 224:Core/Src/UDS.c ****             data_tx[2] = 0x27;
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 24


 956              		.loc 1 224 13 is_stmt 1 view .LVU270
 224:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 957              		.loc 1 224 24 is_stmt 0 view .LVU271
 958 003c 7F23     		movs	r3, #127
 959 003e 6370     		strb	r3, [r4, #1]
 225:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 960              		.loc 1 225 13 is_stmt 1 view .LVU272
 225:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 961              		.loc 1 225 24 is_stmt 0 view .LVU273
 962 0040 2723     		movs	r3, #39
 963 0042 A370     		strb	r3, [r4, #2]
 226:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 964              		.loc 1 226 13 is_stmt 1 view .LVU274
 226:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 965              		.loc 1 226 24 is_stmt 0 view .LVU275
 966 0044 1323     		movs	r3, #19
 967 0046 E370     		strb	r3, [r4, #3]
 227:Core/Src/UDS.c ****             {
 968              		.loc 1 227 13 is_stmt 1 view .LVU276
 969              	.LBB12:
 227:Core/Src/UDS.c ****             {
 970              		.loc 1 227 18 view .LVU277
 971              	.LVL86:
 227:Core/Src/UDS.c ****             {
 972              		.loc 1 227 22 is_stmt 0 view .LVU278
 973 0048 0423     		movs	r3, #4
 227:Core/Src/UDS.c ****             {
 974              		.loc 1 227 13 view .LVU279
 975 004a 3BE0     		b	.L79
 976              	.LVL87:
 977              	.L94:
 227:Core/Src/UDS.c ****             {
 978              		.loc 1 227 13 view .LVU280
 979              	.LBE12:
 199:Core/Src/UDS.c ****             {
 980              		.loc 1 199 13 is_stmt 1 view .LVU281
 199:Core/Src/UDS.c ****             {
 981              		.loc 1 199 17 is_stmt 0 view .LVU282
 982 004c 634B     		ldr	r3, .L97
 983 004e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 199:Core/Src/UDS.c ****             {
 984              		.loc 1 199 16 view .LVU283
 985 0050 43B9     		cbnz	r3, .L95
 986              	.L75:
 208:Core/Src/UDS.c ****             data_tx[1] = data_rx[1] + 0x40;
 987              		.loc 1 208 13 is_stmt 1 view .LVU284
 208:Core/Src/UDS.c ****             data_tx[1] = data_rx[1] + 0x40;
 988              		.loc 1 208 24 is_stmt 0 view .LVU285
 989 0052 0623     		movs	r3, #6
 990 0054 2370     		strb	r3, [r4]
 209:Core/Src/UDS.c ****             data_tx[2] = 0x01;
 991              		.loc 1 209 13 is_stmt 1 view .LVU286
 209:Core/Src/UDS.c ****             data_tx[2] = 0x01;
 992              		.loc 1 209 33 is_stmt 0 view .LVU287
 993 0056 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 209:Core/Src/UDS.c ****             data_tx[2] = 0x01;
 994              		.loc 1 209 37 view .LVU288
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 25


 995 0058 4033     		adds	r3, r3, #64
 209:Core/Src/UDS.c ****             data_tx[2] = 0x01;
 996              		.loc 1 209 24 view .LVU289
 997 005a 6370     		strb	r3, [r4, #1]
 210:Core/Src/UDS.c ****             for (int i = 3; i < 7; i++)
 998              		.loc 1 210 13 is_stmt 1 view .LVU290
 210:Core/Src/UDS.c ****             for (int i = 3; i < 7; i++)
 999              		.loc 1 210 24 is_stmt 0 view .LVU291
 1000 005c 0123     		movs	r3, #1
 1001 005e A370     		strb	r3, [r4, #2]
 211:Core/Src/UDS.c ****             {
 1002              		.loc 1 211 13 is_stmt 1 view .LVU292
 1003              	.LBB13:
 211:Core/Src/UDS.c ****             {
 1004              		.loc 1 211 18 view .LVU293
 1005              	.LVL88:
 211:Core/Src/UDS.c ****             {
 1006              		.loc 1 211 22 is_stmt 0 view .LVU294
 1007 0060 0323     		movs	r3, #3
 211:Core/Src/UDS.c ****             {
 1008              		.loc 1 211 13 view .LVU295
 1009 0062 21E0     		b	.L76
 1010              	.LVL89:
 1011              	.L95:
 211:Core/Src/UDS.c ****             {
 1012              		.loc 1 211 13 view .LVU296
 1013              	.LBE13:
 1014              	.LBB14:
 201:Core/Src/UDS.c ****                 flag_WrongKey = 0;
 1015              		.loc 1 201 17 is_stmt 1 view .LVU297
 201:Core/Src/UDS.c ****                 flag_WrongKey = 0;
 1016              		.loc 1 201 30 is_stmt 0 view .LVU298
 1017 0064 5E4B     		ldr	r3, .L97+4
 1018 0066 0122     		movs	r2, #1
 1019 0068 1A70     		strb	r2, [r3]
 202:Core/Src/UDS.c ****                 char buf[30] = " ";
 1020              		.loc 1 202 17 is_stmt 1 view .LVU299
 202:Core/Src/UDS.c ****                 char buf[30] = " ";
 1021              		.loc 1 202 31 is_stmt 0 view .LVU300
 1022 006a 0023     		movs	r3, #0
 1023 006c 5B4A     		ldr	r2, .L97
 1024 006e 1370     		strb	r3, [r2]
 203:Core/Src/UDS.c ****                 sprintf(buf, "%d Waiting for 10s\n", TimeStamp);
 1025              		.loc 1 203 17 is_stmt 1 view .LVU301
 203:Core/Src/UDS.c ****                 sprintf(buf, "%d Waiting for 10s\n", TimeStamp);
 1026              		.loc 1 203 22 is_stmt 0 view .LVU302
 1027 0070 2022     		movs	r2, #32
 1028 0072 0092     		str	r2, [sp]
 1029 0074 0193     		str	r3, [sp, #4]
 1030 0076 0293     		str	r3, [sp, #8]
 1031 0078 0393     		str	r3, [sp, #12]
 1032 007a 0493     		str	r3, [sp, #16]
 1033 007c 0593     		str	r3, [sp, #20]
 1034 007e 0693     		str	r3, [sp, #24]
 1035 0080 ADF81C30 		strh	r3, [sp, #28]	@ movhi
 204:Core/Src/UDS.c ****                 USART3_SendString((uint8_t *)buf);
 1036              		.loc 1 204 17 is_stmt 1 view .LVU303
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 26


 1037 0084 574B     		ldr	r3, .L97+8
 1038 0086 1A68     		ldr	r2, [r3]
 1039 0088 5749     		ldr	r1, .L97+12
 1040 008a 6846     		mov	r0, sp
 1041 008c FFF7FEFF 		bl	sprintf
 1042              	.LVL90:
 205:Core/Src/UDS.c ****                 HAL_TIM_Base_Start_IT(&htim2);
 1043              		.loc 1 205 17 view .LVU304
 1044 0090 6846     		mov	r0, sp
 1045 0092 FFF7FEFF 		bl	USART3_SendString
 1046              	.LVL91:
 206:Core/Src/UDS.c ****             }
 1047              		.loc 1 206 17 view .LVU305
 1048 0096 5548     		ldr	r0, .L97+16
 1049 0098 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1050              	.LVL92:
 1051 009c D9E7     		b	.L75
 1052              	.LVL93:
 1053              	.L77:
 206:Core/Src/UDS.c ****             }
 1054              		.loc 1 206 17 is_stmt 0 view .LVU306
 1055              	.LBE14:
 1056              	.LBB15:
 213:Core/Src/UDS.c ****             }
 1057              		.loc 1 213 17 is_stmt 1 view .LVU307
 213:Core/Src/UDS.c ****             }
 1058              		.loc 1 213 37 is_stmt 0 view .LVU308
 1059 009e DA1E     		subs	r2, r3, #3
 213:Core/Src/UDS.c ****             }
 1060              		.loc 1 213 34 view .LVU309
 1061 00a0 5349     		ldr	r1, .L97+20
 1062 00a2 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 213:Core/Src/UDS.c ****             }
 1063              		.loc 1 213 28 view .LVU310
 1064 00a4 E254     		strb	r2, [r4, r3]
 211:Core/Src/UDS.c ****             {
 1065              		.loc 1 211 37 is_stmt 1 discriminator 3 view .LVU311
 1066 00a6 0133     		adds	r3, r3, #1
 1067              	.LVL94:
 1068              	.L76:
 211:Core/Src/UDS.c ****             {
 1069              		.loc 1 211 31 discriminator 1 view .LVU312
 1070 00a8 062B     		cmp	r3, #6
 1071 00aa F8DD     		ble	.L77
 1072              	.LBE15:
 215:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 1073              		.loc 1 215 13 view .LVU313
 215:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 1074              		.loc 1 215 24 is_stmt 0 view .LVU314
 1075 00ac 0023     		movs	r3, #0
 1076              	.LVL95:
 215:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 1077              		.loc 1 215 24 view .LVU315
 1078 00ae E371     		strb	r3, [r4, #7]
 216:Core/Src/UDS.c ****             flag_SeedProvided = 1;
 1079              		.loc 1 216 13 is_stmt 1 view .LVU316
 1080 00b0 2046     		mov	r0, r4
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 27


 1081 00b2 FFF7FEFF 		bl	FormatCANFrame
 1082              	.LVL96:
 217:Core/Src/UDS.c **** 
 1083              		.loc 1 217 13 view .LVU317
 217:Core/Src/UDS.c **** 
 1084              		.loc 1 217 31 is_stmt 0 view .LVU318
 1085 00b6 4F4B     		ldr	r3, .L97+24
 1086 00b8 0122     		movs	r2, #1
 1087 00ba 1A70     		strb	r2, [r3]
 1088 00bc 07E0     		b	.L78
 1089              	.LVL97:
 1090              	.L80:
 1091              	.LBB16:
 229:Core/Src/UDS.c ****             }
 1092              		.loc 1 229 17 is_stmt 1 view .LVU319
 229:Core/Src/UDS.c ****             }
 1093              		.loc 1 229 28 is_stmt 0 view .LVU320
 1094 00be 0022     		movs	r2, #0
 1095 00c0 E254     		strb	r2, [r4, r3]
 227:Core/Src/UDS.c ****             {
 1096              		.loc 1 227 37 is_stmt 1 discriminator 3 view .LVU321
 1097 00c2 0133     		adds	r3, r3, #1
 1098              	.LVL98:
 1099              	.L79:
 227:Core/Src/UDS.c ****             {
 1100              		.loc 1 227 31 discriminator 1 view .LVU322
 1101 00c4 072B     		cmp	r3, #7
 1102 00c6 FADD     		ble	.L80
 1103              	.LBE16:
 231:Core/Src/UDS.c ****             // Expected Res: 03 7F 27 13 55 55 55 55
 1104              		.loc 1 231 13 view .LVU323
 1105 00c8 2046     		mov	r0, r4
 1106 00ca FFF7FEFF 		bl	FormatCANFrame
 1107              	.LVL99:
 1108              	.L78:
 301:Core/Src/UDS.c ****             {
 302:Core/Src/UDS.c ****                 data_tx[i] = 0x00;
 303:Core/Src/UDS.c ****             }
 304:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 305:Core/Src/UDS.c ****         }
 306:Core/Src/UDS.c **** 
 307:Core/Src/UDS.c ****         break;
 308:Core/Src/UDS.c ****     }
 309:Core/Src/UDS.c ****     HAL_CAN_AddTxMessage(&hcan2, &CAN2_pHeader, data_tx, &CAN2_pTxMailbox);
 1109              		.loc 1 309 5 view .LVU324
 1110 00ce 4A4B     		ldr	r3, .L97+28
 1111 00d0 2246     		mov	r2, r4
 1112 00d2 4A49     		ldr	r1, .L97+32
 1113 00d4 4A48     		ldr	r0, .L97+36
 1114 00d6 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 1115              	.LVL100:
 310:Core/Src/UDS.c ****     HAL_Delay(100);
 1116              		.loc 1 310 5 view .LVU325
 1117 00da 6420     		movs	r0, #100
 1118 00dc FFF7FEFF 		bl	HAL_Delay
 1119              	.LVL101:
 1120              	.L70:
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 28


 311:Core/Src/UDS.c **** }
 1121              		.loc 1 311 1 is_stmt 0 view .LVU326
 1122 00e0 08B0     		add	sp, sp, #32
 1123              		.cfi_remember_state
 1124              		.cfi_def_cfa_offset 16
 1125              		@ sp needed
 1126 00e2 70BD     		pop	{r4, r5, r6, pc}
 1127              	.LVL102:
 1128              	.L72:
 1129              		.cfi_restore_state
 236:Core/Src/UDS.c ****         {
 1130              		.loc 1 236 9 is_stmt 1 view .LVU327
 236:Core/Src/UDS.c ****         {
 1131              		.loc 1 236 20 is_stmt 0 view .LVU328
 1132 00e4 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 236:Core/Src/UDS.c ****         {
 1133              		.loc 1 236 12 view .LVU329
 1134 00e6 062B     		cmp	r3, #6
 1135 00e8 0CD0     		beq	.L96
 1136              	.L81:
 279:Core/Src/UDS.c ****         {
 1137              		.loc 1 279 9 is_stmt 1 view .LVU330
 279:Core/Src/UDS.c ****         {
 1138              		.loc 1 279 20 is_stmt 0 view .LVU331
 1139 00ea 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 279:Core/Src/UDS.c ****         {
 1140              		.loc 1 279 12 view .LVU332
 1141 00ec 062B     		cmp	r3, #6
 1142 00ee EED0     		beq	.L78
 281:Core/Src/UDS.c ****             data_tx[1] = NRC;
 1143              		.loc 1 281 13 is_stmt 1 view .LVU333
 281:Core/Src/UDS.c ****             data_tx[1] = NRC;
 1144              		.loc 1 281 24 is_stmt 0 view .LVU334
 1145 00f0 0323     		movs	r3, #3
 1146 00f2 2370     		strb	r3, [r4]
 282:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 1147              		.loc 1 282 13 is_stmt 1 view .LVU335
 282:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 1148              		.loc 1 282 24 is_stmt 0 view .LVU336
 1149 00f4 7F23     		movs	r3, #127
 1150 00f6 6370     		strb	r3, [r4, #1]
 283:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 1151              		.loc 1 283 13 is_stmt 1 view .LVU337
 283:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 1152              		.loc 1 283 24 is_stmt 0 view .LVU338
 1153 00f8 2723     		movs	r3, #39
 1154 00fa A370     		strb	r3, [r4, #2]
 284:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 1155              		.loc 1 284 13 is_stmt 1 view .LVU339
 284:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 1156              		.loc 1 284 24 is_stmt 0 view .LVU340
 1157 00fc 1323     		movs	r3, #19
 1158 00fe E370     		strb	r3, [r4, #3]
 285:Core/Src/UDS.c ****             {
 1159              		.loc 1 285 13 is_stmt 1 view .LVU341
 1160              	.LBB17:
 285:Core/Src/UDS.c ****             {
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 29


 1161              		.loc 1 285 18 view .LVU342
 1162              	.LVL103:
 285:Core/Src/UDS.c ****             {
 1163              		.loc 1 285 22 is_stmt 0 view .LVU343
 1164 0100 0423     		movs	r3, #4
 285:Core/Src/UDS.c ****             {
 1165              		.loc 1 285 13 view .LVU344
 1166 0102 5CE0     		b	.L88
 1167              	.LVL104:
 1168              	.L96:
 285:Core/Src/UDS.c ****             {
 1169              		.loc 1 285 13 view .LVU345
 1170              	.LBE17:
 238:Core/Src/UDS.c ****             if (cmp_key(Key, &data_rx[3], 4)) // Key match and ECU is not unlocked
 1171              		.loc 1 238 13 is_stmt 1 view .LVU346
 1172 0104 3F4E     		ldr	r6, .L97+40
 1173 0106 3146     		mov	r1, r6
 1174 0108 3948     		ldr	r0, .L97+20
 1175 010a FFF7FEFF 		bl	calculate_key_from_seed
 1176              	.LVL105:
 239:Core/Src/UDS.c ****             {
 1177              		.loc 1 239 13 view .LVU347
 239:Core/Src/UDS.c ****             {
 1178              		.loc 1 239 17 is_stmt 0 view .LVU348
 1179 010e 0422     		movs	r2, #4
 1180 0110 E91C     		adds	r1, r5, #3
 1181 0112 3046     		mov	r0, r6
 1182 0114 FFF7FEFF 		bl	cmp_key
 1183              	.LVL106:
 239:Core/Src/UDS.c ****             {
 1184              		.loc 1 239 16 discriminator 1 view .LVU349
 1185 0118 0028     		cmp	r0, #0
 1186 011a 37D0     		beq	.L82
 242:Core/Src/UDS.c ****                 {
 1187              		.loc 1 242 17 is_stmt 1 view .LVU350
 242:Core/Src/UDS.c ****                 {
 1188              		.loc 1 242 39 is_stmt 0 view .LVU351
 1189 011c 354B     		ldr	r3, .L97+24
 1190 011e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1191 0120 DBB2     		uxtb	r3, r3
 242:Core/Src/UDS.c ****                 {
 1192              		.loc 1 242 20 view .LVU352
 1193 0122 012B     		cmp	r3, #1
 1194 0124 DCD1     		bne	.L70
 242:Core/Src/UDS.c ****                 {
 1195              		.loc 1 242 69 discriminator 1 view .LVU353
 1196 0126 384B     		ldr	r3, .L97+44
 1197 0128 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 242:Core/Src/UDS.c ****                 {
 1198              		.loc 1 242 44 discriminator 1 view .LVU354
 1199 012a 002B     		cmp	r3, #0
 1200 012c D8D1     		bne	.L70
 1201              	.LBB18:
 244:Core/Src/UDS.c ****                     char buf_unlocked[20] = " ";
 1202              		.loc 1 244 21 is_stmt 1 view .LVU355
 1203 012e 2F48     		ldr	r0, .L97+16
 1204 0130 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 30


 1205              	.LVL107:
 245:Core/Src/UDS.c ****                     sprintf(buf_unlocked, "\n%d Session Unlocked\n", TimeStamp);
 1206              		.loc 1 245 21 view .LVU356
 245:Core/Src/UDS.c ****                     sprintf(buf_unlocked, "\n%d Session Unlocked\n", TimeStamp);
 1207              		.loc 1 245 26 is_stmt 0 view .LVU357
 1208 0134 2023     		movs	r3, #32
 1209 0136 0093     		str	r3, [sp]
 1210 0138 0023     		movs	r3, #0
 1211 013a 0193     		str	r3, [sp, #4]
 1212 013c 0293     		str	r3, [sp, #8]
 1213 013e 0393     		str	r3, [sp, #12]
 1214 0140 0493     		str	r3, [sp, #16]
 246:Core/Src/UDS.c ****                     USART3_SendString((uint8_t *)buf_unlocked);
 1215              		.loc 1 246 21 is_stmt 1 view .LVU358
 1216 0142 284B     		ldr	r3, .L97+8
 1217 0144 1A68     		ldr	r2, [r3]
 1218 0146 3149     		ldr	r1, .L97+48
 1219 0148 6846     		mov	r0, sp
 1220 014a FFF7FEFF 		bl	sprintf
 1221              	.LVL108:
 247:Core/Src/UDS.c ****                     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 1222              		.loc 1 247 21 view .LVU359
 1223 014e 6846     		mov	r0, sp
 1224 0150 FFF7FEFF 		bl	USART3_SendString
 1225              	.LVL109:
 248:Core/Src/UDS.c **** 
 1226              		.loc 1 248 21 view .LVU360
 1227 0154 0122     		movs	r2, #1
 1228 0156 1146     		mov	r1, r2
 1229 0158 2D48     		ldr	r0, .L97+52
 1230 015a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1231              	.LVL110:
 250:Core/Src/UDS.c ****                     data_tx[1] = data_rx[1] + 0x40;
 1232              		.loc 1 250 21 view .LVU361
 250:Core/Src/UDS.c ****                     data_tx[1] = data_rx[1] + 0x40;
 1233              		.loc 1 250 32 is_stmt 0 view .LVU362
 1234 015e 0222     		movs	r2, #2
 1235 0160 2270     		strb	r2, [r4]
 251:Core/Src/UDS.c ****                     data_tx[2] = 0x02;
 1236              		.loc 1 251 21 is_stmt 1 view .LVU363
 251:Core/Src/UDS.c ****                     data_tx[2] = 0x02;
 1237              		.loc 1 251 41 is_stmt 0 view .LVU364
 1238 0162 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 251:Core/Src/UDS.c ****                     data_tx[2] = 0x02;
 1239              		.loc 1 251 45 view .LVU365
 1240 0164 4033     		adds	r3, r3, #64
 251:Core/Src/UDS.c ****                     data_tx[2] = 0x02;
 1241              		.loc 1 251 32 view .LVU366
 1242 0166 6370     		strb	r3, [r4, #1]
 252:Core/Src/UDS.c ****                     for (int i = 3; i < 8; ++i)
 1243              		.loc 1 252 21 is_stmt 1 view .LVU367
 252:Core/Src/UDS.c ****                     for (int i = 3; i < 8; ++i)
 1244              		.loc 1 252 32 is_stmt 0 view .LVU368
 1245 0168 A270     		strb	r2, [r4, #2]
 253:Core/Src/UDS.c ****                         data_tx[i] = 0x00;
 1246              		.loc 1 253 21 is_stmt 1 view .LVU369
 1247              	.LBB19:
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 31


 253:Core/Src/UDS.c ****                         data_tx[i] = 0x00;
 1248              		.loc 1 253 26 view .LVU370
 1249              	.LVL111:
 253:Core/Src/UDS.c ****                         data_tx[i] = 0x00;
 1250              		.loc 1 253 30 is_stmt 0 view .LVU371
 1251 016a 0323     		movs	r3, #3
 253:Core/Src/UDS.c ****                         data_tx[i] = 0x00;
 1252              		.loc 1 253 21 view .LVU372
 1253 016c 02E0     		b	.L84
 1254              	.LVL112:
 1255              	.L85:
 254:Core/Src/UDS.c ****                     FormatCANFrame(data_tx);
 1256              		.loc 1 254 25 is_stmt 1 view .LVU373
 254:Core/Src/UDS.c ****                     FormatCANFrame(data_tx);
 1257              		.loc 1 254 36 is_stmt 0 view .LVU374
 1258 016e 0022     		movs	r2, #0
 1259 0170 E254     		strb	r2, [r4, r3]
 253:Core/Src/UDS.c ****                         data_tx[i] = 0x00;
 1260              		.loc 1 253 44 is_stmt 1 discriminator 3 view .LVU375
 1261 0172 0133     		adds	r3, r3, #1
 1262              	.LVL113:
 1263              	.L84:
 253:Core/Src/UDS.c ****                         data_tx[i] = 0x00;
 1264              		.loc 1 253 39 discriminator 1 view .LVU376
 1265 0174 072B     		cmp	r3, #7
 1266 0176 FADD     		ble	.L85
 1267              	.LBE19:
 255:Core/Src/UDS.c ****                     flag_SecurityUnlocked = 1;
 1268              		.loc 1 255 21 view .LVU377
 1269 0178 2046     		mov	r0, r4
 1270 017a FFF7FEFF 		bl	FormatCANFrame
 1271              	.LVL114:
 256:Core/Src/UDS.c **** 
 1272              		.loc 1 256 21 view .LVU378
 256:Core/Src/UDS.c **** 
 1273              		.loc 1 256 43 is_stmt 0 view .LVU379
 1274 017e 224B     		ldr	r3, .L97+44
 1275 0180 0122     		movs	r2, #1
 1276 0182 1A70     		strb	r2, [r3]
 258:Core/Src/UDS.c ****                 }
 1277              		.loc 1 258 21 is_stmt 1 view .LVU380
 258:Core/Src/UDS.c ****                 }
 1278              		.loc 1 258 39 is_stmt 0 view .LVU381
 1279 0184 1B4B     		ldr	r3, .L97+24
 1280 0186 0022     		movs	r2, #0
 1281 0188 1A70     		strb	r2, [r3]
 1282              	.LBE18:
 1283 018a AEE7     		b	.L81
 1284              	.LVL115:
 1285              	.L82:
 266:Core/Src/UDS.c ****                 data_tx[1] = NRC;
 1286              		.loc 1 266 17 is_stmt 1 view .LVU382
 266:Core/Src/UDS.c ****                 data_tx[1] = NRC;
 1287              		.loc 1 266 28 is_stmt 0 view .LVU383
 1288 018c 0323     		movs	r3, #3
 1289 018e 2370     		strb	r3, [r4]
 267:Core/Src/UDS.c ****                 data_tx[2] = 0x27;
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 32


 1290              		.loc 1 267 17 is_stmt 1 view .LVU384
 267:Core/Src/UDS.c ****                 data_tx[2] = 0x27;
 1291              		.loc 1 267 28 is_stmt 0 view .LVU385
 1292 0190 7F23     		movs	r3, #127
 1293 0192 6370     		strb	r3, [r4, #1]
 268:Core/Src/UDS.c ****                 data_tx[3] = WRONG_KEY;
 1294              		.loc 1 268 17 is_stmt 1 view .LVU386
 268:Core/Src/UDS.c ****                 data_tx[3] = WRONG_KEY;
 1295              		.loc 1 268 28 is_stmt 0 view .LVU387
 1296 0194 2723     		movs	r3, #39
 1297 0196 A370     		strb	r3, [r4, #2]
 269:Core/Src/UDS.c ****                 for (int i = 4; i < 8; i++)
 1298              		.loc 1 269 17 is_stmt 1 view .LVU388
 269:Core/Src/UDS.c ****                 for (int i = 4; i < 8; i++)
 1299              		.loc 1 269 28 is_stmt 0 view .LVU389
 1300 0198 3523     		movs	r3, #53
 1301 019a E370     		strb	r3, [r4, #3]
 270:Core/Src/UDS.c ****                 {
 1302              		.loc 1 270 17 is_stmt 1 view .LVU390
 1303              	.LBB20:
 270:Core/Src/UDS.c ****                 {
 1304              		.loc 1 270 22 view .LVU391
 1305              	.LVL116:
 270:Core/Src/UDS.c ****                 {
 1306              		.loc 1 270 26 is_stmt 0 view .LVU392
 1307 019c 0423     		movs	r3, #4
 270:Core/Src/UDS.c ****                 {
 1308              		.loc 1 270 17 view .LVU393
 1309 019e 02E0     		b	.L86
 1310              	.LVL117:
 1311              	.L87:
 272:Core/Src/UDS.c ****                 }
 1312              		.loc 1 272 21 is_stmt 1 view .LVU394
 272:Core/Src/UDS.c ****                 }
 1313              		.loc 1 272 32 is_stmt 0 view .LVU395
 1314 01a0 0022     		movs	r2, #0
 1315 01a2 E254     		strb	r2, [r4, r3]
 270:Core/Src/UDS.c ****                 {
 1316              		.loc 1 270 41 is_stmt 1 discriminator 3 view .LVU396
 1317 01a4 0133     		adds	r3, r3, #1
 1318              	.LVL118:
 1319              	.L86:
 270:Core/Src/UDS.c ****                 {
 1320              		.loc 1 270 35 discriminator 1 view .LVU397
 1321 01a6 072B     		cmp	r3, #7
 1322 01a8 FADD     		ble	.L87
 1323              	.LBE20:
 274:Core/Src/UDS.c **** 
 1324              		.loc 1 274 17 view .LVU398
 1325 01aa 2046     		mov	r0, r4
 1326 01ac FFF7FEFF 		bl	FormatCANFrame
 1327              	.LVL119:
 276:Core/Src/UDS.c ****             }
 1328              		.loc 1 276 17 view .LVU399
 276:Core/Src/UDS.c ****             }
 1329              		.loc 1 276 31 is_stmt 0 view .LVU400
 1330 01b0 0A4B     		ldr	r3, .L97
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 33


 1331 01b2 0122     		movs	r2, #1
 1332 01b4 1A70     		strb	r2, [r3]
 1333 01b6 98E7     		b	.L81
 1334              	.LVL120:
 1335              	.L89:
 1336              	.LBB21:
 287:Core/Src/UDS.c ****             }
 1337              		.loc 1 287 17 is_stmt 1 view .LVU401
 287:Core/Src/UDS.c ****             }
 1338              		.loc 1 287 28 is_stmt 0 view .LVU402
 1339 01b8 0022     		movs	r2, #0
 1340 01ba E254     		strb	r2, [r4, r3]
 285:Core/Src/UDS.c ****             {
 1341              		.loc 1 285 37 is_stmt 1 discriminator 3 view .LVU403
 1342 01bc 0133     		adds	r3, r3, #1
 1343              	.LVL121:
 1344              	.L88:
 285:Core/Src/UDS.c ****             {
 1345              		.loc 1 285 31 discriminator 1 view .LVU404
 1346 01be 072B     		cmp	r3, #7
 1347 01c0 FADD     		ble	.L89
 1348              	.LBE21:
 289:Core/Src/UDS.c ****         }
 1349              		.loc 1 289 13 view .LVU405
 1350 01c2 2046     		mov	r0, r4
 1351 01c4 FFF7FEFF 		bl	FormatCANFrame
 1352              	.LVL122:
 289:Core/Src/UDS.c ****         }
 1353              		.loc 1 289 13 is_stmt 0 view .LVU406
 1354 01c8 81E7     		b	.L78
 1355              	.LVL123:
 1356              	.L91:
 1357              	.LBB22:
 302:Core/Src/UDS.c ****             }
 1358              		.loc 1 302 17 is_stmt 1 view .LVU407
 302:Core/Src/UDS.c ****             }
 1359              		.loc 1 302 28 is_stmt 0 view .LVU408
 1360 01ca 0022     		movs	r2, #0
 1361 01cc E254     		strb	r2, [r4, r3]
 300:Core/Src/UDS.c ****             {
 1362              		.loc 1 300 37 is_stmt 1 discriminator 3 view .LVU409
 1363 01ce 0133     		adds	r3, r3, #1
 1364              	.LVL124:
 1365              	.L90:
 300:Core/Src/UDS.c ****             {
 1366              		.loc 1 300 31 discriminator 1 view .LVU410
 1367 01d0 072B     		cmp	r3, #7
 1368 01d2 FADD     		ble	.L91
 1369              	.LBE22:
 304:Core/Src/UDS.c ****         }
 1370              		.loc 1 304 13 view .LVU411
 1371 01d4 2046     		mov	r0, r4
 1372 01d6 FFF7FEFF 		bl	FormatCANFrame
 1373              	.LVL125:
 304:Core/Src/UDS.c ****         }
 1374              		.loc 1 304 13 is_stmt 0 view .LVU412
 1375 01da 78E7     		b	.L78
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 34


 1376              	.L98:
 1377              		.align	2
 1378              	.L97:
 1379 01dc 00000000 		.word	flag_WrongKey
 1380 01e0 00000000 		.word	flag_Waiting
 1381 01e4 00000000 		.word	TimeStamp
 1382 01e8 00000000 		.word	.LC3
 1383 01ec 00000000 		.word	htim2
 1384 01f0 00000000 		.word	Seed
 1385 01f4 00000000 		.word	flag_SeedProvided
 1386 01f8 00000000 		.word	CAN2_pTxMailbox
 1387 01fc 00000000 		.word	CAN2_pHeader
 1388 0200 00000000 		.word	hcan2
 1389 0204 00000000 		.word	Key
 1390 0208 00000000 		.word	flag_SecurityUnlocked
 1391 020c 14000000 		.word	.LC4
 1392 0210 00040240 		.word	1073873920
 1393              		.cfi_endproc
 1394              	.LFE148:
 1396              		.section	.text.SID2E_Practice,"ax",%progbits
 1397              		.align	1
 1398              		.global	SID2E_Practice
 1399              		.syntax unified
 1400              		.thumb
 1401              		.thumb_func
 1403              	SID2E_Practice:
 1404              	.LVL126:
 1405              	.LFB149:
 312:Core/Src/UDS.c **** 
 313:Core/Src/UDS.c **** void SID2E_Practice(uint8_t *data_tx, uint8_t *data_rx)
 314:Core/Src/UDS.c **** {
 1406              		.loc 1 314 1 is_stmt 1 view -0
 1407              		.cfi_startproc
 1408              		@ args = 0, pretend = 0, frame = 0
 1409              		@ frame_needed = 0, uses_anonymous_args = 0
 1410              		.loc 1 314 1 is_stmt 0 view .LVU414
 1411 0000 38B5     		push	{r3, r4, r5, lr}
 1412              		.cfi_def_cfa_offset 16
 1413              		.cfi_offset 3, -16
 1414              		.cfi_offset 4, -12
 1415              		.cfi_offset 5, -8
 1416              		.cfi_offset 14, -4
 1417 0002 0446     		mov	r4, r0
 1418 0004 0D46     		mov	r5, r1
 315:Core/Src/UDS.c ****     HAL_Delay(100);
 1419              		.loc 1 315 5 is_stmt 1 view .LVU415
 1420 0006 6420     		movs	r0, #100
 1421              	.LVL127:
 1422              		.loc 1 315 5 is_stmt 0 view .LVU416
 1423 0008 FFF7FEFF 		bl	HAL_Delay
 1424              	.LVL128:
 316:Core/Src/UDS.c ****     if(flag_SecurityUnlocked == 0)
 1425              		.loc 1 316 5 is_stmt 1 view .LVU417
 1426              		.loc 1 316 30 is_stmt 0 view .LVU418
 1427 000c 364B     		ldr	r3, .L116
 1428 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1429              		.loc 1 316 7 view .LVU419
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 35


 1430 0010 D3B9     		cbnz	r3, .L100
 317:Core/Src/UDS.c ****     {
 318:Core/Src/UDS.c ****         data_tx[0] = 0x03;
 1431              		.loc 1 318 9 is_stmt 1 view .LVU420
 1432              		.loc 1 318 20 is_stmt 0 view .LVU421
 1433 0012 0323     		movs	r3, #3
 1434 0014 2370     		strb	r3, [r4]
 319:Core/Src/UDS.c ****         data_tx[1] = NRC;
 1435              		.loc 1 319 9 is_stmt 1 view .LVU422
 1436              		.loc 1 319 20 is_stmt 0 view .LVU423
 1437 0016 7F23     		movs	r3, #127
 1438 0018 6370     		strb	r3, [r4, #1]
 320:Core/Src/UDS.c ****         data_tx[2] = 0x2E;
 1439              		.loc 1 320 9 is_stmt 1 view .LVU424
 1440              		.loc 1 320 20 is_stmt 0 view .LVU425
 1441 001a 2E23     		movs	r3, #46
 1442 001c A370     		strb	r3, [r4, #2]
 321:Core/Src/UDS.c ****         data_tx[3] = ACCESS_DENIED;
 1443              		.loc 1 321 9 is_stmt 1 view .LVU426
 1444              		.loc 1 321 20 is_stmt 0 view .LVU427
 1445 001e 3323     		movs	r3, #51
 1446 0020 E370     		strb	r3, [r4, #3]
 322:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 1447              		.loc 1 322 9 is_stmt 1 view .LVU428
 1448              	.LBB23:
 1449              		.loc 1 322 14 view .LVU429
 1450              	.LVL129:
 1451              		.loc 1 322 18 is_stmt 0 view .LVU430
 1452 0022 0423     		movs	r3, #4
 1453              		.loc 1 322 9 view .LVU431
 1454 0024 02E0     		b	.L101
 1455              	.LVL130:
 1456              	.L102:
 323:Core/Src/UDS.c ****         {
 324:Core/Src/UDS.c ****             data_tx[i] = 0x00;
 1457              		.loc 1 324 13 is_stmt 1 view .LVU432
 1458              		.loc 1 324 24 is_stmt 0 view .LVU433
 1459 0026 0022     		movs	r2, #0
 1460 0028 E254     		strb	r2, [r4, r3]
 322:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 1461              		.loc 1 322 33 is_stmt 1 discriminator 3 view .LVU434
 1462 002a 0133     		adds	r3, r3, #1
 1463              	.LVL131:
 1464              	.L101:
 322:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 1465              		.loc 1 322 27 discriminator 1 view .LVU435
 1466 002c 072B     		cmp	r3, #7
 1467 002e FADD     		ble	.L102
 1468              	.LBE23:
 325:Core/Src/UDS.c ****         }
 326:Core/Src/UDS.c ****         FormatCANFrame(data_tx);
 1469              		.loc 1 326 9 view .LVU436
 1470 0030 2046     		mov	r0, r4
 1471 0032 FFF7FEFF 		bl	FormatCANFrame
 1472              	.LVL132:
 1473              	.L103:
 327:Core/Src/UDS.c ****     }
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 36


 328:Core/Src/UDS.c ****     else if(data_rx[0] < 5)
 329:Core/Src/UDS.c ****     {
 330:Core/Src/UDS.c ****         data_tx[0] = 0x03;
 331:Core/Src/UDS.c ****         data_tx[1] = NRC;
 332:Core/Src/UDS.c ****         data_tx[2] = 0x2E;
 333:Core/Src/UDS.c ****         data_tx[3] = INVALID_LENGTH;
 334:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 335:Core/Src/UDS.c ****         {
 336:Core/Src/UDS.c ****             data_tx[i] = 0x00;
 337:Core/Src/UDS.c ****         }
 338:Core/Src/UDS.c ****         FormatCANFrame(data_tx);
 339:Core/Src/UDS.c ****     }
 340:Core/Src/UDS.c ****     else if (((data_rx[2] << 8) | data_rx[3]) != 0x0123)
 341:Core/Src/UDS.c ****     {
 342:Core/Src/UDS.c ****         data_tx[0] = 0x03;
 343:Core/Src/UDS.c ****         data_tx[1] = NRC;
 344:Core/Src/UDS.c ****         data_tx[2] = 0x2E;
 345:Core/Src/UDS.c ****         data_tx[3] = 0x00;
 346:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 347:Core/Src/UDS.c ****         {
 348:Core/Src/UDS.c ****             data_tx[i] = 0x00;
 349:Core/Src/UDS.c ****         }
 350:Core/Src/UDS.c ****         FormatCANFrame(data_tx);
 351:Core/Src/UDS.c ****     }
 352:Core/Src/UDS.c ****     else
 353:Core/Src/UDS.c ****     {
 354:Core/Src/UDS.c ****         newStdId = ((((uint32_t) data_rx[4]) << 8) | (data_rx[5])) & 0x7FF;
 355:Core/Src/UDS.c ****         data_tx[0] = 0x03;
 356:Core/Src/UDS.c ****         data_tx[1] = data_rx[1] + 0x40;
 357:Core/Src/UDS.c ****         data_tx[2] = data_rx[2];
 358:Core/Src/UDS.c ****         data_tx[3] = data_rx[3];
 359:Core/Src/UDS.c ****         for(int i = 4; i < 8; i++)
 360:Core/Src/UDS.c ****         {
 361:Core/Src/UDS.c ****             data_tx[i] = 0x00;
 362:Core/Src/UDS.c ****         }
 363:Core/Src/UDS.c ****         FormatCANFrame(data_tx);
 364:Core/Src/UDS.c ****     }
 365:Core/Src/UDS.c **** 
 366:Core/Src/UDS.c ****     if(HAL_CAN_AddTxMessage(&hcan2, &CAN2_pHeader, data_tx, &CAN2_pTxMailbox) != HAL_OK)
 1474              		.loc 1 366 5 view .LVU437
 1475              		.loc 1 366 8 is_stmt 0 view .LVU438
 1476 0036 2D4B     		ldr	r3, .L116+4
 1477 0038 2246     		mov	r2, r4
 1478 003a 2D49     		ldr	r1, .L116+8
 1479 003c 2D48     		ldr	r0, .L116+12
 1480 003e FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 1481              	.LVL133:
 1482              		.loc 1 366 7 discriminator 1 view .LVU439
 1483 0042 0028     		cmp	r0, #0
 1484 0044 4DD1     		bne	.L114
 1485              	.L99:
 367:Core/Src/UDS.c ****     {
 368:Core/Src/UDS.c ****         Error_Handler();
 369:Core/Src/UDS.c ****     }
 370:Core/Src/UDS.c **** }
 1486              		.loc 1 370 1 view .LVU440
 1487 0046 38BD     		pop	{r3, r4, r5, pc}
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 37


 1488              	.LVL134:
 1489              	.L100:
 328:Core/Src/UDS.c ****     {
 1490              		.loc 1 328 10 is_stmt 1 view .LVU441
 328:Core/Src/UDS.c ****     {
 1491              		.loc 1 328 20 is_stmt 0 view .LVU442
 1492 0048 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 328:Core/Src/UDS.c ****     {
 1493              		.loc 1 328 12 view .LVU443
 1494 004a 042B     		cmp	r3, #4
 1495 004c 12D8     		bhi	.L104
 330:Core/Src/UDS.c ****         data_tx[1] = NRC;
 1496              		.loc 1 330 9 is_stmt 1 view .LVU444
 330:Core/Src/UDS.c ****         data_tx[1] = NRC;
 1497              		.loc 1 330 20 is_stmt 0 view .LVU445
 1498 004e 0323     		movs	r3, #3
 1499 0050 2370     		strb	r3, [r4]
 331:Core/Src/UDS.c ****         data_tx[2] = 0x2E;
 1500              		.loc 1 331 9 is_stmt 1 view .LVU446
 331:Core/Src/UDS.c ****         data_tx[2] = 0x2E;
 1501              		.loc 1 331 20 is_stmt 0 view .LVU447
 1502 0052 7F23     		movs	r3, #127
 1503 0054 6370     		strb	r3, [r4, #1]
 332:Core/Src/UDS.c ****         data_tx[3] = INVALID_LENGTH;
 1504              		.loc 1 332 9 is_stmt 1 view .LVU448
 332:Core/Src/UDS.c ****         data_tx[3] = INVALID_LENGTH;
 1505              		.loc 1 332 20 is_stmt 0 view .LVU449
 1506 0056 2E23     		movs	r3, #46
 1507 0058 A370     		strb	r3, [r4, #2]
 333:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 1508              		.loc 1 333 9 is_stmt 1 view .LVU450
 333:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 1509              		.loc 1 333 20 is_stmt 0 view .LVU451
 1510 005a 1323     		movs	r3, #19
 1511 005c E370     		strb	r3, [r4, #3]
 334:Core/Src/UDS.c ****         {
 1512              		.loc 1 334 9 is_stmt 1 view .LVU452
 1513              	.LBB24:
 334:Core/Src/UDS.c ****         {
 1514              		.loc 1 334 14 view .LVU453
 1515              	.LVL135:
 334:Core/Src/UDS.c ****         {
 1516              		.loc 1 334 18 is_stmt 0 view .LVU454
 1517 005e 0423     		movs	r3, #4
 1518              	.LVL136:
 1519              	.L105:
 334:Core/Src/UDS.c ****         {
 1520              		.loc 1 334 27 is_stmt 1 discriminator 1 view .LVU455
 1521 0060 072B     		cmp	r3, #7
 1522 0062 03DC     		bgt	.L115
 336:Core/Src/UDS.c ****         }
 1523              		.loc 1 336 13 view .LVU456
 336:Core/Src/UDS.c ****         }
 1524              		.loc 1 336 24 is_stmt 0 view .LVU457
 1525 0064 0022     		movs	r2, #0
 1526 0066 E254     		strb	r2, [r4, r3]
 334:Core/Src/UDS.c ****         {
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 38


 1527              		.loc 1 334 33 is_stmt 1 discriminator 3 view .LVU458
 1528 0068 0133     		adds	r3, r3, #1
 1529              	.LVL137:
 334:Core/Src/UDS.c ****         {
 1530              		.loc 1 334 33 is_stmt 0 discriminator 3 view .LVU459
 1531 006a F9E7     		b	.L105
 1532              	.L115:
 334:Core/Src/UDS.c ****         {
 1533              		.loc 1 334 33 discriminator 3 view .LVU460
 1534              	.LBE24:
 338:Core/Src/UDS.c ****     }
 1535              		.loc 1 338 9 is_stmt 1 view .LVU461
 1536 006c 2046     		mov	r0, r4
 1537 006e FFF7FEFF 		bl	FormatCANFrame
 1538              	.LVL138:
 338:Core/Src/UDS.c ****     }
 1539              		.loc 1 338 9 is_stmt 0 view .LVU462
 1540 0072 E0E7     		b	.L103
 1541              	.LVL139:
 1542              	.L104:
 340:Core/Src/UDS.c ****     {
 1543              		.loc 1 340 10 is_stmt 1 view .LVU463
 340:Core/Src/UDS.c ****     {
 1544              		.loc 1 340 23 is_stmt 0 view .LVU464
 1545 0074 AA78     		ldrb	r2, [r5, #2]	@ zero_extendqisi2
 340:Core/Src/UDS.c ****     {
 1546              		.loc 1 340 42 view .LVU465
 1547 0076 EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
 340:Core/Src/UDS.c ****     {
 1548              		.loc 1 340 33 view .LVU466
 1549 0078 43EA0223 		orr	r3, r3, r2, lsl #8
 340:Core/Src/UDS.c ****     {
 1550              		.loc 1 340 13 view .LVU467
 1551 007c 40F22312 		movw	r2, #291
 1552 0080 9342     		cmp	r3, r2
 1553 0082 12D0     		beq	.L107
 342:Core/Src/UDS.c ****         data_tx[1] = NRC;
 1554              		.loc 1 342 9 is_stmt 1 view .LVU468
 342:Core/Src/UDS.c ****         data_tx[1] = NRC;
 1555              		.loc 1 342 20 is_stmt 0 view .LVU469
 1556 0084 0323     		movs	r3, #3
 1557 0086 2370     		strb	r3, [r4]
 343:Core/Src/UDS.c ****         data_tx[2] = 0x2E;
 1558              		.loc 1 343 9 is_stmt 1 view .LVU470
 343:Core/Src/UDS.c ****         data_tx[2] = 0x2E;
 1559              		.loc 1 343 20 is_stmt 0 view .LVU471
 1560 0088 7F23     		movs	r3, #127
 1561 008a 6370     		strb	r3, [r4, #1]
 344:Core/Src/UDS.c ****         data_tx[3] = 0x00;
 1562              		.loc 1 344 9 is_stmt 1 view .LVU472
 344:Core/Src/UDS.c ****         data_tx[3] = 0x00;
 1563              		.loc 1 344 20 is_stmt 0 view .LVU473
 1564 008c 2E23     		movs	r3, #46
 1565 008e A370     		strb	r3, [r4, #2]
 345:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 1566              		.loc 1 345 9 is_stmt 1 view .LVU474
 345:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 39


 1567              		.loc 1 345 20 is_stmt 0 view .LVU475
 1568 0090 0023     		movs	r3, #0
 1569 0092 E370     		strb	r3, [r4, #3]
 346:Core/Src/UDS.c ****         {
 1570              		.loc 1 346 9 is_stmt 1 view .LVU476
 1571              	.LBB25:
 346:Core/Src/UDS.c ****         {
 1572              		.loc 1 346 14 view .LVU477
 1573              	.LVL140:
 346:Core/Src/UDS.c ****         {
 1574              		.loc 1 346 18 is_stmt 0 view .LVU478
 1575 0094 0423     		movs	r3, #4
 346:Core/Src/UDS.c ****         {
 1576              		.loc 1 346 9 view .LVU479
 1577 0096 02E0     		b	.L108
 1578              	.LVL141:
 1579              	.L109:
 348:Core/Src/UDS.c ****         }
 1580              		.loc 1 348 13 is_stmt 1 view .LVU480
 348:Core/Src/UDS.c ****         }
 1581              		.loc 1 348 24 is_stmt 0 view .LVU481
 1582 0098 0022     		movs	r2, #0
 1583 009a E254     		strb	r2, [r4, r3]
 346:Core/Src/UDS.c ****         {
 1584              		.loc 1 346 33 is_stmt 1 discriminator 3 view .LVU482
 1585 009c 0133     		adds	r3, r3, #1
 1586              	.LVL142:
 1587              	.L108:
 346:Core/Src/UDS.c ****         {
 1588              		.loc 1 346 27 discriminator 1 view .LVU483
 1589 009e 072B     		cmp	r3, #7
 1590 00a0 FADD     		ble	.L109
 1591              	.LBE25:
 350:Core/Src/UDS.c ****     }
 1592              		.loc 1 350 9 view .LVU484
 1593 00a2 2046     		mov	r0, r4
 1594 00a4 FFF7FEFF 		bl	FormatCANFrame
 1595              	.LVL143:
 350:Core/Src/UDS.c ****     }
 1596              		.loc 1 350 9 is_stmt 0 view .LVU485
 1597 00a8 C5E7     		b	.L103
 1598              	.LVL144:
 1599              	.L107:
 354:Core/Src/UDS.c ****         data_tx[0] = 0x03;
 1600              		.loc 1 354 9 is_stmt 1 view .LVU486
 354:Core/Src/UDS.c ****         data_tx[0] = 0x03;
 1601              		.loc 1 354 41 is_stmt 0 view .LVU487
 1602 00aa 2A79     		ldrb	r2, [r5, #4]	@ zero_extendqisi2
 354:Core/Src/UDS.c ****         data_tx[0] = 0x03;
 1603              		.loc 1 354 62 view .LVU488
 1604 00ac 6B79     		ldrb	r3, [r5, #5]	@ zero_extendqisi2
 354:Core/Src/UDS.c ****         data_tx[0] = 0x03;
 1605              		.loc 1 354 52 view .LVU489
 1606 00ae 43EA0223 		orr	r3, r3, r2, lsl #8
 354:Core/Src/UDS.c ****         data_tx[0] = 0x03;
 1607              		.loc 1 354 68 view .LVU490
 1608 00b2 C3F30A03 		ubfx	r3, r3, #0, #11
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 40


 354:Core/Src/UDS.c ****         data_tx[0] = 0x03;
 1609              		.loc 1 354 18 view .LVU491
 1610 00b6 104A     		ldr	r2, .L116+16
 1611 00b8 1380     		strh	r3, [r2]	@ movhi
 355:Core/Src/UDS.c ****         data_tx[1] = data_rx[1] + 0x40;
 1612              		.loc 1 355 9 is_stmt 1 view .LVU492
 355:Core/Src/UDS.c ****         data_tx[1] = data_rx[1] + 0x40;
 1613              		.loc 1 355 20 is_stmt 0 view .LVU493
 1614 00ba 0323     		movs	r3, #3
 1615 00bc 2370     		strb	r3, [r4]
 356:Core/Src/UDS.c ****         data_tx[2] = data_rx[2];
 1616              		.loc 1 356 9 is_stmt 1 view .LVU494
 356:Core/Src/UDS.c ****         data_tx[2] = data_rx[2];
 1617              		.loc 1 356 29 is_stmt 0 view .LVU495
 1618 00be 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 356:Core/Src/UDS.c ****         data_tx[2] = data_rx[2];
 1619              		.loc 1 356 33 view .LVU496
 1620 00c0 4033     		adds	r3, r3, #64
 356:Core/Src/UDS.c ****         data_tx[2] = data_rx[2];
 1621              		.loc 1 356 20 view .LVU497
 1622 00c2 6370     		strb	r3, [r4, #1]
 357:Core/Src/UDS.c ****         data_tx[3] = data_rx[3];
 1623              		.loc 1 357 9 is_stmt 1 view .LVU498
 357:Core/Src/UDS.c ****         data_tx[3] = data_rx[3];
 1624              		.loc 1 357 20 is_stmt 0 view .LVU499
 1625 00c4 AB78     		ldrb	r3, [r5, #2]	@ zero_extendqisi2
 1626 00c6 A370     		strb	r3, [r4, #2]
 358:Core/Src/UDS.c ****         for(int i = 4; i < 8; i++)
 1627              		.loc 1 358 9 is_stmt 1 view .LVU500
 358:Core/Src/UDS.c ****         for(int i = 4; i < 8; i++)
 1628              		.loc 1 358 20 is_stmt 0 view .LVU501
 1629 00c8 EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
 1630 00ca E370     		strb	r3, [r4, #3]
 359:Core/Src/UDS.c ****         {
 1631              		.loc 1 359 9 is_stmt 1 view .LVU502
 1632              	.LBB26:
 359:Core/Src/UDS.c ****         {
 1633              		.loc 1 359 13 view .LVU503
 1634              	.LVL145:
 359:Core/Src/UDS.c ****         {
 1635              		.loc 1 359 17 is_stmt 0 view .LVU504
 1636 00cc 0423     		movs	r3, #4
 359:Core/Src/UDS.c ****         {
 1637              		.loc 1 359 9 view .LVU505
 1638 00ce 02E0     		b	.L110
 1639              	.LVL146:
 1640              	.L111:
 361:Core/Src/UDS.c ****         }
 1641              		.loc 1 361 13 is_stmt 1 view .LVU506
 361:Core/Src/UDS.c ****         }
 1642              		.loc 1 361 24 is_stmt 0 view .LVU507
 1643 00d0 0022     		movs	r2, #0
 1644 00d2 E254     		strb	r2, [r4, r3]
 359:Core/Src/UDS.c ****         {
 1645              		.loc 1 359 32 is_stmt 1 discriminator 3 view .LVU508
 1646 00d4 0133     		adds	r3, r3, #1
 1647              	.LVL147:
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 41


 1648              	.L110:
 359:Core/Src/UDS.c ****         {
 1649              		.loc 1 359 26 discriminator 1 view .LVU509
 1650 00d6 072B     		cmp	r3, #7
 1651 00d8 FADD     		ble	.L111
 1652              	.LBE26:
 363:Core/Src/UDS.c ****     }
 1653              		.loc 1 363 9 view .LVU510
 1654 00da 2046     		mov	r0, r4
 1655 00dc FFF7FEFF 		bl	FormatCANFrame
 1656              	.LVL148:
 363:Core/Src/UDS.c ****     }
 1657              		.loc 1 363 9 is_stmt 0 view .LVU511
 1658 00e0 A9E7     		b	.L103
 1659              	.LVL149:
 1660              	.L114:
 368:Core/Src/UDS.c ****     }
 1661              		.loc 1 368 9 is_stmt 1 view .LVU512
 1662 00e2 FFF7FEFF 		bl	Error_Handler
 1663              	.LVL150:
 1664              		.loc 1 370 1 is_stmt 0 view .LVU513
 1665 00e6 AEE7     		b	.L99
 1666              	.L117:
 1667              		.align	2
 1668              	.L116:
 1669 00e8 00000000 		.word	flag_SecurityUnlocked
 1670 00ec 00000000 		.word	CAN2_pTxMailbox
 1671 00f0 00000000 		.word	CAN2_pHeader
 1672 00f4 00000000 		.word	hcan2
 1673 00f8 00000000 		.word	newStdId
 1674              		.cfi_endproc
 1675              	.LFE149:
 1677              		.section	.rodata.HAL_TIM_PeriodElapsedCallback.str1.4,"aMS",%progbits,1
 1678              		.align	2
 1679              	.LC5:
 1680 0000 25642053 		.ascii	"%d Session Locked\012\000"
 1680      65737369 
 1680      6F6E204C 
 1680      6F636B65 
 1680      640A00
 1681 0013 00       		.align	2
 1682              	.LC6:
 1683 0014 25642031 		.ascii	"%d 10 sec passed, continue with new seed\012\000"
 1683      30207365 
 1683      63207061 
 1683      73736564 
 1683      2C20636F 
 1684              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 1685              		.align	1
 1686              		.global	HAL_TIM_PeriodElapsedCallback
 1687              		.syntax unified
 1688              		.thumb
 1689              		.thumb_func
 1691              	HAL_TIM_PeriodElapsedCallback:
 1692              	.LVL151:
 1693              	.LFB150:
 371:Core/Src/UDS.c **** 
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 42


 372:Core/Src/UDS.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 373:Core/Src/UDS.c **** {
 1694              		.loc 1 373 1 is_stmt 1 view -0
 1695              		.cfi_startproc
 1696              		@ args = 0, pretend = 0, frame = 32
 1697              		@ frame_needed = 0, uses_anonymous_args = 0
 374:Core/Src/UDS.c ****     if (htim == &htim2)
 1698              		.loc 1 374 5 view .LVU515
 1699              		.loc 1 374 8 is_stmt 0 view .LVU516
 1700 0000 2C4B     		ldr	r3, .L128
 1701 0002 8342     		cmp	r3, r0
 1702 0004 00D0     		beq	.L125
 1703              	.L123:
 1704 0006 7047     		bx	lr
 1705              	.L125:
 375:Core/Src/UDS.c ****     {
 376:Core/Src/UDS.c ****         if (!flag_WrongKey && !flag_SecurityUnlocked)
 1706              		.loc 1 376 9 is_stmt 1 view .LVU517
 1707              		.loc 1 376 13 is_stmt 0 view .LVU518
 1708 0008 2B4B     		ldr	r3, .L128+4
 1709 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1710              		.loc 1 376 12 view .LVU519
 1711 000c 1BB9     		cbnz	r3, .L120
 1712              		.loc 1 376 31 discriminator 1 view .LVU520
 1713 000e 2B4B     		ldr	r3, .L128+8
 1714 0010 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1715              		.loc 1 376 28 discriminator 1 view .LVU521
 1716 0012 002B     		cmp	r3, #0
 1717 0014 F7D0     		beq	.L123
 1718              	.L120:
 373:Core/Src/UDS.c ****     if (htim == &htim2)
 1719              		.loc 1 373 1 view .LVU522
 1720 0016 10B5     		push	{r4, lr}
 1721              		.cfi_def_cfa_offset 8
 1722              		.cfi_offset 4, -8
 1723              		.cfi_offset 14, -4
 1724 0018 88B0     		sub	sp, sp, #32
 1725              		.cfi_def_cfa_offset 40
 377:Core/Src/UDS.c ****         {
 378:Core/Src/UDS.c ****             return;
 379:Core/Src/UDS.c ****         }
 380:Core/Src/UDS.c ****         if (flag_SecurityUnlocked == 1)
 1726              		.loc 1 380 9 is_stmt 1 view .LVU523
 1727              		.loc 1 380 35 is_stmt 0 view .LVU524
 1728 001a 284B     		ldr	r3, .L128+8
 1729 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1730 001e DBB2     		uxtb	r3, r3
 1731              		.loc 1 380 12 view .LVU525
 1732 0020 012B     		cmp	r3, #1
 1733 0022 06D0     		beq	.L126
 1734              	.LVL152:
 1735              	.L121:
 381:Core/Src/UDS.c ****         {
 382:Core/Src/UDS.c ****             count_up++;
 383:Core/Src/UDS.c ****             if (count_up == 2)
 384:Core/Src/UDS.c ****             {
 385:Core/Src/UDS.c ****                 HAL_TIM_Base_Stop_IT(&htim2);
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 43


 386:Core/Src/UDS.c ****                 flag_SecurityUnlocked = 0;
 387:Core/Src/UDS.c ****                 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 388:Core/Src/UDS.c ****                 char buf[20];
 389:Core/Src/UDS.c ****                 sprintf(buf, "%d Session Locked\n", TimeStamp);
 390:Core/Src/UDS.c ****                 USART3_SendString((uint8_t *)buf);
 391:Core/Src/UDS.c ****                 count_up = 0;
 392:Core/Src/UDS.c ****             }
 393:Core/Src/UDS.c ****         }
 394:Core/Src/UDS.c ****         if (flag_Waiting == 1)
 1736              		.loc 1 394 9 is_stmt 1 view .LVU526
 1737              		.loc 1 394 26 is_stmt 0 view .LVU527
 1738 0024 264B     		ldr	r3, .L128+12
 1739 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1740 0028 DBB2     		uxtb	r3, r3
 1741              		.loc 1 394 12 view .LVU528
 1742 002a 012B     		cmp	r3, #1
 1743 002c 1FD0     		beq	.L127
 1744              	.L118:
 395:Core/Src/UDS.c ****         {
 396:Core/Src/UDS.c ****             ++count_up;
 397:Core/Src/UDS.c ****             if (count_up == 2)
 398:Core/Src/UDS.c ****             {
 399:Core/Src/UDS.c ****                 HAL_TIM_Base_Stop_IT(&htim2);
 400:Core/Src/UDS.c ****                 flag_Waiting = 0;
 401:Core/Src/UDS.c ****                 char buf[30] = " ";
 402:Core/Src/UDS.c ****                 sprintf(buf, "%d 10 sec passed, continue with new seed\n", TimeStamp);
 403:Core/Src/UDS.c ****                 USART3_SendString((uint8_t *)buf);
 404:Core/Src/UDS.c **** 
 405:Core/Src/UDS.c ****                 count_up = 0;
 406:Core/Src/UDS.c ****             }
 407:Core/Src/UDS.c ****         }
 408:Core/Src/UDS.c ****     }
 409:Core/Src/UDS.c **** }...
 1745              		.loc 1 409 1 view .LVU529
 1746 002e 08B0     		add	sp, sp, #32
 1747              		.cfi_remember_state
 1748              		.cfi_def_cfa_offset 8
 1749              		@ sp needed
 1750 0030 10BD     		pop	{r4, pc}
 1751              	.LVL153:
 1752              	.L126:
 1753              		.cfi_restore_state
 382:Core/Src/UDS.c ****             count_up++;
 1754              		.loc 1 382 13 is_stmt 1 view .LVU530
 382:Core/Src/UDS.c ****             count_up++;
 1755              		.loc 1 382 21 is_stmt 0 view .LVU531
 1756 0032 244B     		ldr	r3, .L128+16
 1757 0034 1A68     		ldr	r2, [r3]
 1758 0036 0132     		adds	r2, r2, #1
 1759 0038 1A60     		str	r2, [r3]
 383:Core/Src/UDS.c ****             if (count_up == 2)
 1760              		.loc 1 383 13 is_stmt 1 view .LVU532
 383:Core/Src/UDS.c ****             if (count_up == 2)
 1761              		.loc 1 383 26 is_stmt 0 view .LVU533
 1762 003a 1B68     		ldr	r3, [r3]
 383:Core/Src/UDS.c ****             if (count_up == 2)
 1763              		.loc 1 383 16 view .LVU534
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 44


 1764 003c 022B     		cmp	r3, #2
 1765 003e F1D1     		bne	.L121
 1766              	.LBB27:
 385:Core/Src/UDS.c ****                 HAL_TIM_Base_Stop_IT(&htim2);
 1767              		.loc 1 385 17 is_stmt 1 view .LVU535
 1768 0040 1C48     		ldr	r0, .L128
 1769              	.LVL154:
 385:Core/Src/UDS.c ****                 HAL_TIM_Base_Stop_IT(&htim2);
 1770              		.loc 1 385 17 is_stmt 0 view .LVU536
 1771 0042 FFF7FEFF 		bl	HAL_TIM_Base_Stop_IT
 1772              	.LVL155:
 386:Core/Src/UDS.c ****                 flag_SecurityUnlocked = 0;
 1773              		.loc 1 386 17 is_stmt 1 view .LVU537
 386:Core/Src/UDS.c ****                 flag_SecurityUnlocked = 0;
 1774              		.loc 1 386 39 is_stmt 0 view .LVU538
 1775 0046 0024     		movs	r4, #0
 1776 0048 1C4B     		ldr	r3, .L128+8
 1777 004a 1C70     		strb	r4, [r3]
 387:Core/Src/UDS.c ****                 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 1778              		.loc 1 387 17 is_stmt 1 view .LVU539
 1779 004c 2246     		mov	r2, r4
 1780 004e 0121     		movs	r1, #1
 1781 0050 1D48     		ldr	r0, .L128+20
 1782 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1783              	.LVL156:
 388:Core/Src/UDS.c ****                 char buf[20];
 1784              		.loc 1 388 17 view .LVU540
 389:Core/Src/UDS.c ****                 sprintf(buf, "%d Session Locked\n", TimeStamp);
 1785              		.loc 1 389 17 view .LVU541
 1786 0056 1D4B     		ldr	r3, .L128+24
 1787 0058 1A68     		ldr	r2, [r3]
 1788 005a 1D49     		ldr	r1, .L128+28
 1789 005c 6846     		mov	r0, sp
 1790 005e FFF7FEFF 		bl	sprintf
 1791              	.LVL157:
 390:Core/Src/UDS.c ****                 USART3_SendString((uint8_t *)buf);
 1792              		.loc 1 390 17 view .LVU542
 1793 0062 6846     		mov	r0, sp
 1794 0064 FFF7FEFF 		bl	USART3_SendString
 1795              	.LVL158:
 391:Core/Src/UDS.c ****                 count_up = 0;
 1796              		.loc 1 391 17 view .LVU543
 391:Core/Src/UDS.c ****                 count_up = 0;
 1797              		.loc 1 391 26 is_stmt 0 view .LVU544
 1798 0068 164B     		ldr	r3, .L128+16
 1799 006a 1C60     		str	r4, [r3]
 1800 006c DAE7     		b	.L121
 1801              	.L127:
 1802              	.LBE27:
 396:Core/Src/UDS.c ****             ++count_up;
 1803              		.loc 1 396 13 is_stmt 1 view .LVU545
 1804 006e 154B     		ldr	r3, .L128+16
 1805 0070 1A68     		ldr	r2, [r3]
 1806 0072 0132     		adds	r2, r2, #1
 1807 0074 1A60     		str	r2, [r3]
 397:Core/Src/UDS.c ****             if (count_up == 2)
 1808              		.loc 1 397 13 view .LVU546
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 45


 397:Core/Src/UDS.c ****             if (count_up == 2)
 1809              		.loc 1 397 26 is_stmt 0 view .LVU547
 1810 0076 1B68     		ldr	r3, [r3]
 397:Core/Src/UDS.c ****             if (count_up == 2)
 1811              		.loc 1 397 16 view .LVU548
 1812 0078 022B     		cmp	r3, #2
 1813 007a D8D1     		bne	.L118
 1814              	.LBB28:
 399:Core/Src/UDS.c ****                 HAL_TIM_Base_Stop_IT(&htim2);
 1815              		.loc 1 399 17 is_stmt 1 view .LVU549
 1816 007c 0D48     		ldr	r0, .L128
 1817 007e FFF7FEFF 		bl	HAL_TIM_Base_Stop_IT
 1818              	.LVL159:
 400:Core/Src/UDS.c ****                 flag_Waiting = 0;
 1819              		.loc 1 400 17 view .LVU550
 400:Core/Src/UDS.c ****                 flag_Waiting = 0;
 1820              		.loc 1 400 30 is_stmt 0 view .LVU551
 1821 0082 0024     		movs	r4, #0
 1822 0084 0E4B     		ldr	r3, .L128+12
 1823 0086 1C70     		strb	r4, [r3]
 401:Core/Src/UDS.c ****                 char buf[30] = " ";
 1824              		.loc 1 401 17 is_stmt 1 view .LVU552
 401:Core/Src/UDS.c ****                 char buf[30] = " ";
 1825              		.loc 1 401 22 is_stmt 0 view .LVU553
 1826 0088 2023     		movs	r3, #32
 1827 008a 0093     		str	r3, [sp]
 1828 008c 0194     		str	r4, [sp, #4]
 1829 008e 0294     		str	r4, [sp, #8]
 1830 0090 0394     		str	r4, [sp, #12]
 1831 0092 0494     		str	r4, [sp, #16]
 1832 0094 0594     		str	r4, [sp, #20]
 1833 0096 0694     		str	r4, [sp, #24]
 1834 0098 ADF81C40 		strh	r4, [sp, #28]	@ movhi
 402:Core/Src/UDS.c ****                 sprintf(buf, "%d 10 sec passed, continue with new seed\n", TimeStamp);
 1835              		.loc 1 402 17 is_stmt 1 view .LVU554
 1836 009c 0B4B     		ldr	r3, .L128+24
 1837 009e 1A68     		ldr	r2, [r3]
 1838 00a0 0C49     		ldr	r1, .L128+32
 1839 00a2 6846     		mov	r0, sp
 1840 00a4 FFF7FEFF 		bl	sprintf
 1841              	.LVL160:
 403:Core/Src/UDS.c ****                 USART3_SendString((uint8_t *)buf);
 1842              		.loc 1 403 17 view .LVU555
 1843 00a8 6846     		mov	r0, sp
 1844 00aa FFF7FEFF 		bl	USART3_SendString
 1845              	.LVL161:
 405:Core/Src/UDS.c ****                 count_up = 0;
 1846              		.loc 1 405 17 view .LVU556
 405:Core/Src/UDS.c ****                 count_up = 0;
 1847              		.loc 1 405 26 is_stmt 0 view .LVU557
 1848 00ae 054B     		ldr	r3, .L128+16
 1849 00b0 1C60     		str	r4, [r3]
 1850 00b2 BCE7     		b	.L118
 1851              	.L129:
 1852              		.align	2
 1853              	.L128:
 1854 00b4 00000000 		.word	htim2
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 46


 1855 00b8 00000000 		.word	flag_WrongKey
 1856 00bc 00000000 		.word	flag_SecurityUnlocked
 1857 00c0 00000000 		.word	flag_Waiting
 1858 00c4 00000000 		.word	count_up
 1859 00c8 00040240 		.word	1073873920
 1860 00cc 00000000 		.word	TimeStamp
 1861 00d0 00000000 		.word	.LC5
 1862 00d4 14000000 		.word	.LC6
 1863              	.LBE28:
 1864              		.cfi_endproc
 1865              	.LFE150:
 1867              		.global	newStdId
 1868              		.section	.bss.newStdId,"aw",%nobits
 1869              		.align	1
 1872              	newStdId:
 1873 0000 0000     		.space	2
 1874              		.global	count_up1
 1875              		.section	.bss.count_up1,"aw",%nobits
 1876              		.align	2
 1879              	count_up1:
 1880 0000 00000000 		.space	4
 1881              		.global	count_up
 1882              		.section	.bss.count_up,"aw",%nobits
 1883              		.align	2
 1886              	count_up:
 1887 0000 00000000 		.space	4
 1888              		.global	flag_Waiting
 1889              		.section	.bss.flag_Waiting,"aw",%nobits
 1892              	flag_Waiting:
 1893 0000 00       		.space	1
 1894              		.global	flag_WrongKey
 1895              		.section	.bss.flag_WrongKey,"aw",%nobits
 1898              	flag_WrongKey:
 1899 0000 00       		.space	1
 1900              		.global	flag_SecurityUnlocked
 1901              		.section	.bss.flag_SecurityUnlocked,"aw",%nobits
 1904              	flag_SecurityUnlocked:
 1905 0000 00       		.space	1
 1906              		.global	flag_SeedProvided
 1907              		.section	.bss.flag_SeedProvided,"aw",%nobits
 1910              	flag_SeedProvided:
 1911 0000 00       		.space	1
 1912              		.global	Key
 1913              		.section	.bss.Key,"aw",%nobits
 1914              		.align	2
 1917              	Key:
 1918 0000 00000000 		.space	4
 1919              		.global	Seed
 1920              		.section	.data.Seed,"aw"
 1921              		.align	2
 1924              	Seed:
 1925 0000 01088221 		.ascii	"\001\010\202!"
 1926              		.text
 1927              	.Letext0:
 1928              		.file 2 "C:/Users/PC/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools
 1929              		.file 3 "C:/Users/PC/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools
 1930              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 47


 1931              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1932              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1933              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1934              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1935              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 1936              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1937              		.file 11 "Core/Inc/UDS.h"
 1938              		.file 12 "C:/Users/PC/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tool
 1939              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 48


DEFINED SYMBOLS
                            *ABS*:00000000 UDS.c
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:21     .text.getSID:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:27     .text.getSID:00000000 getSID
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:45     .text.getDID:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:51     .text.getDID:00000000 getDID
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:81     .rodata.CAN1_Send.str1.4:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:85     .text.CAN1_Send:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:91     .text.CAN1_Send:00000000 CAN1_Send
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:138    .text.CAN1_Send:0000002c $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:147    .text.CAN2_Send:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:153    .text.CAN2_Send:00000000 CAN2_Send
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:196    .text.CAN2_Send:00000024 $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:204    .text.FormatCANFrame:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:210    .text.FormatCANFrame:00000000 FormatCANFrame
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:260    .text.calculate_key_from_seed:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:266    .text.calculate_key_from_seed:00000000 calculate_key_from_seed
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:314    .text.cmp_key:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:320    .text.cmp_key:00000000 cmp_key
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:390    .rodata.checkFormat.str1.4:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:394    .text.checkFormat:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:400    .text.checkFormat:00000000 checkFormat
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:510    .text.checkFormat:0000004c $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:515    .text.checkDID:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:521    .text.checkDID:00000000 checkDID
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:563    .rodata.UART_ReadString.str1.4:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:567    .text.UART_ReadString:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:573    .text.UART_ReadString:00000000 UART_ReadString
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:671    .text.UART_ReadString:00000044 $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:676    .text.SID22_Practice:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:682    .text.SID22_Practice:00000000 SID22_Practice
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:860    .text.SID22_Practice:00000094 $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:867    .rodata.SID27_Practice.str1.4:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:874    .text.SID27_Practice:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:880    .text.SID27_Practice:00000000 SID27_Practice
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1379   .text.SID27_Practice:000001dc $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1898   .bss.flag_WrongKey:00000000 flag_WrongKey
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1892   .bss.flag_Waiting:00000000 flag_Waiting
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1924   .data.Seed:00000000 Seed
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1910   .bss.flag_SeedProvided:00000000 flag_SeedProvided
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1917   .bss.Key:00000000 Key
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1904   .bss.flag_SecurityUnlocked:00000000 flag_SecurityUnlocked
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1397   .text.SID2E_Practice:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1403   .text.SID2E_Practice:00000000 SID2E_Practice
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1669   .text.SID2E_Practice:000000e8 $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1872   .bss.newStdId:00000000 newStdId
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1678   .rodata.HAL_TIM_PeriodElapsedCallback.str1.4:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1685   .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1691   .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1854   .text.HAL_TIM_PeriodElapsedCallback:000000b4 $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1886   .bss.count_up:00000000 count_up
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1869   .bss.newStdId:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1879   .bss.count_up1:00000000 count_up1
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1876   .bss.count_up1:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1883   .bss.count_up:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1893   .bss.flag_Waiting:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1899   .bss.flag_WrongKey:00000000 $d
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s 			page 49


C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1905   .bss.flag_SecurityUnlocked:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1911   .bss.flag_SeedProvided:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1914   .bss.Key:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccfFE7gd.s:1921   .data.Seed:00000000 $d

UNDEFINED SYMBOLS
USART3_SendString
PrintCANLog
HAL_CAN_AddTxMessage
Error_Handler
CAN1_pHeader
CAN1_DATA_TX
CAN1_pTxMailbox
hcan1
CAN2_pHeader
CAN2_DATA_TX
CAN2_pTxMailbox
hcan2
HAL_Delay
sprintf
HAL_TIM_Base_Start_IT
HAL_GPIO_WritePin
TimeStamp
htim2
HAL_TIM_Base_Stop_IT
