#!/usr/bin/env python3
"""MFMA FP8 GEMM Test using Rocir with B preshuffle (variable tiling) - Optimized Torch Version."""

import sys
import os
import logging
import functools

# Configure logging to show INFO level messages
logging.basicConfig(level=logging.INFO)

sys.path.insert(0, os.path.join(os.environ.get('MLIR_PATH'), 'tools/mlir/python_packages/mlir_core'))
sys.path.insert(0, os.path.join(os.path.dirname(__file__), '../../../build/python_bindings'))
sys.path.insert(0, os.path.join(os.path.dirname(__file__), '../../../python'))

from rocdsl.compiler.context import RAIIMLIRContextModule
from rocdsl.runtime.hip_util import hip_check, get_hip_arch
import rocdsl.dialects.ext.rocir as rocir
from rocdsl.utils import SmemAllocator
from tests.utils import compile_to_hsaco, pertoken_quant, shuffle_weight
from tests.test_common import verify_output, run_perftest
import torch
import torch.nn.functional as F
import pytest
from mlir import ir
from mlir.dialects import vector, memref, builtin, llvm
from rocdsl.dialects.ext import arith, scf, gpu, buffer_ops
from mlir.dialects import arith as _arith_mlir
import mlir.dialects.rocdl as rocdl
import mlir.extras.types as T
from hip import hip
import ctypes

# Aiter imports
try:
    import aiter
    from aiter.ops.shuffle import shuffle_weight as aiter_shuffle_weight
    HAS_AITER = True
except ImportError:
    print("Warning: Aiter not found, skipping comparison")
    HAS_AITER = False


def run_torch(x, weight, x_scale, w_scale, bias=None, dtype=torch.bfloat16):
    """
    Torch reference implementation (from aiter project).
    Dequantize FP8 inputs and compute FP32 matmul.
    """
    x = x.to(torch.float32) * x_scale
    weight = weight.to(torch.float32) * w_scale
    out = F.linear(x, weight)
    if bias is not None:
        out = out.to(bias.dtype) + bias
    return out.to(dtype)


def unwrap(v):
    if isinstance(v, int): return arith.constant(v, index=True).value
    while hasattr(v, "value") or hasattr(v, "_value"):
        if hasattr(v, "_value"):
            v = v._value
        elif hasattr(v, "value"):
            v = v.value
    return v

@pytest.mark.parametrize("M, N, K", [(16, 4096, 2048)])
def test_mfma_fp8_rocir_preshuffle(M, N, K, tile_m=16, tile_n=128, tile_k=128):
    print("="*80)
    print(f"MFMA FP8 GEMM Test (Tile: {tile_m}x{tile_n}x{tile_k}) [Torch Optimized]")
    print("="*80)
    gpu_arch = get_hip_arch()
    ctx = RAIIMLIRContextModule()
    try:
        import _rocirPassesExt
        _rocirPassesExt.register_dialect(ctx.module.context)
        print("✓ Registered Rocir dialect")
    except Exception as e:
        print(f"Warning: Could not register Rocir dialect: {e}")
    
    f8 = ir.Float8E4M3FNType.get()
    f32 = ir.F32Type.get()
    
    size_c = M * N
    size_a = M * K
    size_b = N * K
    
    # Vector width calc
    total_threads = 256
    elems_a_per_tile = tile_m * tile_k
    elems_per_thread_a = elems_a_per_tile // total_threads
    # Force min 16 bytes to avoid small vector load issues?
    # NO: If tile is small (16x128), 16 bytes load means we load 4096 bytes (2x tile size).
    # Threads 128-255 would write OOB to LDS (allocated for 2048).
    # So we must use exact size.
    bytes_per_thread_a = elems_per_thread_a 
    vec_width_a_i32 = bytes_per_thread_a // 4
    
    pad_k = 8 # Padding to avoid bank conflicts (stride 136 bytes -> bank inc 2)
    lds_stride = tile_k + pad_k
    
    allocator = SmemAllocator(ctx, arch=gpu_arch)
    lds_a_decl = allocator.allocate_array(f8, tile_m * lds_stride)
    
    @gpu.module("mfma_mod", [f'#rocdl.target<chip = "{gpu_arch}", abi = "500", features = "+sramecc,+xnack">'])
    def gpu_mod():
        allocator.finalize()
        
        @gpu.func(emit=True)
        def kernel_fixed(
            arg_c: T.memref(size_c, T.f16()),
            arg_a: T.memref(size_a, f8),
            arg_b: T.memref(size_b, f8),
            arg_scale_a: T.memref(M, T.f32()),
            arg_scale_b: T.memref(N, T.f32()),
            m_in: T.index(),
            n_in: T.index(),
            k_in: T.index()
        ):
            c_m = m_in
            c_n = n_in
            c_k = k_in
            c0 = arith.constant(0, index=True)
            c_tile_k = arith.constant(tile_k, index=True)
            
            i32_type = ir.IntegerType.get_signless(32)
            index_type = ir.IndexType.get()
            vec4_f32 = ir.VectorType.get([4], f32)
            vec8_f8 = ir.VectorType.get([8], f8)
            vec16_f8 = ir.VectorType.get([16], f8)
            vec1_i64 = ir.VectorType.get([1], ir.IntegerType.get_signless(64))
            
            vec_a_load_len = bytes_per_thread_a
            
            zero_attr = ir.DenseElementsAttr.get_splat(vec4_f32, ir.FloatAttr.get(f32, 0.0))
            acc_init = _arith_mlir.ConstantOp(vec4_f32, zero_attr).result
            
            layout_a = rocir.make_layout((c_m, c_k), stride=(c_k, 1))
            layout_c = rocir.make_layout((c_m, c_n), stride=(c_n, 1))
            
            c32 = arith.constant(32, index=True)
            c16 = arith.constant(16, index=True)
            c4 = arith.constant(4, index=True)
            
            k_blocks = _arith_mlir.DivUIOp(unwrap(c_k), unwrap(c32)).result
            n_blocks = _arith_mlir.DivUIOp(unwrap(c_n), unwrap(c16)).result
            c512 = arith.constant(512, index=True)
            s_n_blocks = _arith_mlir.MulIOp(unwrap(c512), unwrap(k_blocks)).result
            
            stride_b = (c16, s_n_blocks, arith.constant(1, index=True), arith.constant(256, index=True), arith.constant(512, index=True))
            layout_b = rocir.make_layout((c16, n_blocks, c16, arith.constant(2, index=True), k_blocks), stride=stride_b)
            
            shape_lds = rocir.make_shape(tile_m, tile_k)
            stride_lds = rocir.make_stride(lds_stride, 1)
            layout_lds = rocir.make_layout(shape_lds, stride_lds)
            
            tx = gpu.thread_id("x")
            bx = gpu.block_id("x")
            by = gpu.block_id("y")
            
            base_ptr = allocator.get_base()
            lds_a = lds_a_decl(base_ptr).get()
            
            a_rsrc = buffer_ops.create_buffer_resource(arg_a)
            b_rsrc = buffer_ops.create_buffer_resource(arg_b)
            c_rsrc = buffer_ops.create_buffer_resource(arg_c)
            scale_a_rsrc = buffer_ops.create_buffer_resource(arg_scale_a)
            scale_b_rsrc = buffer_ops.create_buffer_resource(arg_scale_b)
            
            tx_idx = _arith_mlir.IndexCastOp(index_type, unwrap(tx)).result
            vec_len_val = arith.constant(vec_a_load_len, index=True)
            linear_id = _arith_mlir.MulIOp(unwrap(tx_idx), unwrap(vec_len_val)).result
            
            c_tile_k_val = arith.constant(tile_k, index=True)
            row_a_local = _arith_mlir.DivUIOp(unwrap(linear_id), unwrap(c_tile_k_val)).result
            col_a_local = _arith_mlir.RemUIOp(unwrap(linear_id), unwrap(c_tile_k_val)).result
            
            bx_m = _arith_mlir.MulIOp(unwrap(bx), unwrap(arith.constant(tile_m, index=True))).result
            row_a_global = _arith_mlir.AddIOp(unwrap(bx_m), unwrap(row_a_local)).result
            by_n = _arith_mlir.MulIOp(unwrap(by), unwrap(arith.constant(tile_n, index=True))).result
            
            coord_store = rocir.make_coord(unwrap(row_a_local), unwrap(col_a_local))
            lds_write_idx = rocir.crd2idx(coord_store, layout_lds)
            
            wave_id = tx / 64
            lane_id = tx % 64
            lane_mod_16 = lane_id % 16
            lane_div_16 = lane_id / 16
            
            row_a_lds = lane_mod_16
            col_offset_base = lane_div_16 * 8
            row_b_lds = lane_mod_16
            
            c2 = arith.constant(2, index=True)
            c0_i32 = arith.i32(0)
            
            coord_a_base = rocir.make_coord(unwrap(row_a_global), unwrap(col_a_local))
            idx_a_base = rocir.crd2idx(coord_a_base, layout_a)
            idx_a_base_div4 = _arith_mlir.DivUIOp(unwrap(idx_a_base), unwrap(c4)).result
            
            m_repeat = tile_m // 16
            k_unroll = tile_k // 32
            
            lds_a_indices = []
            
            # --- Dynamic Tiling Logic ---
            num_waves = 4
            n_per_wave = tile_n // num_waves
            num_acc_n = n_per_wave // 16
            
            c_n_per_wave = arith.constant(n_per_wave, index=True)
            wave_mod_4 = _arith_mlir.RemUIOp(unwrap(wave_id), unwrap(c4)).result
            n_tile_base = _arith_mlir.MulIOp(unwrap(wave_mod_4), unwrap(c_n_per_wave)).result
            
            # Global N calc loop
            n_intra_list = []
            n_blk_list = []
            
            for i in range(num_acc_n):
                offset = i * 16
                c_offset = arith.constant(offset, index=True)
                
                # global_n = by_n + n_tile_base + offset + row_b_lds
                tmp1 = _arith_mlir.AddIOp(unwrap(by_n), unwrap(n_tile_base)).result
                tmp2 = _arith_mlir.AddIOp(unwrap(tmp1), unwrap(c_offset)).result
                global_n = _arith_mlir.AddIOp(unwrap(tmp2), unwrap(row_b_lds)).result
                
                n_intra = _arith_mlir.RemUIOp(unwrap(global_n), unwrap(c16)).result
                n_blk = _arith_mlir.DivUIOp(unwrap(global_n), unwrap(c16)).result
                
                n_intra_list.append(n_intra)
                n_blk_list.append(n_blk)

            for mi in range(m_repeat):
                mi_val = arith.constant(mi * 16, index=True)
                curr_row_a_lds = row_a_lds + mi_val
                
                for ki_step in range(k_unroll):
                    ki = ki_step * 32
                    ki_val = arith.constant(ki, index=True)
                    
                    col_lds = col_offset_base + ki_val
                    coord_a_lds = rocir.make_coord(unwrap(curr_row_a_lds), unwrap(col_lds))
                    idx_a_mfma = rocir.crd2idx(coord_a_lds, layout_lds)
                    idx_a_idx = _arith_mlir.IndexCastOp(index_type, unwrap(idx_a_mfma)).result
                    lds_a_indices.append(idx_a_idx)
                    
            acc_inits = [acc_init] * (num_acc_n * m_repeat)
            
            # --- B Load Logic ---
            def load_b_tile(base_k):
                b_vals = []
                for ki_step in range(k_unroll):
                    ki = ki_step * 32
                    ki_val = arith.constant(ki, index=True)
                    
                    # col_lds_global = col_offset_base + ki_val + base_k
                    col_lds_off = _arith_mlir.AddIOp(unwrap(col_offset_base), unwrap(ki_val)).result
                    col_lds_global = _arith_mlir.AddIOp(unwrap(col_lds_off), unwrap(base_k)).result
                    
                    k_intra = _arith_mlir.RemUIOp(unwrap(col_lds_global), unwrap(c16)).result
                    k_rem = _arith_mlir.DivUIOp(unwrap(col_lds_global), unwrap(c16)).result
                    k_pack = _arith_mlir.RemUIOp(unwrap(k_rem), unwrap(c2)).result
                    k_blk_local = _arith_mlir.DivUIOp(unwrap(k_rem), unwrap(c2)).result
                    
                    for i in range(num_acc_n):
                        n_intra = n_intra_list[i]
                        n_blk = n_blk_list[i]
                        
                        coord_b = rocir.make_coord(n_intra, n_blk, k_intra, k_pack, k_blk_local)
                        idx_b_base = rocir.crd2idx(coord_b, layout_b)
                        idx_b = _arith_mlir.DivUIOp(unwrap(idx_b_base), unwrap(c4)).result
                        val = buffer_ops.buffer_load(b_rsrc, idx_b, vec_width=2, dtype=i32_type)
                        b_vals.append(val)
                return b_vals

            # Split A loads logic
            max_bytes_per_load = 16
            num_a_loads = (bytes_per_thread_a + max_bytes_per_load - 1) // max_bytes_per_load
            
            vec_a_parts_types = []
            vec_a_parts_lens = []
            
            remaining_bytes = bytes_per_thread_a
            for i in range(num_a_loads):
                curr_bytes = min(remaining_bytes, max_bytes_per_load)
                vec_a_parts_lens.append(curr_bytes)
                vec_a_parts_types.append(ir.VectorType.get([curr_bytes], f8))
                remaining_bytes -= curr_bytes

            # Helper to load A (split)
            def load_a_split(idx_div4):
                parts = []
                curr_off_i32 = 0
                for i in range(num_a_loads):
                    curr_bytes = vec_a_parts_lens[i]
                    curr_i32 = curr_bytes // 4
                    
                    curr_idx = idx_div4
                    if curr_off_i32 > 0:
                        curr_idx = _arith_mlir.AddIOp(unwrap(idx_div4), unwrap(arith.constant(curr_off_i32, index=True))).result
                    
                    val = buffer_ops.buffer_load(a_rsrc, curr_idx, vec_width=curr_i32, dtype=i32_type)
                    if curr_i32 == 1:
                         val = vector.BroadcastOp(ir.VectorType.get([1], i32_type), val).result
                    val_f8 = vector.BitCastOp(vec_a_parts_types[i], val).result
                    parts.append(val_f8)
                    curr_off_i32 += curr_i32
                return parts

            # Initial Loads (A and B)
            vec_a_inits = load_a_split(idx_a_base_div4)
            b_vals_init = load_b_tile(c0)
            
            iter_args = acc_inits + vec_a_inits + b_vals_init
            
            # Helper to emit tile body
            def emit_tile(k_iv, accs_in, vec_a_in_parts, b_vals_in, is_last_tile=False):
                # Store A to LDS (split)
                curr_store_off = 0
                for i in range(num_a_loads):
                    idx = lds_write_idx
                    if curr_store_off > 0:
                        idx = _arith_mlir.AddIOp(unwrap(lds_write_idx), unwrap(arith.constant(curr_store_off, index=True))).result
                    vector.StoreOp(vec_a_in_parts[i], lds_a, [unwrap(idx)])
                    curr_store_off += vec_a_parts_lens[i]

                gpu.barrier()
                
                vec_a_next_parts = vec_a_in_parts # Default placeholder
                b_vals_next = b_vals_in # Default placeholder
                scales_pf = {}
                
                if not is_last_tile:
                    # Next K calculations
                    next_k = _arith_mlir.AddIOp(unwrap(k_iv), unwrap(c_tile_k)).result
                    
                    # Prefetch A
                    next_k_div4 = _arith_mlir.DivUIOp(unwrap(next_k), unwrap(c4)).result
                    next_idx_a_div4 = _arith_mlir.AddIOp(unwrap(idx_a_base_div4), unwrap(next_k_div4)).result
                    vec_a_next_parts = load_a_split(next_idx_a_div4)
                    
                    # Prefetch B
                    b_vals_next = load_b_tile(next_k)
                else:
                    # --- PREFETCH SCALES (Last Iteration) ---
                    # Prefetch Scale B (invariant for thread)
                    s_b_vals = []
                    for ni in range(num_acc_n):
                        offset = ni * 16
                        c_offset = arith.constant(offset, index=True)
                        tmp1 = _arith_mlir.AddIOp(unwrap(by_n), unwrap(n_tile_base)).result
                        tmp2 = _arith_mlir.AddIOp(unwrap(tmp1), unwrap(c_offset)).result
                        col_g = _arith_mlir.AddIOp(unwrap(tmp2), unwrap(lane_mod_16)).result
                        
                        val = buffer_ops.buffer_load(scale_b_rsrc, col_g, vec_width=1, dtype=f32)
                        s_b_vals.append(val)
                    
                    scales_pf['s_b_vals'] = s_b_vals
                    scales_pf['s_a_vecs'] = []
                    
                    # Pre-load Scale A vectors
                    row_off_base = (lane_div_16 * 4)
                    for mi in range(m_repeat):
                        row_base_m = bx_m + (mi * 16)
                        row_g_base = row_base_m + row_off_base
                        s_a_vec = buffer_ops.buffer_load(scale_a_rsrc, row_g_base, vec_width=4, dtype=f32)
                        s_a_vec4 = vector.BitCastOp(vec4_f32, s_a_vec).result
                        scales_pf['s_a_vecs'].append(s_a_vec4)

                current_accs_list = list(accs_in)
                
                # Loop Swap: Iterate K_step (outer) -> MI (inner)
                # To reuse B
                
                for ki_step in range(k_unroll):
                    # Get B for this step from regs
                    b_step_vals = b_vals_in[ki_step * num_acc_n : (ki_step + 1) * num_acc_n]
                    
                    # Pack B once per k_step
                    b_packs = []
                    for b_val in b_step_vals:
                         b_pack = vector.ExtractOp(vector.BitCastOp(vec1_i64, b_val).result, static_position=[0], dynamic_position=[]).result
                         b_packs.append(b_pack)
                    
                    ki = ki_step * 32
                    ki_val = arith.constant(ki, index=True)
                    col_lds = col_offset_base + ki_val
                    
                    for mi in range(m_repeat):
                        u_idx = mi * k_unroll + ki_step
                        loaded_a = vector.LoadOp(vec8_f8, lds_a, [unwrap(lds_a_indices[u_idx])]).result
                        a_vec64 = vector.BitCastOp(vec1_i64, loaded_a).result
                        a_pack = vector.ExtractOp(a_vec64, static_position=[0], dynamic_position=[]).result
                        
                        for ni in range(num_acc_n):
                            acc_idx = mi * num_acc_n + ni
                            curr_acc = current_accs_list[acc_idx]
                            b_pack = b_packs[ni]
                            
                            new_acc = rocdl.mfma_f32_16x16x32_fp8_fp8(
                                vec4_f32, [unwrap(a_pack), unwrap(b_pack), unwrap(curr_acc), unwrap(c0_i32), unwrap(c0_i32), unwrap(c0_i32)]
                            ).result
                            current_accs_list[acc_idx] = new_acc
                
                gpu.barrier()
                return current_accs_list, vec_a_next_parts, b_vals_next, scales_pf

            # Main Loop (runs 0 to K-tile_k)
            # Peel off the last iteration
            c_k_main = _arith_mlir.SubIOp(unwrap(c_k), unwrap(c_tile_k)).result
            
            for_op = scf.ForOp(c0, c_k_main, c_tile_k, iter_args)
            
            with ir.InsertionPoint(for_op.body):
                k_iv = for_op.induction_variable
                args = for_op.inner_iter_args
                
                # Split args
                num_accs = num_acc_n * m_repeat
                accs_iter = args[:num_accs]
                vec_a_iter = args[num_accs : num_accs + num_a_loads]
                b_vals_iter = args[num_accs + num_a_loads:]
                
                accs_next, vec_a_next, b_vals_next, _ = emit_tile(k_iv, accs_iter, vec_a_iter, b_vals_iter, is_last_tile=False)
                
                scf.yield_(accs_next + vec_a_next + b_vals_next)
            
            results_list = for_op.results
            num_accs = num_acc_n * m_repeat
            final_accs_loop = results_list[:num_accs]
            vec_a_final_loop = results_list[num_accs : num_accs + num_a_loads]
            b_vals_final_loop = results_list[num_accs + num_a_loads:]
            
            # Epilogue: Run last tile and prefetch scales
            final_accs, _, _, scales = emit_tile(c_k_main, final_accs_loop, vec_a_final_loop, b_vals_final_loop, is_last_tile=True)

            
            s_b_vals = scales['s_b_vals']
            s_a_vecs = scales['s_a_vecs']
            
            for mi in range(m_repeat):
                row_base_m = bx_m + (mi * 16)
                s_a_vec4 = s_a_vecs[mi]
                
                for i in range(4):
                    row_off = (lane_div_16 * 4) + i
                    row_g = row_base_m + row_off
                    
                    s_a = vector.ExtractOp(s_a_vec4, static_position=[i], dynamic_position=[]).result
                    
                    for ni in range(num_acc_n):
                        acc_idx = mi * num_acc_n + ni
                        acc = final_accs[acc_idx]
                        
                        val = vector.ExtractOp(acc, [], [i]).result
                        
                        offset = ni * 16
                        c_offset = arith.constant(offset, index=True)
                        tmp1 = _arith_mlir.AddIOp(unwrap(by_n), unwrap(n_tile_base)).result
                        tmp2 = _arith_mlir.AddIOp(unwrap(tmp1), unwrap(c_offset)).result
                        col_g = _arith_mlir.AddIOp(unwrap(tmp2), unwrap(lane_mod_16)).result
                        
                        s_b = s_b_vals[ni]
                        
                        val_s = _arith_mlir.MulFOp(unwrap(val), unwrap(s_a)).result
                        val_s = _arith_mlir.MulFOp(unwrap(val_s), unwrap(s_b)).result
                        val_f16 = _arith_mlir.TruncFOp(T.f16(), unwrap(val_s)).result
                        
                        idx = rocir.crd2idx(rocir.make_coord(unwrap(row_g), unwrap(col_g)), layout_c)
                        buffer_ops.buffer_store(val_f16, c_rsrc, idx)

    hsaco = compile_to_hsaco(ctx.module)
    print(f"✓ Compiled ({len(hsaco)} bytes)")
    
    grid_x = M // tile_m
    grid_y = N // tile_n
    
    # --- Torch Data Gen & Baseline (AIter Style) ---
    device = torch.device('cuda')
    
    # 1. Source Data (FP32)
    torch.manual_seed(42)  # For reproducibility
    a_fp32 = torch.randn(M, K, device=device, dtype=torch.float32)
    b_fp32_t = torch.randn(N, K, device=device, dtype=torch.float32)  # (N, K) for weight
    
    # 2. Per-token Quantize to FP8 (E4M3)
    a_q_fp8, scale_a = pertoken_quant(a_fp32, quant_dtype=torch.float8_e4m3fnuz)  # (M, K)
    b_q_fp8, scale_b = pertoken_quant(b_fp32_t, quant_dtype=torch.float8_e4m3fnuz)  # (N, K)
    
    b_shuffled = shuffle_weight(b_q_fp8)  # (N, K) -> shuffled
    
    # 4. Compute Baseline using AIter style (dequant + matmul)
    c_ref = run_torch(a_q_fp8, b_q_fp8, scale_a, scale_b, bias=None, dtype=torch.float32)
    # 5. Run Kernel (f16 output, in-kernel scaling)
    c_out_raw = torch.zeros((M, N), dtype=torch.float16, device=device)
    
    arg_ptrs = [
        ctypes.c_void_p(c_out_raw.data_ptr()),
        ctypes.c_void_p(a_q_fp8.data_ptr()),
        ctypes.c_void_p(b_shuffled.data_ptr()),
        ctypes.c_void_p(scale_a.data_ptr()),
        ctypes.c_void_p(scale_b.data_ptr()),
        ctypes.c_long(M), ctypes.c_long(N), ctypes.c_long(K)
    ]
    
    hip_module = hip_check(hip.hipModuleLoadData(hsaco))
    kernel_func = hip_check(hip.hipModuleGetFunction(hip_module, b"kernel_fixed"))
    
    def launch_kernel(c, a, b, sa, sb):
        arg_ptrs = [
            ctypes.c_void_p(c.data_ptr()),
            ctypes.c_void_p(a.data_ptr()),
            ctypes.c_void_p(b.data_ptr()),
            ctypes.c_void_p(sa.data_ptr()),
            ctypes.c_void_p(sb.data_ptr()),
            ctypes.c_long(M), ctypes.c_long(N), ctypes.c_long(K)
        ]
        current_args_array = (ctypes.c_void_p * 8)(*[ctypes.addressof(p) for p in arg_ptrs])
        
        hip_check(hip.hipModuleLaunchKernel(kernel_func, grid_x, grid_y, 1, 256, 1, 1, 0, 0, current_args_array, None))
    
    _, us = run_perftest(launch_kernel, c_out_raw, a_q_fp8, b_shuffled, scale_a, scale_b)
    c_out_scaled = c_out_raw.to(torch.float32)
    
    # 7. Verify
    verify_output(c_out_scaled, c_ref, rtol=0.1, atol=0.1) 
    # Benchmark
    bytes_moved = size_a + size_b + size_c * 2 + (M + N) * 4
    flops = 2 * M * N * K

    tflops = flops / (us / 1e6) / 1e12
    bw = bytes_moved / 1e9 / (us / 1e6)
    print(f"Throughput: {us:.1f} us, {tflops:.2f} TFLOPS, BW: {bw:.2f} GB/s")

    if HAS_AITER:
        print("-" * 40)
        print("Running Aiter Benchmark...")
        
        
        def launch_aiter(a, b, sa, sb):
            return aiter.gemm_a8w8_bpreshuffle(
                    a, 
                    b, 
                    sa, 
                    sb, 
                    None, # bias
                    torch.float16
                )
            
        # Verify Aiter output first
        c_aiter, us1 = run_perftest(launch_aiter, a_q_fp8, b_shuffled, scale_a, scale_b)
        verify_output(c_aiter.to(torch.float32), c_ref, rtol=0.1, atol=0.1)
    
        
        tflops_aiter = flops / (us1 / 1e6) / 1e12
        bw_aiter = bytes_moved / 1e9 / (us1 / 1e6)
        print(f"Aiter Throughput: {us1:.1f} us, {tflops_aiter:.2f} TFLOPS, BW: {bw_aiter:.2f} GB/s")
        
        print(f"Speedup vs Aiter: {tflops / tflops_aiter:.2f}x, us {us1:.1f} vs {us:.1f}")
        print("-" * 40)


if __name__ == "__main__":
    torch.set_default_device('cuda')
    # Test cases
    print("Running Tiling Tests...")
    test_mfma_fp8_rocir_preshuffle(16, 7168, 2048, tile_m=16, tile_n=128, tile_k=256) 
    test_mfma_fp8_rocir_preshuffle(16, 7168, 2048, tile_m=16, tile_n=64, tile_k=256)
    test_mfma_fp8_rocir_preshuffle(16, 7168, 2048, tile_m=16, tile_n=256, tile_k=256)
    test_mfma_fp8_rocir_preshuffle(32, 7168, 2048, tile_m=32, tile_n=128, tile_k=256)
