digraph "0_linux_96b340406724d87e4621284ebac5e059d67b2194@array" {
"1000209" [label="(Call,FST_RDL(card, portConfig[i].lineSpeed))"];
"1000104" [label="(MethodParameterIn,struct fst_card_info *card)"];
"1000205" [label="(Call,sync.clock_rate = FST_RDL(card, portConfig[i].lineSpeed))"];
"1000222" [label="(Call,FST_RDB(card, portConfig[i].internalClock))"];
"1000221" [label="(Call,FST_RDB(card, portConfig[i].internalClock) ==\n\t    INTCLK)"];
"1000210" [label="(Identifier,card)"];
"1000224" [label="(Call,portConfig[i].internalClock)"];
"1000104" [label="(MethodParameterIn,struct fst_card_info *card)"];
"1000229" [label="(Identifier,INTCLK)"];
"1000209" [label="(Call,FST_RDL(card, portConfig[i].lineSpeed))"];
"1000206" [label="(Call,sync.clock_rate)"];
"1000221" [label="(Call,FST_RDB(card, portConfig[i].internalClock) ==\n\t    INTCLK)"];
"1000230" [label="(Identifier,CLOCK_INT)"];
"1000264" [label="(MethodReturn,RET)"];
"1000107" [label="(Block,)"];
"1000223" [label="(Identifier,card)"];
"1000218" [label="(Identifier,sync)"];
"1000231" [label="(Identifier,CLOCK_EXT)"];
"1000211" [label="(Call,portConfig[i].lineSpeed)"];
"1000205" [label="(Call,sync.clock_rate = FST_RDL(card, portConfig[i].lineSpeed))"];
"1000222" [label="(Call,FST_RDB(card, portConfig[i].internalClock))"];
"1000220" [label="(Call,FST_RDB(card, portConfig[i].internalClock) ==\n\t    INTCLK ? CLOCK_INT : CLOCK_EXT)"];
"1000209" -> "1000205"  [label="AST: "];
"1000209" -> "1000211"  [label="CFG: "];
"1000210" -> "1000209"  [label="AST: "];
"1000211" -> "1000209"  [label="AST: "];
"1000205" -> "1000209"  [label="CFG: "];
"1000209" -> "1000264"  [label="DDG: portConfig[i].lineSpeed"];
"1000209" -> "1000205"  [label="DDG: card"];
"1000209" -> "1000205"  [label="DDG: portConfig[i].lineSpeed"];
"1000104" -> "1000209"  [label="DDG: card"];
"1000209" -> "1000222"  [label="DDG: card"];
"1000104" -> "1000103"  [label="AST: "];
"1000104" -> "1000264"  [label="DDG: card"];
"1000104" -> "1000222"  [label="DDG: card"];
"1000205" -> "1000107"  [label="AST: "];
"1000206" -> "1000205"  [label="AST: "];
"1000218" -> "1000205"  [label="CFG: "];
"1000205" -> "1000264"  [label="DDG: sync.clock_rate"];
"1000205" -> "1000264"  [label="DDG: FST_RDL(card, portConfig[i].lineSpeed)"];
"1000222" -> "1000221"  [label="AST: "];
"1000222" -> "1000224"  [label="CFG: "];
"1000223" -> "1000222"  [label="AST: "];
"1000224" -> "1000222"  [label="AST: "];
"1000229" -> "1000222"  [label="CFG: "];
"1000222" -> "1000264"  [label="DDG: card"];
"1000222" -> "1000264"  [label="DDG: portConfig[i].internalClock"];
"1000222" -> "1000221"  [label="DDG: card"];
"1000222" -> "1000221"  [label="DDG: portConfig[i].internalClock"];
"1000221" -> "1000220"  [label="AST: "];
"1000221" -> "1000229"  [label="CFG: "];
"1000229" -> "1000221"  [label="AST: "];
"1000230" -> "1000221"  [label="CFG: "];
"1000231" -> "1000221"  [label="CFG: "];
"1000221" -> "1000264"  [label="DDG: INTCLK"];
"1000221" -> "1000264"  [label="DDG: FST_RDB(card, portConfig[i].internalClock)"];
}
