#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Dec  3 02:47:43 2018
# Process ID: 6212
# Current directory: D:/mipsgi/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6844 D:\mipsgi\project_2\project_2.xpr
# Log file: D:/mipsgi/project_2/vivado.log
# Journal file: D:/mipsgi/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/mipsgi/project_2/project_2.xpr
INFO: [Project 1-313] Project file moved from 'D:/testetraborg/project_2' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal/tb_mips_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 710.746 ; gain = 59.477
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Mon Dec  3 02:48:54 2018] Launched synth_1...
Run output will be captured here: D:/mipsgi/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Dec  3 03:04:07 2018] Launched synth_1...
Run output will be captured here: D:/mipsgi/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Dec  3 03:56:50 2018] Launched synth_1...
Run output will be captured here: D:/mipsgi/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Dec  3 03:58:15 2018] Launched synth_1...
Run output will be captured here: D:/mipsgi/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Dec  3 03:59:50 2018] Launched synth_1...
Run output will be captured here: D:/mipsgi/project_2/project_2.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/MIPs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPs
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sim_1/new/mips_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 39ff19906fb549a3912ac25212a7ecf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture rtl of entity xil_defaultlib.mem [mem_default]
Compiling architecture rtl of entity xil_defaultlib.MIPs [mips_default]
Compiling architecture tb_mips of entity xil_defaultlib.tb_mips
Built simulation snapshot tb_mips_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/tb_mips_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/tb_mips_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec  3 04:02:53 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  3 04:02:53 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 771.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal/tb_mips_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal/tb_mips_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_1:Functional:tb_mips} -tclbatch {tb_mips.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 785.871 ; gain = 16.719
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 792.652 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 39ff19906fb549a3912ac25212a7ecf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 792.652 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 39ff19906fb549a3912ac25212a7ecf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 794.723 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/MIPs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPs
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sim_1/new/mips_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 39ff19906fb549a3912ac25212a7ecf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture rtl of entity xil_defaultlib.mem [mem_default]
Compiling architecture rtl of entity xil_defaultlib.MIPs [mips_default]
Compiling architecture tb_mips of entity xil_defaultlib.tb_mips
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 796.336 ; gain = 0.000
save_wave_config {D:/mipsgi/project_2/tb_mips_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/mipsgi/project_2/tb_mips_behav.wcfg
set_property xsim.view {{D:/Giovani/Giovani - UERGS/UERGS 2018/UERGS 2018.2/Organização de Computadores/MIPS GIOVANI E LARISSA/VFinal/tb_mips_behav.wcfg} D:/mipsgi/project_2/tb_mips_behav.wcfg} [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/MIPs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPs
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sim_1/new/mips_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 39ff19906fb549a3912ac25212a7ecf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture rtl of entity xil_defaultlib.mem [mem_default]
Compiling architecture rtl of entity xil_defaultlib.MIPs [mips_default]
Compiling architecture tb_mips of entity xil_defaultlib.tb_mips
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 800.980 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/MIPs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPs
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sim_1/new/mips_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 39ff19906fb549a3912ac25212a7ecf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture rtl of entity xil_defaultlib.mem [mem_default]
Compiling architecture rtl of entity xil_defaultlib.MIPs [mips_default]
Compiling architecture tb_mips of entity xil_defaultlib.tb_mips
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 800.980 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/mipsgi/project_2/project_2.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Dec  3 04:21:24 2018] Launched synth_1...
Run output will be captured here: D:/mipsgi/project_2/project_2.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/MIPs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPs
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sim_1/new/mips_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 39ff19906fb549a3912ac25212a7ecf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture rtl of entity xil_defaultlib.mem [mem_default]
Compiling architecture rtl of entity xil_defaultlib.MIPs [mips_default]
Compiling architecture tb_mips of entity xil_defaultlib.tb_mips
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 809.395 ; gain = 0.000
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
open_wave_config {D:/mipsgi/project_2/tb_mips_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/MIPs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPs
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sim_1/new/mips_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 39ff19906fb549a3912ac25212a7ecf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture rtl of entity xil_defaultlib.mem [mem_default]
Compiling architecture rtl of entity xil_defaultlib.MIPs [mips_default]
Compiling architecture tb_mips of entity xil_defaultlib.tb_mips
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 955.223 ; gain = 0.000
save_wave_config {D:/mipsgi/project_2/tb_mips_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/MIPs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPs
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sim_1/new/mips_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 39ff19906fb549a3912ac25212a7ecf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture rtl of entity xil_defaultlib.mem [mem_default]
Compiling architecture rtl of entity xil_defaultlib.MIPs [mips_default]
Compiling architecture tb_mips of entity xil_defaultlib.tb_mips
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 955.223 ; gain = 0.000
save_wave_config {D:/mipsgi/project_2/tb_mips_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/MIPs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPs
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sim_1/new/mips_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 39ff19906fb549a3912ac25212a7ecf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture rtl of entity xil_defaultlib.mem [mem_default]
Compiling architecture rtl of entity xil_defaultlib.MIPs [mips_default]
Compiling architecture tb_mips of entity xil_defaultlib.tb_mips
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 957.324 ; gain = 0.723
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/MIPs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPs
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sim_1/new/mips_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 39ff19906fb549a3912ac25212a7ecf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture rtl of entity xil_defaultlib.mem [mem_default]
Compiling architecture rtl of entity xil_defaultlib.MIPs [mips_default]
Compiling architecture tb_mips of entity xil_defaultlib.tb_mips
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 961.203 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/MIPs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPs
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sim_1/new/mips_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 39ff19906fb549a3912ac25212a7ecf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture rtl of entity xil_defaultlib.mem [mem_default]
Compiling architecture rtl of entity xil_defaultlib.MIPs [mips_default]
Compiling architecture tb_mips of entity xil_defaultlib.tb_mips
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 961.203 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/MIPs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPs
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sim_1/new/mips_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 39ff19906fb549a3912ac25212a7ecf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture rtl of entity xil_defaultlib.mem [mem_default]
Compiling architecture rtl of entity xil_defaultlib.MIPs [mips_default]
Compiling architecture tb_mips of entity xil_defaultlib.tb_mips
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 961.203 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sources_1/new/MIPs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MIPs
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mipsgi/project_2/project_2.srcs/sim_1/new/mips_simulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mips
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsgi/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 39ff19906fb549a3912ac25212a7ecf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture rtl of entity xil_defaultlib.mem [mem_default]
Compiling architecture rtl of entity xil_defaultlib.MIPs [mips_default]
Compiling architecture tb_mips of entity xil_defaultlib.tb_mips
Built simulation snapshot tb_mips_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 961.492 ; gain = 0.000
save_wave_config {D:/mipsgi/project_2/tb_mips_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  3 04:44:11 2018...
