
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Wed Aug 20 17:43:33 2025
| Design       : hsst_top
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                              
*********************************************************************************************************************************************
                                                                         Clock   Non-clock                                                   
 Clock                    Period       Waveform            Type          Loads       Loads  Sources                                          
---------------------------------------------------------------------------------------------------------------------------------------------
 hsst_top|clk             1000.0000    {0.0000 500.0000}   Declared        107          37  {clk}                                            
 DebugCore_JCLK           50.0000      {0.0000 25.0000}    Declared        458          14  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}      
 DebugCore_CAPTURE        100.0000     {25.0000 75.0000}   Declared         11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR} 
=============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               hsst_top|clk                              
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 hsst_top|clk                1.0000 MHz    236.5744 MHz      1000.0000         4.2270        995.773
 DebugCore_JCLK             20.0000 MHz     86.8432 MHz        50.0000        11.5150         38.485
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|clk           hsst_top|clk               995.773       0.000              0            634
 DebugCore_JCLK         DebugCore_JCLK              21.990       0.000              0           2022
 DebugCore_CAPTURE      DebugCore_JCLK              19.372       0.000              0             98
 DebugCore_JCLK         DebugCore_CAPTURE           46.132       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|clk           hsst_top|clk                 0.234       0.000              0            634
 DebugCore_JCLK         DebugCore_JCLK               0.309       0.000              0           2022
 DebugCore_CAPTURE      DebugCore_JCLK              22.790       0.000              0             98
 DebugCore_JCLK         DebugCore_CAPTURE            0.563       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|clk           hsst_top|clk               998.170       0.000              0            106
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|clk           hsst_top|clk                 0.427       0.000              0            106
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|clk                                      499.800       0.000              0            107
 DebugCore_JCLK                                     24.040       0.000              0            458
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|clk           hsst_top|clk               997.492       0.000              0            634
 DebugCore_JCLK         DebugCore_JCLK              23.185       0.000              0           2022
 DebugCore_CAPTURE      DebugCore_JCLK              21.746       0.000              0             98
 DebugCore_JCLK         DebugCore_CAPTURE           47.404       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|clk           hsst_top|clk                 0.158       0.000              0            634
 DebugCore_JCLK         DebugCore_JCLK               0.251       0.000              0           2022
 DebugCore_CAPTURE      DebugCore_JCLK              23.678       0.000              0             98
 DebugCore_JCLK         DebugCore_CAPTURE            0.727       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|clk           hsst_top|clk               998.941       0.000              0            106
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|clk           hsst_top|clk                 0.292       0.000              0            106
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|clk                                      499.800       0.000              0            107
 DebugCore_JCLK                                     24.430       0.000              0            458
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ_perm/CIN
Path Group  : hsst_top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.289
  Launch Clock Delay      :  3.840
  Clock Pessimism Removal :  0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.466       3.840         ntR1120          
 CLMA_357_61/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/CLK

 CLMA_357_61/Q3                    tco                   0.203       4.043 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.545       4.588         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [8]
 CLMA_357_49/Y1                    td                    0.224       4.812 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N112_6/LUT6_inst_perm/L6
                                   net (fanout=2)        0.520       5.332         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N1276
 CLMA_357_66/Y2                    td                    0.108       5.440 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_15/LUT6_inst_perm/L6
                                   net (fanout=17)       0.275       5.715         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
 CLMS_351_67/Y0                    td                    0.108       5.823 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.546       6.369         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
 CLMS_345_61/Y1                    td                    0.108       6.477 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.398       6.875         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N883
 CLMS_351_67/Y2                    td                    0.074       6.949 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/LUT6_inst_perm/L6
                                   net (fanout=13)       0.286       7.235         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N442
 CLMA_357_67/CR3                   td                    0.125       7.360 r       CLKROUTE_27/CR   
                                   net (fanout=2)        0.245       7.605         ntR1086          
 CLMA_357_67/COUT                  td                    0.299       7.904 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       7.904         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N273
 CLMA_357_73/CIN                                                           f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ_perm/CIN

 Data arrival time                                                   7.904         Logic Levels: 7  
                                                                                   Logic: 1.249ns(30.733%), Route: 2.815ns(69.267%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                     1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.394    1003.289         ntR1120          
 CLMA_357_73/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.520    1003.809                          
 clock uncertainty                                      -0.050    1003.759                          

 Setup time                                             -0.082    1003.677                          

 Data required time                                               1003.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.677                          
 Data arrival time                                                   7.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.773                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6QL5Q1_perm/I3
Path Group  : hsst_top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.292
  Launch Clock Delay      :  3.840
  Clock Pessimism Removal :  0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.466       3.840         ntR1120          
 CLMA_357_61/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/CLK

 CLMA_357_61/Q3                    tco                   0.203       4.043 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.545       4.588         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [8]
 CLMA_357_49/Y1                    td                    0.224       4.812 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N112_6/LUT6_inst_perm/L6
                                   net (fanout=2)        0.520       5.332         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N1276
 CLMA_357_66/Y2                    td                    0.108       5.440 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_15/LUT6_inst_perm/L6
                                   net (fanout=17)       0.275       5.715         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
 CLMS_351_67/Y0                    td                    0.108       5.823 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.546       6.369         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
 CLMS_345_61/Y1                    td                    0.108       6.477 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.398       6.875         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N883
 CLMS_351_67/Y2                    td                    0.074       6.949 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/LUT6_inst_perm/L6
                                   net (fanout=13)       0.660       7.609         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N442
 CLMA_357_54/A3                                                            r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6QL5Q1_perm/I3

 Data arrival time                                                   7.609         Logic Levels: 5  
                                                                                   Logic: 0.825ns(21.889%), Route: 2.944ns(78.111%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                     1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.397    1003.292         ntR1120          
 CLMA_357_54/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                         0.520    1003.812                          
 clock uncertainty                                      -0.050    1003.762                          

 Setup time                                             -0.150    1003.612                          

 Data required time                                               1003.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.612                          
 Data arrival time                                                   7.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.003                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[9]/opit_0_AQ_perm/I3
Path Group  : hsst_top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.290
  Launch Clock Delay      :  3.840
  Clock Pessimism Removal :  0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.466       3.840         ntR1120          
 CLMA_357_61/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/CLK

 CLMA_357_61/Q3                    tco                   0.203       4.043 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.545       4.588         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [8]
 CLMA_357_49/Y1                    td                    0.224       4.812 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N112_6/LUT6_inst_perm/L6
                                   net (fanout=2)        0.520       5.332         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N1276
 CLMA_357_66/Y2                    td                    0.108       5.440 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_15/LUT6_inst_perm/L6
                                   net (fanout=17)       0.275       5.715         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
 CLMS_351_67/Y0                    td                    0.108       5.823 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.546       6.369         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
 CLMS_345_61/Y1                    td                    0.108       6.477 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.398       6.875         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N883
 CLMS_351_67/Y2                    td                    0.074       6.949 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/LUT6_inst_perm/L6
                                   net (fanout=13)       0.286       7.235         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N442
 CLMA_357_67/CR3                   td                    0.125       7.360 r       CLKROUTE_27/CR   
                                   net (fanout=2)        0.245       7.605         ntR1086          
 CLMA_357_67/A3                                                            r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[9]/opit_0_AQ_perm/I3

 Data arrival time                                                   7.605         Logic Levels: 6  
                                                                                   Logic: 0.950ns(25.232%), Route: 2.815ns(74.768%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                     1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.395    1003.290         ntR1120          
 CLMA_357_67/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.520    1003.810                          
 clock uncertainty                                      -0.050    1003.760                          

 Setup time                                             -0.150    1003.610                          

 Data required time                                               1003.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.610                          
 Data arrival time                                                   7.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.005                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[6]/opit_0_inv_L6Q_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[7]/opit_0_inv_L6Q_perm/I5
Path Group  : hsst_top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  3.287
  Clock Pessimism Removal :  -0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.392       3.287         ntR1120          
 CLMS_351_79/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[6]/opit_0_inv_L6Q_perm/CLK

 CLMS_351_79/Q0                    tco                   0.158       3.445 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[6]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.090       3.535         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr [6]
 CLMA_351_78/D5                                                            f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[7]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.535         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.710%), Route: 0.090ns(36.290%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.462       3.836         ntR1120          
 CLMA_351_78/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.520       3.316                          
 clock uncertainty                                       0.000       3.316                          

 Hold time                                              -0.015       3.301                          

 Data required time                                                  3.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.301                          
 Data arrival time                                                   3.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_deb_pre/opit_0_inv_L6Q_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[7]/opit_0_inv_AQ_perm/I3
Path Group  : hsst_top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.829
  Launch Clock Delay      :  3.280
  Clock Pessimism Removal :  -0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.385       3.280         ntR1120          
 CLMS_351_121/CLK                                                          r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_deb_pre/opit_0_inv_L6Q_perm/CLK

 CLMS_351_121/Q2                   tco                   0.158       3.438 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_deb_pre/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=24)       0.091       3.529         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/s_LX_CDR_ALIGN_deb [3]
 CLMA_351_120/D3                                                           f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[7]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   3.529         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.454%), Route: 0.091ns(36.546%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.455       3.829         ntR1120          
 CLMA_351_120/CLK                                                          r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.520       3.309                          
 clock uncertainty                                       0.000       3.309                          

 Hold time                                              -0.043       3.266                          

 Data required time                                                  3.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.266                          
 Data arrival time                                                   3.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[6]/opit_0_inv_L6Q_perm/I5
Path Group  : hsst_top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  3.287
  Clock Pessimism Removal :  -0.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.392       3.287         ntR1120          
 CLMS_351_79/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[4]/opit_0_inv_L6Q_perm/CLK

 CLMS_351_79/Q1                    tco                   0.158       3.445 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.089       3.534         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr [4]
 CLMS_351_79/A5                                                            f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[6]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.534         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.968%), Route: 0.089ns(36.032%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.462       3.836         ntR1120          
 CLMS_351_79/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.548       3.288                          
 clock uncertainty                                       0.000       3.288                          

 Hold time                                              -0.020       3.268                          

 Data required time                                                  3.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.268                          
 Data arrival time                                                   3.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.987  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.742
  Launch Clock Delay      :  5.323
  Clock Pessimism Removal :  0.594

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.019       2.019         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.168       2.187 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.789         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.287       3.076 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=4)        0.586       3.662         ntR1099          
 CLMS_243_463/CR0                  td                    0.220       3.882 r       CLKROUTE_43/CR   
                                   net (fanout=4)        1.441       5.323         ntR1098          
 CLMA_243_258/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_243_258/CR3                  tco                   0.248       5.571 r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.575       6.146         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_243_252/B4                                                           r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   6.146         Logic Levels: 0  
                                                                                   Logic: 0.248ns(30.134%), Route: 0.575ns(69.866%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.450      26.450         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.143      26.593 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.530      27.123         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.245      27.368 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.374      27.742         ntR1094          
 CLMA_243_252/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.594      28.336                          
 clock uncertainty                                      -0.050      28.286                          

 Setup time                                             -0.150      28.136                          

 Data required time                                                 28.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.136                          
 Data arrival time                                                   6.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.919  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.742
  Launch Clock Delay      :  5.255
  Clock Pessimism Removal :  0.594

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.019       2.019         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.168       2.187 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.789         ntclkbufg_1      
 HCKB_213_488/CLKOUT               td                    0.287       3.076 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1)        0.583       3.659         ntR1101          
 CLMA_225_462/CR1                  td                    0.227       3.886 r       CLKROUTE_42/CR   
                                   net (fanout=1)        1.369       5.255         ntR1100          
 CLMA_231_265/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_231_265/CR0                  tco                   0.249       5.504 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.577       6.081         u_CORES/u_jtag_hub/data_ctrl
 CLMA_243_252/B3                                                           r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   6.081         Logic Levels: 0  
                                                                                   Logic: 0.249ns(30.145%), Route: 0.577ns(69.855%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.450      26.450         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.143      26.593 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.530      27.123         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.245      27.368 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.374      27.742         ntR1094          
 CLMA_243_252/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.594      28.336                          
 clock uncertainty                                      -0.050      28.286                          

 Setup time                                             -0.162      28.124                          

 Data required time                                                 28.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.124                          
 Data arrival time                                                   6.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.987  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.742
  Launch Clock Delay      :  5.323
  Clock Pessimism Removal :  0.594

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.019       2.019         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.168       2.187 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.789         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.287       3.076 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=4)        0.586       3.662         ntR1099          
 CLMS_243_463/CR0                  td                    0.220       3.882 r       CLKROUTE_43/CR   
                                   net (fanout=4)        1.441       5.323         ntR1098          
 CLMA_243_258/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK

 CLMA_243_258/CR0                  tco                   0.249       5.572 r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.419       5.991         u_CORES/u_jtag_hub/shift_data [1]
 CLMA_243_252/A2                                                           r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I2

 Data arrival time                                                   5.991         Logic Levels: 0  
                                                                                   Logic: 0.249ns(37.275%), Route: 0.419ns(62.725%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.450      26.450         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.143      26.593 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.530      27.123         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.245      27.368 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.374      27.742         ntR1094          
 CLMA_243_252/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.594      28.336                          
 clock uncertainty                                      -0.050      28.286                          

 Setup time                                             -0.238      28.048                          

 Data required time                                                 28.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.048                          
 Data arrival time                                                   5.991                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_0/gopdrm_36k/ADB0[10]
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.697  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.177
  Launch Clock Delay      :  2.851
  Clock Pessimism Removal :  -0.629

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.547       1.547         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.143       1.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.530       2.220         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.245       2.465 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.386       2.851         ntR1094          
 CLMS_267_259/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_AQ_perm/CLK

 CLMS_267_259/Q2                   tco                   0.158       3.009 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=28)       0.919       3.928         u_CORES/u_debug_core_0/ram_radr [7]
 DRM_298_120/ADB0[10]                                                      f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_0/gopdrm_36k/ADB0[10]

 Data arrival time                                                   3.928         Logic Levels: 0  
                                                                                   Logic: 0.158ns(14.670%), Route: 0.919ns(85.330%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.019       2.019         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.168       2.187 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.620       2.807         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.287       3.094 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.600       3.694         ntR1094          
 CLMS_291_127/CR0                  td                    0.220       3.914 r       CLKROUTE_45/CR   
                                   net (fanout=1)        0.263       4.177         ntR1105          
 DRM_298_120/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_0/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.629       3.548                          
 clock uncertainty                                       0.000       3.548                          

 Hold time                                               0.071       3.619                          

 Data required time                                                  3.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.619                          
 Data arrival time                                                   3.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_0/gopdrm_36k/ADB0[7]
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.177
  Launch Clock Delay      :  2.850
  Clock Pessimism Removal :  -0.629

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.547       1.547         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.143       1.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.530       2.220         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.245       2.465 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.385       2.850         ntR1094          
 CLMS_267_253/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/CLK

 CLMS_267_253/Q3                   tco                   0.158       3.008 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_AQ_perm/Q
                                   net (fanout=28)       0.924       3.932         u_CORES/u_debug_core_0/ram_radr [4]
 DRM_298_120/ADB0[7]                                                       f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_0/gopdrm_36k/ADB0[7]

 Data arrival time                                                   3.932         Logic Levels: 0  
                                                                                   Logic: 0.158ns(14.603%), Route: 0.924ns(85.397%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.019       2.019         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.168       2.187 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.620       2.807         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.287       3.094 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.600       3.694         ntR1094          
 CLMS_291_127/CR0                  td                    0.220       3.914 r       CLKROUTE_45/CR   
                                   net (fanout=1)        0.263       4.177         ntR1105          
 DRM_298_120/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_0/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.629       3.548                          
 clock uncertainty                                       0.000       3.548                          

 Hold time                                               0.071       3.619                          

 Data required time                                                  3.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.619                          
 Data arrival time                                                   3.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_0/gopdrm_36k/ADB0[13]
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.696  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.177
  Launch Clock Delay      :  2.852
  Clock Pessimism Removal :  -0.629

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.547       1.547         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.143       1.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.530       2.220         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.245       2.465 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.387       2.852         ntR1094          
 CLMS_267_265/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CLK

 CLMS_267_265/Q1                   tco                   0.158       3.010 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_AQ_perm/Q
                                   net (fanout=28)       0.935       3.945         u_CORES/u_debug_core_0/ram_radr [10]
 DRM_298_120/ADB0[13]                                                      f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_0/gopdrm_36k/ADB0[13]

 Data arrival time                                                   3.945         Logic Levels: 0  
                                                                                   Logic: 0.158ns(14.456%), Route: 0.935ns(85.544%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.019       2.019         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.168       2.187 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.620       2.807         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.287       3.094 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.600       3.694         ntR1094          
 CLMS_291_127/CR0                  td                    0.220       3.914 r       CLKROUTE_45/CR   
                                   net (fanout=1)        0.263       4.177         ntR1105          
 DRM_298_120/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_0/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.629       3.548                          
 clock uncertainty                                       0.000       3.548                          

 Hold time                                               0.071       3.619                          

 Data required time                                                  3.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.619                          
 Data arrival time                                                   3.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.712  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.260
  Launch Clock Delay      :  3.548
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       3.548      28.548         u_CORES/capt_o   
 CLMA_249_258/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_249_258/Q1                   tco                   0.203      28.751 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=8)        0.716      29.467         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_249_247/Y3                   td                    0.096      29.563 r       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.398      29.961         u_CORES/u_debug_core_0/_N5876
 CLMS_243_247/Y3                   td                    0.096      30.057 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N93/gateop_perm/L6
                                   net (fanout=3)        3.098      33.155         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N93
 CLMS_201_349/CR2                  td                    0.222      33.377 r       CLKROUTE_21/CR   
                                   net (fanout=3)        1.194      34.571         ntR1080          
 CLMA_231_241/B0                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                  34.571         Logic Levels: 3  
                                                                                   Logic: 0.617ns(10.244%), Route: 5.406ns(89.756%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.547      51.547         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.143      51.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515      52.205         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.245      52.450 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1)        0.483      52.933         ntR1118          
 CLMA_231_463/CR3                  td                    0.097      53.030 r       CLKROUTE_41/CR   
                                   net (fanout=4)        1.230      54.260         ntR1117          
 CLMA_231_241/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      54.260                          
 clock uncertainty                                      -0.050      54.210                          

 Setup time                                             -0.267      53.943                          

 Data required time                                                 53.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.943                          
 Data arrival time                                                  34.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.372                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.712  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.260
  Launch Clock Delay      :  3.548
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       3.548      28.548         u_CORES/capt_o   
 CLMA_249_258/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_249_258/Q1                   tco                   0.203      28.751 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=8)        0.716      29.467         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_249_247/Y3                   td                    0.096      29.563 r       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.398      29.961         u_CORES/u_debug_core_0/_N5876
 CLMS_243_247/Y3                   td                    0.096      30.057 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N93/gateop_perm/L6
                                   net (fanout=3)        3.098      33.155         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N93
 CLMS_201_349/CR2                  td                    0.222      33.377 r       CLKROUTE_21/CR   
                                   net (fanout=3)        1.085      34.462         ntR1080          
 CLMA_231_241/C3                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                  34.462         Logic Levels: 3  
                                                                                   Logic: 0.617ns(10.433%), Route: 5.297ns(89.567%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.547      51.547         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.143      51.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515      52.205         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.245      52.450 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1)        0.483      52.933         ntR1118          
 CLMA_231_463/CR3                  td                    0.097      53.030 r       CLKROUTE_41/CR   
                                   net (fanout=4)        1.230      54.260         ntR1117          
 CLMA_231_241/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.000      54.260                          
 clock uncertainty                                      -0.050      54.210                          

 Setup time                                             -0.151      54.059                          

 Data required time                                                 54.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.059                          
 Data arrival time                                                  34.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.597                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.712  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.260
  Launch Clock Delay      :  3.548
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       3.548      28.548         u_CORES/capt_o   
 CLMA_249_258/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_249_258/Q1                   tco                   0.203      28.751 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=8)        0.716      29.467         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_249_247/Y3                   td                    0.096      29.563 r       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.398      29.961         u_CORES/u_debug_core_0/_N5876
 CLMS_243_247/Y3                   td                    0.096      30.057 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N93/gateop_perm/L6
                                   net (fanout=3)        3.098      33.155         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N93
 CLMS_201_349/CR2                  td                    0.222      33.377 r       CLKROUTE_21/CR   
                                   net (fanout=3)        1.085      34.462         ntR1080          
 CLMA_231_241/A5                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  34.462         Logic Levels: 3  
                                                                                   Logic: 0.617ns(10.433%), Route: 5.297ns(89.567%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.547      51.547         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.143      51.690 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515      52.205         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.245      52.450 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1)        0.483      52.933         ntR1118          
 CLMA_231_463/CR3                  td                    0.097      53.030 r       CLKROUTE_41/CR   
                                   net (fanout=4)        1.230      54.260         ntR1117          
 CLMA_231_241/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      54.260                          
 clock uncertainty                                      -0.050      54.210                          

 Setup time                                             -0.117      54.093                          

 Data required time                                                 54.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.093                          
 Data arrival time                                                  34.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.631                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.765  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.452
  Launch Clock Delay      :  2.687
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.687      27.687         u_CORES/capt_o   
 CLMA_261_253/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_261_253/Q0                   tco                   0.158      27.845 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=13)       0.411      28.256         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_231_241/D4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  28.256         Logic Levels: 0  
                                                                                   Logic: 0.158ns(27.768%), Route: 0.411ns(72.232%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.019       2.019         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.168       2.187 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.789         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.287       3.076 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1)        0.584       3.660         ntR1118          
 CLMA_231_463/CR3                  td                    0.125       3.785 r       CLKROUTE_41/CR   
                                   net (fanout=4)        1.667       5.452         ntR1117          
 CLMA_231_241/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       5.452                          
 clock uncertainty                                       0.050       5.502                          

 Hold time                                              -0.036       5.466                          

 Data required time                                                  5.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.466                          
 Data arrival time                                                  28.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.790                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.765  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.452
  Launch Clock Delay      :  2.687
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.687      27.687         u_CORES/capt_o   
 CLMA_261_252/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_261_252/Q0                   tco                   0.158      27.845 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.486      28.331         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_231_241/D2                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                  28.331         Logic Levels: 0  
                                                                                   Logic: 0.158ns(24.534%), Route: 0.486ns(75.466%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.019       2.019         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.168       2.187 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.789         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.287       3.076 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1)        0.584       3.660         ntR1118          
 CLMA_231_463/CR3                  td                    0.125       3.785 r       CLKROUTE_41/CR   
                                   net (fanout=4)        1.667       5.452         ntR1117          
 CLMA_231_241/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       5.452                          
 clock uncertainty                                       0.050       5.502                          

 Hold time                                              -0.088       5.414                          

 Data required time                                                  5.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.414                          
 Data arrival time                                                  28.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.765  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.452
  Launch Clock Delay      :  2.687
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.687      27.687         u_CORES/capt_o   
 CLMA_261_252/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_261_252/Q2                   tco                   0.158      27.845 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.159      28.004         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_261_246/Y2                   td                    0.071      28.075 f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1:0]_10/LUT6D_inst_perm/L6
                                   net (fanout=3)        0.398      28.473         u_CORES/u_debug_core_0/_N8019
 CLMA_231_241/D5                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  28.473         Logic Levels: 1  
                                                                                   Logic: 0.229ns(29.135%), Route: 0.557ns(70.865%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.019       2.019         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.168       2.187 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.789         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.287       3.076 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1)        0.584       3.660         ntR1118          
 CLMA_231_463/CR3                  td                    0.125       3.785 r       CLKROUTE_41/CR   
                                   net (fanout=4)        1.667       5.452         ntR1117          
 CLMA_231_241/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       5.452                          
 clock uncertainty                                       0.050       5.502                          

 Hold time                                              -0.015       5.487                          

 Data required time                                                  5.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.487                          
 Data arrival time                                                  28.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.986                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.821  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.687
  Launch Clock Delay      :  3.508
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.990      76.990         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.168      77.158 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.620      77.778         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.287      78.065 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.443      78.508         ntR1094          
 CLMA_243_252/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_243_252/Q3                   tco                   0.204      78.712 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        2.567      81.279         u_CORES/conf_sel [0]
 CLMA_261_252/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.279         Logic Levels: 0  
                                                                                   Logic: 0.204ns(7.362%), Route: 2.567ns(92.638%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.687     127.687         u_CORES/capt_o   
 CLMA_261_252/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.687                          
 clock uncertainty                                      -0.050     127.637                          

 Setup time                                             -0.226     127.411                          

 Data required time                                                127.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.411                          
 Data arrival time                                                  81.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.821  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.687
  Launch Clock Delay      :  3.508
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.990      76.990         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.168      77.158 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.620      77.778         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.287      78.065 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.443      78.508         ntR1094          
 CLMA_243_252/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_243_252/Q3                   tco                   0.204      78.712 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        2.567      81.279         u_CORES/conf_sel [0]
 CLMA_261_252/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.279         Logic Levels: 0  
                                                                                   Logic: 0.204ns(7.362%), Route: 2.567ns(92.638%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.687     127.687         u_CORES/capt_o   
 CLMA_261_252/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.687                          
 clock uncertainty                                      -0.050     127.637                          

 Setup time                                             -0.226     127.411                          

 Data required time                                                127.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.411                          
 Data arrival time                                                  81.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.821  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.687
  Launch Clock Delay      :  3.508
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.990      76.990         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.168      77.158 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.620      77.778         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.287      78.065 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.443      78.508         ntR1094          
 CLMA_243_252/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_243_252/Q3                   tco                   0.204      78.712 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        2.567      81.279         u_CORES/conf_sel [0]
 CLMA_261_252/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  81.279         Logic Levels: 0  
                                                                                   Logic: 0.204ns(7.362%), Route: 2.567ns(92.638%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.687     127.687         u_CORES/capt_o   
 CLMA_261_252/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.687                          
 clock uncertainty                                      -0.050     127.637                          

 Setup time                                             -0.226     127.411                          

 Data required time                                                127.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.411                          
 Data arrival time                                                  81.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.652  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.394
  Launch Clock Delay      :  2.742
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.450     126.450         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.143     126.593 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.530     127.123         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.245     127.368 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.374     127.742         ntR1094          
 CLMA_243_252/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_243_252/CR0                  tco                   0.173     127.915 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        1.043     128.958         u_CORES/id_o [1] 
 CLMS_243_247/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 128.958         Logic Levels: 0  
                                                                                   Logic: 0.173ns(14.227%), Route: 1.043ns(85.773%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       3.394     128.394         u_CORES/capt_o   
 CLMS_243_247/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.394                          
 clock uncertainty                                       0.050     128.444                          

 Hold time                                              -0.049     128.395                          

 Data required time                                                128.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.395                          
 Data arrival time                                                 128.958                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.500  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.242
  Launch Clock Delay      :  2.742
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.450     126.450         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.143     126.593 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.530     127.123         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.245     127.368 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.374     127.742         ntR1094          
 CLMA_243_252/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_243_252/Q1                   tco                   0.159     127.901 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        1.031     128.932         u_CORES/id_o [4] 
 CLMS_243_253/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.932         Logic Levels: 0  
                                                                                   Logic: 0.159ns(13.361%), Route: 1.031ns(86.639%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       3.242     128.242         u_CORES/capt_o   
 CLMS_243_253/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.242                          
 clock uncertainty                                       0.050     128.292                          

 Hold time                                               0.043     128.335                          

 Data required time                                                128.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.335                          
 Data arrival time                                                 128.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.597                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.500  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.242
  Launch Clock Delay      :  2.742
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.450     126.450         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.143     126.593 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.530     127.123         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.245     127.368 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.374     127.742         ntR1094          
 CLMA_243_252/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_243_252/Q0                   tco                   0.159     127.901 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.941     128.842         u_CORES/id_o [2] 
 CLMS_243_253/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.842         Logic Levels: 0  
                                                                                   Logic: 0.159ns(14.455%), Route: 0.941ns(85.545%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       3.242     128.242         u_CORES/capt_o   
 CLMS_243_253/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.242                          
 clock uncertainty                                       0.050     128.292                          

 Hold time                                              -0.049     128.243                          

 Data required time                                                128.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.243                          
 Data arrival time                                                 128.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.599                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/RS
Path Group  : hsst_top|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.289
  Launch Clock Delay      :  3.837
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.463       3.837         ntR1120          
 CLMS_345_67/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/CLK

 CLMS_345_67/CR0                   tco                   0.249       4.086 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/CR0
                                   net (fanout=14)       0.427       4.513         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
 CLMA_351_60/Y2                    td                    0.108       4.621 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/signal_deb_pre/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=10)       0.528       5.149         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
 CLMA_357_61/RSCO                  td                    0.098       5.247 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.247         ntR192           
 CLMA_357_67/RSCO                  td                    0.075       5.322 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=3)        0.000       5.322         ntR191           
 CLMA_357_73/RSCI                                                          r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/RS

 Data arrival time                                                   5.322         Logic Levels: 3  
                                                                                   Logic: 0.530ns(35.690%), Route: 0.955ns(64.310%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                     1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.394    1003.289         ntR1120          
 CLMA_357_73/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.479    1003.768                          
 clock uncertainty                                      -0.050    1003.718                          

 Recovery time                                          -0.226    1003.492                          

 Data required time                                               1003.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.492                          
 Data arrival time                                                   5.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.170                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ_perm/RS
Path Group  : hsst_top|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.290
  Launch Clock Delay      :  3.837
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.463       3.837         ntR1120          
 CLMS_345_67/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/CLK

 CLMS_345_67/CR0                   tco                   0.249       4.086 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/CR0
                                   net (fanout=14)       0.427       4.513         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
 CLMA_351_60/Y2                    td                    0.108       4.621 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/signal_deb_pre/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=10)       0.528       5.149         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
 CLMA_357_61/RSCO                  td                    0.098       5.247 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.247         ntR192           
 CLMA_357_67/RSCI                                                          r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ_perm/RS

 Data arrival time                                                   5.247         Logic Levels: 2  
                                                                                   Logic: 0.455ns(32.270%), Route: 0.955ns(67.730%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                     1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.395    1003.290         ntR1120          
 CLMA_357_67/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.479    1003.769                          
 clock uncertainty                                      -0.050    1003.719                          

 Recovery time                                          -0.226    1003.493                          

 Data required time                                               1003.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.493                          
 Data arrival time                                                   5.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.246                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_L6Q_perm/RS
Path Group  : hsst_top|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.293
  Launch Clock Delay      :  3.837
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.463       3.837         ntR1120          
 CLMS_345_67/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/CLK

 CLMS_345_67/CR0                   tco                   0.249       4.086 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/CR0
                                   net (fanout=14)       0.427       4.513         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
 CLMA_351_60/Y2                    td                    0.108       4.621 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/signal_deb_pre/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=10)       0.574       5.195         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
 CLMA_357_49/RS                                                            r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_L6Q_perm/RS

 Data arrival time                                                   5.195         Logic Levels: 1  
                                                                                   Logic: 0.357ns(26.289%), Route: 1.001ns(73.711%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                     1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.398    1003.293         ntR1120          
 CLMA_357_49/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.479    1003.772                          
 clock uncertainty                                      -0.050    1003.722                          

 Recovery time                                          -0.226    1003.496                          

 Data required time                                               1003.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.496                          
 Data arrival time                                                   5.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.301                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_PCS_TX_RST/opit_0_inv_L6Q_perm/RS
Path Group  : hsst_top|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.837
  Launch Clock Delay      :  3.289
  Clock Pessimism Removal :  -0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.394       3.289         ntR1120          
 CLMS_351_67/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK

 CLMS_351_67/Q1                    tco                   0.158       3.447 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/L6Q
                                   net (fanout=32)       0.274       3.721         hsst_inst/U_IPM2L_HSSTLP_RST/o_pll_done_0
 CLMA_357_79/RS                                                            f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_PCS_TX_RST/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.721         Logic Levels: 0  
                                                                                   Logic: 0.158ns(36.574%), Route: 0.274ns(63.426%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.463       3.837         ntR1120          
 CLMA_357_79/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_PCS_TX_RST/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.479       3.358                          
 clock uncertainty                                       0.000       3.358                          

 Removal time                                           -0.064       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.427                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_LANE_PD_CLKPATH/opit_0_inv_L6Q_perm/RS
Path Group  : hsst_top|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.837
  Launch Clock Delay      :  3.289
  Clock Pessimism Removal :  -0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.394       3.289         ntR1120          
 CLMS_351_67/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK

 CLMS_351_67/Q1                    tco                   0.158       3.447 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/L6Q
                                   net (fanout=32)       0.274       3.721         hsst_inst/U_IPM2L_HSSTLP_RST/o_pll_done_0
 CLMA_357_79/RS                                                            f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_LANE_PD_CLKPATH/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.721         Logic Levels: 0  
                                                                                   Logic: 0.158ns(36.574%), Route: 0.274ns(63.426%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.463       3.837         ntR1120          
 CLMA_357_79/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_LANE_PD_CLKPATH/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.479       3.358                          
 clock uncertainty                                       0.000       3.358                          

 Removal time                                           -0.064       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.427                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_LANE_PD_DRIVER/opit_0_inv_L6Q_perm/RS
Path Group  : hsst_top|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.837
  Launch Clock Delay      :  3.289
  Clock Pessimism Removal :  -0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.394       3.289         ntR1120          
 CLMS_351_67/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK

 CLMS_351_67/Q1                    tco                   0.158       3.447 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/L6Q
                                   net (fanout=32)       0.274       3.721         hsst_inst/U_IPM2L_HSSTLP_RST/o_pll_done_0
 CLMA_357_79/RS                                                            f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_LANE_PD_DRIVER/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.721         Logic Levels: 0  
                                                                                   Logic: 0.158ns(36.574%), Route: 0.274ns(63.426%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.463       3.837         ntR1120          
 CLMA_357_79/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_LANE_PD_DRIVER/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.479       3.358                          
 clock uncertainty                                       0.000       3.358                          

 Removal time                                           -0.064       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.427                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/o_txlane_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.460       3.834         ntR1120          
 CLMS_351_91/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/o_txlane_done/opit_0_inv_L5Q_perm/CLK

 CLMS_351_91/CR0                   tco                   0.202       4.036 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/o_txlane_done/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        5.363       9.399         nt_led[3]        
 IOLHR_16_1086/DO_P                td                    0.611      10.010 f       led_obuf[3]/opit_1/DO_P
                                   net (fanout=1)        0.000      10.010         led_obuf[3]/ntO  
 IOBS_0_1086/PAD                   td                    2.158      12.168 f       led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.155      12.323         led[3]           
 E18                                                                       f       led[3] (port)    

 Data arrival time                                                  12.323         Logic Levels: 2  
                                                                                   Logic: 2.971ns(34.998%), Route: 5.518ns(65.002%)
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_clk           
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.457       3.831         ntR1120          
 CLMS_351_109/CLK                                                          r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_inv_L5Q_perm/CLK

 CLMS_351_109/CR0                  tco                   0.202       4.033 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        5.202       9.235         nt_led[2]        
 IOLHR_16_1056/DO_P                td                    0.611       9.846 f       led_obuf[2]/opit_1/DO_P
                                   net (fanout=1)        0.000       9.846         led_obuf[2]/ntO  
 IOBS_0_1056/PAD                   td                    2.158      12.004 f       led_obuf[2]/opit_0/O
                                   net (fanout=1)        0.152      12.156         led[2]           
 C19                                                                       f       led[2] (port)    

 Data arrival time                                                  12.156         Logic Levels: 2  
                                                                                   Logic: 2.971ns(35.688%), Route: 5.354ns(64.312%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/RS
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.756       0.892 f       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.892         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.105       0.997 f       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        5.295       6.292         nt_rstn          
 CLMS_345_67/RS                                                            f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/RS

 Data arrival time                                                   6.292         Logic Levels: 2  
                                                                                   Logic: 0.861ns(13.684%), Route: 5.431ns(86.316%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.646       0.782 f       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.782         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.091       0.873 f       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        3.955       4.828         nt_rstn          
 CLMS_345_67/RS                                                            f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/RS

 Data arrival time                                                   4.828         Logic Levels: 2  
                                                                                   Logic: 0.737ns(15.265%), Route: 4.091ns(84.735%)
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.387       3.282         ntR1120          
 CLMS_351_109/CLK                                                          r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_inv_L5Q_perm/CLK

 CLMS_351_109/CR0                  tco                   0.173       3.455 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        3.903       7.358         nt_led[2]        
 IOLHR_16_1056/DO_P                td                    0.373       7.731 f       led_obuf[2]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.731         led_obuf[2]/ntO  
 IOBS_0_1056/PAD                   td                    2.037       9.768 f       led_obuf[2]/opit_0/O
                                   net (fanout=1)        0.152       9.920         led[2]           
 C19                                                                       f       led[2] (port)    

 Data arrival time                                                   9.920         Logic Levels: 2  
                                                                                   Logic: 2.583ns(38.912%), Route: 4.055ns(61.088%)
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/o_txlane_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_clk           
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.390       3.285         ntR1120          
 CLMS_351_91/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/o_txlane_done/opit_0_inv_L5Q_perm/CLK

 CLMS_351_91/CR0                   tco                   0.173       3.458 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/o_txlane_done/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        4.029       7.487         nt_led[3]        
 IOLHR_16_1086/DO_P                td                    0.373       7.860 f       led_obuf[3]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.860         led_obuf[3]/ntO  
 IOBS_0_1086/PAD                   td                    2.037       9.897 f       led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.155      10.052         led[3]           
 E18                                                                       f       led[3] (port)    

 Data arrival time                                                  10.052         Logic Levels: 2  
                                                                                   Logic: 2.583ns(38.171%), Route: 4.184ns(61.829%)
====================================================================================================

{hsst_top|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_357_48/CLK         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_357_48/CLK         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_357_48/CLK         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[3]/opit_0_inv_L6QL5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.040      25.000          0.960           High Pulse Width  DRM_256_246/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.040      25.000          0.960           Low Pulse Width   DRM_256_246/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.040      25.000          0.960           High Pulse Width  DRM_256_336/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/gopdrm_36k/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMA_261_252/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMA_261_252/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMA_261_252/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ_perm/CIN
Path Group  : hsst_top|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.232
  Launch Clock Delay      :  2.624
  Clock Pessimism Removal :  0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.324       2.624         ntR1120          
 CLMA_357_61/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/CLK

 CLMA_357_61/Q3                    tco                   0.125       2.749 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.307       3.056         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [8]
 CLMA_357_49/Y1                    td                    0.122       3.178 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N112_6/LUT6_inst_perm/L6
                                   net (fanout=2)        0.309       3.487         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N1276
 CLMA_357_66/Y2                    td                    0.070       3.557 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_15/LUT6_inst_perm/L6
                                   net (fanout=17)       0.161       3.718         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
 CLMS_351_67/Y0                    td                    0.070       3.788 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.308       4.096         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
 CLMS_345_61/Y1                    td                    0.070       4.166 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.236       4.402         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N883
 CLMS_351_67/Y2                    td                    0.039       4.441 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/LUT6_inst_perm/L6
                                   net (fanout=13)       0.164       4.605         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N442
 CLMA_357_67/CR3                   td                    0.068       4.673 f       CLKROUTE_27/CR   
                                   net (fanout=2)        0.147       4.820         ntR1086          
 CLMA_357_67/COUT                  td                    0.198       5.018 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.018         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N273
 CLMA_357_73/CIN                                                           f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ_perm/CIN

 Data arrival time                                                   5.018         Logic Levels: 7  
                                                                                   Logic: 0.762ns(31.830%), Route: 1.632ns(68.170%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                     1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.274    1002.232         ntR1120          
 CLMA_357_73/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.375    1002.607                          
 clock uncertainty                                      -0.050    1002.557                          

 Setup time                                             -0.047    1002.510                          

 Data required time                                               1002.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.510                          
 Data arrival time                                                   5.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.492                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6QL5Q1_perm/I3
Path Group  : hsst_top|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.235
  Launch Clock Delay      :  2.624
  Clock Pessimism Removal :  0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.324       2.624         ntR1120          
 CLMA_357_61/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/CLK

 CLMA_357_61/Q3                    tco                   0.125       2.749 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.307       3.056         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [8]
 CLMA_357_49/Y1                    td                    0.122       3.178 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N112_6/LUT6_inst_perm/L6
                                   net (fanout=2)        0.309       3.487         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N1276
 CLMA_357_66/Y2                    td                    0.070       3.557 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_15/LUT6_inst_perm/L6
                                   net (fanout=17)       0.161       3.718         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
 CLMS_351_67/Y0                    td                    0.070       3.788 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.308       4.096         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
 CLMS_345_61/Y1                    td                    0.070       4.166 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.236       4.402         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N883
 CLMS_351_67/Y2                    td                    0.040       4.442 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/LUT6_inst_perm/L6
                                   net (fanout=13)       0.393       4.835         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N442
 CLMA_357_54/A3                                                            r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6QL5Q1_perm/I3

 Data arrival time                                                   4.835         Logic Levels: 5  
                                                                                   Logic: 0.497ns(22.479%), Route: 1.714ns(77.521%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                     1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.277    1002.235         ntR1120          
 CLMA_357_54/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                         0.375    1002.610                          
 clock uncertainty                                      -0.050    1002.560                          

 Setup time                                             -0.078    1002.482                          

 Data required time                                               1002.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.482                          
 Data arrival time                                                   4.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.647                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[9]/opit_0_AQ_perm/I3
Path Group  : hsst_top|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.233
  Launch Clock Delay      :  2.624
  Clock Pessimism Removal :  0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.324       2.624         ntR1120          
 CLMA_357_61/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/CLK

 CLMA_357_61/Q3                    tco                   0.125       2.749 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.307       3.056         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [8]
 CLMA_357_49/Y1                    td                    0.122       3.178 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N112_6/LUT6_inst_perm/L6
                                   net (fanout=2)        0.309       3.487         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N1276
 CLMA_357_66/Y2                    td                    0.070       3.557 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_15/LUT6_inst_perm/L6
                                   net (fanout=17)       0.161       3.718         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
 CLMS_351_67/Y0                    td                    0.070       3.788 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.308       4.096         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
 CLMS_345_61/Y1                    td                    0.070       4.166 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=7)        0.236       4.402         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N883
 CLMS_351_67/Y2                    td                    0.039       4.441 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/LUT6_inst_perm/L6
                                   net (fanout=13)       0.164       4.605         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N442
 CLMA_357_67/CR3                   td                    0.068       4.673 f       CLKROUTE_27/CR   
                                   net (fanout=2)        0.147       4.820         ntR1086          
 CLMA_357_67/A3                                                            f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[9]/opit_0_AQ_perm/I3

 Data arrival time                                                   4.820         Logic Levels: 6  
                                                                                   Logic: 0.564ns(25.683%), Route: 1.632ns(74.317%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                     1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.275    1002.233         ntR1120          
 CLMA_357_67/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.375    1002.608                          
 clock uncertainty                                      -0.050    1002.558                          

 Setup time                                             -0.082    1002.476                          

 Data required time                                               1002.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.476                          
 Data arrival time                                                   4.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.656                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[6]/opit_0_inv_L6Q_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[7]/opit_0_inv_L6Q_perm/I5
Path Group  : hsst_top|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.620
  Launch Clock Delay      :  2.229
  Clock Pessimism Removal :  -0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.271       2.229         ntR1120          
 CLMS_351_79/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[6]/opit_0_inv_L6Q_perm/CLK

 CLMS_351_79/Q0                    tco                   0.103       2.332 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[6]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.060       2.392         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr [6]
 CLMA_351_78/D5                                                            r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[7]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.392         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.190%), Route: 0.060ns(36.810%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.320       2.620         ntR1120          
 CLMA_351_78/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.375       2.245                          
 clock uncertainty                                       0.000       2.245                          

 Hold time                                              -0.011       2.234                          

 Data required time                                                  2.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.234                          
 Data arrival time                                                   2.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.158                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[6]/opit_0_inv_L6Q_perm/I5
Path Group  : hsst_top|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.620
  Launch Clock Delay      :  2.229
  Clock Pessimism Removal :  -0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.271       2.229         ntR1120          
 CLMS_351_79/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[4]/opit_0_inv_L6Q_perm/CLK

 CLMS_351_79/Q1                    tco                   0.103       2.332 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.059       2.391         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr [4]
 CLMS_351_79/A5                                                            r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[6]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.391         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.580%), Route: 0.059ns(36.420%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.320       2.620         ntR1120          
 CLMS_351_79/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/cntr[6]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.390       2.230                          
 clock uncertainty                                       0.000       2.230                          

 Hold time                                              -0.014       2.216                          

 Data required time                                                  2.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.216                          
 Data arrival time                                                   2.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.175                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[4]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[1]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : hsst_top|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.617
  Launch Clock Delay      :  2.226
  Clock Pessimism Removal :  -0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.268       2.226         ntR1120          
 CLMA_357_102/CLK                                                          r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[4]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_357_102/Q1                   tco                   0.103       2.329 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[4]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=8)        0.059       2.388         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1 [0]
 CLMA_357_102/A4                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[1]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   2.388         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.580%), Route: 0.059ns(36.420%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.317       2.617         ntR1120          
 CLMA_357_102/CLK                                                          r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.390       2.227                          
 clock uncertainty                                       0.000       2.227                          

 Hold time                                              -0.015       2.212                          

 Data required time                                                  2.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.212                          
 Data arrival time                                                   2.388                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.176                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.894
  Launch Clock Delay      :  3.285
  Clock Pessimism Removal :  0.197

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.183       1.183         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.115       1.298 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.683         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.233       1.916 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=4)        0.383       2.299         ntR1099          
 CLMS_243_463/CR0                  td                    0.131       2.430 r       CLKROUTE_43/CR   
                                   net (fanout=4)        0.855       3.285         ntR1098          
 CLMA_243_258/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_243_258/CR3                  tco                   0.140       3.425 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.340       3.765         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_243_252/B4                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I4

 Data arrival time                                                   3.765         Logic Levels: 0  
                                                                                   Logic: 0.140ns(29.167%), Route: 0.340ns(70.833%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.004      26.004         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.097      26.101 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.336      26.437         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.195      26.632 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.262      26.894         ntR1094          
 CLMA_243_252/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.197      27.091                          
 clock uncertainty                                      -0.050      27.041                          

 Setup time                                             -0.091      26.950                          

 Data required time                                                 26.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.950                          
 Data arrival time                                                   3.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.894
  Launch Clock Delay      :  3.285
  Clock Pessimism Removal :  0.197

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.183       1.183         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.115       1.298 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.683         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.233       1.916 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=4)        0.383       2.299         ntR1099          
 CLMS_243_463/CR0                  td                    0.131       2.430 r       CLKROUTE_43/CR   
                                   net (fanout=4)        0.855       3.285         ntR1098          
 CLMA_243_258/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK

 CLMA_243_258/CR0                  tco                   0.141       3.426 f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.246       3.672         u_CORES/u_jtag_hub/shift_data [1]
 CLMA_243_252/A2                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I2

 Data arrival time                                                   3.672         Logic Levels: 0  
                                                                                   Logic: 0.141ns(36.434%), Route: 0.246ns(63.566%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.004      26.004         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.097      26.101 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.336      26.437         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.195      26.632 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.262      26.894         ntR1094          
 CLMA_243_252/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.197      27.091                          
 clock uncertainty                                      -0.050      27.041                          

 Setup time                                             -0.127      26.914                          

 Data required time                                                 26.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.914                          
 Data arrival time                                                   3.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.129  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.894
  Launch Clock Delay      :  3.220
  Clock Pessimism Removal :  0.197

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.183       1.183         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.115       1.298 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.683         ntclkbufg_1      
 HCKB_213_488/CLKOUT               td                    0.233       1.916 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1)        0.379       2.295         ntR1101          
 CLMA_225_462/CR1                  td                    0.135       2.430 r       CLKROUTE_42/CR   
                                   net (fanout=1)        0.790       3.220         ntR1100          
 CLMA_231_265/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_231_265/CR0                  tco                   0.141       3.361 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.335       3.696         u_CORES/u_jtag_hub/data_ctrl
 CLMA_243_252/B3                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   3.696         Logic Levels: 0  
                                                                                   Logic: 0.141ns(29.622%), Route: 0.335ns(70.378%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.004      26.004         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.097      26.101 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.336      26.437         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.195      26.632 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.262      26.894         ntR1094          
 CLMA_243_252/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.197      27.091                          
 clock uncertainty                                      -0.050      27.041                          

 Setup time                                             -0.095      26.946                          

 Data required time                                                 26.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.946                          
 Data arrival time                                                   3.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[344]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[344]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.228
  Launch Clock Delay      :  1.821
  Clock Pessimism Removal :  -0.407

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.940       0.940         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.097       1.037 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.336       1.373         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.195       1.568 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.253       1.821         ntR1094          
 CLMA_261_199/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[344]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_261_199/CR1                  tco                   0.124       1.945 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[344]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.101       2.046         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [344]
 CLMA_261_199/B3                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[344]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.046         Logic Levels: 0  
                                                                                   Logic: 0.124ns(55.111%), Route: 0.101ns(44.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.183       1.183         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.115       1.298 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.395       1.693         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.233       1.926 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.302       2.228         ntR1094          
 CLMA_261_199/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[344]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.407       1.821                          
 clock uncertainty                                       0.000       1.821                          

 Hold time                                              -0.026       1.795                          

 Data required time                                                  1.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.795                          
 Data arrival time                                                   2.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[566]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[566]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.233
  Launch Clock Delay      :  1.827
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.940       0.940         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.097       1.037 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.336       1.373         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.195       1.568 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.259       1.827         ntR1094          
 CLMA_333_132/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[566]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_333_132/CR1                  tco                   0.124       1.951 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[566]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.101       2.052         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [566]
 CLMA_333_132/B3                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[566]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.052         Logic Levels: 0  
                                                                                   Logic: 0.124ns(55.111%), Route: 0.101ns(44.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.183       1.183         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.115       1.298 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.395       1.693         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.233       1.926 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.307       2.233         ntR1094          
 CLMA_333_132/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[566]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.406       1.827                          
 clock uncertainty                                       0.000       1.827                          

 Hold time                                              -0.026       1.801                          

 Data required time                                                  1.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.801                          
 Data arrival time                                                   2.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[418]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[416]/opit_0_inv_L6QL5Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.234
  Launch Clock Delay      :  1.827
  Clock Pessimism Removal :  -0.391

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.940       0.940         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.097       1.037 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.336       1.373         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.195       1.568 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.259       1.827         ntR1094          
 CLMA_303_186/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[418]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_303_186/Q1                   tco                   0.109       1.936 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[418]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.112       2.048         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [417]
 CLMA_303_192/B2                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[416]/opit_0_inv_L6QL5Q_perm/I2

 Data arrival time                                                   2.048         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.183       1.183         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.115       1.298 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.395       1.693         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.233       1.926 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.308       2.234         ntR1094          
 CLMA_303_192/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[416]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.391       1.843                          
 clock uncertainty                                       0.000       1.843                          

 Hold time                                              -0.048       1.795                          

 Data required time                                                  1.795                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.795                          
 Data arrival time                                                   2.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.643  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.683
  Launch Clock Delay      :  2.040
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.040      27.040         u_CORES/capt_o   
 CLMA_249_258/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_249_258/Q1                   tco                   0.125      27.165 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=8)        0.401      27.566         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_249_247/Y3                   td                    0.066      27.632 f       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.229      27.861         u_CORES/u_debug_core_0/_N5876
 CLMS_243_247/Y3                   td                    0.066      27.927 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N93/gateop_perm/L6
                                   net (fanout=3)        1.918      29.845         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N93
 CLMS_201_349/CR2                  td                    0.139      29.984 f       CLKROUTE_21/CR   
                                   net (fanout=3)        0.769      30.753         ntR1080          
 CLMA_231_241/B0                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/I0

 Data arrival time                                                  30.753         Logic Levels: 3  
                                                                                   Logic: 0.396ns(10.665%), Route: 3.317ns(89.335%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.940      50.940         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.097      51.037 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328      51.365         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.195      51.560 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1)        0.314      51.874         ntR1118          
 CLMA_231_463/CR3                  td                    0.057      51.931 r       CLKROUTE_41/CR   
                                   net (fanout=4)        0.752      52.683         ntR1117          
 CLMA_231_241/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.683                          
 clock uncertainty                                      -0.050      52.633                          

 Setup time                                             -0.134      52.499                          

 Data required time                                                 52.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.499                          
 Data arrival time                                                  30.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.746                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.643  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.683
  Launch Clock Delay      :  2.040
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.040      27.040         u_CORES/capt_o   
 CLMA_249_258/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_249_258/Q1                   tco                   0.125      27.165 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=8)        0.401      27.566         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_249_247/Y3                   td                    0.066      27.632 f       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.229      27.861         u_CORES/u_debug_core_0/_N5876
 CLMS_243_247/Y3                   td                    0.066      27.927 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N93/gateop_perm/L6
                                   net (fanout=3)        1.918      29.845         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N93
 CLMS_201_349/CR2                  td                    0.139      29.984 f       CLKROUTE_21/CR   
                                   net (fanout=3)        0.699      30.683         ntR1080          
 CLMA_231_241/C3                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                  30.683         Logic Levels: 3  
                                                                                   Logic: 0.396ns(10.870%), Route: 3.247ns(89.130%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.940      50.940         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.097      51.037 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328      51.365         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.195      51.560 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1)        0.314      51.874         ntR1118          
 CLMA_231_463/CR3                  td                    0.057      51.931 r       CLKROUTE_41/CR   
                                   net (fanout=4)        0.752      52.683         ntR1117          
 CLMA_231_241/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.000      52.683                          
 clock uncertainty                                      -0.050      52.633                          

 Setup time                                             -0.083      52.550                          

 Data required time                                                 52.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.550                          
 Data arrival time                                                  30.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.867                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.643  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.683
  Launch Clock Delay      :  2.040
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.040      27.040         u_CORES/capt_o   
 CLMA_249_258/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_249_258/Q1                   tco                   0.125      27.165 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=8)        0.401      27.566         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_249_247/Y3                   td                    0.066      27.632 f       u_CORES/u_debug_core_0/u_hub_data_decode/N11_1/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.229      27.861         u_CORES/u_debug_core_0/_N5876
 CLMS_243_247/Y3                   td                    0.066      27.927 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N93/gateop_perm/L6
                                   net (fanout=3)        1.918      29.845         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N93
 CLMS_201_349/CR2                  td                    0.139      29.984 f       CLKROUTE_21/CR   
                                   net (fanout=3)        0.699      30.683         ntR1080          
 CLMA_231_241/A5                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  30.683         Logic Levels: 3  
                                                                                   Logic: 0.396ns(10.870%), Route: 3.247ns(89.130%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.940      50.940         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.097      51.037 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328      51.365         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.195      51.560 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1)        0.314      51.874         ntR1118          
 CLMA_231_463/CR3                  td                    0.057      51.931 r       CLKROUTE_41/CR   
                                   net (fanout=4)        0.752      52.683         ntR1117          
 CLMA_231_241/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.683                          
 clock uncertainty                                      -0.050      52.633                          

 Setup time                                             -0.051      52.582                          

 Data required time                                                 52.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.582                          
 Data arrival time                                                  30.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.899                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.332
  Launch Clock Delay      :  1.638
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.638      26.638         u_CORES/capt_o   
 CLMA_261_253/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_261_253/Q0                   tco                   0.103      26.741 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=13)       0.298      27.039         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_231_241/D4                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  27.039         Logic Levels: 0  
                                                                                   Logic: 0.103ns(25.686%), Route: 0.298ns(74.314%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.183       1.183         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.115       1.298 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.683         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.233       1.916 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1)        0.380       2.296         ntR1118          
 CLMA_231_463/CR3                  td                    0.066       2.362 r       CLKROUTE_41/CR   
                                   net (fanout=4)        0.970       3.332         ntR1117          
 CLMA_231_241/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       3.332                          
 clock uncertainty                                       0.050       3.382                          

 Hold time                                              -0.021       3.361                          

 Data required time                                                  3.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.361                          
 Data arrival time                                                  27.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.678                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.332
  Launch Clock Delay      :  1.638
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.638      26.638         u_CORES/capt_o   
 CLMA_261_252/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_261_252/Q0                   tco                   0.109      26.747 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=18)       0.349      27.096         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_231_241/D2                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                  27.096         Logic Levels: 0  
                                                                                   Logic: 0.109ns(23.799%), Route: 0.349ns(76.201%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.183       1.183         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.115       1.298 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.683         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.233       1.916 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1)        0.380       2.296         ntR1118          
 CLMA_231_463/CR3                  td                    0.066       2.362 r       CLKROUTE_41/CR   
                                   net (fanout=4)        0.970       3.332         ntR1117          
 CLMA_231_241/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       3.332                          
 clock uncertainty                                       0.050       3.382                          

 Hold time                                              -0.054       3.328                          

 Data required time                                                  3.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.328                          
 Data arrival time                                                  27.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.768                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.332
  Launch Clock Delay      :  1.638
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.638      26.638         u_CORES/capt_o   
 CLMA_261_252/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_261_252/Q2                   tco                   0.109      26.747 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.112      26.859         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_261_246/Y2                   td                    0.047      26.906 r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1:0]_10/LUT6D_inst_perm/L6
                                   net (fanout=3)        0.295      27.201         u_CORES/u_debug_core_0/_N8019
 CLMA_231_241/D5                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.201         Logic Levels: 1  
                                                                                   Logic: 0.156ns(27.709%), Route: 0.407ns(72.291%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.183       1.183         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.115       1.298 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.683         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.233       1.916 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=1)        0.380       2.296         ntR1118          
 CLMA_231_463/CR3                  td                    0.066       2.362 r       CLKROUTE_41/CR   
                                   net (fanout=4)        0.970       3.332         ntR1117          
 CLMA_231_241/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       3.332                          
 clock uncertainty                                       0.050       3.382                          

 Hold time                                              -0.011       3.371                          

 Data required time                                                  3.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.371                          
 Data arrival time                                                  27.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.830                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.638
  Launch Clock Delay      :  2.340
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.288      76.288         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.115      76.403 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.395      76.798         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.233      77.031 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.309      77.340         ntR1094          
 CLMA_243_252/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_243_252/Q3                   tco                   0.126      77.466 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        1.646      79.112         u_CORES/conf_sel [0]
 CLMA_261_252/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.112         Logic Levels: 0  
                                                                                   Logic: 0.126ns(7.111%), Route: 1.646ns(92.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.638     126.638         u_CORES/capt_o   
 CLMA_261_252/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.638                          
 clock uncertainty                                      -0.050     126.588                          

 Setup time                                             -0.072     126.516                          

 Data required time                                                126.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.516                          
 Data arrival time                                                  79.112                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.638
  Launch Clock Delay      :  2.340
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.288      76.288         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.115      76.403 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.395      76.798         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.233      77.031 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.309      77.340         ntR1094          
 CLMA_243_252/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_243_252/Q3                   tco                   0.126      77.466 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        1.646      79.112         u_CORES/conf_sel [0]
 CLMA_261_252/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.112         Logic Levels: 0  
                                                                                   Logic: 0.126ns(7.111%), Route: 1.646ns(92.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.638     126.638         u_CORES/capt_o   
 CLMA_261_252/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.638                          
 clock uncertainty                                      -0.050     126.588                          

 Setup time                                             -0.072     126.516                          

 Data required time                                                126.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.516                          
 Data arrival time                                                  79.112                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.638
  Launch Clock Delay      :  2.340
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.288      76.288         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.115      76.403 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.395      76.798         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.233      77.031 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.309      77.340         ntR1094          
 CLMA_243_252/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_243_252/Q3                   tco                   0.126      77.466 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        1.646      79.112         u_CORES/conf_sel [0]
 CLMA_261_252/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CE

 Data arrival time                                                  79.112         Logic Levels: 0  
                                                                                   Logic: 0.126ns(7.111%), Route: 1.646ns(92.889%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.638     126.638         u_CORES/capt_o   
 CLMA_261_252/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.638                          
 clock uncertainty                                      -0.050     126.588                          

 Setup time                                             -0.072     126.516                          

 Data required time                                                126.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.516                          
 Data arrival time                                                  79.112                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.874
  Launch Clock Delay      :  1.894
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.004     126.004         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.097     126.101 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.336     126.437         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.195     126.632 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.262     126.894         ntR1094          
 CLMA_243_252/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_243_252/Q0                   tco                   0.104     126.998 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.628     127.626         u_CORES/id_o [2] 
 CLMS_243_253/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 127.626         Logic Levels: 0  
                                                                                   Logic: 0.104ns(14.208%), Route: 0.628ns(85.792%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.874     126.874         u_CORES/capt_o   
 CLMS_243_253/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.874                          
 clock uncertainty                                       0.050     126.924                          

 Hold time                                              -0.025     126.899                          

 Data required time                                                126.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.899                          
 Data arrival time                                                 127.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.727                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.874
  Launch Clock Delay      :  1.894
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.004     126.004         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.097     126.101 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.336     126.437         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.195     126.632 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.262     126.894         ntR1094          
 CLMA_243_252/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_243_252/Q1                   tco                   0.104     126.998 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.723     127.721         u_CORES/id_o [4] 
 CLMS_243_253/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 127.721         Logic Levels: 0  
                                                                                   Logic: 0.104ns(12.576%), Route: 0.723ns(87.424%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.874     126.874         u_CORES/capt_o   
 CLMS_243_253/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.874                          
 clock uncertainty                                       0.050     126.924                          

 Hold time                                               0.026     126.950                          

 Data required time                                                126.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.950                          
 Data arrival time                                                 127.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.771                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.956
  Launch Clock Delay      :  1.894
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.004     126.004         u_CORES/drck_o   
 USCM_215_582/CLKOUT               td                    0.097     126.101 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.336     126.437         ntclkbufg_1      
 HCKB_213_186/CLKOUT               td                    0.195     126.632 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=447)      0.262     126.894         ntR1094          
 CLMA_243_252/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_243_252/CR0                  tco                   0.120     127.014 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.746     127.760         u_CORES/id_o [1] 
 CLMS_243_247/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 127.760         Logic Levels: 0  
                                                                                   Logic: 0.120ns(13.857%), Route: 0.746ns(86.143%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.956     126.956         u_CORES/capt_o   
 CLMS_243_247/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.956                          
 clock uncertainty                                       0.050     127.006                          

 Hold time                                              -0.025     126.981                          

 Data required time                                                126.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.981                          
 Data arrival time                                                 127.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.779                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/RS
Path Group  : hsst_top|clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.232
  Launch Clock Delay      :  2.621
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.321       2.621         ntR1120          
 CLMS_345_67/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/CLK

 CLMS_345_67/CR0                   tco                   0.141       2.762 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/CR0
                                   net (fanout=14)       0.240       3.002         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
 CLMA_351_60/Y2                    td                    0.062       3.064 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/signal_deb_pre/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=10)       0.298       3.362         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
 CLMA_357_61/RSCO                  td                    0.056       3.418 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.418         ntR192           
 CLMA_357_67/RSCO                  td                    0.049       3.467 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=3)        0.000       3.467         ntR191           
 CLMA_357_73/RSCI                                                          r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.467         Logic Levels: 3  
                                                                                   Logic: 0.308ns(36.407%), Route: 0.538ns(63.593%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                     1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.274    1002.232         ntR1120          
 CLMA_357_73/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.342    1002.574                          
 clock uncertainty                                      -0.050    1002.524                          

 Recovery time                                          -0.116    1002.408                          

 Data required time                                               1002.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.408                          
 Data arrival time                                                   3.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.941                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt[10]/opit_0_inv_L6Q_perm/RS
Path Group  : hsst_top|clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.219
  Launch Clock Delay      :  2.622
  Clock Pessimism Removal :  0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.322       2.622         ntR1120          
 CLMS_351_67/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK

 CLMS_351_67/Q1                    tco                   0.125       2.747 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/L6Q
                                   net (fanout=32)       0.365       3.112         hsst_inst/U_IPM2L_HSSTLP_RST/o_pll_done_0
 CLMA_351_96/RSCO                  td                    0.052       3.164 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr4[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.164         ntR205           
 CLMA_351_102/RSCO                 td                    0.049       3.213 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_reg[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.213         ntR204           
 CLMA_351_108/RSCO                 td                    0.049       3.262 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=3)        0.000       3.262         ntR203           
 CLMA_351_114/RSCO                 td                    0.049       3.311 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.311         ntR202           
 CLMA_351_120/RSCO                 td                    0.049       3.360 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.360         ntR201           
 CLMA_351_126/RSCO                 td                    0.049       3.409 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[11]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=1)        0.000       3.409         ntR200           
 CLMA_351_132/RSCO                 td                    0.049       3.458 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr2[12]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=1)        0.000       3.458         ntR199           
 CLMA_351_138/RSCI                                                         r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt[10]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.458         Logic Levels: 7  
                                                                                   Logic: 0.471ns(56.340%), Route: 0.365ns(43.660%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                     1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.261    1002.219         ntR1120          
 CLMA_351_138/CLK                                                          r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_deb/rise_cnt[10]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.375    1002.594                          
 clock uncertainty                                      -0.050    1002.544                          

 Recovery time                                          -0.116    1002.428                          

 Data required time                                               1002.428                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.428                          
 Data arrival time                                                   3.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.970                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ_perm/RS
Path Group  : hsst_top|clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.233
  Launch Clock Delay      :  2.621
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.321       2.621         ntR1120          
 CLMS_345_67/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/CLK

 CLMS_345_67/CR0                   tco                   0.141       2.762 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/CR0
                                   net (fanout=14)       0.240       3.002         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
 CLMA_351_60/Y2                    td                    0.062       3.064 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/signal_deb_pre/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=10)       0.298       3.362         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
 CLMA_357_61/RSCO                  td                    0.056       3.418 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.418         ntR192           
 CLMA_357_67/RSCI                                                          r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.418         Logic Levels: 2  
                                                                                   Logic: 0.259ns(32.497%), Route: 0.538ns(67.503%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                     1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.104    1000.104         clk              
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.275    1002.233         ntR1120          
 CLMA_357_67/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.342    1002.575                          
 clock uncertainty                                      -0.050    1002.525                          

 Recovery time                                          -0.116    1002.409                          

 Data required time                                               1002.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.409                          
 Data arrival time                                                   3.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.991                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_PCS_TX_RST/opit_0_inv_L6Q_perm/RS
Path Group  : hsst_top|clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.621
  Launch Clock Delay      :  2.232
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.274       2.232         ntR1120          
 CLMS_351_67/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK

 CLMS_351_67/Q1                    tco                   0.109       2.341 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/L6Q
                                   net (fanout=32)       0.192       2.533         hsst_inst/U_IPM2L_HSSTLP_RST/o_pll_done_0
 CLMA_357_79/RS                                                            f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_PCS_TX_RST/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.533         Logic Levels: 0  
                                                                                   Logic: 0.109ns(36.213%), Route: 0.192ns(63.787%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.321       2.621         ntR1120          
 CLMA_357_79/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_PCS_TX_RST/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.342       2.279                          
 clock uncertainty                                       0.000       2.279                          

 Removal time                                           -0.038       2.241                          

 Data required time                                                  2.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.241                          
 Data arrival time                                                   2.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_LANE_PD_CLKPATH/opit_0_inv_L6Q_perm/RS
Path Group  : hsst_top|clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.621
  Launch Clock Delay      :  2.232
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.274       2.232         ntR1120          
 CLMS_351_67/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK

 CLMS_351_67/Q1                    tco                   0.109       2.341 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/L6Q
                                   net (fanout=32)       0.192       2.533         hsst_inst/U_IPM2L_HSSTLP_RST/o_pll_done_0
 CLMA_357_79/RS                                                            f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_LANE_PD_CLKPATH/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.533         Logic Levels: 0  
                                                                                   Logic: 0.109ns(36.213%), Route: 0.192ns(63.787%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.321       2.621         ntR1120          
 CLMA_357_79/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_LANE_PD_CLKPATH/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.342       2.279                          
 clock uncertainty                                       0.000       2.279                          

 Removal time                                           -0.038       2.241                          

 Data required time                                                  2.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.241                          
 Data arrival time                                                   2.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_LANE_PD_DRIVER/opit_0_inv_L6Q_perm/RS
Path Group  : hsst_top|clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.621
  Launch Clock Delay      :  2.232
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.274       2.232         ntR1120          
 CLMS_351_67/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK

 CLMS_351_67/Q1                    tco                   0.109       2.341 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/L6Q
                                   net (fanout=32)       0.192       2.533         hsst_inst/U_IPM2L_HSSTLP_RST/o_pll_done_0
 CLMA_357_79/RS                                                            f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_LANE_PD_DRIVER/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.533         Logic Levels: 0  
                                                                                   Logic: 0.109ns(36.213%), Route: 0.192ns(63.787%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.321       2.621         ntR1120          
 CLMA_357_79/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/P_TX_LANE_PD_DRIVER/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.342       2.279                          
 clock uncertainty                                       0.000       2.279                          

 Removal time                                           -0.038       2.241                          

 Data required time                                                  2.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.241                          
 Data arrival time                                                   2.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/o_txlane_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.318       2.618         ntR1120          
 CLMS_351_91/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/o_txlane_done/opit_0_inv_L5Q_perm/CLK

 CLMS_351_91/CR0                   tco                   0.141       2.759 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/o_txlane_done/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        3.353       6.112         nt_led[3]        
 IOLHR_16_1086/DO_P                td                    0.353       6.465 f       led_obuf[3]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.465         led_obuf[3]/ntO  
 IOBS_0_1086/PAD                   td                    2.022       8.487 f       led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.155       8.642         led[3]           
 E18                                                                       f       led[3] (port)    

 Data arrival time                                                   8.642         Logic Levels: 2  
                                                                                   Logic: 2.516ns(41.766%), Route: 3.508ns(58.234%)
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_clk           
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.314       2.614         ntR1120          
 CLMS_351_109/CLK                                                          r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_inv_L5Q_perm/CLK

 CLMS_351_109/CR0                  tco                   0.141       2.755 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        3.294       6.049         nt_led[2]        
 IOLHR_16_1056/DO_P                td                    0.353       6.402 f       led_obuf[2]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.402         led_obuf[2]/ntO  
 IOBS_0_1056/PAD                   td                    2.022       8.424 f       led_obuf[2]/opit_0/O
                                   net (fanout=1)        0.152       8.576         led[2]           
 C19                                                                       f       led[2] (port)    

 Data arrival time                                                   8.576         Logic Levels: 2  
                                                                                   Logic: 2.516ns(42.201%), Route: 3.446ns(57.799%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.515       0.651 f       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.651         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.087       0.738 f       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        3.378       4.116         nt_rstn          
 CLMS_345_67/RS                                                            f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/RS

 Data arrival time                                                   4.116         Logic Levels: 2  
                                                                                   Logic: 0.602ns(14.626%), Route: 3.514ns(85.374%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C22                                                     0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.136       0.136         rstn             
 IOBD_0_990/DIN                    td                    0.445       0.581 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.581         rstn_ibuf/ntD    
 IOLHR_16_990/DI_TO_CLK            td                    0.073       0.654 r       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        2.425       3.079         nt_rstn          
 CLMS_345_67/RS                                                            r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_inv_srl/RS

 Data arrival time                                                   3.079         Logic Levels: 2  
                                                                                   Logic: 0.518ns(16.824%), Route: 2.561ns(83.176%)
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.266       2.224         ntR1120          
 CLMS_351_109/CLK                                                          r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_inv_L5Q_perm/CLK

 CLMS_351_109/CR0                  tco                   0.122       2.346 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        2.341       4.687         nt_led[2]        
 IOLHR_16_1056/DO_P                td                    0.220       4.907 r       led_obuf[2]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.907         led_obuf[2]/ntO  
 IOBS_0_1056/PAD                   td                    1.933       6.840 r       led_obuf[2]/opit_0/O
                                   net (fanout=1)        0.152       6.992         led[2]           
 C19                                                                       r       led[2] (port)    

 Data arrival time                                                   6.992         Logic Levels: 2  
                                                                                   Logic: 2.275ns(47.714%), Route: 2.493ns(52.286%)
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/o_txlane_done/opit_0_inv_L5Q_perm/CLK
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 D18                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.104       0.104         clk              
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         clk_ibuf/ntD     
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_clk           
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_180/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=144)      0.269       2.227         ntR1120          
 CLMS_351_91/CLK                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/o_txlane_done/opit_0_inv_L5Q_perm/CLK

 CLMS_351_91/CR0                   tco                   0.122       2.349 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/o_txlane_done/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=2)        2.416       4.765         nt_led[3]        
 IOLHR_16_1086/DO_P                td                    0.220       4.985 r       led_obuf[3]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.985         led_obuf[3]/ntO  
 IOBS_0_1086/PAD                   td                    1.933       6.918 r       led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.155       7.073         led[3]           
 E18                                                                       r       led[3] (port)    

 Data arrival time                                                   7.073         Logic Levels: 2  
                                                                                   Logic: 2.275ns(46.946%), Route: 2.571ns(53.054%)
====================================================================================================

{hsst_top|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_357_48/CLK         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_357_48/CLK         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_357_48/CLK         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[3]/opit_0_inv_L6QL5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.430      25.000          0.570           High Pulse Width  DRM_256_246/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.430      25.000          0.570           Low Pulse Width   DRM_256_246/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.430      25.000          0.570           High Pulse Width  DRM_256_336/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/gopdrm_36k/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMA_261_252/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMA_261_252/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMA_261_252/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                      
+----------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/place_route/hsst_top_pnr.adf       
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/report_timing/hsst_top_rtp.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/report_timing/hsst_top.rtr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/report_timing/rtr.db               
+----------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,143 MB
Total CPU time to report_timing completion : 0h:0m:12s
Process Total CPU time to report_timing completion : 0h:0m:12s
Total real time to report_timing completion : 0h:0m:18s
