$date
Friday 2023/11/10  13:54:03
$end
$version PONO $end
$timescale 1 ns $end
$var reg 8 v37 io_res[7:0] $end
$var reg 1 v16 io_res_rdy $end
$var reg 8 v75 u_mult_step0_io_mult1_acco[7:0] $end
$var reg 8 v122 u_mult_step0_io_mult1_o[7:0] $end
$var reg 1 v78 u_mult_step0_io_rdy $end
$var reg 1 v105 u_mult_step_1_io_en $end
$var reg 8 v107 u_mult_step_1_io_mult1[7:0] $end
$var reg 8 v110 u_mult_step_1_io_mult1_acci[7:0] $end
$var reg 8 v111 u_mult_step_1_io_mult1_acco[7:0] $end
$var reg 8 v112 u_mult_step_1_io_mult1_o[7:0] $end
$var reg 1 v127 u_mult_step_1_io_rdy $end
$var reg 1 v20 u_mult_step_2_io_en $end
$var reg 8 v14 u_mult_step_2_io_mult1[7:0] $end
$var reg 8 v130 u_mult_step_2_io_mult1_acci[7:0] $end
$var reg 8 v94 u_mult_step_2_io_mult1_acco[7:0] $end
$var reg 1 v11 u_mult_step_2_io_rdy $end
$var reg 1 v8 u_mult_step_io_en $end
$var reg 8 v106 u_mult_step_io_mult1[7:0] $end
$var reg 8 v7 u_mult_step_io_mult1_acci[7:0] $end
$var reg 8 v6 u_mult_step_io_mult1_acco[7:0] $end
$var reg 8 v5 u_mult_step_io_mult1_o[7:0] $end
$var reg 1 v2 u_mult_step_io_rdy $end
$var wire 1 v35 clock $end
$var wire 3 v91 input152[2:0] $end
$var wire 3 v119 input157[2:0] $end
$var wire 1 v48 io_data_rdy $end
$var wire 4 v53 io_mult1[3:0] $end
$var wire 4 v52 io_mult2[3:0] $end
$var wire 1 v59 io_rstn $end
$var wire 1 v45 reset $end
$var wire 1 v73 u_mult_step0_clock $end
$var wire 1 v27 u_mult_step0_io_en $end
$var wire 8 v99 u_mult_step0_io_mult1[7:0] $end
$var wire 8 v93 u_mult_step0_io_mult1_acci[7:0] $end
$var wire 4 v77 u_mult_step0_io_mult2[3:0] $end
$var wire 4 v30 u_mult_step0_io_mult2_shift[3:0] $end
$var wire 1 v101 u_mult_step0_io_rstn $end
$var wire 1 v60 u_mult_step0_reset $end
$var wire 1 v31 u_mult_step_1_clock $end
$var wire 4 v114 u_mult_step_1_io_mult2[3:0] $end
$var wire 4 v67 u_mult_step_1_io_mult2_shift[3:0] $end
$var wire 1 v116 u_mult_step_1_io_rstn $end
$var wire 1 v82 u_mult_step_1_reset $end
$var wire 1 v62 u_mult_step_2_clock $end
$var wire 4 v13 u_mult_step_2_io_mult2[3:0] $end
$var wire 4 v12 u_mult_step_2_io_mult2_shift[3:0] $end
$var wire 1 v115 u_mult_step_2_io_rstn $end
$var wire 1 v10 u_mult_step_2_reset $end
$var wire 1 v9 u_mult_step_clock $end
$var wire 4 v4 u_mult_step_io_mult2[3:0] $end
$var wire 4 v3 u_mult_step_io_mult2_shift[3:0] $end
$var wire 1 v1 u_mult_step_io_rstn $end
$var wire 1 v0 u_mult_step_reset $end
$scope module u_mult_step $end
$var reg 1 v97 io_en $end
$var reg 8 v68 io_mult1[7:0] $end
$var reg 8 v66 io_mult1_acci[7:0] $end
$var reg 8 v56 io_mult1_acco[7:0] $end
$var reg 8 v64 io_mult1_o[7:0] $end
$var reg 1 v63 io_rdy $end
$var reg 8 v29 mult1_acc_reg[7:0] $end
$var reg 8 v69 mult1_o_reg[7:0] $end
$var reg 3 v65 mult2_shift_reg[2:0] $end
$var reg 1 v26 rdy_reg $end
$var wire 8 v92 _GEN_10[7:0] $end
$var wire 8 v55 _GEN_3[7:0] $end
$var wire 8 v51 _GEN_6[7:0] $end
$var wire 8 v87 _mult1_acc_reg_T_1[7:0] $end
$var wire 9 v19 _mult1_o_reg_T[8:0] $end
$var wire 3 v74 _mult2_shift_reg_T[2:0] $end
$var wire 1 v70 clock $end
$var wire 4 v28 io_mult2[3:0] $end
$var wire 4 v32 io_mult2_shift[3:0] $end
$var wire 1 v39 io_rstn $end
$var wire 1 v36 reset $end
$upscope $end
$scope module u_mult_step0 $end
$var reg 8 v86 io_mult1_acco[7:0] $end
$var reg 8 v57 io_mult1_o[7:0] $end
$var reg 1 v50 io_rdy $end
$var reg 8 v47 mult1_acc_reg[7:0] $end
$var reg 8 v34 mult1_o_reg[7:0] $end
$var reg 3 v23 mult2_shift_reg[2:0] $end
$var reg 1 v42 rdy_reg $end
$var wire 8 v46 _GEN_10[7:0] $end
$var wire 8 v41 _GEN_3[7:0] $end
$var wire 8 v120 _GEN_6[7:0] $end
$var wire 8 v21 _mult1_acc_reg_T_1[7:0] $end
$var wire 9 v49 _mult1_o_reg_T[8:0] $end
$var wire 3 v17 _mult2_shift_reg_T[2:0] $end
$var wire 1 v24 clock $end
$var wire 1 v104 io_en $end
$var wire 8 v18 io_mult1[7:0] $end
$var wire 8 v15 io_mult1_acci[7:0] $end
$var wire 4 v124 io_mult2[3:0] $end
$var wire 4 v22 io_mult2_shift[3:0] $end
$var wire 1 v33 io_rstn $end
$var wire 1 v72 reset $end
$upscope $end
$scope module u_mult_step_1 $end
$var reg 1 v89 io_en $end
$var reg 8 v113 io_mult1[7:0] $end
$var reg 8 v54 io_mult1_acci[7:0] $end
$var reg 8 v38 io_mult1_acco[7:0] $end
$var reg 8 v96 io_mult1_o[7:0] $end
$var reg 1 v58 io_rdy $end
$var reg 8 v61 mult1_acc_reg[7:0] $end
$var reg 8 v95 mult1_o_reg[7:0] $end
$var reg 3 v84 mult2_shift_reg[2:0] $end
$var reg 1 v25 rdy_reg $end
$var wire 8 v80 _GEN_10[7:0] $end
$var wire 8 v103 _GEN_3[7:0] $end
$var wire 8 v79 _GEN_6[7:0] $end
$var wire 8 v81 _mult1_acc_reg_T_1[7:0] $end
$var wire 9 v83 _mult1_o_reg_T[8:0] $end
$var wire 3 v85 _mult2_shift_reg_T[2:0] $end
$var wire 1 v88 clock $end
$var wire 4 v98 io_mult2[3:0] $end
$var wire 4 v100 io_mult2_shift[3:0] $end
$var wire 1 v43 io_rstn $end
$var wire 1 v102 reset $end
$upscope $end
$scope module u_mult_step_2 $end
$var reg 1 v123 io_en $end
$var reg 8 v71 io_mult1[7:0] $end
$var reg 8 v126 io_mult1_acci[7:0] $end
$var reg 8 v125 io_mult1_acco[7:0] $end
$var reg 1 v129 io_rdy $end
$var reg 8 v44 mult1_acc_reg[7:0] $end
$var reg 1 v40 rdy_reg $end
$var wire 8 v76 _mult1_acc_reg_T_1[7:0] $end
$var wire 9 v117 _mult1_o_reg_T[8:0] $end
$var wire 3 v118 _mult2_shift_reg_T[2:0] $end
$var wire 1 v121 clock $end
$var wire 4 v108 io_mult2[3:0] $end
$var wire 4 v128 io_mult2_shift[3:0] $end
$var wire 1 v131 io_rstn $end
$var wire 3 v109 mult2_shift_reg[2:0] $end
$var wire 1 v90 reset $end
$upscope $end
$enddefinitions $end
#0
b0 v0
b0 v1
b0 v2
b0000 v3
b0000 v4
b00000000 v5
b00000000 v6
b00000000 v7
b0 v8
b0 v9
b0 v10
b0 v11
b0000 v12
b0000 v13
b00000000 v14
b00000000 v15
b0 v16
b000 v17
b00000000 v18
b000000000 v19
b0 v20
b00000000 v21
b0000 v22
b000 v23
b0 v24
b0 v25
b0 v26
b0 v27
b0000 v28
b00000000 v29
b0000 v30
b0 v31
b0000 v32
b0 v33
b00000000 v34
b0 v35
b0 v36
b00000000 v37
b00000000 v38
b0 v39
b0 v40
b00000000 v41
b0 v42
b0 v43
b00000000 v44
b0 v45
b00000000 v46
b00000000 v47
b0 v48
b000000000 v49
b0 v50
b00000000 v51
b0000 v52
b0000 v53
b00000000 v54
b00000000 v55
b00000000 v56
b00000000 v57
b0 v58
b0 v59
b0 v60
b00000000 v61
b0 v62
b0 v63
b00000000 v64
b000 v65
b00000000 v66
b0000 v67
b00000000 v68
b00000000 v69
b0 v70
b00000000 v71
b0 v72
b0 v73
b000 v74
b00000000 v75
b00000000 v76
b0000 v77
b0 v78
b00000000 v79
b00000000 v80
b00000000 v81
b0 v82
b000000000 v83
b000 v84
b000 v85
b00000000 v86
b00000000 v87
b0 v88
b0 v89
b0 v90
b000 v91
b00000000 v92
b00000000 v93
b00000000 v94
b00000000 v95
b00000000 v96
b0 v97
b0000 v98
b00000000 v99
b0000 v100
b0 v101
b0 v102
b00000000 v103
b0 v104
b0 v105
b00000000 v106
b00000000 v107
b0000 v108
b000 v109
b00000000 v110
b00000000 v111
b00000000 v112
b00000000 v113
b0000 v114
b0 v115
b0 v116
b000000000 v117
b000 v118
b000 v119
b00000000 v120
b0 v121
b00000000 v122
b0 v123
b0000 v124
b00000000 v125
b00000000 v126
b0 v127
b0000 v128
b0 v129
b00000000 v130
b0 v131
#1
b1 v1
b010 v17
b00000001 v18
b00000001 v21
b1 v27
b1 v33
b1 v39
b00000010 v41
b1 v43
b00000010 v46
b1 v48
b000000010 v49
b0101 v52
b0001 v53
b1 v59
b0101 v77
b00000001 v99
b1 v101
b1 v104
b1 v115
b1 v116
b00000010 v120
b0101 v124
b1 v131
#2
b0010 v4
b00000001 v7
b1 v8
b000 v17
b00000000 v18
b000000100 v19
b00000000 v21
b0010 v22
b010 v23
b0010 v28
b0010 v30
b00000010 v34
b00000000 v41
b1 v42
b00000000 v46
b00000001 v47
b000000000 v49
b1 v50
b00000100 v51
b0000 v52
b0000 v53
b00000100 v55
b00000010 v57
b00000001 v66
b00000010 v68
b001 v74
b00000001 v75
b0000 v77
b1 v78
b00000001 v86
b00000011 v87
b00000100 v92
b1 v97
b00000000 v99
b00000010 v106
b00000000 v120
b00000010 v122
b0000 v124
#3
b1 v2
b0001 v3
b0000 v4
b00000100 v5
b00000001 v6
b00000000 v7
b000000000 v19
b0000 v22
b000 v23
b1 v26
b0000 v28
b00000001 v29
b0000 v30
b0001 v32
b00000000 v34
b00000000 v47
b00000000 v51
b00000001 v54
b00000000 v55
b00000001 v56
b00000000 v57
b1 v63
b00000100 v64
b001 v65
b00000000 v66
b00000000 v68
b00000100 v69
b000 v74
b00000000 v75
b00001000 v79
b00001000 v80
b00000101 v81
b000001000 v83
b00000000 v86
b00000000 v87
b1 v89
b00000000 v92
b0001 v98
b00001000 v103
b1 v105
b00000000 v106
b00000100 v107
b00000001 v110
b00000100 v113
b0001 v114
b00000000 v122
#4
b0000 v3
b00000000 v5
b00000000 v6
b00001000 v14
b1 v20
b1 v25
b00000000 v29
b0000 v32
b00000101 v38
b00000000 v54
b00000000 v56
b1 v58
b00000101 v61
b00000000 v64
b000 v65
b00000000 v69
b00001000 v71
b00001101 v76
b00000000 v79
b00000000 v80
b00000000 v81
b000000000 v83
b00001000 v95
b00001000 v96
b0000 v98
b00000000 v103
b00000000 v107
b00000000 v110
b00000101 v111
b00001000 v112
b00000000 v113
b0000 v114
b000010000 v117
b1 v123
b00000101 v126
b1 v127
b00000101 v130
#5
b1 v11
b00000000 v14
b1 v16
b00000101 v37
b00000000 v38
b1 v40
b00000101 v44
b00000000 v61
b00000000 v71
b00000000 v76
b00000101 v94
b00000000 v95
b00000000 v96
b00000000 v111
b00000000 v112
b000000000 v117
b00000101 v125
b00000000 v126
b1 v129
b00000000 v130
#6
