library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity aludec is
    port(
        funct      : in  STD_LOGIC_VECTOR(5 downto 0);
        aluop      : in  STD_LOGIC_VECTOR(1 downto 0);
        alucontrol : out STD_LOGIC_VECTOR(2 downto 0)
    );
end entity aludec;

architecture behave of aludec is
begin
    process(aluop, funct)
    begin
        case aluop is
            when "00" =>
                alucontrol <= "010"; -- add (lw/sw/addi)
            when "01" =>
                alucontrol <= "110"; -- sub (beq)
            when others =>
                -- R-type: decode by funct
                case funct is
                    when "100000" => alucontrol <= "010"; -- add
                    when "100010" => alucontrol <= "110"; -- sub
                    when "100100" => alucontrol <= "000"; -- and
                    when "100101" => alucontrol <= "001"; -- or
                    when "101010" => alucontrol <= "111"; -- slt
                    when others   => alucontrol <= "000"; -- default AND (safe)
                end case;
        end case;
    end process;
end architecture behave;
