/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 13:59:02 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_HVD_INTR2_2_H__
#define BCHP_HVD_INTR2_2_H__

/***************************************************************************
 *HVD_INTR2_2
 ***************************************************************************/
#define BCHP_HVD_INTR2_2_CPU_STATUS              0x00280000 /* [RO] CPU interrupt Status Register */
#define BCHP_HVD_INTR2_2_CPU_SET                 0x00280004 /* [WO] CPU interrupt Set Register */
#define BCHP_HVD_INTR2_2_CPU_CLEAR               0x00280008 /* [WO] CPU interrupt Clear Register */
#define BCHP_HVD_INTR2_2_CPU_MASK_STATUS         0x0028000c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_HVD_INTR2_2_CPU_MASK_SET            0x00280010 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_HVD_INTR2_2_CPU_MASK_CLEAR          0x00280014 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_HVD_INTR2_2_PCI_STATUS              0x00280018 /* [RO] PCI interrupt Status Register */
#define BCHP_HVD_INTR2_2_PCI_SET                 0x0028001c /* [WO] PCI interrupt Set Register */
#define BCHP_HVD_INTR2_2_PCI_CLEAR               0x00280020 /* [WO] PCI interrupt Clear Register */
#define BCHP_HVD_INTR2_2_PCI_MASK_STATUS         0x00280024 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_HVD_INTR2_2_PCI_MASK_SET            0x00280028 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_HVD_INTR2_2_PCI_MASK_CLEAR          0x0028002c /* [WO] PCI interrupt Mask Clear Register */

#endif /* #ifndef BCHP_HVD_INTR2_2_H__ */

/* End of File */
