--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -tsi
main.tsi -timegroups -s 2 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr
main.pcf -ucf xem6310.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.580ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.920ns
  Low pulse: 4.960ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: host/dcm0/CLKIN
  Logical resource: host/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.580ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.920ns
  High pulse: 4.960ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: host/dcm0/CLKIN
  Logical resource: host/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 5.920ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: host/dcm0/CLKIN
  Logical resource: host/dcm0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25977 paths analyzed, 349 endpoints analyzed, 39 failing endpoints
 39 timing errors detected. (39 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 421.069ns.
--------------------------------------------------------------------------------

Paths for end point WS2812controller/GRB_reg_7 (SLICE_X44Y62.C4), 2825 paths
--------------------------------------------------------------------------------
Slack (setup path):     -19.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_8_3 (FF)
  Destination:          WS2812controller/GRB_reg_7 (FF)
  Requirement:          0.477ns
  Data Path Delay:      8.922ns (Levels of Logic = 11)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.978ns (2.338 - 13.316)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: DAC_register_8_3 to WS2812controller/GRB_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y82.BQ      Tcko                  0.430   DAC_register_8<3>
                                                       DAC_register_8_3
    SLICE_X42Y82.B1      net (fanout=3)        0.744   DAC_register_8<3>
    SLICE_X42Y82.COUT    Topcyb                0.448   DAC_register_8<0>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_lut<5>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X42Y83.CIN     net (fanout=1)        0.003   DAC_output_8/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X42Y83.COUT    Tbyp                  0.091   DAC_thresh_8<12>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X42Y84.CIN     net (fanout=1)        0.003   DAC_output_8/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X42Y84.COUT    Tbyp                  0.091   DAC_register_8<8>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X42Y85.CIN     net (fanout=1)        0.003   DAC_output_8/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X42Y85.BMUX    Tcinb                 0.277   DAC_register_8<13>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X43Y82.D6      net (fanout=50)       0.678   DAC_output_8/n0206<17>
    SLICE_X43Y82.D       Tilo                  0.259   DAC_register_8<3>
                                                       DAC_output_8/Mmux_HPF_output81
    SLICE_X46Y83.A3      net (fanout=3)        0.849   DAC_output_8/HPF_output<1>
    SLICE_X46Y83.COUT    Topcya                0.495   DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
                                                       DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_lutdi
                                                       DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
    SLICE_X46Y84.CMUX    Tcinc                 0.296   DAC_output_8/HPF_output<13>
                                                       DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
    SLICE_X43Y84.C4      net (fanout=1)        0.612   DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
    SLICE_X43Y84.C       Tilo                  0.259   TTL_out_7_OBUF
                                                       DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<7>
    SLICE_X43Y84.D6      net (fanout=1)        0.553   DAC_output_8/DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o
    SLICE_X43Y84.D       Tilo                  0.259   TTL_out_7_OBUF
                                                       Mmux_TTL_out<7>11
    SLICE_X44Y62.B6      net (fanout=2)        1.785   TTL_out_7_OBUF
    SLICE_X44Y62.B       Tilo                  0.254   WS2812controller/GRB_reg<1>
                                                       WS2812controller/Mmux__n0136251
    SLICE_X44Y62.C4      net (fanout=1)        0.330   WS2812controller/Mmux__n013625
    SLICE_X44Y62.CLK     Tas                   0.200   WS2812controller/GRB_reg<1>
                                                       WS2812controller/Mmux__n0136252
                                                       WS2812controller/GRB_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      8.922ns (3.359ns logic, 5.563ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -19.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_8_3 (FF)
  Destination:          WS2812controller/GRB_reg_7 (FF)
  Requirement:          0.477ns
  Data Path Delay:      8.899ns (Levels of Logic = 11)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.978ns (2.338 - 13.316)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: DAC_register_8_3 to WS2812controller/GRB_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y82.BQ      Tcko                  0.430   DAC_register_8<3>
                                                       DAC_register_8_3
    SLICE_X42Y82.B1      net (fanout=3)        0.744   DAC_register_8<3>
    SLICE_X42Y82.COUT    Topcyb                0.448   DAC_register_8<0>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_lut<5>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X42Y83.CIN     net (fanout=1)        0.003   DAC_output_8/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X42Y83.COUT    Tbyp                  0.091   DAC_thresh_8<12>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X42Y84.CIN     net (fanout=1)        0.003   DAC_output_8/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X42Y84.COUT    Tbyp                  0.091   DAC_register_8<8>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X42Y85.CIN     net (fanout=1)        0.003   DAC_output_8/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X42Y85.BMUX    Tcinb                 0.277   DAC_register_8<13>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X43Y82.D6      net (fanout=50)       0.678   DAC_output_8/n0206<17>
    SLICE_X43Y82.D       Tilo                  0.259   DAC_register_8<3>
                                                       DAC_output_8/Mmux_HPF_output81
    SLICE_X46Y83.A3      net (fanout=3)        0.849   DAC_output_8/HPF_output<1>
    SLICE_X46Y83.COUT    Topcya                0.472   DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
                                                       DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_lut<0>
                                                       DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
    SLICE_X46Y84.CMUX    Tcinc                 0.296   DAC_output_8/HPF_output<13>
                                                       DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
    SLICE_X43Y84.C4      net (fanout=1)        0.612   DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
    SLICE_X43Y84.C       Tilo                  0.259   TTL_out_7_OBUF
                                                       DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<7>
    SLICE_X43Y84.D6      net (fanout=1)        0.553   DAC_output_8/DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o
    SLICE_X43Y84.D       Tilo                  0.259   TTL_out_7_OBUF
                                                       Mmux_TTL_out<7>11
    SLICE_X44Y62.B6      net (fanout=2)        1.785   TTL_out_7_OBUF
    SLICE_X44Y62.B       Tilo                  0.254   WS2812controller/GRB_reg<1>
                                                       WS2812controller/Mmux__n0136251
    SLICE_X44Y62.C4      net (fanout=1)        0.330   WS2812controller/Mmux__n013625
    SLICE_X44Y62.CLK     Tas                   0.200   WS2812controller/GRB_reg<1>
                                                       WS2812controller/Mmux__n0136252
                                                       WS2812controller/GRB_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      8.899ns (3.336ns logic, 5.563ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -19.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_8_3 (FF)
  Destination:          WS2812controller/GRB_reg_7 (FF)
  Requirement:          0.477ns
  Data Path Delay:      8.872ns (Levels of Logic = 11)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.978ns (2.338 - 13.316)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: DAC_register_8_3 to WS2812controller/GRB_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y82.BQ      Tcko                  0.430   DAC_register_8<3>
                                                       DAC_register_8_3
    SLICE_X42Y82.BX      net (fanout=3)        0.945   DAC_register_8<3>
    SLICE_X42Y82.COUT    Tbxcy                 0.197   DAC_register_8<0>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X42Y83.CIN     net (fanout=1)        0.003   DAC_output_8/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X42Y83.COUT    Tbyp                  0.091   DAC_thresh_8<12>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X42Y84.CIN     net (fanout=1)        0.003   DAC_output_8/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X42Y84.COUT    Tbyp                  0.091   DAC_register_8<8>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X42Y85.CIN     net (fanout=1)        0.003   DAC_output_8/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X42Y85.BMUX    Tcinb                 0.277   DAC_register_8<13>
                                                       DAC_output_8/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X43Y82.D6      net (fanout=50)       0.678   DAC_output_8/n0206<17>
    SLICE_X43Y82.D       Tilo                  0.259   DAC_register_8<3>
                                                       DAC_output_8/Mmux_HPF_output81
    SLICE_X46Y83.A3      net (fanout=3)        0.849   DAC_output_8/HPF_output<1>
    SLICE_X46Y83.COUT    Topcya                0.495   DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
                                                       DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_lutdi
                                                       DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
    SLICE_X46Y84.CIN     net (fanout=1)        0.003   DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
    SLICE_X46Y84.CMUX    Tcinc                 0.296   DAC_output_8/HPF_output<13>
                                                       DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
    SLICE_X43Y84.C4      net (fanout=1)        0.612   DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
    SLICE_X43Y84.C       Tilo                  0.259   TTL_out_7_OBUF
                                                       DAC_output_8/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<7>
    SLICE_X43Y84.D6      net (fanout=1)        0.553   DAC_output_8/DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o
    SLICE_X43Y84.D       Tilo                  0.259   TTL_out_7_OBUF
                                                       Mmux_TTL_out<7>11
    SLICE_X44Y62.B6      net (fanout=2)        1.785   TTL_out_7_OBUF
    SLICE_X44Y62.B       Tilo                  0.254   WS2812controller/GRB_reg<1>
                                                       WS2812controller/Mmux__n0136251
    SLICE_X44Y62.C4      net (fanout=1)        0.330   WS2812controller/Mmux__n013625
    SLICE_X44Y62.CLK     Tas                   0.200   WS2812controller/GRB_reg<1>
                                                       WS2812controller/Mmux__n0136252
                                                       WS2812controller/GRB_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      8.872ns (3.108ns logic, 5.764ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point WS2812controller/GRB_reg_1 (SLICE_X44Y62.C3), 2825 paths
--------------------------------------------------------------------------------
Slack (setup path):     -18.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_2_2 (FF)
  Destination:          WS2812controller/GRB_reg_1 (FF)
  Requirement:          0.477ns
  Data Path Delay:      7.917ns (Levels of Logic = 11)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.993ns (2.338 - 13.331)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: DAC_register_2_2 to WS2812controller/GRB_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.DQ      Tcko                  0.476   DAC_register_2<2>
                                                       DAC_register_2_2
    SLICE_X42Y57.AX      net (fanout=4)        1.012   DAC_register_2<2>
    SLICE_X42Y57.COUT    Taxcy                 0.281   DAC_register_2<0>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X42Y58.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X42Y58.COUT    Tbyp                  0.091   DAC_register_2<6>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X42Y59.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X42Y59.COUT    Tbyp                  0.091   DAC_register_2<10>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X42Y60.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X42Y60.BMUX    Tcinb                 0.277   DAC_output_2/n0206<17>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X45Y57.B6      net (fanout=36)       0.858   DAC_output_2/n0206<17>
    SLICE_X45Y57.B       Tilo                  0.259   DAC_thresh_2<7>
                                                       DAC_output_2/Mmux_HPF_output121
    SLICE_X44Y56.C4      net (fanout=3)        0.934   DAC_output_2/HPF_output<5>
    SLICE_X44Y56.COUT    Topcyc                0.351   DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_lutdi2
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
    SLICE_X44Y57.CIN     net (fanout=1)        0.003   DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
    SLICE_X44Y57.CMUX    Tcinc                 0.302   DAC_output_2/HPF_output<4>
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
    SLICE_X43Y59.C6      net (fanout=1)        0.555   DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
    SLICE_X43Y59.C       Tilo                  0.259   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_614_o
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<7>
    SLICE_X45Y60.B5      net (fanout=1)        0.470   DAC_output_2/DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o
    SLICE_X45Y60.B       Tilo                  0.259   TTL_out_1_OBUF
                                                       Mmux_TTL_out<1>11
    SLICE_X45Y60.A5      net (fanout=2)        0.239   TTL_out_1_OBUF
    SLICE_X45Y60.A       Tilo                  0.259   TTL_out_1_OBUF
                                                       WS2812controller/Mmux__n0136151
    SLICE_X44Y62.C3      net (fanout=1)        0.593   WS2812controller/Mmux__n013615
    SLICE_X44Y62.CLK     Tas                   0.339   WS2812controller/GRB_reg<1>
                                                       WS2812controller/Mmux__n0136153
                                                       WS2812controller/GRB_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.917ns (3.244ns logic, 4.673ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -18.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_2_2 (FF)
  Destination:          WS2812controller/GRB_reg_1 (FF)
  Requirement:          0.477ns
  Data Path Delay:      7.894ns (Levels of Logic = 11)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.993ns (2.338 - 13.331)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: DAC_register_2_2 to WS2812controller/GRB_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.DQ      Tcko                  0.476   DAC_register_2<2>
                                                       DAC_register_2_2
    SLICE_X42Y57.AX      net (fanout=4)        1.012   DAC_register_2<2>
    SLICE_X42Y57.COUT    Taxcy                 0.281   DAC_register_2<0>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X42Y58.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X42Y58.COUT    Tbyp                  0.091   DAC_register_2<6>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X42Y59.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X42Y59.COUT    Tbyp                  0.091   DAC_register_2<10>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X42Y60.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X42Y60.BMUX    Tcinb                 0.277   DAC_output_2/n0206<17>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X45Y57.B6      net (fanout=36)       0.858   DAC_output_2/n0206<17>
    SLICE_X45Y57.B       Tilo                  0.259   DAC_thresh_2<7>
                                                       DAC_output_2/Mmux_HPF_output121
    SLICE_X44Y56.C4      net (fanout=3)        0.934   DAC_output_2/HPF_output<5>
    SLICE_X44Y56.COUT    Topcyc                0.328   DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_lut<2>
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
    SLICE_X44Y57.CIN     net (fanout=1)        0.003   DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<3>
    SLICE_X44Y57.CMUX    Tcinc                 0.302   DAC_output_2/HPF_output<4>
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
    SLICE_X43Y59.C6      net (fanout=1)        0.555   DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
    SLICE_X43Y59.C       Tilo                  0.259   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_614_o
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<7>
    SLICE_X45Y60.B5      net (fanout=1)        0.470   DAC_output_2/DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o
    SLICE_X45Y60.B       Tilo                  0.259   TTL_out_1_OBUF
                                                       Mmux_TTL_out<1>11
    SLICE_X45Y60.A5      net (fanout=2)        0.239   TTL_out_1_OBUF
    SLICE_X45Y60.A       Tilo                  0.259   TTL_out_1_OBUF
                                                       WS2812controller/Mmux__n0136151
    SLICE_X44Y62.C3      net (fanout=1)        0.593   WS2812controller/Mmux__n013615
    SLICE_X44Y62.CLK     Tas                   0.339   WS2812controller/GRB_reg<1>
                                                       WS2812controller/Mmux__n0136153
                                                       WS2812controller/GRB_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.894ns (3.221ns logic, 4.673ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -18.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_2_2 (FF)
  Destination:          WS2812controller/GRB_reg_1 (FF)
  Requirement:          0.477ns
  Data Path Delay:      7.813ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.993ns (2.338 - 13.331)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: DAC_register_2_2 to WS2812controller/GRB_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y56.DQ      Tcko                  0.476   DAC_register_2<2>
                                                       DAC_register_2_2
    SLICE_X42Y57.AX      net (fanout=4)        1.012   DAC_register_2<2>
    SLICE_X42Y57.COUT    Taxcy                 0.281   DAC_register_2<0>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X42Y58.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X42Y58.COUT    Tbyp                  0.091   DAC_register_2<6>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X42Y59.CIN     net (fanout=1)        0.003   DAC_output_2/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X42Y59.CMUX    Tcinc                 0.289   DAC_register_2<10>
                                                       DAC_output_2/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X45Y58.D3      net (fanout=4)        1.353   DAC_output_2/n0206<14>
    SLICE_X45Y58.D       Tilo                  0.259   TTL_out_user<1>
                                                       DAC_output_2/Mmux_HPF_output41
    SLICE_X44Y57.C3      net (fanout=2)        0.568   DAC_output_2/HPF_output<12>
    SLICE_X44Y57.CMUX    Topcc                 0.505   DAC_output_2/HPF_output<4>
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_lutdi6
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
    SLICE_X43Y59.C6      net (fanout=1)        0.555   DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<6>
    SLICE_X43Y59.C       Tilo                  0.259   DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_614_o
                                                       DAC_output_2/Mcompar_DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o_cy<7>
    SLICE_X45Y60.B5      net (fanout=1)        0.470   DAC_output_2/DAC_input_offset[15]_DAC_thrsh[15]_LessThan_13_o
    SLICE_X45Y60.B       Tilo                  0.259   TTL_out_1_OBUF
                                                       Mmux_TTL_out<1>11
    SLICE_X45Y60.A5      net (fanout=2)        0.239   TTL_out_1_OBUF
    SLICE_X45Y60.A       Tilo                  0.259   TTL_out_1_OBUF
                                                       WS2812controller/Mmux__n0136151
    SLICE_X44Y62.C3      net (fanout=1)        0.593   WS2812controller/Mmux__n013615
    SLICE_X44Y62.CLK     Tas                   0.339   WS2812controller/GRB_reg<1>
                                                       WS2812controller/Mmux__n0136153
                                                       WS2812controller/GRB_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      7.813ns (3.017ns logic, 4.796ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point WS2812controller/GRB_reg_5 (SLICE_X15Y66.A5), 2821 paths
--------------------------------------------------------------------------------
Slack (setup path):     -17.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_6_3 (FF)
  Destination:          WS2812controller/GRB_reg_5 (FF)
  Requirement:          0.477ns
  Data Path Delay:      7.201ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -11.006ns (2.358 - 13.364)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: DAC_register_6_3 to WS2812controller/GRB_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y61.BQ      Tcko                  0.430   DAC_register_6<3>
                                                       DAC_register_6_3
    SLICE_X16Y61.B6      net (fanout=3)        0.822   DAC_register_6<3>
    SLICE_X16Y61.COUT    Topcyb                0.448   DAC_register_6<0>
                                                       DAC_output_6/Madd_n0206_Madd_Madd_lut<5>
                                                       DAC_output_6/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X16Y62.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X16Y62.COUT    Tbyp                  0.091   DAC_register_6<2>
                                                       DAC_output_6/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X16Y63.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X16Y63.COUT    Tbyp                  0.091   DAC_register_6<9>
                                                       DAC_output_6/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X16Y64.CIN     net (fanout=1)        0.135   DAC_output_6/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X16Y64.BMUX    Tcinb                 0.277   DAC_register_6<12>
                                                       DAC_output_6/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X17Y63.D6      net (fanout=50)       0.731   DAC_output_6/n0206<17>
    SLICE_X17Y63.D       Tilo                  0.259   DAC_thresh_6<3>
                                                       DAC_output_6/Mmux_HPF_output101
    SLICE_X12Y63.B4      net (fanout=3)        0.932   DAC_output_6/HPF_output<3>
    SLICE_X12Y63.COUT    Topcyb                0.448   DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
                                                       DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_lut<1>
                                                       DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
    SLICE_X12Y64.CIN     net (fanout=1)        0.135   DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
    SLICE_X12Y64.CMUX    Tcinc                 0.296   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
    SLICE_X13Y65.A6      net (fanout=1)        0.351   DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
    SLICE_X13Y65.A       Tilo                  0.259   DAC_output_6/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o
                                                       DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<7>
    SLICE_X15Y66.B6      net (fanout=1)        0.618   DAC_output_6/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o
    SLICE_X15Y66.B       Tilo                  0.259   WS2812controller/GRB_reg<5>
                                                       Mmux_TTL_out<5>11
    SLICE_X15Y66.A5      net (fanout=2)        0.240   TTL_out_5_OBUF
    SLICE_X15Y66.CLK     Tas                   0.373   WS2812controller/GRB_reg<5>
                                                       WS2812controller/Mmux__n0136231
                                                       WS2812controller/GRB_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.201ns (3.231ns logic, 3.970ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -17.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_6_3 (FF)
  Destination:          WS2812controller/GRB_reg_5 (FF)
  Requirement:          0.477ns
  Data Path Delay:      7.164ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -11.006ns (2.358 - 13.364)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: DAC_register_6_3 to WS2812controller/GRB_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y61.BQ      Tcko                  0.430   DAC_register_6<3>
                                                       DAC_register_6_3
    SLICE_X16Y61.B6      net (fanout=3)        0.822   DAC_register_6<3>
    SLICE_X16Y61.COUT    Topcyb                0.448   DAC_register_6<0>
                                                       DAC_output_6/Madd_n0206_Madd_Madd_lut<5>
                                                       DAC_output_6/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X16Y62.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X16Y62.COUT    Tbyp                  0.091   DAC_register_6<2>
                                                       DAC_output_6/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X16Y63.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X16Y63.COUT    Tbyp                  0.091   DAC_register_6<9>
                                                       DAC_output_6/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X16Y64.CIN     net (fanout=1)        0.135   DAC_output_6/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X16Y64.BMUX    Tcinb                 0.277   DAC_register_6<12>
                                                       DAC_output_6/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X17Y63.D6      net (fanout=50)       0.731   DAC_output_6/n0206<17>
    SLICE_X17Y63.D       Tilo                  0.259   DAC_thresh_6<3>
                                                       DAC_output_6/Mmux_HPF_output101
    SLICE_X12Y63.B4      net (fanout=3)        0.932   DAC_output_6/HPF_output<3>
    SLICE_X12Y63.COUT    Topcyb                0.411   DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
                                                       DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_lutdi1
                                                       DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
    SLICE_X12Y64.CIN     net (fanout=1)        0.135   DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<3>
    SLICE_X12Y64.CMUX    Tcinc                 0.296   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
    SLICE_X13Y65.A6      net (fanout=1)        0.351   DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
    SLICE_X13Y65.A       Tilo                  0.259   DAC_output_6/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o
                                                       DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<7>
    SLICE_X15Y66.B6      net (fanout=1)        0.618   DAC_output_6/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o
    SLICE_X15Y66.B       Tilo                  0.259   WS2812controller/GRB_reg<5>
                                                       Mmux_TTL_out<5>11
    SLICE_X15Y66.A5      net (fanout=2)        0.240   TTL_out_5_OBUF
    SLICE_X15Y66.CLK     Tas                   0.373   WS2812controller/GRB_reg<5>
                                                       WS2812controller/Mmux__n0136231
                                                       WS2812controller/GRB_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.164ns (3.194ns logic, 3.970ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -17.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_6_3 (FF)
  Destination:          WS2812controller/GRB_reg_5 (FF)
  Requirement:          0.477ns
  Data Path Delay:      7.112ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -11.006ns (2.358 - 13.364)
  Source Clock:         dataclk rising at 59.523ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 60.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: DAC_register_6_3 to WS2812controller/GRB_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y61.BQ      Tcko                  0.430   DAC_register_6<3>
                                                       DAC_register_6_3
    SLICE_X16Y61.B6      net (fanout=3)        0.822   DAC_register_6<3>
    SLICE_X16Y61.COUT    Topcyb                0.448   DAC_register_6<0>
                                                       DAC_output_6/Madd_n0206_Madd_Madd_lut<5>
                                                       DAC_output_6/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X16Y62.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X16Y62.COUT    Tbyp                  0.091   DAC_register_6<2>
                                                       DAC_output_6/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X16Y63.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X16Y63.COUT    Tbyp                  0.091   DAC_register_6<9>
                                                       DAC_output_6/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X16Y64.CIN     net (fanout=1)        0.135   DAC_output_6/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X16Y64.BMUX    Tcinb                 0.277   DAC_register_6<12>
                                                       DAC_output_6/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X17Y64.A6      net (fanout=50)       1.016   DAC_output_6/n0206<17>
    SLICE_X17Y64.A       Tilo                  0.259   DAC_output_6/Mmux_HPF_output41
                                                       DAC_output_6/Mmux_HPF_output151
    SLICE_X12Y64.A2      net (fanout=3)        0.780   DAC_output_6/HPF_output<8>
    SLICE_X12Y64.CMUX    Topac                 0.657   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_lutdi4
                                                       DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
    SLICE_X13Y65.A6      net (fanout=1)        0.351   DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<6>
    SLICE_X13Y65.A       Tilo                  0.259   DAC_output_6/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o
                                                       DAC_output_6/Mcompar_DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o_cy<7>
    SLICE_X15Y66.B6      net (fanout=1)        0.618   DAC_output_6/DAC_thrsh[15]_DAC_input_offset[15]_LessThan_12_o
    SLICE_X15Y66.B       Tilo                  0.259   WS2812controller/GRB_reg<5>
                                                       Mmux_TTL_out<5>11
    SLICE_X15Y66.A5      net (fanout=2)        0.240   TTL_out_5_OBUF
    SLICE_X15Y66.CLK     Tas                   0.373   WS2812controller/GRB_reg<5>
                                                       WS2812controller/Mmux__n0136231
                                                       WS2812controller/GRB_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.112ns (3.144ns logic, 3.968ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point WS2812controller/led_bit (SLICE_X34Y64.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WS2812controller/led_bit (FF)
  Destination:          WS2812controller/led_bit (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 10.000ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WS2812controller/led_bit to WS2812controller/led_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y64.AQ      Tcko                  0.234   WS2812controller/led_bit
                                                       WS2812controller/led_bit
    SLICE_X34Y64.A6      net (fanout=2)        0.027   WS2812controller/led_bit
    SLICE_X34Y64.CLK     Tah         (-Th)    -0.197   WS2812controller/led_bit
                                                       WS2812controller/led_bit_rstpot
                                                       WS2812controller/led_bit
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.431ns logic, 0.027ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point WS2812controller/GRB_state_0 (SLICE_X37Y66.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WS2812controller/GRB_state_0 (FF)
  Destination:          WS2812controller/GRB_state_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 10.000ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WS2812controller/GRB_state_0 to WS2812controller/GRB_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y66.AQ      Tcko                  0.198   WS2812controller/GRB_state<3>
                                                       WS2812controller/GRB_state_0
    SLICE_X37Y66.A6      net (fanout=10)       0.047   WS2812controller/GRB_state<0>
    SLICE_X37Y66.CLK     Tah         (-Th)    -0.215   WS2812controller/GRB_state<3>
                                                       WS2812controller/Mcount_GRB_state_xor<0>11_INV_0
                                                       WS2812controller/GRB_state_0
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.413ns logic, 0.047ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------

Paths for end point WS2812controller/bit_state_15 (SLICE_X36Y73.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WS2812controller/bit_state_15 (FF)
  Destination:          WS2812controller/bit_state_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 10.000ns
  Destination Clock:    SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WS2812controller/bit_state_15 to WS2812controller/bit_state_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y73.DQ      Tcko                  0.200   WS2812controller/bit_state<15>
                                                       WS2812controller/bit_state_15
    SLICE_X36Y73.D6      net (fanout=3)        0.033   WS2812controller/bit_state<15>
    SLICE_X36Y73.CLK     Tah         (-Th)    -0.237   WS2812controller/bit_state<15>
                                                       WS2812controller/bit_state<15>_rt
                                                       WS2812controller/Mcount_bit_state_xor<15>
                                                       WS2812controller/bit_state_15
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.437ns logic, 0.033ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_host_dcm0_clk0 = PERIOD TIMEGRP "host_dcm0_clk0" 
TS_okHostClk PHASE -0.93         ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49362 paths analyzed, 7922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.554ns.
--------------------------------------------------------------------------------

Paths for end point wi03/ep_datahold_10 (SLICE_X23Y72.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_4 (FF)
  Destination:          wi03/ep_datahold_10 (FF)
  Requirement:          9.920ns
  Data Path Delay:      9.399ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.720 - 0.740)
  Source Clock:         okHE<40> rising at -0.930ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_4 to wi03/ep_datahold_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y26.CQ      Tcko                  0.430   okHE<36>
                                                       host/core0/core0/ti_addr_4
    SLICE_X19Y58.A3      net (fanout=53)       6.148   okHE<36>
    SLICE_X19Y58.A       Tilo                  0.259   wi03/ti_write_ti_addr[7]_AND_1_o3
                                                       wi03/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X19Y59.A6      net (fanout=1)        0.327   wi03/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X19Y59.A       Tilo                  0.259   ep1awirein<3>
                                                       wi03/ti_write_ti_addr[7]_AND_1_o4
    SLICE_X23Y72.CE      net (fanout=4)        1.568   wi03/ti_write_ti_addr[7]_AND_1_o
    SLICE_X23Y72.CLK     Tceck                 0.408   wi03/ep_datahold<11>
                                                       wi03/ep_datahold_10
    -------------------------------------------------  ---------------------------
    Total                                      9.399ns (1.356ns logic, 8.043ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_write (FF)
  Destination:          wi03/ep_datahold_10 (FF)
  Requirement:          9.920ns
  Data Path Delay:      8.832ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.720 - 0.742)
  Source Clock:         okHE<40> rising at -0.930ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_write to wi03/ep_datahold_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.CQ      Tcko                  0.430   okHE<43>
                                                       host/core0/core0/ti_write
    SLICE_X19Y59.B3      net (fanout=40)       5.678   okHE<43>
    SLICE_X19Y59.B       Tilo                  0.259   ep1awirein<3>
                                                       wi03/ti_write_ti_addr[7]_AND_1_o1
    SLICE_X19Y59.A5      net (fanout=1)        0.230   wi03/ti_write_ti_addr[7]_AND_1_o1
    SLICE_X19Y59.A       Tilo                  0.259   ep1awirein<3>
                                                       wi03/ti_write_ti_addr[7]_AND_1_o4
    SLICE_X23Y72.CE      net (fanout=4)        1.568   wi03/ti_write_ti_addr[7]_AND_1_o
    SLICE_X23Y72.CLK     Tceck                 0.408   wi03/ep_datahold<11>
                                                       wi03/ep_datahold_10
    -------------------------------------------------  ---------------------------
    Total                                      8.832ns (1.356ns logic, 7.476ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_7 (FF)
  Destination:          wi03/ep_datahold_10 (FF)
  Requirement:          9.920ns
  Data Path Delay:      7.971ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.720 - 0.737)
  Source Clock:         okHE<40> rising at -0.930ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_7 to wi03/ep_datahold_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y22.BQ      Tcko                  0.430   okHE<39>
                                                       host/core0/core0/ti_addr_7
    SLICE_X19Y59.A2      net (fanout=53)       5.306   okHE<39>
    SLICE_X19Y59.A       Tilo                  0.259   ep1awirein<3>
                                                       wi03/ti_write_ti_addr[7]_AND_1_o4
    SLICE_X23Y72.CE      net (fanout=4)        1.568   wi03/ti_write_ti_addr[7]_AND_1_o
    SLICE_X23Y72.CLK     Tceck                 0.408   wi03/ep_datahold<11>
                                                       wi03/ep_datahold_10
    -------------------------------------------------  ---------------------------
    Total                                      7.971ns (1.097ns logic, 6.874ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point wi03/ep_datahold_9 (SLICE_X23Y72.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_4 (FF)
  Destination:          wi03/ep_datahold_9 (FF)
  Requirement:          9.920ns
  Data Path Delay:      9.381ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.720 - 0.740)
  Source Clock:         okHE<40> rising at -0.930ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_4 to wi03/ep_datahold_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y26.CQ      Tcko                  0.430   okHE<36>
                                                       host/core0/core0/ti_addr_4
    SLICE_X19Y58.A3      net (fanout=53)       6.148   okHE<36>
    SLICE_X19Y58.A       Tilo                  0.259   wi03/ti_write_ti_addr[7]_AND_1_o3
                                                       wi03/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X19Y59.A6      net (fanout=1)        0.327   wi03/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X19Y59.A       Tilo                  0.259   ep1awirein<3>
                                                       wi03/ti_write_ti_addr[7]_AND_1_o4
    SLICE_X23Y72.CE      net (fanout=4)        1.568   wi03/ti_write_ti_addr[7]_AND_1_o
    SLICE_X23Y72.CLK     Tceck                 0.390   wi03/ep_datahold<11>
                                                       wi03/ep_datahold_9
    -------------------------------------------------  ---------------------------
    Total                                      9.381ns (1.338ns logic, 8.043ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_write (FF)
  Destination:          wi03/ep_datahold_9 (FF)
  Requirement:          9.920ns
  Data Path Delay:      8.814ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.720 - 0.742)
  Source Clock:         okHE<40> rising at -0.930ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_write to wi03/ep_datahold_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.CQ      Tcko                  0.430   okHE<43>
                                                       host/core0/core0/ti_write
    SLICE_X19Y59.B3      net (fanout=40)       5.678   okHE<43>
    SLICE_X19Y59.B       Tilo                  0.259   ep1awirein<3>
                                                       wi03/ti_write_ti_addr[7]_AND_1_o1
    SLICE_X19Y59.A5      net (fanout=1)        0.230   wi03/ti_write_ti_addr[7]_AND_1_o1
    SLICE_X19Y59.A       Tilo                  0.259   ep1awirein<3>
                                                       wi03/ti_write_ti_addr[7]_AND_1_o4
    SLICE_X23Y72.CE      net (fanout=4)        1.568   wi03/ti_write_ti_addr[7]_AND_1_o
    SLICE_X23Y72.CLK     Tceck                 0.390   wi03/ep_datahold<11>
                                                       wi03/ep_datahold_9
    -------------------------------------------------  ---------------------------
    Total                                      8.814ns (1.338ns logic, 7.476ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_7 (FF)
  Destination:          wi03/ep_datahold_9 (FF)
  Requirement:          9.920ns
  Data Path Delay:      7.953ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.720 - 0.737)
  Source Clock:         okHE<40> rising at -0.930ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_7 to wi03/ep_datahold_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y22.BQ      Tcko                  0.430   okHE<39>
                                                       host/core0/core0/ti_addr_7
    SLICE_X19Y59.A2      net (fanout=53)       5.306   okHE<39>
    SLICE_X19Y59.A       Tilo                  0.259   ep1awirein<3>
                                                       wi03/ti_write_ti_addr[7]_AND_1_o4
    SLICE_X23Y72.CE      net (fanout=4)        1.568   wi03/ti_write_ti_addr[7]_AND_1_o
    SLICE_X23Y72.CLK     Tceck                 0.390   wi03/ep_datahold<11>
                                                       wi03/ep_datahold_9
    -------------------------------------------------  ---------------------------
    Total                                      7.953ns (1.079ns logic, 6.874ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point wi03/ep_datahold_11 (SLICE_X23Y72.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_4 (FF)
  Destination:          wi03/ep_datahold_11 (FF)
  Requirement:          9.920ns
  Data Path Delay:      9.373ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.720 - 0.740)
  Source Clock:         okHE<40> rising at -0.930ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_4 to wi03/ep_datahold_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y26.CQ      Tcko                  0.430   okHE<36>
                                                       host/core0/core0/ti_addr_4
    SLICE_X19Y58.A3      net (fanout=53)       6.148   okHE<36>
    SLICE_X19Y58.A       Tilo                  0.259   wi03/ti_write_ti_addr[7]_AND_1_o3
                                                       wi03/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X19Y59.A6      net (fanout=1)        0.327   wi03/ti_write_ti_addr[7]_AND_1_o3
    SLICE_X19Y59.A       Tilo                  0.259   ep1awirein<3>
                                                       wi03/ti_write_ti_addr[7]_AND_1_o4
    SLICE_X23Y72.CE      net (fanout=4)        1.568   wi03/ti_write_ti_addr[7]_AND_1_o
    SLICE_X23Y72.CLK     Tceck                 0.382   wi03/ep_datahold<11>
                                                       wi03/ep_datahold_11
    -------------------------------------------------  ---------------------------
    Total                                      9.373ns (1.330ns logic, 8.043ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_write (FF)
  Destination:          wi03/ep_datahold_11 (FF)
  Requirement:          9.920ns
  Data Path Delay:      8.806ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.720 - 0.742)
  Source Clock:         okHE<40> rising at -0.930ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_write to wi03/ep_datahold_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.CQ      Tcko                  0.430   okHE<43>
                                                       host/core0/core0/ti_write
    SLICE_X19Y59.B3      net (fanout=40)       5.678   okHE<43>
    SLICE_X19Y59.B       Tilo                  0.259   ep1awirein<3>
                                                       wi03/ti_write_ti_addr[7]_AND_1_o1
    SLICE_X19Y59.A5      net (fanout=1)        0.230   wi03/ti_write_ti_addr[7]_AND_1_o1
    SLICE_X19Y59.A       Tilo                  0.259   ep1awirein<3>
                                                       wi03/ti_write_ti_addr[7]_AND_1_o4
    SLICE_X23Y72.CE      net (fanout=4)        1.568   wi03/ti_write_ti_addr[7]_AND_1_o
    SLICE_X23Y72.CLK     Tceck                 0.382   wi03/ep_datahold<11>
                                                       wi03/ep_datahold_11
    -------------------------------------------------  ---------------------------
    Total                                      8.806ns (1.330ns logic, 7.476ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_7 (FF)
  Destination:          wi03/ep_datahold_11 (FF)
  Requirement:          9.920ns
  Data Path Delay:      7.945ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.720 - 0.737)
  Source Clock:         okHE<40> rising at -0.930ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_7 to wi03/ep_datahold_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y22.BQ      Tcko                  0.430   okHE<39>
                                                       host/core0/core0/ti_addr_7
    SLICE_X19Y59.A2      net (fanout=53)       5.306   okHE<39>
    SLICE_X19Y59.A       Tilo                  0.259   ep1awirein<3>
                                                       wi03/ti_write_ti_addr[7]_AND_1_o4
    SLICE_X23Y72.CE      net (fanout=4)        1.568   wi03/ti_write_ti_addr[7]_AND_1_o
    SLICE_X23Y72.CLK     Tceck                 0.382   wi03/ep_datahold<11>
                                                       wi03/ep_datahold_11
    -------------------------------------------------  ---------------------------
    Total                                      7.945ns (1.071ns logic, 6.874ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_host_dcm0_clk0 = PERIOD TIMEGRP "host_dcm0_clk0" TS_okHostClk PHASE -0.93
        ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pc0/stack_ram_high_RAMA (SLICE_X10Y2.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop (FF)
  Destination:          host/core0/core0/a0/pc0/stack_ram_high_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         okHE<40> rising at 8.990ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop to host/core0/core0/a0/pc0/stack_ram_high_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y2.BQ        Tcko                  0.200   host/core0/core0/a0/pc0/KCPSM6_STACK0
                                                       host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop
    SLICE_X10Y2.D2       net (fanout=9)        0.400   host/core0/core0/a0/pc0/stack_pointer<1>
    SLICE_X10Y2.CLK      Tah         (-Th)     0.295   host/core0/core0/a0/pc0/KCPSM6_STACK_RAM1
                                                       host/core0/core0/a0/pc0/stack_ram_high_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (-0.095ns logic, 0.400ns route)
                                                       (-31.1% logic, 131.1% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pc0/stack_ram_high_RAMA_D1 (SLICE_X10Y2.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop (FF)
  Destination:          host/core0/core0/a0/pc0/stack_ram_high_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         okHE<40> rising at 8.990ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop to host/core0/core0/a0/pc0/stack_ram_high_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y2.BQ        Tcko                  0.200   host/core0/core0/a0/pc0/KCPSM6_STACK0
                                                       host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop
    SLICE_X10Y2.D2       net (fanout=9)        0.400   host/core0/core0/a0/pc0/stack_pointer<1>
    SLICE_X10Y2.CLK      Tah         (-Th)     0.295   host/core0/core0/a0/pc0/KCPSM6_STACK_RAM1
                                                       host/core0/core0/a0/pc0/stack_ram_high_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (-0.095ns logic, 0.400ns route)
                                                       (-31.1% logic, 131.1% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pc0/stack_ram_high_RAMB (SLICE_X10Y2.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop (FF)
  Destination:          host/core0/core0/a0/pc0/stack_ram_high_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         okHE<40> rising at 8.990ns
  Destination Clock:    okHE<40> rising at 8.990ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop to host/core0/core0/a0/pc0/stack_ram_high_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y2.BQ        Tcko                  0.200   host/core0/core0/a0/pc0/KCPSM6_STACK0
                                                       host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop
    SLICE_X10Y2.D2       net (fanout=9)        0.400   host/core0/core0/a0/pc0/stack_pointer<1>
    SLICE_X10Y2.CLK      Tah         (-Th)     0.295   host/core0/core0/a0/pc0/KCPSM6_STACK_RAM1
                                                       host/core0/core0/a0/pc0/stack_ram_high_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (-0.095ns logic, 0.400ns route)
                                                       (-31.1% logic, 131.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_host_dcm0_clk0 = PERIOD TIMEGRP "host_dcm0_clk0" TS_okHostClk PHASE -0.93
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.930ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: okHE<40>
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X3Y18.CLKA
  Clock network: okHE<40>
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X3Y38.CLKA
  Clock network: okHE<40>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD       
  TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         
TS_okSysClk / 0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_okSysClk / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.401ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL/CLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X10Y81.CLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" 
TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" TS_okSysClk /
        6.25 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" 
TS_okSysClk /         6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" TS_okSysClk /
        6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" 
TS_okSysClk /         1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y32.CLKB
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y34.CLKB
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD 
TIMEGRP         "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 
HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y18.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y38.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X0Y30.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD     
    TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"         
TS_SYS_CLK3 / 0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13575 paths analyzed, 1314 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.354ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (SLICE_X24Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.986ns (Levels of Logic = 1)
  Clock Path Skew:      -0.428ns (2.005 - 2.433)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y80.BQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_2
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X8Y81.A2       net (fanout=1)        0.683   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X8Y81.A        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X24Y99.SR      net (fanout=56)       3.359   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X24Y99.CLK     Trck                  0.233   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      4.986ns (0.944ns logic, 4.042ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (FF)
  Requirement:          12.800ns
  Data Path Delay:      4.456ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.598 - 0.645)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y81.AQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X8Y81.A6       net (fanout=3)        0.153   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X8Y81.A        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X24Y99.SR      net (fanout=56)       3.359   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X24Y99.CLK     Trck                  0.233   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13
    -------------------------------------------------  ---------------------------
    Total                                      4.456ns (0.944ns logic, 3.512ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (SLICE_X24Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.975ns (Levels of Logic = 1)
  Clock Path Skew:      -0.428ns (2.005 - 2.433)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y80.BQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_2
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X8Y81.A2       net (fanout=1)        0.683   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X8Y81.A        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X24Y99.SR      net (fanout=56)       3.359   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X24Y99.CLK     Trck                  0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    -------------------------------------------------  ---------------------------
    Total                                      4.975ns (0.933ns logic, 4.042ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (FF)
  Requirement:          12.800ns
  Data Path Delay:      4.445ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.598 - 0.645)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y81.AQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X8Y81.A6       net (fanout=3)        0.153   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X8Y81.A        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X24Y99.SR      net (fanout=56)       3.359   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X24Y99.CLK     Trck                  0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12
    -------------------------------------------------  ---------------------------
    Total                                      4.445ns (0.933ns logic, 3.512ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (SLICE_X24Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.952ns (Levels of Logic = 1)
  Clock Path Skew:      -0.428ns (2.005 - 2.433)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y80.BQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_2
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X8Y81.A2       net (fanout=1)        0.683   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X8Y81.A        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X24Y99.SR      net (fanout=56)       3.359   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X24Y99.CLK     Trck                  0.199   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      4.952ns (0.910ns logic, 4.042ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (FF)
  Requirement:          12.800ns
  Data Path Delay:      4.422ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.598 - 0.645)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y81.AQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X8Y81.A6       net (fanout=3)        0.153   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X8Y81.A        Tilo                  0.235   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X24Y99.SR      net (fanout=56)       3.359   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X24Y99.CLK     Trck                  0.199   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14
    -------------------------------------------------  ---------------------------
    Total                                      4.422ns (0.910ns logic, 3.512ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE (SLICE_X8Y81.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y81.BQ       Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
    SLICE_X8Y81.B5       net (fanout=1)        0.071   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1
    SLICE_X8Y81.CLK      Tah         (-Th)    -0.121   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_rstpot
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.321ns logic, 0.071ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0 (SLICE_X13Y90.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.AQ      Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0
    SLICE_X13Y90.AX      net (fanout=2)        0.152   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR<0>
    SLICE_X13Y90.CLK     Tckdi       (-Th)    -0.059   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.259ns logic, 0.152ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3 (SLICE_X13Y90.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.CQ      Tcko                  0.200   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3
    SLICE_X13Y90.CX      net (fanout=2)        0.153   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR<3>
    SLICE_X13Y90.CLK     Tckdi       (-Th)    -0.059   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg<7>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.259ns logic, 0.153ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.401ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL/CLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X10Y81.CLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0" 
TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0" TS_SYS_CLK3 /
        6.25 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0" 
TS_SYS_CLK3 /         6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0" TS_SYS_CLK3 /
        6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 
= PERIOD TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0" TS_SYS_CLK3         
/ 1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3913 paths analyzed, 1869 endpoints analyzed, 12 failing endpoints
 12 timing errors detected. (12 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 3373.440ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10 (SLICE_X11Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -10.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.266ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -8.877ns (4.482 - 13.359)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10 to SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.CQ       Tcko                  0.476   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10
    SLICE_X11Y59.BX      net (fanout=1)        0.676   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<10>
    SLICE_X11Y59.CLK     Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.590ns logic, 0.676ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7 (SLICE_X9Y59.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -10.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.238ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -8.877ns (4.482 - 13.359)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 to SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.AQ       Tcko                  0.476   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7
    SLICE_X9Y59.CX       net (fanout=1)        0.648   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<7>
    SLICE_X9Y59.CLK      Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<8>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.590ns logic, 0.648ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1 (SLICE_X8Y58.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -10.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.120ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -8.877ns (4.479 - 13.356)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y58.AQ       Tcko                  0.430   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<6>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X8Y58.AX       net (fanout=1)        0.576   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<1>
    SLICE_X8Y58.CLK      Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<4>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.120ns (0.544ns logic, 0.576ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0" TS_SYS_CLK3
        / 1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0WRDATA30), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_30 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.068 - 0.065)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_30 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.CQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data<31>
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_30
    MCB_X0Y1.P0WRDATA30  net (fanout=2)        0.132   SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data<30>
    MCB_X0Y1.P0WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.243ns logic, 0.132ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0WRDATA31), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_31 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.068 - 0.065)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_31 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.DQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data<31>
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_31
    MCB_X0Y1.P0WRDATA31  net (fanout=2)        0.132   SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data<31>
    MCB_X0Y1.P0WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.243ns logic, 0.132ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2 (SLICE_X4Y20.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 to SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.CQ       Tcko                  0.200   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    SLICE_X4Y20.C5       net (fanout=1)        0.061   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<2>
    SLICE_X4Y20.CLK      Tah         (-Th)    -0.121   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<2>_rt
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0" TS_SYS_CLK3
        / 1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y32.CLKB
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y34.CLKB
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD 
TIMEGRP         "variable_freq_clk_generator_inst_clkout_i_0" TS_SYS_CLK3 / 
0.84 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10805667 paths analyzed, 6602 endpoints analyzed, 173 failing endpoints
 173 timing errors detected. (173 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.914ns.
--------------------------------------------------------------------------------

Paths for end point DAC_output_3/DAC_DIN (SLICE_X39Y73.A5), 1089819 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_3_8 (FF)
  Destination:          DAC_output_3/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      16.825ns (Levels of Logic = 17)
  Clock Path Skew:      -0.054ns (0.609 - 0.663)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_3_8 to DAC_output_3/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y70.DQ      Tcko                  0.525   DAC_register_3<8>
                                                       DAC_register_3_8
    SLICE_X26Y69.CX      net (fanout=5)        1.060   DAC_register_3<8>
    SLICE_X26Y69.COUT    Tcxcy                 0.117   DAC_register_3<6>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X26Y70.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X26Y70.COUT    Tbyp                  0.093   DAC_register_3<8>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X26Y71.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X26Y71.BMUX    Tcinb                 0.310   DAC_register_3<14>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X26Y71.D2      net (fanout=50)       0.881   DAC_output_3/n0206<17>
    SLICE_X26Y71.D       Tilo                  0.254   DAC_register_3<14>
                                                       DAC_output_3/Mmux_HPF_output161
    SLICE_X24Y71.BX      net (fanout=3)        0.981   DAC_output_3/HPF_output<9>
    SLICE_X24Y71.COUT    Tbxcy                 0.197   DAC_output_3/Msub_subtract_result_cy<11>
                                                       DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X24Y72.CIN     net (fanout=1)        0.082   DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X24Y72.DMUX    Tcind                 0.289   DAC_output_3/subtract_result<15>
                                                       DAC_output_3/Msub_subtract_result_xor<15>
    SLICE_X30Y74.D3      net (fanout=30)       1.682   DAC_output_3/subtract_result<15>
    SLICE_X30Y74.D       Tilo                  0.254   DAC_output_3/DAC_input_suppressed<13>
                                                       DAC_output_3/Mmux_DAC_input_suppressed51
    SLICE_X31Y72.D6      net (fanout=6)        0.371   DAC_output_3/DAC_input_suppressed<13>
    SLICE_X31Y72.D       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111
    SLICE_X31Y72.C6      net (fanout=22)       0.198   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X31Y72.C       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712
    SLICE_X30Y73.A1      net (fanout=24)       0.801   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X30Y73.A       Tilo                  0.254   DAC_output_3/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73
    SLICE_X32Y71.A6      net (fanout=9)        0.663   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o
    SLICE_X32Y71.A       Tilo                  0.235   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_637_o
                                                       DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_688_o161
    SLICE_X32Y71.C1      net (fanout=1)        0.538   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_682_o
    SLICE_X32Y71.CMUX    Tilo                  0.403   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_637_o
                                                       DAC_output_3/Mmux_DAC_input_scaled<13>_3
                                                       DAC_output_3/Mmux_DAC_input_scaled<13>_2_f7
    SLICE_X46Y70.A1      net (fanout=1)        1.734   DAC_output_3/DAC_input_scaled<13>
    SLICE_X46Y70.A       Tilo                  0.235   DAC_output_3/main_state[31]_GND_128_o_Select_51_o12
                                                       DAC_output_3/SF1312
    SLICE_X46Y70.C1      net (fanout=1)        0.538   DAC_output_3/SF1312
    SLICE_X46Y70.CMUX    Tilo                  0.298   DAC_output_3/main_state[31]_GND_128_o_Select_51_o12
                                                       DAC_output_3/SF1313
    SLICE_X39Y73.D2      net (fanout=2)        1.644   DAC_output_3/SF131
    SLICE_X39Y73.D       Tilo                  0.259   DAC_output_3/DAC_DIN
                                                       DAC_output_3/main_state[31]_GND_128_o_Select_51_o11
    SLICE_X39Y73.B2      net (fanout=1)        0.543   DAC_output_3/main_state[31]_GND_128_o_Select_51_o11
    SLICE_X39Y73.B       Tilo                  0.259   DAC_output_3/DAC_DIN
                                                       DAC_output_3/main_state[31]_GND_128_o_Select_51_o13
    SLICE_X39Y73.A5      net (fanout=1)        0.230   DAC_output_3/main_state[31]_GND_128_o_Select_51_o13
    SLICE_X39Y73.CLK     Tas                   0.373   DAC_output_3/DAC_DIN
                                                       DAC_output_3/main_state[31]_GND_128_o_Select_51_o17
                                                       DAC_output_3/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     16.825ns (4.873ns logic, 11.952ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_3_14 (FF)
  Destination:          DAC_output_3/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      16.775ns (Levels of Logic = 15)
  Clock Path Skew:      -0.052ns (0.609 - 0.661)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_3_14 to DAC_output_3/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y71.DQ      Tcko                  0.525   DAC_register_3<14>
                                                       DAC_register_3_14
    SLICE_X26Y71.A6      net (fanout=5)        1.004   DAC_register_3<14>
    SLICE_X26Y71.BMUX    Topab                 0.532   DAC_register_3<14>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_lut<16>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X26Y71.D2      net (fanout=50)       0.881   DAC_output_3/n0206<17>
    SLICE_X26Y71.D       Tilo                  0.254   DAC_register_3<14>
                                                       DAC_output_3/Mmux_HPF_output161
    SLICE_X24Y71.BX      net (fanout=3)        0.981   DAC_output_3/HPF_output<9>
    SLICE_X24Y71.COUT    Tbxcy                 0.197   DAC_output_3/Msub_subtract_result_cy<11>
                                                       DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X24Y72.CIN     net (fanout=1)        0.082   DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X24Y72.DMUX    Tcind                 0.289   DAC_output_3/subtract_result<15>
                                                       DAC_output_3/Msub_subtract_result_xor<15>
    SLICE_X30Y74.D3      net (fanout=30)       1.682   DAC_output_3/subtract_result<15>
    SLICE_X30Y74.D       Tilo                  0.254   DAC_output_3/DAC_input_suppressed<13>
                                                       DAC_output_3/Mmux_DAC_input_suppressed51
    SLICE_X31Y72.D6      net (fanout=6)        0.371   DAC_output_3/DAC_input_suppressed<13>
    SLICE_X31Y72.D       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111
    SLICE_X31Y72.C6      net (fanout=22)       0.198   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X31Y72.C       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712
    SLICE_X30Y73.A1      net (fanout=24)       0.801   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X30Y73.A       Tilo                  0.254   DAC_output_3/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73
    SLICE_X32Y71.A6      net (fanout=9)        0.663   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o
    SLICE_X32Y71.A       Tilo                  0.235   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_637_o
                                                       DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_688_o161
    SLICE_X32Y71.C1      net (fanout=1)        0.538   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_682_o
    SLICE_X32Y71.CMUX    Tilo                  0.403   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_637_o
                                                       DAC_output_3/Mmux_DAC_input_scaled<13>_3
                                                       DAC_output_3/Mmux_DAC_input_scaled<13>_2_f7
    SLICE_X46Y70.A1      net (fanout=1)        1.734   DAC_output_3/DAC_input_scaled<13>
    SLICE_X46Y70.A       Tilo                  0.235   DAC_output_3/main_state[31]_GND_128_o_Select_51_o12
                                                       DAC_output_3/SF1312
    SLICE_X46Y70.C1      net (fanout=1)        0.538   DAC_output_3/SF1312
    SLICE_X46Y70.CMUX    Tilo                  0.298   DAC_output_3/main_state[31]_GND_128_o_Select_51_o12
                                                       DAC_output_3/SF1313
    SLICE_X39Y73.D2      net (fanout=2)        1.644   DAC_output_3/SF131
    SLICE_X39Y73.D       Tilo                  0.259   DAC_output_3/DAC_DIN
                                                       DAC_output_3/main_state[31]_GND_128_o_Select_51_o11
    SLICE_X39Y73.B2      net (fanout=1)        0.543   DAC_output_3/main_state[31]_GND_128_o_Select_51_o11
    SLICE_X39Y73.B       Tilo                  0.259   DAC_output_3/DAC_DIN
                                                       DAC_output_3/main_state[31]_GND_128_o_Select_51_o13
    SLICE_X39Y73.A5      net (fanout=1)        0.230   DAC_output_3/main_state[31]_GND_128_o_Select_51_o13
    SLICE_X39Y73.CLK     Tas                   0.373   DAC_output_3/DAC_DIN
                                                       DAC_output_3/main_state[31]_GND_128_o_Select_51_o17
                                                       DAC_output_3/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     16.775ns (4.885ns logic, 11.890ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_3_6 (FF)
  Destination:          DAC_output_3/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      16.741ns (Levels of Logic = 17)
  Clock Path Skew:      -0.057ns (0.609 - 0.666)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_3_6 to DAC_output_3/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y69.DQ      Tcko                  0.525   DAC_register_3<6>
                                                       DAC_register_3_6
    SLICE_X26Y69.A6      net (fanout=5)        0.619   DAC_register_3<6>
    SLICE_X26Y69.COUT    Topcya                0.474   DAC_register_3<6>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_lut<8>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X26Y70.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X26Y70.COUT    Tbyp                  0.093   DAC_register_3<8>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X26Y71.CIN     net (fanout=1)        0.003   DAC_output_3/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X26Y71.BMUX    Tcinb                 0.310   DAC_register_3<14>
                                                       DAC_output_3/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X26Y71.D2      net (fanout=50)       0.881   DAC_output_3/n0206<17>
    SLICE_X26Y71.D       Tilo                  0.254   DAC_register_3<14>
                                                       DAC_output_3/Mmux_HPF_output161
    SLICE_X24Y71.BX      net (fanout=3)        0.981   DAC_output_3/HPF_output<9>
    SLICE_X24Y71.COUT    Tbxcy                 0.197   DAC_output_3/Msub_subtract_result_cy<11>
                                                       DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X24Y72.CIN     net (fanout=1)        0.082   DAC_output_3/Msub_subtract_result_cy<11>
    SLICE_X24Y72.DMUX    Tcind                 0.289   DAC_output_3/subtract_result<15>
                                                       DAC_output_3/Msub_subtract_result_xor<15>
    SLICE_X30Y74.D3      net (fanout=30)       1.682   DAC_output_3/subtract_result<15>
    SLICE_X30Y74.D       Tilo                  0.254   DAC_output_3/DAC_input_suppressed<13>
                                                       DAC_output_3/Mmux_DAC_input_suppressed51
    SLICE_X31Y72.D6      net (fanout=6)        0.371   DAC_output_3/DAC_input_suppressed<13>
    SLICE_X31Y72.D       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111
    SLICE_X31Y72.C6      net (fanout=22)       0.198   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X31Y72.C       Tilo                  0.259   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712
    SLICE_X30Y73.A1      net (fanout=24)       0.801   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X30Y73.A       Tilo                  0.254   DAC_output_3/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73
    SLICE_X32Y71.A6      net (fanout=9)        0.663   DAC_output_3/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o
    SLICE_X32Y71.A       Tilo                  0.235   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_637_o
                                                       DAC_output_3/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_688_o161
    SLICE_X32Y71.C1      net (fanout=1)        0.538   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_682_o
    SLICE_X32Y71.CMUX    Tilo                  0.403   DAC_output_3/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_637_o
                                                       DAC_output_3/Mmux_DAC_input_scaled<13>_3
                                                       DAC_output_3/Mmux_DAC_input_scaled<13>_2_f7
    SLICE_X46Y70.A1      net (fanout=1)        1.734   DAC_output_3/DAC_input_scaled<13>
    SLICE_X46Y70.A       Tilo                  0.235   DAC_output_3/main_state[31]_GND_128_o_Select_51_o12
                                                       DAC_output_3/SF1312
    SLICE_X46Y70.C1      net (fanout=1)        0.538   DAC_output_3/SF1312
    SLICE_X46Y70.CMUX    Tilo                  0.298   DAC_output_3/main_state[31]_GND_128_o_Select_51_o12
                                                       DAC_output_3/SF1313
    SLICE_X39Y73.D2      net (fanout=2)        1.644   DAC_output_3/SF131
    SLICE_X39Y73.D       Tilo                  0.259   DAC_output_3/DAC_DIN
                                                       DAC_output_3/main_state[31]_GND_128_o_Select_51_o11
    SLICE_X39Y73.B2      net (fanout=1)        0.543   DAC_output_3/main_state[31]_GND_128_o_Select_51_o11
    SLICE_X39Y73.B       Tilo                  0.259   DAC_output_3/DAC_DIN
                                                       DAC_output_3/main_state[31]_GND_128_o_Select_51_o13
    SLICE_X39Y73.A5      net (fanout=1)        0.230   DAC_output_3/main_state[31]_GND_128_o_Select_51_o13
    SLICE_X39Y73.CLK     Tas                   0.373   DAC_output_3/DAC_DIN
                                                       DAC_output_3/main_state[31]_GND_128_o_Select_51_o17
                                                       DAC_output_3/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     16.741ns (5.230ns logic, 11.511ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point DAC_output_1/DAC_DIN (SLICE_X28Y58.A5), 1767147 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_1_11 (FF)
  Destination:          DAC_output_1/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      16.834ns (Levels of Logic = 16)
  Clock Path Skew:      -0.022ns (0.290 - 0.312)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_1_11 to DAC_output_1/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y51.DQ      Tcko                  0.430   DAC_register_1<11>
                                                       DAC_register_1_11
    SLICE_X20Y50.B2      net (fanout=5)        1.007   DAC_register_1<11>
    SLICE_X20Y50.COUT    Topcyb                0.448   DAC_thresh_1<8>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_lut<13>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X20Y51.BMUX    Tcinb                 0.277   ep1bwirein<8>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X18Y49.A4      net (fanout=36)       0.849   DAC_output_1/n0206<17>
    SLICE_X18Y49.A       Tilo                  0.254   DAC_register_1<6>
                                                       DAC_output_1/Mmux_multiplier_in151
    SLICE_X22Y52.A2      net (fanout=3)        1.217   DAC_output_1/multiplier_in<6>
    SLICE_X22Y52.COUT    Topcya                0.474   DAC_output_1/Madd_add_result_cy<7>
                                                       DAC_output_1/Madd_add_result_lut<4>
                                                       DAC_output_1/Madd_add_result_cy<7>
    SLICE_X22Y53.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_add_result_cy<7>
    SLICE_X22Y53.COUT    Tbyp                  0.093   DAC_output_1/Madd_add_result_cy<11>
                                                       DAC_output_1/Madd_add_result_cy<11>
    SLICE_X22Y54.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_add_result_cy<11>
    SLICE_X22Y54.DMUX    Tcind                 0.320   DAC_output_1/add_result<15>
                                                       DAC_output_1/Madd_add_result_xor<15>
    SLICE_X21Y53.A1      net (fanout=91)       1.036   DAC_output_1/add_result<15>
    SLICE_X21Y53.A       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[13]_MUX_591_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed51
    SLICE_X20Y55.D3      net (fanout=6)        0.571   DAC_output_1/DAC_input_suppressed<13>
    SLICE_X20Y55.D       Tilo                  0.235   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111
    SLICE_X20Y55.C4      net (fanout=22)       0.541   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X20Y55.C       Tilo                  0.235   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712
    SLICE_X22Y57.A4      net (fanout=24)       1.079   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X22Y57.A       Tilo                  0.254   wi00/ep_datahold<15>
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73
    SLICE_X23Y59.A2      net (fanout=9)        0.924   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o
    SLICE_X23Y59.A       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_684_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_688_o141
    SLICE_X22Y58.C6      net (fanout=1)        0.532   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_684_o
    SLICE_X22Y58.CMUX    Tilo                  0.430   DAC_output_1/DAC_input_suppressed<11>
                                                       DAC_output_1/Mmux_DAC_input_scaled<11>_3
                                                       DAC_output_1/Mmux_DAC_input_scaled<11>_2_f7
    SLICE_X37Y65.C1      net (fanout=1)        1.899   DAC_output_1/DAC_input_scaled<11>
    SLICE_X37Y65.C       Tilo                  0.259   DAC_thresh_pol_4
                                                       DAC_output_1/main_state[31]_GND_128_o_Select_51_o8
    SLICE_X28Y58.D6      net (fanout=1)        1.385   DAC_output_1/main_state[31]_GND_128_o_Select_51_o8
    SLICE_X28Y58.D       Tilo                  0.235   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_128_o_Select_51_o11
    SLICE_X28Y58.B1      net (fanout=1)        0.543   DAC_output_1/main_state[31]_GND_128_o_Select_51_o11
    SLICE_X28Y58.B       Tilo                  0.235   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_128_o_Select_51_o13
    SLICE_X28Y58.A5      net (fanout=1)        0.196   DAC_output_1/main_state[31]_GND_128_o_Select_51_o13
    SLICE_X28Y58.CLK     Tas                   0.349   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_128_o_Select_51_o14
                                                       DAC_output_1/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     16.834ns (5.046ns logic, 11.788ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_1_11 (FF)
  Destination:          DAC_output_1/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      16.732ns (Levels of Logic = 16)
  Clock Path Skew:      -0.022ns (0.290 - 0.312)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_1_11 to DAC_output_1/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y51.DQ      Tcko                  0.430   DAC_register_1<11>
                                                       DAC_register_1_11
    SLICE_X20Y50.B2      net (fanout=5)        1.007   DAC_register_1<11>
    SLICE_X20Y50.COUT    Topcyb                0.448   DAC_thresh_1<8>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_lut<13>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X20Y51.BMUX    Tcinb                 0.277   ep1bwirein<8>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X18Y49.A4      net (fanout=36)       0.849   DAC_output_1/n0206<17>
    SLICE_X18Y49.A       Tilo                  0.254   DAC_register_1<6>
                                                       DAC_output_1/Mmux_multiplier_in151
    SLICE_X22Y52.A2      net (fanout=3)        1.217   DAC_output_1/multiplier_in<6>
    SLICE_X22Y52.COUT    Topcya                0.474   DAC_output_1/Madd_add_result_cy<7>
                                                       DAC_output_1/Madd_add_result_lut<4>
                                                       DAC_output_1/Madd_add_result_cy<7>
    SLICE_X22Y53.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_add_result_cy<7>
    SLICE_X22Y53.COUT    Tbyp                  0.093   DAC_output_1/Madd_add_result_cy<11>
                                                       DAC_output_1/Madd_add_result_cy<11>
    SLICE_X22Y54.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_add_result_cy<11>
    SLICE_X22Y54.AMUX    Tcina                 0.220   DAC_output_1/add_result<15>
                                                       DAC_output_1/Madd_add_result_xor<15>
    SLICE_X18Y53.B3      net (fanout=1)        0.894   DAC_output_1/add_result<12>
    SLICE_X18Y53.B       Tilo                  0.254   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_592_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed41
    SLICE_X20Y55.D4      net (fanout=7)        0.716   DAC_output_1/DAC_input_suppressed<12>
    SLICE_X20Y55.D       Tilo                  0.235   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111
    SLICE_X20Y55.C4      net (fanout=22)       0.541   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X20Y55.C       Tilo                  0.235   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712
    SLICE_X22Y57.A4      net (fanout=24)       1.079   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X22Y57.A       Tilo                  0.254   wi00/ep_datahold<15>
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73
    SLICE_X23Y59.A2      net (fanout=9)        0.924   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o
    SLICE_X23Y59.A       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_684_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_688_o141
    SLICE_X22Y58.C6      net (fanout=1)        0.532   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_684_o
    SLICE_X22Y58.CMUX    Tilo                  0.430   DAC_output_1/DAC_input_suppressed<11>
                                                       DAC_output_1/Mmux_DAC_input_scaled<11>_3
                                                       DAC_output_1/Mmux_DAC_input_scaled<11>_2_f7
    SLICE_X37Y65.C1      net (fanout=1)        1.899   DAC_output_1/DAC_input_scaled<11>
    SLICE_X37Y65.C       Tilo                  0.259   DAC_thresh_pol_4
                                                       DAC_output_1/main_state[31]_GND_128_o_Select_51_o8
    SLICE_X28Y58.D6      net (fanout=1)        1.385   DAC_output_1/main_state[31]_GND_128_o_Select_51_o8
    SLICE_X28Y58.D       Tilo                  0.235   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_128_o_Select_51_o11
    SLICE_X28Y58.B1      net (fanout=1)        0.543   DAC_output_1/main_state[31]_GND_128_o_Select_51_o11
    SLICE_X28Y58.B       Tilo                  0.235   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_128_o_Select_51_o13
    SLICE_X28Y58.A5      net (fanout=1)        0.196   DAC_output_1/main_state[31]_GND_128_o_Select_51_o13
    SLICE_X28Y58.CLK     Tas                   0.349   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_128_o_Select_51_o14
                                                       DAC_output_1/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     16.732ns (4.941ns logic, 11.791ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_1_11 (FF)
  Destination:          DAC_output_1/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      16.716ns (Levels of Logic = 16)
  Clock Path Skew:      -0.022ns (0.290 - 0.312)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_1_11 to DAC_output_1/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y51.DQ      Tcko                  0.430   DAC_register_1<11>
                                                       DAC_register_1_11
    SLICE_X20Y50.B2      net (fanout=5)        1.007   DAC_register_1<11>
    SLICE_X20Y50.COUT    Topcyb                0.448   DAC_thresh_1<8>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_lut<13>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X20Y51.BMUX    Tcinb                 0.277   ep1bwirein<8>
                                                       DAC_output_1/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X18Y49.A4      net (fanout=36)       0.849   DAC_output_1/n0206<17>
    SLICE_X18Y49.A       Tilo                  0.254   DAC_register_1<6>
                                                       DAC_output_1/Mmux_multiplier_in151
    SLICE_X22Y52.A2      net (fanout=3)        1.217   DAC_output_1/multiplier_in<6>
    SLICE_X22Y52.COUT    Topcya                0.474   DAC_output_1/Madd_add_result_cy<7>
                                                       DAC_output_1/Madd_add_result_lut<4>
                                                       DAC_output_1/Madd_add_result_cy<7>
    SLICE_X22Y53.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_add_result_cy<7>
    SLICE_X22Y53.COUT    Tbyp                  0.093   DAC_output_1/Madd_add_result_cy<11>
                                                       DAC_output_1/Madd_add_result_cy<11>
    SLICE_X22Y54.CIN     net (fanout=1)        0.003   DAC_output_1/Madd_add_result_cy<11>
    SLICE_X22Y54.DMUX    Tcind                 0.320   DAC_output_1/add_result<15>
                                                       DAC_output_1/Madd_add_result_xor<15>
    SLICE_X20Y55.B2      net (fanout=91)       0.908   DAC_output_1/add_result<15>
    SLICE_X20Y55.B       Tilo                  0.235   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_1/Mmux_DAC_input_suppressed61
    SLICE_X20Y55.D1      net (fanout=17)       0.605   DAC_output_1/DAC_input_suppressed<14>
    SLICE_X20Y55.D       Tilo                  0.235   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111
    SLICE_X20Y55.C4      net (fanout=22)       0.541   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X20Y55.C       Tilo                  0.235   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712
    SLICE_X22Y57.A4      net (fanout=24)       1.079   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X22Y57.A       Tilo                  0.254   wi00/ep_datahold<15>
                                                       DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73
    SLICE_X23Y59.A2      net (fanout=9)        0.924   DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o
    SLICE_X23Y59.A       Tilo                  0.259   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_684_o
                                                       DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_688_o141
    SLICE_X22Y58.C6      net (fanout=1)        0.532   DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[4]_MUX_684_o
    SLICE_X22Y58.CMUX    Tilo                  0.430   DAC_output_1/DAC_input_suppressed<11>
                                                       DAC_output_1/Mmux_DAC_input_scaled<11>_3
                                                       DAC_output_1/Mmux_DAC_input_scaled<11>_2_f7
    SLICE_X37Y65.C1      net (fanout=1)        1.899   DAC_output_1/DAC_input_scaled<11>
    SLICE_X37Y65.C       Tilo                  0.259   DAC_thresh_pol_4
                                                       DAC_output_1/main_state[31]_GND_128_o_Select_51_o8
    SLICE_X28Y58.D6      net (fanout=1)        1.385   DAC_output_1/main_state[31]_GND_128_o_Select_51_o8
    SLICE_X28Y58.D       Tilo                  0.235   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_128_o_Select_51_o11
    SLICE_X28Y58.B1      net (fanout=1)        0.543   DAC_output_1/main_state[31]_GND_128_o_Select_51_o11
    SLICE_X28Y58.B       Tilo                  0.235   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_128_o_Select_51_o13
    SLICE_X28Y58.A5      net (fanout=1)        0.196   DAC_output_1/main_state[31]_GND_128_o_Select_51_o13
    SLICE_X28Y58.CLK     Tas                   0.349   DAC_output_1/DAC_DIN
                                                       DAC_output_1/main_state[31]_GND_128_o_Select_51_o14
                                                       DAC_output_1/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     16.716ns (5.022ns logic, 11.694ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point DAC_output_7/DAC_DIN (SLICE_X42Y92.A5), 1089819 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_7_5 (FF)
  Destination:          DAC_output_7/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      16.061ns (Levels of Logic = 19)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_7_5 to DAC_output_7/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y95.DQ      Tcko                  0.430   DAC_register_7<5>
                                                       DAC_register_7_5
    SLICE_X38Y95.D4      net (fanout=5)        1.071   DAC_register_7<5>
    SLICE_X38Y95.COUT    Topcyd                0.312   DAC_register_7<2>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_lut<7>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X38Y96.CIN     net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X38Y96.COUT    Tbyp                  0.093   DAC_register_7<3>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X38Y97.CIN     net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X38Y97.COUT    Tbyp                  0.093   DAC_register_7<8>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X38Y98.CIN     net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X38Y98.BMUX    Tcinb                 0.310   DAC_output_7/n0206<17>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X37Y96.B6      net (fanout=50)       0.758   DAC_output_7/n0206<17>
    SLICE_X37Y96.B       Tilo                  0.259   DAC_thresh_7<7>
                                                       DAC_output_7/Mmux_HPF_output121
    SLICE_X40Y97.BX      net (fanout=3)        1.214   DAC_output_7/HPF_output<5>
    SLICE_X40Y97.COUT    Tbxcy                 0.197   DAC_output_7/Msub_subtract_result_cy<7>
                                                       DAC_output_7/Msub_subtract_result_cy<7>
    SLICE_X40Y98.CIN     net (fanout=1)        0.003   DAC_output_7/Msub_subtract_result_cy<7>
    SLICE_X40Y98.COUT    Tbyp                  0.091   DAC_output_7/Msub_subtract_result_cy<11>
                                                       DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X40Y99.CIN     net (fanout=1)        0.003   DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X40Y99.DMUX    Tcind                 0.289   DAC_output_7/subtract_result<15>
                                                       DAC_output_7/Msub_subtract_result_xor<15>
    SLICE_X41Y98.A1      net (fanout=30)       0.810   DAC_output_7/subtract_result<15>
    SLICE_X41Y98.A       Tilo                  0.259   DAC_output_7/DAC_input_suppressed<13>
                                                       DAC_output_7/Mmux_DAC_input_suppressed51
    SLICE_X41Y99.D5      net (fanout=6)        0.434   DAC_output_7/DAC_input_suppressed<13>
    SLICE_X41Y99.D       Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111
    SLICE_X41Y99.C6      net (fanout=22)       0.198   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X41Y99.C       Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712
    SLICE_X44Y97.A3      net (fanout=24)       1.245   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X44Y97.A       Tilo                  0.254   DAC_output_7/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73
    SLICE_X44Y94.A6      net (fanout=9)        0.869   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o
    SLICE_X44Y94.A       Tilo                  0.254   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_637_o
                                                       DAC_output_7/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_688_o161
    SLICE_X44Y94.C1      net (fanout=1)        0.540   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_682_o
    SLICE_X44Y94.CMUX    Tilo                  0.430   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_637_o
                                                       DAC_output_7/Mmux_DAC_input_scaled<13>_3
                                                       DAC_output_7/Mmux_DAC_input_scaled<13>_2_f7
    SLICE_X40Y88.A6      net (fanout=1)        1.182   DAC_output_7/DAC_input_scaled<13>
    SLICE_X40Y88.A       Tilo                  0.235   DAC_output_7/main_state[31]_GND_128_o_Select_51_o12
                                                       DAC_output_7/SF1312
    SLICE_X40Y88.C1      net (fanout=1)        0.538   DAC_output_7/SF1312
    SLICE_X40Y88.CMUX    Tilo                  0.298   DAC_output_7/main_state[31]_GND_128_o_Select_51_o12
                                                       DAC_output_7/SF1313
    SLICE_X40Y88.D3      net (fanout=2)        0.375   DAC_output_7/SF131
    SLICE_X40Y88.D       Tilo                  0.235   DAC_output_7/main_state[31]_GND_128_o_Select_51_o12
                                                       DAC_output_7/main_state[31]_GND_128_o_Select_51_o12
    SLICE_X42Y92.B2      net (fanout=1)        1.475   DAC_output_7/main_state[31]_GND_128_o_Select_51_o12
    SLICE_X42Y92.B       Tilo                  0.235   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_128_o_Select_51_o13
    SLICE_X42Y92.A5      net (fanout=1)        0.196   DAC_output_7/main_state[31]_GND_128_o_Select_51_o13
    SLICE_X42Y92.CLK     Tas                   0.349   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_128_o_Select_51_o17
                                                       DAC_output_7/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     16.061ns (5.141ns logic, 10.920ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_7_5 (FF)
  Destination:          DAC_output_7/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      15.993ns (Levels of Logic = 19)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_7_5 to DAC_output_7/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y95.DQ      Tcko                  0.430   DAC_register_7<5>
                                                       DAC_register_7_5
    SLICE_X38Y95.D4      net (fanout=5)        1.071   DAC_register_7<5>
    SLICE_X38Y95.COUT    Topcyd                0.312   DAC_register_7<2>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_lut<7>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X38Y96.CIN     net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X38Y96.COUT    Tbyp                  0.093   DAC_register_7<3>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X38Y97.CIN     net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X38Y97.COUT    Tbyp                  0.093   DAC_register_7<8>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X38Y98.CIN     net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X38Y98.BMUX    Tcinb                 0.310   DAC_output_7/n0206<17>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X37Y96.B6      net (fanout=50)       0.758   DAC_output_7/n0206<17>
    SLICE_X37Y96.B       Tilo                  0.259   DAC_thresh_7<7>
                                                       DAC_output_7/Mmux_HPF_output121
    SLICE_X40Y97.BX      net (fanout=3)        1.214   DAC_output_7/HPF_output<5>
    SLICE_X40Y97.COUT    Tbxcy                 0.197   DAC_output_7/Msub_subtract_result_cy<7>
                                                       DAC_output_7/Msub_subtract_result_cy<7>
    SLICE_X40Y98.CIN     net (fanout=1)        0.003   DAC_output_7/Msub_subtract_result_cy<7>
    SLICE_X40Y98.COUT    Tbyp                  0.091   DAC_output_7/Msub_subtract_result_cy<11>
                                                       DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X40Y99.CIN     net (fanout=1)        0.003   DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X40Y99.DMUX    Tcind                 0.289   DAC_output_7/subtract_result<15>
                                                       DAC_output_7/Msub_subtract_result_xor<15>
    SLICE_X38Y100.C6     net (fanout=30)       0.641   DAC_output_7/subtract_result<15>
    SLICE_X38Y100.C      Tilo                  0.255   DAC_output_7/HPF_output<15>
                                                       DAC_output_7/Mmux_DAC_input_suppressed41
    SLICE_X41Y99.D6      net (fanout=7)        0.539   DAC_output_7/DAC_input_suppressed<12>
    SLICE_X41Y99.D       Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111
    SLICE_X41Y99.C6      net (fanout=22)       0.198   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X41Y99.C       Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712
    SLICE_X44Y97.A3      net (fanout=24)       1.245   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X44Y97.A       Tilo                  0.254   DAC_output_7/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73
    SLICE_X44Y94.A6      net (fanout=9)        0.869   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o
    SLICE_X44Y94.A       Tilo                  0.254   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_637_o
                                                       DAC_output_7/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_688_o161
    SLICE_X44Y94.C1      net (fanout=1)        0.540   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_682_o
    SLICE_X44Y94.CMUX    Tilo                  0.430   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_637_o
                                                       DAC_output_7/Mmux_DAC_input_scaled<13>_3
                                                       DAC_output_7/Mmux_DAC_input_scaled<13>_2_f7
    SLICE_X40Y88.A6      net (fanout=1)        1.182   DAC_output_7/DAC_input_scaled<13>
    SLICE_X40Y88.A       Tilo                  0.235   DAC_output_7/main_state[31]_GND_128_o_Select_51_o12
                                                       DAC_output_7/SF1312
    SLICE_X40Y88.C1      net (fanout=1)        0.538   DAC_output_7/SF1312
    SLICE_X40Y88.CMUX    Tilo                  0.298   DAC_output_7/main_state[31]_GND_128_o_Select_51_o12
                                                       DAC_output_7/SF1313
    SLICE_X40Y88.D3      net (fanout=2)        0.375   DAC_output_7/SF131
    SLICE_X40Y88.D       Tilo                  0.235   DAC_output_7/main_state[31]_GND_128_o_Select_51_o12
                                                       DAC_output_7/main_state[31]_GND_128_o_Select_51_o12
    SLICE_X42Y92.B2      net (fanout=1)        1.475   DAC_output_7/main_state[31]_GND_128_o_Select_51_o12
    SLICE_X42Y92.B       Tilo                  0.235   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_128_o_Select_51_o13
    SLICE_X42Y92.A5      net (fanout=1)        0.196   DAC_output_7/main_state[31]_GND_128_o_Select_51_o13
    SLICE_X42Y92.CLK     Tas                   0.349   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_128_o_Select_51_o17
                                                       DAC_output_7/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     15.993ns (5.137ns logic, 10.856ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_register_7_5 (FF)
  Destination:          DAC_output_7/DAC_DIN (FF)
  Requirement:          11.904ns
  Data Path Delay:      15.921ns (Levels of Logic = 19)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_register_7_5 to DAC_output_7/DAC_DIN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y95.DQ      Tcko                  0.430   DAC_register_7<5>
                                                       DAC_register_7_5
    SLICE_X38Y95.D4      net (fanout=5)        1.071   DAC_register_7<5>
    SLICE_X38Y95.COUT    Topcyd                0.312   DAC_register_7<2>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_lut<7>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X38Y96.CIN     net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<7>
    SLICE_X38Y96.COUT    Tbyp                  0.093   DAC_register_7<3>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X38Y97.CIN     net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<11>
    SLICE_X38Y97.COUT    Tbyp                  0.093   DAC_register_7<8>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X38Y98.CIN     net (fanout=1)        0.003   DAC_output_7/Madd_n0206_Madd_Madd_cy<15>
    SLICE_X38Y98.BMUX    Tcinb                 0.310   DAC_output_7/n0206<17>
                                                       DAC_output_7/Madd_n0206_Madd_Madd_xor<17>
    SLICE_X37Y96.B6      net (fanout=50)       0.758   DAC_output_7/n0206<17>
    SLICE_X37Y96.B       Tilo                  0.259   DAC_thresh_7<7>
                                                       DAC_output_7/Mmux_HPF_output121
    SLICE_X40Y97.BX      net (fanout=3)        1.214   DAC_output_7/HPF_output<5>
    SLICE_X40Y97.COUT    Tbxcy                 0.197   DAC_output_7/Msub_subtract_result_cy<7>
                                                       DAC_output_7/Msub_subtract_result_cy<7>
    SLICE_X40Y98.CIN     net (fanout=1)        0.003   DAC_output_7/Msub_subtract_result_cy<7>
    SLICE_X40Y98.COUT    Tbyp                  0.091   DAC_output_7/Msub_subtract_result_cy<11>
                                                       DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X40Y99.CIN     net (fanout=1)        0.003   DAC_output_7/Msub_subtract_result_cy<11>
    SLICE_X40Y99.CMUX    Tcinc                 0.289   DAC_output_7/subtract_result<15>
                                                       DAC_output_7/Msub_subtract_result_xor<15>
    SLICE_X41Y99.B1      net (fanout=2)        0.550   DAC_output_7/subtract_result<14>
    SLICE_X41Y99.B       Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_7/Mmux_DAC_input_suppressed61
    SLICE_X41Y99.D2      net (fanout=17)       0.554   DAC_output_7/DAC_input_suppressed<14>
    SLICE_X41Y99.D       Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111
    SLICE_X41Y99.C6      net (fanout=22)       0.198   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
    SLICE_X41Y99.C       Tilo                  0.259   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712
    SLICE_X44Y97.A3      net (fanout=24)       1.245   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71
    SLICE_X44Y97.A       Tilo                  0.254   DAC_output_7/Mmux_DAC_input_scaled<0>_3
                                                       DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73
    SLICE_X44Y94.A6      net (fanout=9)        0.869   DAC_output_7/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o
    SLICE_X44Y94.A       Tilo                  0.254   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_637_o
                                                       DAC_output_7/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_688_o161
    SLICE_X44Y94.C1      net (fanout=1)        0.540   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_682_o
    SLICE_X44Y94.CMUX    Tilo                  0.430   DAC_output_7/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_637_o
                                                       DAC_output_7/Mmux_DAC_input_scaled<13>_3
                                                       DAC_output_7/Mmux_DAC_input_scaled<13>_2_f7
    SLICE_X40Y88.A6      net (fanout=1)        1.182   DAC_output_7/DAC_input_scaled<13>
    SLICE_X40Y88.A       Tilo                  0.235   DAC_output_7/main_state[31]_GND_128_o_Select_51_o12
                                                       DAC_output_7/SF1312
    SLICE_X40Y88.C1      net (fanout=1)        0.538   DAC_output_7/SF1312
    SLICE_X40Y88.CMUX    Tilo                  0.298   DAC_output_7/main_state[31]_GND_128_o_Select_51_o12
                                                       DAC_output_7/SF1313
    SLICE_X40Y88.D3      net (fanout=2)        0.375   DAC_output_7/SF131
    SLICE_X40Y88.D       Tilo                  0.235   DAC_output_7/main_state[31]_GND_128_o_Select_51_o12
                                                       DAC_output_7/main_state[31]_GND_128_o_Select_51_o12
    SLICE_X42Y92.B2      net (fanout=1)        1.475   DAC_output_7/main_state[31]_GND_128_o_Select_51_o12
    SLICE_X42Y92.B       Tilo                  0.235   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_128_o_Select_51_o13
    SLICE_X42Y92.A5      net (fanout=1)        0.196   DAC_output_7/main_state[31]_GND_128_o_Select_51_o13
    SLICE_X42Y92.CLK     Tas                   0.349   DAC_output_7/DAC_DIN
                                                       DAC_output_7/main_state[31]_GND_128_o_Select_51_o17
                                                       DAC_output_7/DAC_DIN
    -------------------------------------------------  ---------------------------
    Total                                     15.921ns (5.141ns logic, 10.780ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i_0" TS_SYS_CLK3 / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point RAM_bank_1/RAM_block_3/RAMB16BWER_inst (RAMB16_X1Y22.ADDRB10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAM_addr_rd_6 (FF)
  Destination:          RAM_bank_1/RAM_block_3/RAMB16BWER_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAM_addr_rd_6 to RAM_bank_1/RAM_block_3/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.CQ      Tcko                  0.198   RAM_addr_rd<7>
                                                       RAM_addr_rd_6
    RAMB16_X1Y22.ADDRB10 net (fanout=48)       0.164   RAM_addr_rd<6>
    RAMB16_X1Y22.CLKB    Trckc_ADDRB (-Th)     0.066   RAM_bank_1/RAM_block_3/RAMB16BWER_inst
                                                       RAM_bank_1/RAM_block_3/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.132ns logic, 0.164ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point RAM_bank_1/RAM_block_3/RAMB16BWER_inst (RAMB16_X1Y22.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAM_addr_rd_7 (FF)
  Destination:          RAM_bank_1/RAM_block_3/RAMB16BWER_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAM_addr_rd_7 to RAM_bank_1/RAM_block_3/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.DQ      Tcko                  0.198   RAM_addr_rd<7>
                                                       RAM_addr_rd_7
    RAMB16_X1Y22.ADDRB11 net (fanout=48)       0.164   RAM_addr_rd<7>
    RAMB16_X1Y22.CLKB    Trckc_ADDRB (-Th)     0.066   RAM_bank_1/RAM_block_3/RAMB16BWER_inst
                                                       RAM_bank_1/RAM_block_3/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.132ns logic, 0.164ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point aux_cmd_bank_3_C_3 (SLICE_X16Y45.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               aux_cmd_bank_3_C_3 (FF)
  Destination:          aux_cmd_bank_3_C_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: aux_cmd_bank_3_C_3 to aux_cmd_bank_3_C_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.DQ      Tcko                  0.200   aux_cmd_bank_3_C<3>
                                                       aux_cmd_bank_3_C_3
    SLICE_X16Y45.D6      net (fanout=2)        0.023   aux_cmd_bank_3_C<3>
    SLICE_X16Y45.CLK     Tah         (-Th)    -0.190   aux_cmd_bank_3_C<3>
                                                       main_state[31]_aux_cmd_bank_3_C_in[3]_select_509_OUT<3>1
                                                       aux_cmd_bank_3_C_3
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i_0" TS_SYS_CLK3 / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y18.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y38.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X0Y30.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.838ns.
--------------------------------------------------------------------------------

Paths for end point host/iob_regs[15].regin0 (ILOGIC_X25Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<15> (PAD)
  Destination:          host/iob_regs[15].regin0 (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.790ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<15> to host/iob_regs[15].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.397   okUHU<15>
                                                       okUHU<15>
                                                       host/iob_regs[15].iobf0/IBUF
                                                       ProtoComp412.IMUX.22
    ILOGIC_X25Y1.D       net (fanout=1)        0.303   host/iobf0_o<15>
    ILOGIC_X25Y1.CLK0    Tidock                1.723   host/okHC<20>
                                                       ProtoComp475.D2OFFBYP_SRC.5
                                                       host/iob_regs[15].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[15].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X25Y1.CLK0    net (fanout=653)      1.963   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (-3.848ns logic, 6.638ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[12].regin0 (ILOGIC_X7Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.184ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<12> (PAD)
  Destination:          host/iob_regs[12].regin0 (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.812ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<12> to host/iob_regs[12].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA6.I                Tiopi                 1.397   okUHU<12>
                                                       okUHU<12>
                                                       host/iob_regs[12].iobf0/IBUF
                                                       ProtoComp412.IMUX.19
    ILOGIC_X7Y1.D        net (fanout=1)        0.303   host/iobf0_o<12>
    ILOGIC_X7Y1.CLK0     Tidock                1.723   host/okHC<17>
                                                       ProtoComp475.D2OFFBYP_SRC.2
                                                       host/iob_regs[12].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[12].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X7Y1.CLK0     net (fanout=653)      1.985   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (-3.848ns logic, 6.660ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[10].regin0 (ILOGIC_X2Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.185ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<10> (PAD)
  Destination:          host/iob_regs[10].regin0 (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.813ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<10> to host/iob_regs[10].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W4.I                 Tiopi                 1.397   okUHU<10>
                                                       okUHU<10>
                                                       host/iob_regs[10].iobf0/IBUF
                                                       ProtoComp412.IMUX.17
    ILOGIC_X2Y1.D        net (fanout=1)        0.303   host/iobf0_o<10>
    ILOGIC_X2Y1.CLK0     Tidock                1.723   host/okHC<15>
                                                       ProtoComp475.D2OFFBYP_SRC
                                                       host/iob_regs[10].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[10].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X2Y1.CLK0     net (fanout=653)      1.986   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.813ns (-3.848ns logic, 6.661ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/iob_regs[13].regin0 (ILOGIC_X21Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.145ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<13> (PAD)
  Destination:          host/iob_regs[13].regin0 (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.862ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<13> to host/iob_regs[13].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 0.627   okUHU<13>
                                                       okUHU<13>
                                                       host/iob_regs[13].iobf0/IBUF
                                                       ProtoComp412.IMUX.20
    ILOGIC_X21Y2.D       net (fanout=1)        0.095   host/iobf0_o<13>
    ILOGIC_X21Y2.CLK0    Tiockd      (-Th)    -0.630   host/okHC<18>
                                                       ProtoComp475.D2OFFBYP_SRC.3
                                                       host/iob_regs[13].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[13].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X21Y2.CLK0    net (fanout=653)      0.987   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (-1.372ns logic, 3.234ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[3].regin0 (ILOGIC_X20Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.145ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<3> (PAD)
  Destination:          host/iob_regs[3].regin0 (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.862ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<3> to host/iob_regs[3].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.627   okUHU<3>
                                                       okUHU<3>
                                                       host/iob_regs[3].iobf0/IBUF
                                                       ProtoComp412.IMUX.28
    ILOGIC_X20Y2.D       net (fanout=1)        0.095   host/iobf0_o<3>
    ILOGIC_X20Y2.CLK0    Tiockd      (-Th)    -0.630   host/okHC<8>
                                                       ProtoComp475.D2OFFBYP_SRC.13
                                                       host/iob_regs[3].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[3].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X20Y2.CLK0    net (fanout=653)      0.987   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (-1.372ns logic, 3.234ns route)

--------------------------------------------------------------------------------

Paths for end point host/iob_regs[8].regin0 (ILOGIC_X8Y3.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.153ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<8> (PAD)
  Destination:          host/iob_regs[8].regin0 (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      1.381ns (Levels of Logic = 2)
  Clock Path Delay:     1.883ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<8> to host/iob_regs[8].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.627   okUHU<8>
                                                       okUHU<8>
                                                       host/iob_regs[8].iobf0/IBUF
                                                       ProtoComp412.IMUX.33
    ILOGIC_X8Y3.D        net (fanout=1)        0.124   host/iobf0_o<8>
    ILOGIC_X8Y3.CLK0     Tiockd      (-Th)    -0.630   host/okHC<13>
                                                       ProtoComp475.D2OFFBYP_SRC.18
                                                       host/iob_regs[8].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.381ns (1.257ns logic, 0.124ns route)
                                                       (91.0% logic, 9.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[8].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X8Y3.CLK0     net (fanout=653)      1.008   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (-1.372ns logic, 3.255ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.145ns.
--------------------------------------------------------------------------------

Paths for end point okUHU<17> (AA10.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.855ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[17].regout0 (FF)
  Destination:          okUHU<17> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.240ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[17].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X12Y3.CLK0    net (fanout=653)      2.405   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (-4.537ns logic, 7.777ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[17].regout0 to okUHU<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X12Y3.OQ      Tockq                 1.080   host/regout0_q<17>
                                                       host/iob_regs[17].regout0
    AA10.O               net (fanout=1)        0.438   host/regout0_q<17>
    AA10.PAD             Tioop                 2.042   okUHU<17>
                                                       host/iob_regs[17].iobf0/OBUFT
                                                       okUHU<17>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.236ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[17].regvalid (FF)
  Destination:          okUHU<17> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.240ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[17].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X12Y3.CLK0    net (fanout=653)      2.405   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (-4.537ns logic, 7.777ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[17].regvalid to okUHU<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X12Y3.TQ      Tockq                 0.699   host/regout0_q<17>
                                                       host/iob_regs[17].regvalid
    AA10.T               net (fanout=1)        0.438   host/regvalid_q<17>
    AA10.PAD             Tiotp                 2.042   okUHU<17>
                                                       host/iob_regs[17].iobf0/OBUFT
                                                       okUHU<17>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<30> (Y5.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.856ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[30].regout0 (FF)
  Destination:          okUHU<30> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.239ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[30].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X5Y3.CLK0     net (fanout=653)      2.404   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (-4.537ns logic, 7.776ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[30].regout0 to okUHU<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y3.OQ       Tockq                 1.080   host/regout0_q<30>
                                                       host/iob_regs[30].regout0
    Y5.O                 net (fanout=1)        0.438   host/regout0_q<30>
    Y5.PAD               Tioop                 2.042   okUHU<30>
                                                       host/iob_regs[30].iobf0/OBUFT
                                                       okUHU<30>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.237ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[30].regvalid (FF)
  Destination:          okUHU<30> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.239ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[30].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X5Y3.CLK0     net (fanout=653)      2.404   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (-4.537ns logic, 7.776ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[30].regvalid to okUHU<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y3.TQ       Tockq                 0.699   host/regout0_q<30>
                                                       host/iob_regs[30].regvalid
    Y5.T                 net (fanout=1)        0.438   host/regvalid_q<30>
    Y5.PAD               Tiotp                 2.042   okUHU<30>
                                                       host/iob_regs[30].iobf0/OBUFT
                                                       okUHU<30>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<24> (T10.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.857ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[24].regout0 (FF)
  Destination:          okUHU<24> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[24].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X6Y3.CLK0     net (fanout=653)      2.403   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.537ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[24].regout0 to okUHU<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y3.OQ       Tockq                 1.080   host/regout0_q<24>
                                                       host/iob_regs[24].regout0
    T10.O                net (fanout=1)        0.438   host/regout0_q<24>
    T10.PAD              Tioop                 2.042   okUHU<24>
                                                       host/iob_regs[24].iobf0/OBUFT
                                                       okUHU<24>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.238ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/iob_regs[24].regvalid (FF)
  Destination:          okUHU<24> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/iob_regs[24].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X6Y3.CLK0     net (fanout=653)      2.403   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.537ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/iob_regs[24].regvalid to okUHU<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y3.TQ       Tockq                 0.699   host/regout0_q<24>
                                                       host/iob_regs[24].regvalid
    T10.T                net (fanout=1)        0.438   host/regvalid_q<24>
    T10.PAD              Tiotp                 2.042   okUHU<24>
                                                       host/iob_regs[24].iobf0/OBUFT
                                                       okUHU<24>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okUHU<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.875ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[15].regout0 (FF)
  Destination:          okUHU<15> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[15].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X25Y1.CLK0    net (fanout=653)      0.933   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.306ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[15].regout0 to okUHU<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   host/regout0_q<15>
                                                       host/iob_regs[15].regout0
    AA20.O               net (fanout=1)        0.268   host/regout0_q<15>
    AA20.PAD             Tioop                 0.756   okUHU<15>
                                                       host/iob_regs[15].iobf0/OBUFT
                                                       okUHU<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.767ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[15].regvalid (FF)
  Destination:          okUHU<15> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[15].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X25Y1.CLK0    net (fanout=653)      0.933   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.306ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[15].regvalid to okUHU<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   host/regout0_q<15>
                                                       host/iob_regs[15].regvalid
    AA20.T               net (fanout=1)        0.268   host/regvalid_q<15>
    AA20.PAD             Tiotp                 0.756   okUHU<15>
                                                       host/iob_regs[15].iobf0/OBUFT
                                                       okUHU<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<23> (T15.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.875ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[23].regout0 (FF)
  Destination:          okUHU<23> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[23].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X23Y0.CLK0    net (fanout=653)      0.933   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.306ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[23].regout0 to okUHU<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y0.OQ      Tockq                 0.336   host/regout0_q<23>
                                                       host/iob_regs[23].regout0
    T15.O                net (fanout=1)        0.268   host/regout0_q<23>
    T15.PAD              Tioop                 0.756   okUHU<23>
                                                       host/iob_regs[23].iobf0/OBUFT
                                                       okUHU<23>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.767ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[23].regvalid (FF)
  Destination:          okUHU<23> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[23].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X23Y0.CLK0    net (fanout=653)      0.933   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.306ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[23].regvalid to okUHU<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y0.TQ      Tockq                 0.228   host/regout0_q<23>
                                                       host/iob_regs[23].regvalid
    T15.T                net (fanout=1)        0.268   host/regvalid_q<23>
    T15.PAD              Tiotp                 0.756   okUHU<23>
                                                       host/iob_regs[23].iobf0/OBUFT
                                                       okUHU<23>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<16> (T16.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.875ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[16].regout0 (FF)
  Destination:          okUHU<16> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[16].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X23Y1.CLK0    net (fanout=653)      0.933   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.306ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[16].regout0 to okUHU<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y1.OQ      Tockq                 0.336   host/regout0_q<16>
                                                       host/iob_regs[16].regout0
    T16.O                net (fanout=1)        0.268   host/regout0_q<16>
    T16.PAD              Tioop                 0.756   okUHU<16>
                                                       host/iob_regs[16].iobf0/OBUFT
                                                       okUHU<16>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.767ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/iob_regs[16].regvalid (FF)
  Destination:          okUHU<16> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/iob_regs[16].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X23Y1.CLK0    net (fanout=653)      0.933   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.306ns logic, 3.026ns route)

  Minimum Data Path at Fast Process Corner: host/iob_regs[16].regvalid to okUHU<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y1.TQ      Tockq                 0.228   host/regout0_q<16>
                                                       host/iob_regs[16].regvalid
    T16.T                net (fanout=1)        0.268   host/regvalid_q<16>
    T16.PAD              Tiotp                 0.756   okUHU<16>
                                                       host/iob_regs[16].iobf0/OBUFT
                                                       okUHU<16>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.144ns.
--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.856ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.239ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X5Y2.CLK0     net (fanout=653)      2.404   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (-4.537ns logic, 7.776ns route)

  Maximum Data Path at Slow Process Corner: host/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y2.OQ       Tockq                 1.080   okHU_2_OBUF
                                                       host/regctrlout0
    AB5.O                net (fanout=1)        0.438   okHU_2_OBUF
    AB5.PAD              Tioop                 2.042   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Paths for end point okHU<0> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.857ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to host/regctrlout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.333   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X10Y3.CLK0    net (fanout=653)      2.403   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.537ns logic, 7.775ns route)

  Maximum Data Path at Slow Process Corner: host/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X10Y3.OQ      Tockq                 1.080   okHU_0_OBUF
                                                       host/regctrlout1
    AA8.O                net (fanout=1)        0.438   okHU_0_OBUF
    AA8.PAD              Tioop                 2.042   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHU<0> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.948ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Delay:     1.742ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/regctrlout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X10Y3.CLK0    net (fanout=653)      0.955   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.742ns (-1.306ns logic, 3.048ns route)

  Minimum Data Path at Fast Process Corner: host/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X10Y3.OQ      Tockq                 0.336   okHU_0_OBUF
                                                       host/regctrlout1
    AA8.O                net (fanout=1)        0.319   okHU_0_OBUF
    AA8.PAD              Tioop                 0.756   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (1.092ns logic, 0.319ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.949ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okHE<40> rising at -0.930ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Delay:     1.743ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to host/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.114   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/dcm0_bufg
                                                       host/dcm0_bufg
    OLOGIC_X5Y2.CLK0     net (fanout=653)      0.956   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.743ns (-1.306ns logic, 3.049ns route)

  Minimum Data Path at Fast Process Corner: host/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y2.OQ       Tockq                 0.336   okHU_2_OBUF
                                                       host/regctrlout0
    AB5.O                net (fanout=1)        0.319   okHU_2_OBUF
    AB5.PAD              Tioop                 0.756   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (1.092ns logic, 0.319ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.815ns.
--------------------------------------------------------------------------------

Paths for end point host/regctrlin0a (ILOGIC_X4Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.185ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<1> (PAD)
  Destination:          host/regctrlin0a (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.813ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<1> to host/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.397   okUH<1>
                                                       okUH<1>
                                                       okUH_1_IBUF
                                                       ProtoComp417.IMUX.1
    ILOGIC_X4Y1.D        net (fanout=1)        0.303   okUH_1_IBUF
    ILOGIC_X4Y1.CLK0     Tidock                1.723   host/okHC<1>
                                                       ProtoComp475.D2OFFBYP_SRC.6
                                                       host/regctrlin0a
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X4Y1.CLK0     net (fanout=653)      1.986   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.813ns (-3.848ns logic, 6.661ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin2a (ILOGIC_X5Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<3> (PAD)
  Destination:          host/regctrlin2a (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Delay:     2.814ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<3> to host/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 1.397   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp417.IMUX.3
    ILOGIC_X5Y0.D        net (fanout=1)        0.233   okUH_3_IBUF
    ILOGIC_X5Y0.CLK0     Tidock                1.723   host/okHC<3>
                                                       ProtoComp475.D2OFFBYP_SRC.8
                                                       host/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (3.120ns logic, 0.233ns route)
                                                       (93.1% logic, 6.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X5Y0.CLK0     net (fanout=653)      1.987   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.814ns (-3.848ns logic, 6.662ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin3a (ILOGIC_X26Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<4> (PAD)
  Destination:          host/regctrlin3a (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.292ns (Levels of Logic = 2)
  Clock Path Delay:     2.789ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<4> to host/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 1.397   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp417.IMUX.4
    ILOGIC_X26Y2.D       net (fanout=1)        0.172   okUH_4_IBUF
    ILOGIC_X26Y2.CLK0    Tidock                1.723   host/okHC<4>
                                                       ProtoComp475.D2OFFBYP_SRC.9
                                                       host/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (3.120ns logic, 0.172ns route)
                                                       (94.8% logic, 5.2% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to host/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -5.432   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X26Y2.CLK0    net (fanout=653)      1.962   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (-3.848ns logic, 6.637ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/regctrlin1a (ILOGIC_X4Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<2> (PAD)
  Destination:          host/regctrlin1a (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<2> to host/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.627   okUH<2>
                                                       okUH<2>
                                                       okUH_2_IBUF
                                                       ProtoComp417.IMUX.2
    ILOGIC_X4Y2.D        net (fanout=1)        0.095   okUH_2_IBUF
    ILOGIC_X4Y2.CLK0     Tiockd      (-Th)    -0.630   host/okHC<2>
                                                       ProtoComp475.D2OFFBYP_SRC.7
                                                       host/regctrlin1a
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X4Y2.CLK0     net (fanout=653)      1.010   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (-1.372ns logic, 3.257ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin3a (ILOGIC_X26Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<4> (PAD)
  Destination:          host/regctrlin3a (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.862ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<4> to host/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 0.627   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp417.IMUX.4
    ILOGIC_X26Y2.D       net (fanout=1)        0.095   okUH_4_IBUF
    ILOGIC_X26Y2.CLK0    Tiockd      (-Th)    -0.630   host/okHC<4>
                                                       ProtoComp475.D2OFFBYP_SRC.9
                                                       host/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X26Y2.CLK0    net (fanout=653)      0.987   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (-1.372ns logic, 3.234ns route)

--------------------------------------------------------------------------------

Paths for end point host/regctrlin2a (ILOGIC_X5Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<3> (PAD)
  Destination:          host/regctrlin2a (FF)
  Destination Clock:    okHE<40> rising at -0.930ns
  Requirement:          0.000ns
  Data Path Delay:      1.413ns (Levels of Logic = 2)
  Clock Path Delay:     1.887ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<3> to host/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 0.627   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp417.IMUX.3
    ILOGIC_X5Y0.D        net (fanout=1)        0.156   okUH_3_IBUF
    ILOGIC_X5Y0.CLK0     Tiockd      (-Th)    -0.630   host/okHC<3>
                                                       ProtoComp475.D2OFFBYP_SRC.8
                                                       host/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (1.257ns logic, 0.156ns route)
                                                       (89.0% logic, 11.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to host/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       host/hi_clk_bufg
                                                       ProtoComp417.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   host/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/dcm0_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.292   host/dcm0
                                                       host/dcm0
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm0_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/dcm0_bufg
                                                       host/dcm0_bufg
    ILOGIC_X5Y0.CLK0     net (fanout=653)      1.012   okHE<40>
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (-1.372ns logic, 3.259ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |      9.920ns|      5.340ns|      9.554ns|            0|            0|            0|        49362|
| TS_host_dcm0_clk0             |      9.920ns|      9.554ns|          N/A|            0|            0|        49362|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_okSysClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okSysClk                    |     10.000ns|      5.340ns|      9.994ns|            0|            0|            0|            0|
| TS_SDRAM_FIFO_inst_memc3_infra|     12.800ns|      2.666ns|          N/A|            0|            0|            0|            0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in                          |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_180     |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_0       |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      6.400ns|      3.570ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk0_bufg_in   |             |             |             |             |             |             |             |
| TS_variable_freq_clk_generator|     11.905ns|      3.570ns|          N/A|            0|            0|            0|            0|
| _inst_clkout_i                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK3                    |     10.000ns|    421.069ns|   5271.000ns|           39|          185|        25977|     10823155|
| TS_SDRAM_FIFO_inst_memc3_infra|     12.800ns|     11.354ns|          N/A|            0|            0|        13575|            0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in_0                        |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_180_0   |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_0_0     |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      6.400ns|   3373.440ns|          N/A|           12|            0|         3913|            0|
| structure_inst_clk0_bufg_in_0 |             |             |             |             |             |             |             |
| TS_variable_freq_clk_generator|     11.905ns|     16.914ns|          N/A|          173|            0|     10805667|            0|
| _inst_clkout_i_0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock okUH<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
okUH<1>     |    1.815(R)|      SLOW  |   -0.211(R)|      FAST  |okHE<40>          |  -0.930|
okUH<2>     |    1.685(R)|      SLOW  |   -0.122(R)|      FAST  |okHE<40>          |  -0.930|
okUH<3>     |    1.744(R)|      SLOW  |   -0.181(R)|      FAST  |okHE<40>          |  -0.930|
okUH<4>     |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<0>    |    1.744(R)|      SLOW  |   -0.181(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<1>    |    1.814(R)|      SLOW  |   -0.210(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<2>    |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<3>    |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<4>    |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<5>    |    1.768(R)|      SLOW  |   -0.205(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<6>    |    1.745(R)|      SLOW  |   -0.182(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<7>    |    1.815(R)|      SLOW  |   -0.211(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<8>    |    1.757(R)|      SLOW  |   -0.153(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<9>    |    1.745(R)|      SLOW  |   -0.182(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<10>   |    1.815(R)|      SLOW  |   -0.211(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<11>   |    1.746(R)|      SLOW  |   -0.183(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<12>   |    1.816(R)|      SLOW  |   -0.212(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<13>   |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<14>   |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<15>   |    1.838(R)|      SLOW  |   -0.234(R)|      FAST  |okHE<40>          |  -0.930|
------------+------------+------------+------------+------------+------------------+--------+

Clock okUH<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
okHU<0>     |         6.143(R)|      SLOW  |         1.948(R)|      FAST  |okHE<40>          |  -0.930|
okHU<2>     |         6.144(R)|      SLOW  |         1.949(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<0>    |         6.095(R)|      SLOW  |         1.792(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<1>    |         6.095(R)|      SLOW  |         1.792(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<2>    |         6.123(R)|      SLOW  |         1.820(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<3>    |         6.121(R)|      SLOW  |         1.818(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<4>    |         6.121(R)|      SLOW  |         1.818(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<5>    |         6.071(R)|      SLOW  |         1.768(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<6>    |         6.093(R)|      SLOW  |         1.790(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<7>    |         6.093(R)|      SLOW  |         1.790(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<8>    |         6.142(R)|      SLOW  |         1.839(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<9>    |         6.094(R)|      SLOW  |         1.791(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<10>   |         6.094(R)|      SLOW  |         1.791(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<11>   |         6.092(R)|      SLOW  |         1.789(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<12>   |         6.092(R)|      SLOW  |         1.789(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<13>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<14>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<15>   |         6.070(R)|      SLOW  |         1.767(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<16>   |         6.070(R)|      SLOW  |         1.767(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<17>   |         6.145(R)|      SLOW  |         1.842(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<18>   |         6.121(R)|      SLOW  |         1.818(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<19>   |         6.123(R)|      SLOW  |         1.820(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<20>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<21>   |         6.121(R)|      SLOW  |         1.818(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<22>   |         6.121(R)|      SLOW  |         1.818(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<23>   |         6.070(R)|      SLOW  |         1.767(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<24>   |         6.143(R)|      SLOW  |         1.840(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<25>   |         6.071(R)|      SLOW  |         1.768(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<26>   |         6.122(R)|      SLOW  |         1.819(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<27>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<28>   |         6.143(R)|      SLOW  |         1.840(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<29>   |         6.123(R)|      SLOW  |         1.820(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<30>   |         6.144(R)|      SLOW  |         1.841(R)|      FAST  |okHE<40>          |  -0.930|
okUHU<31>   |         6.092(R)|      SLOW  |         1.789(R)|      FAST  |okHE<40>          |  -0.930|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1_in_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1_in_n      |   20.085|         |         |         |
clk1_in_p      |   20.085|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk1_in_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1_in_n      |   20.085|         |         |         |
clk1_in_p      |   20.085|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock okUH<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
okUH<0>        |    9.554|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.693; Ideal Clock Offset To Actual Clock 0.992; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUHU<0>          |    1.744(R)|      SLOW  |   -0.181(R)|      FAST  |    0.256|    2.181|       -0.963|
okUHU<1>          |    1.814(R)|      SLOW  |   -0.210(R)|      FAST  |    0.186|    2.210|       -1.012|
okUHU<2>          |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |    0.224|    2.172|       -0.974|
okUHU<3>          |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |    0.292|    2.145|       -0.927|
okUHU<4>          |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |    0.222|    2.174|       -0.976|
okUHU<5>          |    1.768(R)|      SLOW  |   -0.205(R)|      FAST  |    0.232|    2.205|       -0.987|
okUHU<6>          |    1.745(R)|      SLOW  |   -0.182(R)|      FAST  |    0.255|    2.182|       -0.964|
okUHU<7>          |    1.815(R)|      SLOW  |   -0.211(R)|      FAST  |    0.185|    2.211|       -1.013|
okUHU<8>          |    1.757(R)|      SLOW  |   -0.153(R)|      FAST  |    0.243|    2.153|       -0.955|
okUHU<9>          |    1.745(R)|      SLOW  |   -0.182(R)|      FAST  |    0.255|    2.182|       -0.964|
okUHU<10>         |    1.815(R)|      SLOW  |   -0.211(R)|      FAST  |    0.185|    2.211|       -1.013|
okUHU<11>         |    1.746(R)|      SLOW  |   -0.183(R)|      FAST  |    0.254|    2.183|       -0.965|
okUHU<12>         |    1.816(R)|      SLOW  |   -0.212(R)|      FAST  |    0.184|    2.212|       -1.014|
okUHU<13>         |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |    0.292|    2.145|       -0.927|
okUHU<14>         |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |    0.222|    2.174|       -0.976|
okUHU<15>         |    1.838(R)|      SLOW  |   -0.234(R)|      FAST  |    0.162|    2.234|       -1.036|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.838|         -  |      -0.145|         -  |    0.162|    2.145|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.693; Ideal Clock Offset To Actual Clock -0.032; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUH<1>           |    1.815(R)|      SLOW  |   -0.211(R)|      FAST  |    0.185|    0.211|       -0.013|
okUH<2>           |    1.685(R)|      SLOW  |   -0.122(R)|      FAST  |    0.315|    0.122|        0.097|
okUH<3>           |    1.744(R)|      SLOW  |   -0.181(R)|      FAST  |    0.256|    0.181|        0.038|
okUH<4>           |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |    0.292|    0.145|        0.074|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.815|         -  |      -0.122|         -  |    0.185|    0.122|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.075 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okUHU<0>                                       |        6.095|      SLOW  |        1.792|      FAST  |         0.025|
okUHU<1>                                       |        6.095|      SLOW  |        1.792|      FAST  |         0.025|
okUHU<2>                                       |        6.123|      SLOW  |        1.820|      FAST  |         0.053|
okUHU<3>                                       |        6.121|      SLOW  |        1.818|      FAST  |         0.051|
okUHU<4>                                       |        6.121|      SLOW  |        1.818|      FAST  |         0.051|
okUHU<5>                                       |        6.071|      SLOW  |        1.768|      FAST  |         0.001|
okUHU<6>                                       |        6.093|      SLOW  |        1.790|      FAST  |         0.023|
okUHU<7>                                       |        6.093|      SLOW  |        1.790|      FAST  |         0.023|
okUHU<8>                                       |        6.142|      SLOW  |        1.839|      FAST  |         0.072|
okUHU<9>                                       |        6.094|      SLOW  |        1.791|      FAST  |         0.024|
okUHU<10>                                      |        6.094|      SLOW  |        1.791|      FAST  |         0.024|
okUHU<11>                                      |        6.092|      SLOW  |        1.789|      FAST  |         0.022|
okUHU<12>                                      |        6.092|      SLOW  |        1.789|      FAST  |         0.022|
okUHU<13>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<14>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<15>                                      |        6.070|      SLOW  |        1.767|      FAST  |         0.000|
okUHU<16>                                      |        6.070|      SLOW  |        1.767|      FAST  |         0.000|
okUHU<17>                                      |        6.145|      SLOW  |        1.842|      FAST  |         0.075|
okUHU<18>                                      |        6.121|      SLOW  |        1.818|      FAST  |         0.051|
okUHU<19>                                      |        6.123|      SLOW  |        1.820|      FAST  |         0.053|
okUHU<20>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<21>                                      |        6.121|      SLOW  |        1.818|      FAST  |         0.051|
okUHU<22>                                      |        6.121|      SLOW  |        1.818|      FAST  |         0.051|
okUHU<23>                                      |        6.070|      SLOW  |        1.767|      FAST  |         0.000|
okUHU<24>                                      |        6.143|      SLOW  |        1.840|      FAST  |         0.073|
okUHU<25>                                      |        6.071|      SLOW  |        1.768|      FAST  |         0.001|
okUHU<26>                                      |        6.122|      SLOW  |        1.819|      FAST  |         0.052|
okUHU<27>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<28>                                      |        6.143|      SLOW  |        1.840|      FAST  |         0.073|
okUHU<29>                                      |        6.123|      SLOW  |        1.820|      FAST  |         0.053|
okUHU<30>                                      |        6.144|      SLOW  |        1.841|      FAST  |         0.074|
okUHU<31>                                      |        6.092|      SLOW  |        1.789|      FAST  |         0.022|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.001 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okHU<0>                                        |        6.143|      SLOW  |        1.948|      FAST  |         0.000|
okHU<2>                                        |        6.144|      SLOW  |        1.949|      FAST  |         0.001|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+



Table of Timegroups:
-------------------
TimeGroup variable_freq_clk_generator_inst_clkout_i:
Blocks
 SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_8   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_9   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_10  TTL_out_user_10_1                                                                TTL_out_user_11_1                                                                TTL_out_user_12_1                                                                TTL_out_user_13_1                                                                TTL_out_user_14_1                                                                TTL_out_user_15_1                                                                TTL_out_user_8_1                                                                TTL_out_user_9_1                                                                variable_freq_clk_generator_inst/BUFG_1                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_4          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_5          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_6          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_7          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10         SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10         loop_aux_cmd_index_3_8                                                                loop_aux_cmd_index_3_9                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_9          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9             SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10            loop_aux_cmd_index_3_4                                                                loop_aux_cmd_index_3_5                                                                loop_aux_cmd_index_3_6                                                                loop_aux_cmd_index_3_7                                                                loop_aux_cmd_index_2_8                                                                loop_aux_cmd_index_2_9                                                                loop_aux_cmd_index_3_0                                                                loop_aux_cmd_index_3_1                                                                loop_aux_cmd_index_3_2                                                                loop_aux_cmd_index_3_3                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6             SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7             SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8             loop_aux_cmd_index_2_3                                                                loop_aux_cmd_index_2_2                                                                loop_aux_cmd_index_2_1                                                                loop_aux_cmd_index_2_0                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1             SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2             SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4             SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3             SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5             SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0                           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1                           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6                     max_aux_cmd_index_3_4                                                                max_aux_cmd_index_3_5                                                                max_aux_cmd_index_3_6                                                                max_aux_cmd_index_3_7                                                                aux_cmd_index_3_4                                                                aux_cmd_index_3_3                                                                aux_cmd_index_3_0                                                                aux_cmd_index_3_2                                                                aux_cmd_index_3_1                                                                aux_cmd_index_3_7                                                                aux_cmd_index_3_8                                                                aux_cmd_index_3_5                                                                aux_cmd_index_3_6                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg                                         loop_aux_cmd_index_2_4                                                                loop_aux_cmd_index_2_5                                                                loop_aux_cmd_index_2_6                                                                loop_aux_cmd_index_2_7                                                                aux_cmd_index_2_0                                                                aux_cmd_index_2_1                                                                aux_cmd_index_2_2                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i            SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN                                         SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1                              SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                              SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3                              SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                      SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2                                      aux_cmd_index_2_7                                                                aux_cmd_index_2_8                                                                max_aux_cmd_index_3_8                                                                max_aux_cmd_index_3_9                                                                aux_cmd_index_3_9                                                                aux_cmd_index_1_5                                                                aux_cmd_index_1_4                                                                aux_cmd_bank_1_B_0                                                                aux_cmd_bank_1_B_1                                                                aux_cmd_bank_1_B_2                                                                aux_cmd_bank_1_B_3                                                                loop_aux_cmd_index_1_4                                                                loop_aux_cmd_index_1_5                                                                loop_aux_cmd_index_1_6                                                                loop_aux_cmd_index_1_7                                                                aux_cmd_bank_1_D_0                                                                aux_cmd_bank_1_D_1                                                                aux_cmd_bank_1_D_2                                                                aux_cmd_bank_1_D_3                                                                max_aux_cmd_index_1_4                                                                max_aux_cmd_index_1_5                                                                max_aux_cmd_index_1_6                                                                max_aux_cmd_index_1_7                                                                max_aux_cmd_index_1_8                                                                max_aux_cmd_index_1_9                                                                max_aux_cmd_index_3_0                                                                max_aux_cmd_index_3_1                                                                max_aux_cmd_index_3_2                                                                max_aux_cmd_index_3_3                                                                aux_cmd_index_2_4                                                                aux_cmd_index_1_7                                                                DAC_register_6_15                                                                DAC_register_6_14                                                                aux_cmd_bank_2_B_0                                                                aux_cmd_bank_2_B_1                                                                aux_cmd_bank_2_B_2                                                                aux_cmd_bank_2_B_3                                                                aux_cmd_bank_1_A_0                                                                aux_cmd_bank_1_A_1                                                                aux_cmd_bank_1_A_2                                                                aux_cmd_bank_1_A_3                                                                aux_cmd_bank_3_B_0                                                                aux_cmd_bank_3_B_1                                                                aux_cmd_bank_3_B_2                                                                aux_cmd_bank_3_B_3                                                                aux_cmd_index_2_3                                                                loop_aux_cmd_index_1_8                                                                loop_aux_cmd_index_1_9                                                                aux_cmd_index_1_0                                                                aux_cmd_index_1_1                                                                DAC_register_6_10                                                                DAC_register_6_11                                                                max_aux_cmd_index_2_0                                                                max_aux_cmd_index_2_1                                                                max_aux_cmd_index_2_2                                                                max_aux_cmd_index_2_3                                                                aux_cmd_bank_2_C_0                                                                aux_cmd_bank_2_C_1                                                                aux_cmd_bank_2_C_2                                                                aux_cmd_bank_2_C_3                                                                max_aux_cmd_index_1_0                                                                max_aux_cmd_index_1_1                                                                max_aux_cmd_index_1_2                                                                max_aux_cmd_index_1_3                                                                aux_cmd_bank_1_C_0                                                                aux_cmd_bank_1_C_1                                                                aux_cmd_bank_1_C_2                                                                aux_cmd_bank_1_C_3                                                                aux_cmd_bank_3_A_0                                                                aux_cmd_bank_3_A_1                                                                aux_cmd_bank_3_C_0                                                                aux_cmd_bank_3_C_1                                                                aux_cmd_bank_3_C_2                                                                aux_cmd_bank_3_C_3                                                                RAM_addr_rd_8                                                                RAM_addr_rd_9                                                                aux_cmd_index_1_3                                                                aux_cmd_index_1_2                                                                loop_aux_cmd_index_1_0                                                                loop_aux_cmd_index_1_1                                                                loop_aux_cmd_index_1_2                                                                loop_aux_cmd_index_1_3                                                                DAC_register_6_6                                                                DAC_register_6_0                                                                DAC_register_6_5                                                                DAC_register_6_4                                                                DAC_register_6_2                                                                DAC_register_6_9                                                                DAC_register_6_13                                                                DAC_register_6_12                                                                DAC_register_5_0                                                                DAC_register_5_3                                                                DAC_register_5_8                                                                DAC_register_5_1                                                                DAC_register_5_10                                                                DAC_register_5_5                                                                DAC_register_5_4                                                                DAC_register_5_2                                                                DAC_register_5_14                                                                DAC_register_5_9                                                                DAC_register_5_7                                                                DAC_register_5_15                                                                DAC_register_5_13                                                                DAC_register_5_12                                                                max_aux_cmd_index_2_4                                                                max_aux_cmd_index_2_5                                                                max_aux_cmd_index_2_6                                                                max_aux_cmd_index_2_7                                                                aux_cmd_bank_2_D_0                                                                aux_cmd_bank_2_D_1                                                                aux_cmd_bank_2_D_2                                                                aux_cmd_bank_2_D_3                                                                aux_cmd_bank_2_A_0                                                                aux_cmd_bank_2_A_1                                                                aux_cmd_bank_2_A_2                                                                aux_cmd_bank_2_A_3                                                                aux_cmd_index_2_5                                                                aux_cmd_index_2_6                                                                aux_cmd_bank_3_A_2                                                                aux_cmd_bank_3_A_3                                                                aux_cmd_bank_3_D_0                                                                aux_cmd_bank_3_D_1                                                                aux_cmd_bank_3_D_2                                                                aux_cmd_bank_3_D_3                                                                RAM_addr_rd_4                                                                RAM_addr_rd_5                                                                RAM_addr_rd_6                                                                RAM_addr_rd_7                                                                aux_cmd_index_1_6                                                                aux_cmd_index_1_8                                                                aux_cmd_index_1_9                                                                DAC_register_6_3                                                                DAC_register_6_8                                                                DAC_register_6_1                                                                DAC_register_6_7                                                                DAC_register_5_6                                                                DAC_register_5_11                                                                max_timestep_0                                                                max_timestep_1                                                                max_timestep_2                                                                max_timestep_3                                                                DAC_pre_register_6_8                                                                DAC_pre_register_6_9                                                                DAC_pre_register_6_10                                                                DAC_pre_register_6_11                                                                DAC_register_1_2                                                                DAC_register_1_6                                                                RAM_addr_rd_0                                                                RAM_addr_rd_1                                                                RAM_addr_rd_2                                                                RAM_addr_rd_3                                                                DAC_output_6/DAC_DIN                                                                DAC_output_5/DAC_DIN                                                                max_aux_cmd_index_2_8                                                                max_aux_cmd_index_2_9                                                                aux_cmd_index_2_9                                                                timestamp_28                                                                timestamp_29                                                                timestamp_30                                                                timestamp_31                                                                DAC_pre_register_5_8                                                                DAC_pre_register_5_9                                                                DAC_pre_register_5_10                                                                DAC_pre_register_5_11                                                                max_timestep_28                                                                max_timestep_29                                                                max_timestep_30                                                                max_timestep_31                                                                DAC_register_1_0                                                                DAC_register_1_12                                                                DAC_register_1_3                                                                DAC_register_1_1                                                                max_timestep_4                                                                max_timestep_5                                                                max_timestep_6                                                                max_timestep_7                                                                DAC_register_1_4                                                                DAC_register_1_5                                                                DAC_register_1_7                                                                DAC_register_1_8                                                                DAC_register_1_13                                                                DAC_register_1_11                                                                max_timestep_20                                                                max_timestep_21                                                                max_timestep_22                                                                max_timestep_23                                                                max_timestep_24                                                                max_timestep_25                                                                max_timestep_26                                                                max_timestep_27                                                                DAC_register_1_10                                                                DAC_register_1_9                                                                DAC_pre_register_1_8                                                                DAC_pre_register_1_9                                                                DAC_pre_register_1_10                                                                DAC_pre_register_1_11                                                                timestamp_0                                                                timestamp_1                                                                timestamp_2                                                                timestamp_3                                                                timestamp_4                                                                timestamp_5                                                                timestamp_6                                                                timestamp_7                                                                DAC_pre_register_1_12                                                                DAC_pre_register_1_13                                                                DAC_pre_register_1_14                                                                timestamp_20                                                                timestamp_21                                                                timestamp_22                                                                timestamp_23                                                                timestamp_24                                                                timestamp_25                                                                timestamp_26                                                                timestamp_27                                                                DAC_pre_register_6_12                                                                DAC_pre_register_6_13                                                                DAC_pre_register_6_14                                                                DAC_register_1_14                                                                DAC_register_1_15                                                                max_timestep_8                                                                max_timestep_9                                                                max_timestep_10                                                                max_timestep_11                                                                DAC_pre_register_1_4                                                                DAC_pre_register_1_5                                                                DAC_pre_register_1_6                                                                DAC_pre_register_1_7                                                                timestamp_12                                                                timestamp_13                                                                timestamp_14                                                                timestamp_15                                                                channel_MISO_0                                                                channel_MISO_1                                                                channel_MISO_2                                                                channel_MISO_3                                                                max_timestep_16                                                                max_timestep_17                                                                max_timestep_18                                                                max_timestep_19                                                                max_timestep_12                                                                max_timestep_13                                                                max_timestep_14                                                                max_timestep_15                                                                timestamp_8                                                                timestamp_9                                                                timestamp_10                                                                timestamp_11                                                                channel_MISO_4                                                                channel_MISO_5                                                                DAC_pre_register_1_15                                                                timestamp_16                                                                timestamp_17                                                                timestamp_18                                                                timestamp_19                                                                DAC_pre_register_3_12                                                                DAC_pre_register_3_13                                                                DAC_pre_register_3_14                                                                DAC_register_3_5                                                                DAC_register_3_7                                                                DAC_register_3_3                                                                DAC_register_3_1                                                                DAC_register_3_0                                                                DAC_register_3_6                                                                DAC_register_3_13                                                                DAC_register_3_10                                                                DAC_register_3_9                                                                DAC_register_3_8                                                                DAC_register_3_15                                                                DAC_register_3_14                                                                DAC_pre_register_6_4                                                                DAC_pre_register_6_5                                                                DAC_pre_register_6_6                                                                DAC_pre_register_6_7                                                                DAC_pre_register_3_8                                                                DAC_pre_register_3_9                                                                DAC_pre_register_3_10                                                                DAC_pre_register_3_11                                                                DAC_pre_register_6_0                                                                DAC_pre_register_6_1                                                                DAC_pre_register_6_2                                                                DAC_pre_register_6_3                                                                DAC_pre_register_6_15                                                                DAC_pre_register_5_15                                                                DAC_pre_register_5_12                                                                DAC_pre_register_5_13                                                                DAC_pre_register_5_14                                                                DAC_register_3_4                                                                DAC_register_3_12                                                                DAC_register_3_11                                                                DAC_output_1/DAC_DIN                                                                channel_5                                                                DAC_register_3_2                                                                DAC_pre_register_1_0                                                                DAC_pre_register_1_1                                                                DAC_pre_register_1_2                                                                DAC_pre_register_1_3                                                                DAC_pre_register_5_4                                                                DAC_pre_register_5_5                                                                DAC_pre_register_5_6                                                                DAC_pre_register_5_7                                                                channel_0                                                                channel_1                                                                DAC_manual_8                                                                DAC_manual_9                                                                DAC_manual_10                                                                DAC_manual_11                                                                ti41/trigff0_0                                                                aux_cmd_A_4                                                                aux_cmd_A_5                                                                channel_2                                                                channel_3                                                                channel_4                                                                result_B2_10                                                                result_B2_11                                                                DAC_manual_12                                                                DAC_manual_13                                                                DAC_manual_14                                                                DAC_manual_15                                                                RAM_bank_sel_rd_1                                                                RAM_bank_sel_rd_0                                                                RAM_bank_sel_rd_3                                                                RAM_bank_sel_rd_2                                                                result_DDR_A1_10                                                                result_DDR_A1_11                                                                DAC_pre_register_5_0                                                                DAC_pre_register_5_1                                                                DAC_pre_register_5_2                                                                DAC_pre_register_5_3                                                                DAC_pre_register_7_8                                                                DAC_pre_register_7_9                                                                DAC_pre_register_7_10                                                                DAC_pre_register_7_11                                                                DAC_output_2/DAC_DIN                                                                result_A1_10                                                                result_A1_11                                                                data_stream_3_sel_0                                                                data_stream_3_sel_1                                                                data_stream_3_sel_2                                                                data_stream_3_sel_3                                                                DAC_pre_register_3_4                                                                DAC_pre_register_3_5                                                                DAC_pre_register_3_6                                                                DAC_pre_register_3_7                                                                DAC_pre_register_3_15                                                                DAC_pre_register_3_0                                                                DAC_pre_register_3_1                                                                DAC_pre_register_3_2                                                                DAC_pre_register_3_3                                                                DAC_output_1/DAC_SCLK                                                                DAC_output_1/DAC_SYNC                                                                in4x_B2_20                                                                in4x_B2_21                                                                in4x_B2_22                                                                in4x_B2_23                                                                result_B1_10                                                                result_B1_11                                                                ti41/trigff1_0                                                                DAC_pre_register_2_8                                                                DAC_pre_register_2_9                                                                DAC_pre_register_2_10                                                                DAC_pre_register_2_11                                                                DAC_pre_register_4_12                                                                DAC_pre_register_4_13                                                                DAC_pre_register_4_14                                                                DAC_pre_register_8_12                                                                DAC_pre_register_8_13                                                                DAC_pre_register_8_14                                                                MOSI_cmd_A_0                                                                MOSI_cmd_A_3                                                                MOSI_cmd_A_2                                                                MOSI_cmd_A_5                                                                MOSI_cmd_A_4                                                                MOSI_cmd_A_7                                                                MOSI_cmd_A_6                                                                aux_cmd_A_10                                                                aux_cmd_A_11                                                                aux_cmd_A_12                                                                aux_cmd_A_13                                                                result_DDR_B2_10                                                                result_DDR_B2_11                                                                result_DDR_B1_10                                                                result_DDR_B1_11                                                                ti41/ep_trigger_0                                                                DAC_pre_register_4_8                                                                DAC_pre_register_4_9                                                                DAC_pre_register_4_10                                                                DAC_pre_register_4_11                                                                DAC_pre_register_2_12                                                                DAC_pre_register_2_13                                                                DAC_pre_register_2_14                                                                aux_cmd_A_6                                                                aux_cmd_A_7                                                                aux_cmd_A_8                                                                aux_cmd_A_9                                                                result_A2_10                                                                result_A2_11                                                                result_DDR_C1_10                                                                result_DDR_C1_11                                                                DAC_manual_4                                                                DAC_manual_5                                                                DAC_manual_6                                                                DAC_manual_7                                                                result_C1_12                                                                result_C1_13                                                                result_DDR_B2_12                                                                result_DDR_B2_13                                                                result_DDR_B2_14                                                                result_DDR_B2_15                                                                result_B2_14                                                                result_B2_15                                                                DAC_pre_register_2_15                                                                DAC_pre_register_7_15                                                                DAC_pre_register_8_8                                                                DAC_pre_register_8_9                                                                DAC_pre_register_8_10                                                                DAC_pre_register_8_11                                                                DAC_pre_register_8_15                                                                aux_cmd_B_3                                                                aux_cmd_B_11                                                                aux_cmd_B_4                                                                aux_cmd_B_5                                                                MOSI_cmd_D_0                                                                MOSI_cmd_D_3                                                                MOSI_cmd_D_2                                                                MOSI_cmd_D_5                                                                MOSI_cmd_D_4                                                                TTL_out_user_2                                                                TTL_out_user_5                                                                TTL_out_user_6                                                                DAC_register_7_15                                                                result_A1_8                                                                result_A1_9                                                                in4x_A1_22                                                                in4x_A1_23                                                                result_DDR_A1_8                                                                result_DDR_A1_9                                                                in4x_B1_20                                                                in4x_B1_21                                                                in4x_B1_22                                                                in4x_B1_23                                                                result_B2_12                                                                result_B2_13                                                                DAC_pre_register_4_15                                                                aux_cmd_D_4                                                                aux_cmd_D_5                                                                aux_cmd_D_6                                                                aux_cmd_D_7                                                                MOSI_cmd_D_7                                                                MOSI_cmd_D_6                                                                MOSI_cmd_D_8                                                                MOSI_cmd_D_9                                                                MOSI_cmd_D_10                                                                in4x_C2_20                                                                in4x_C2_21                                                                in4x_C2_22                                                                in4x_C2_23                                                                in4x_A2_20                                                                in4x_A2_21                                                                in4x_A2_22                                                                in4x_A2_23                                                                in4x_D2_20                                                                in4x_D2_21                                                                in4x_D2_22                                                                in4x_D2_23                                                                result_C1_10                                                                result_C1_11                                                                in4x_A2_16                                                                in4x_A2_17                                                                in4x_A2_18                                                                in4x_A2_19                                                                result_DDR_C1_12                                                                result_DDR_C1_13                                                                result_DDR_B1_12                                                                result_DDR_B1_13                                                                in4x_B2_8                                                                in4x_B2_9                                                                in4x_B2_10                                                                in4x_B2_11                                                                in4x_D2_0                                                                in4x_D2_1                                                                in4x_D2_2                                                                in4x_D2_3                                                                DAC_pre_register_7_4                                                                DAC_pre_register_7_5                                                                DAC_pre_register_7_6                                                                DAC_pre_register_7_7                                                                TTL_out_user_0                                                                DAC_pre_register_7_12                                                                DAC_pre_register_7_13                                                                DAC_pre_register_7_14                                                                aux_cmd_A_14                                                                aux_cmd_A_15                                                                MOSI_cmd_A_12                                                                MOSI_cmd_A_13                                                                MOSI_cmd_A_1                                                                MOSI_cmd_A_15                                                                MOSI_cmd_D_1                                                                MOSI_cmd_D_15                                                                DAC_output_8/DAC_DIN                                                                TTL_out_user_4                                                                DAC_register_7_7                                                                DAC_register_7_2                                                                DAC_register_7_14                                                                DAC_register_7_12                                                                DAC_register_7_11                                                                DAC_register_7_3                                                                DAC_register_7_13                                                                DAC_register_7_9                                                                DAC_register_7_8                                                                in4x_C1_24                                                                in4x_C1_25                                                                in4x_C1_26                                                                in4x_C1_27                                                                in4x_D1_20                                                                in4x_D1_21                                                                in4x_D1_22                                                                in4x_D1_23                                                                in4x_A1_20                                                                in4x_A1_21                                                                in4x_C1_20                                                                in4x_C1_21                                                                in4x_C1_22                                                                in4x_C1_23                                                                in4x_A1_18                                                                in4x_A1_19                                                                in4x_C1_16                                                                in4x_C1_17                                                                in4x_C1_18                                                                in4x_C1_19                                                                in4x_B2_16                                                                in4x_B2_17                                                                in4x_B2_18                                                                in4x_B2_19                                                                result_D2_12                                                                result_D2_13                                                                result_B1_12                                                                result_B1_13                                                                result_DDR_B1_14                                                                result_DDR_B1_15                                                                result_B1_14                                                                result_B1_15                                                                DAC_pre_register_7_0                                                                DAC_pre_register_7_1                                                                DAC_pre_register_7_2                                                                DAC_pre_register_7_3                                                                MOSI_cmd_A_8                                                                MOSI_cmd_A_9                                                                MOSI_cmd_A_10                                                                MOSI_cmd_A_11                                                                aux_cmd_C_4                                                                aux_cmd_C_5                                                                aux_cmd_C_6                                                                aux_cmd_C_7                                                                aux_cmd_B_15                                                                ADC_inout_1/ADC_CS                                                                ADC_inout_1/ADC_SCLK                                                                DAC_output_3/DAC_DIN                                                                DAC_output_8/state_clk                                                                DAC_register_7_0                                                                DAC_register_7_1                                                                DAC_register_7_5                                                                result_DDR_C1_8                                                                result_DDR_C1_9                                                                result_D1_10                                                                result_D1_11                                                                result_DDR_C2_10                                                                result_DDR_C2_11                                                                result_C2_10                                                                result_C2_11                                                                result_D2_10                                                                result_D2_11                                                                in4x_D2_16                                                                in4x_D2_17                                                                in4x_D2_18                                                                in4x_D2_19                                                                in4x_A1_16                                                                in4x_A1_17                                                                in4x_D1_16                                                                in4x_D1_17                                                                in4x_D1_18                                                                in4x_D1_19                                                                result_A2_12                                                                result_A2_13                                                                result_DDR_D2_12                                                                result_DDR_D2_13                                                                result_DDR_C2_12                                                                result_DDR_C2_13                                                                result_A1_12                                                                result_A1_13                                                                result_DDR_C1_14                                                                result_DDR_C1_15                                                                result_C1_14                                                                result_C1_15                                                                result_DDR_D2_14                                                                result_DDR_D2_15                                                                result_A2_14                                                                result_A2_15                                                                result_DDR_A1_14                                                                result_DDR_A1_15                                                                aux_cmd_A_0                                                                aux_cmd_A_1                                                                aux_cmd_A_2                                                                aux_cmd_A_3                                                                aux_cmd_D_12                                                                aux_cmd_D_13                                                                aux_cmd_D_14                                                                aux_cmd_D_15                                                                MOSI_cmd_B_8                                                                MOSI_cmd_B_9                                                                MOSI_cmd_B_10                                                                MOSI_cmd_B_11                                                                aux_cmd_B_6                                                                aux_cmd_B_7                                                                aux_cmd_B_8                                                                aux_cmd_B_9                                                                aux_cmd_C_8                                                                aux_cmd_C_9                                                                aux_cmd_C_10                                                                aux_cmd_C_11                                                                DAC_register_7_6                                                                result_C1_8                                                                result_C1_9                                                                result_DDR_D1_10                                                                result_DDR_D1_11                                                                in4x_C2_24                                                                in4x_C2_25                                                                in4x_C2_26                                                                in4x_C2_27                                                                result_DDR_A2_10                                                                result_DDR_A2_11                                                                result_DDR_D2_10                                                                result_DDR_D2_11                                                                in4x_C2_16                                                                in4x_C2_17                                                                in4x_C2_18                                                                in4x_C2_19                                                                in4x_B1_16                                                                in4x_B1_17                                                                in4x_B1_18                                                                in4x_B1_19                                                                result_DDR_A2_12                                                                result_DDR_A2_13                                                                result_DDR_D1_12                                                                result_DDR_D1_13                                                                result_C2_12                                                                result_C2_13                                                                result_DDR_A1_12                                                                result_DDR_A1_13                                                                result_D1_12                                                                result_D1_13                                                                result_DDR_A2_14                                                                result_DDR_A2_15                                                                DAC_manual_0                                                                DAC_manual_1                                                                DAC_manual_2                                                                DAC_manual_3                                                                result_D2_14                                                                result_D2_15                                                                result_DDR_D1_14                                                                result_DDR_D1_15                                                                result_D1_14                                                                result_D1_15                                                                result_A1_14                                                                result_A1_15                                                                aux_cmd_B_10                                                                aux_cmd_B_12                                                                aux_cmd_B_13                                                                aux_cmd_B_14                                                                aux_cmd_D_8                                                                aux_cmd_D_9                                                                aux_cmd_D_10                                                                aux_cmd_D_11                                                                MOSI_cmd_D_11                                                                MOSI_cmd_D_12                                                                MOSI_cmd_D_13                                                                MOSI_cmd_C_14                                                                MOSI_cmd_D_14                                                                aux_cmd_D_0                                                                aux_cmd_D_1                                                                aux_cmd_D_2                                                                aux_cmd_D_3                                                                aux_cmd_C_12                                                                aux_cmd_C_13                                                                aux_cmd_C_14                                                                aux_cmd_C_15                                                                DAC_register_7_4                                                                DAC_register_7_10                                                                result_DDR_A2_8                                                                result_DDR_A2_9                                                                result_A2_8                                                                result_A2_9                                                                result_DDR_B2_8                                                                result_DDR_B2_9                                                                in4x_D1_24                                                                in4x_D1_25                                                                in4x_D1_26                                                                in4x_D1_27                                                                in4x_B2_24                                                                in4x_B2_25                                                                in4x_B2_26                                                                in4x_B2_27                                                                in4x_B1_24                                                                in4x_B1_25                                                                in4x_B1_26                                                                in4x_B1_27                                                                in4x_A1_26                                                                in4x_A1_27                                                                data_stream_5_sel_0                                                                data_stream_5_sel_1                                                                data_stream_5_sel_2                                                                data_stream_5_sel_3                                                                data_stream_8_sel_0                                                                data_stream_8_sel_1                                                                data_stream_8_sel_2                                                                data_stream_8_sel_3                                                                in4x_A2_12                                                                in4x_A2_13                                                                in4x_A2_14                                                                in4x_A2_15                                                                in4x_D2_12                                                                in4x_D2_13                                                                in4x_D2_14                                                                in4x_D2_15                                                                in4x_B2_12                                                                in4x_B2_13                                                                in4x_B2_14                                                                in4x_B2_15                                                                in4x_C1_8                                                                in4x_C1_9                                                                in4x_C1_10                                                                in4x_C1_11                                                                in4x_A1_10                                                                in4x_A1_11                                                                in4x_D2_8                                                                in4x_D2_9                                                                in4x_D2_10                                                                in4x_D2_11                                                                DAC_pre_register_2_4                                                                DAC_pre_register_2_5                                                                DAC_pre_register_2_6                                                                DAC_pre_register_2_7                                                                result_DDR_C2_14                                                                result_DDR_C2_15                                                                in4x_D1_0                                                                in4x_D1_1                                                                in4x_D1_2                                                                in4x_D1_3                                                                in4x_A1_2                                                                in4x_A1_3                                                                in4x_B1_0                                                                in4x_B1_1                                                                in4x_B1_2                                                                in4x_B1_3                                                                DAC_pre_register_2_0                                                                DAC_pre_register_2_1                                                                DAC_pre_register_2_2                                                                DAC_pre_register_2_3                                                                FIFO_write_to                                                                DAC_pre_register_8_0                                                                DAC_pre_register_8_1                                                                DAC_pre_register_8_2                                                                DAC_pre_register_8_3                                                                DAC_register_2_2                                                                DAC_register_2_5                                                                DAC_register_2_1                                                                DAC_register_2_0                                                                DAC_register_2_15                                                                DAC_register_2_12                                                                DAC_register_2_9                                                                DAC_register_2_6                                                                DAC_register_2_14                                                                DAC_register_2_13                                                                DAC_register_2_10                                                                MOSI_D                                                                DAC_register_8_1                                                                DAC_register_8_0                                                                DAC_register_8_14                                                                DAC_register_8_11                                                                DAC_register_8_9                                                                DAC_register_8_8                                                                DAC_register_8_13                                                                DAC_output_7/DAC_DIN                                                                result_D1_8                                                                result_D1_9                                                                result_B2_8                                                                result_B2_9                                                                in4x_C1_28                                                                in4x_C1_29                                                                in4x_C1_30                                                                in4x_C1_31                                                                in4x_A2_24                                                                in4x_A2_25                                                                in4x_A2_26                                                                in4x_A2_27                                                                result_B1_8                                                                result_B1_9                                                                data_stream_1_sel_0                                                                data_stream_1_sel_1                                                                data_stream_1_sel_2                                                                data_stream_1_sel_3                                                                data_stream_2_sel_0                                                                data_stream_2_sel_1                                                                data_stream_2_sel_2                                                                data_stream_2_sel_3                                                                data_stream_6_sel_0                                                                data_stream_6_sel_1                                                                data_stream_6_sel_2                                                                data_stream_6_sel_3                                                                in4x_C1_12                                                                in4x_C1_13                                                                in4x_C1_14                                                                in4x_C1_15                                                                in4x_A1_12                                                                in4x_A1_13                                                                in4x_C2_12                                                                in4x_C2_13                                                                in4x_C2_14                                                                in4x_C2_15                                                                in4x_B1_8                                                                in4x_B1_9                                                                in4x_B1_10                                                                in4x_B1_11                                                                in4x_A2_8                                                                in4x_A2_9                                                                in4x_A2_10                                                                in4x_A2_11                                                                main_state_FSM_FFd81                                                                main_state_FSM_FFd1                                                                main_state_FSM_FFd2                                                                main_state_FSM_FFd3                                                                main_state_FSM_FFd4                                                                in4x_C1_0                                                                in4x_C1_1                                                                in4x_C1_2                                                                in4x_C1_3                                                                in4x_A1_0                                                                in4x_A1_1                                                                in4x_A2_0                                                                in4x_A2_1                                                                in4x_A2_2                                                                in4x_A2_3                                                                DAC_pre_register_8_4                                                                DAC_pre_register_8_5                                                                DAC_pre_register_8_6                                                                DAC_pre_register_8_7                                                                CS_b                                                                DAC_register_2_3                                                                DAC_register_2_4                                                                external_fast_settle_prev                                                                MOSI_cmd_C_8                                                                MOSI_cmd_C_9                                                                MOSI_cmd_C_10                                                                MOSI_cmd_C_11                                                                MOSI_cmd_B_0                                                                MOSI_cmd_B_3                                                                MOSI_cmd_B_2                                                                MOSI_cmd_B_5                                                                MOSI_cmd_B_4                                                                MOSI_cmd_B_7                                                                MOSI_cmd_B_6                                                                DAC_register_8_4                                                                DAC_register_8_3                                                                TTL_out_user_7                                                                result_DDR_C2_8                                                                result_DDR_C2_9                                                                in4x_A1_24                                                                in4x_A1_25                                                                in4x_D2_27                                                                in4x_D2_28                                                                in4x_D2_29                                                                in4x_D2_30                                                                result_DDR_B1_8                                                                result_DDR_B1_9                                                                in4x_D1_8                                                                in4x_D1_9                                                                in4x_D1_10                                                                in4x_D1_11                                                                in4x_C2_8                                                                in4x_C2_9                                                                in4x_C2_10                                                                in4x_C2_11                                                                main_state_FSM_FFd53                                                                main_state_FSM_FFd54                                                                main_state_FSM_FFd55                                                                main_state_FSM_FFd56                                                                main_state_FSM_FFd69                                                                main_state_FSM_FFd70                                                                main_state_FSM_FFd71                                                                main_state_FSM_FFd72                                                                in4x_B2_0                                                                in4x_B2_1                                                                in4x_B2_2                                                                in4x_B2_3                                                                in4x_C2_0                                                                in4x_C2_1                                                                in4x_C2_2                                                                in4x_C2_3                                                                in4x_D2_4                                                                in4x_D2_5                                                                in4x_D2_6                                                                in4x_D2_7                                                                DAC_register_2_8                                                                DAC_register_2_7                                                                DAC_register_2_11                                                                MOSI_cmd_C_12                                                                MOSI_cmd_C_13                                                                MOSI_cmd_C_1                                                                MOSI_cmd_C_15                                                                aux_cmd_C_0                                                                aux_cmd_C_1                                                                aux_cmd_C_2                                                                aux_cmd_C_3                                                                DAC_register_8_7                                                                DAC_register_8_6                                                                result_C2_8                                                                result_C2_9                                                                in4x_A1_28                                                                in4x_A1_29                                                                in4x_A1_30                                                                in4x_A1_31                                                                in4x_C2_28                                                                in4x_C2_29                                                                in4x_C2_30                                                                in4x_C2_31                                                                in4x_B1_28                                                                in4x_B1_29                                                                in4x_B1_30                                                                in4x_B1_31                                                                data_stream_7_sel_0                                                                data_stream_7_sel_1                                                                data_stream_7_sel_2                                                                data_stream_7_sel_3                                                                data_stream_4_sel_0                                                                data_stream_4_sel_1                                                                data_stream_4_sel_2                                                                data_stream_4_sel_3                                                                in4x_B1_12                                                                in4x_B1_13                                                                in4x_B1_14                                                                in4x_B1_15                                                                in4x_A1_14                                                                in4x_A1_15                                                                in4x_A1_8                                                                in4x_A1_9                                                                main_state_FSM_FFd73                                                                main_state_FSM_FFd74                                                                main_state_FSM_FFd75                                                                main_state_FSM_FFd76                                                                in4x_A2_4                                                                in4x_A2_5                                                                in4x_A2_6                                                                in4x_A2_7                                                                TTL_out_user_1                                                                SPI_running                                                                aux_cmd_B_0                                                                aux_cmd_B_1                                                                aux_cmd_B_2                                                                MOSI_cmd_C_0                                                                MOSI_cmd_C_3                                                                MOSI_cmd_C_2                                                                MOSI_cmd_C_5                                                                MOSI_cmd_C_4                                                                MOSI_cmd_C_7                                                                MOSI_cmd_C_6                                                                MOSI_A                                                                MOSI_B                                                                MOSI_C                                                                DAC_register_8_2                                                                DAC_register_8_5                                                                DAC_register_8_15                                                                DAC_register_8_12                                                                DAC_register_8_10                                                                in4x_B1_32                                                                in4x_B1_33                                                                in4x_B1_34                                                                in4x_B1_35                                                                in4x_A1_32                                                                in4x_A1_33                                                                result_D2_8                                                                result_D2_9                                                                result_C2_14                                                                result_C2_15                                                                DAC_pre_register_4_4                                                                DAC_pre_register_4_5                                                                DAC_pre_register_4_6                                                                DAC_pre_register_4_7                                                                in4x_C1_4                                                                in4x_C1_5                                                                in4x_C1_6                                                                in4x_C1_7                                                                in4x_A1_4                                                                in4x_A1_5                                                                in4x_B2_32                                                                in4x_B2_33                                                                in4x_B2_34                                                                in4x_B2_35                                                                in4x_D2_31                                                                in4x_D2_32                                                                in4x_D2_33                                                                in4x_D2_34                                                                result_DDR_D1_8                                                                result_DDR_D1_9                                                                in4x_A2_28                                                                in4x_A2_29                                                                in4x_A2_30                                                                in4x_A2_31                                                                in4x_D1_28                                                                in4x_D1_29                                                                in4x_D1_30                                                                in4x_D1_31                                                                result_DDR_D2_8                                                                result_DDR_D2_9                                                                in4x_D1_12                                                                in4x_D1_13                                                                in4x_D1_14                                                                in4x_D1_15                                                                main_state_FSM_FFd49                                                                main_state_FSM_FFd50                                                                main_state_FSM_FFd51                                                                main_state_FSM_FFd52                                                                main_state_FSM_FFd57                                                                main_state_FSM_FFd58                                                                main_state_FSM_FFd59                                                                main_state_FSM_FFd60                                                                in4x_C2_4                                                                in4x_C2_5                                                                in4x_C2_6                                                                in4x_C2_7                                                                in4x_B1_4                                                                in4x_B1_5                                                                in4x_B1_6                                                                in4x_B1_7                                                                data_stream_4_en                                                                data_stream_2_en                                                                in4x_A2_36                                                                in4x_A2_37                                                                in4x_A2_38                                                                in4x_A2_39                                                                result_A2_6                                                                result_A2_7                                                                in4x_C1_32                                                                in4x_C1_33                                                                in4x_C1_34                                                                in4x_C1_35                                                                main_state_FSM_FFd45                                                                main_state_FSM_FFd46                                                                main_state_FSM_FFd47                                                                main_state_FSM_FFd48                                                                main_state_FSM_FFd37                                                                main_state_FSM_FFd38                                                                main_state_FSM_FFd39                                                                main_state_FSM_FFd40                                                                main_state_FSM_FFd61                                                                main_state_FSM_FFd62                                                                main_state_FSM_FFd63                                                                main_state_FSM_FFd64                                                                main_state_FSM_FFd21                                                                main_state_FSM_FFd22                                                                main_state_FSM_FFd23                                                                main_state_FSM_FFd24                                                                main_state_FSM_FFd77                                                                main_state_FSM_FFd78                                                                main_state_FSM_FFd79                                                                main_state_FSM_FFd80                                                                in4x_D1_4                                                                in4x_D1_5                                                                in4x_D1_6                                                                in4x_D1_7                                                                data_stream_5_en                                                                TTL_out_user_8                                                                TTL_out_user_9                                                                TTL_out_user_10                                                                TTL_out_user_11                                                                MOSI_cmd_B_12                                                                MOSI_cmd_B_13                                                                MOSI_cmd_A_14                                                                MOSI_cmd_B_14                                                                MOSI_cmd_B_1                                                                MOSI_cmd_B_15                                                                DAC_output_4/DAC_DIN                                                                in4x_B2_36                                                                in4x_B2_37                                                                in4x_B2_38                                                                in4x_B2_39                                                                in4x_A2_32                                                                in4x_A2_33                                                                in4x_A2_34                                                                in4x_A2_35                                                                result_C1_6                                                                result_C1_7                                                                result_DDR_A2_6                                                                result_DDR_A2_7                                                                result_B2_6                                                                result_B2_7                                                                result_DDR_B2_6                                                                result_DDR_B2_7                                                                in4x_B2_28                                                                in4x_B2_29                                                                in4x_B2_30                                                                in4x_B2_31                                                                in4x_D2_24                                                                in4x_D2_25                                                                in4x_D2_26                                                                main_state_FSM_FFd41                                                                main_state_FSM_FFd42                                                                main_state_FSM_FFd43                                                                main_state_FSM_FFd44                                                                main_state_FSM_FFd65                                                                main_state_FSM_FFd66                                                                main_state_FSM_FFd67                                                                main_state_FSM_FFd68                                                                sample_clk                                                                in4x_A1_6                                                                in4x_A1_7                                                                data_stream_3_en                                                                data_stream_1_en                                                                TTL_out_user_12                                                                TTL_out_user_13                                                                TTL_out_user_14                                                                TTL_out_user_15                                                                SCLK                                                                in4x_A1_38                                                                in4x_A1_39                                                                in4x_D1_36                                                                in4x_D1_37                                                                in4x_D1_38                                                                in4x_D1_39                                                                in4x_A1_35                                                                in4x_A1_36                                                                in4x_A1_34                                                                in4x_A1_37                                                                in4x_D1_32                                                                in4x_D1_33                                                                in4x_D1_34                                                                in4x_D1_35                                                                in4x_C2_32                                                                in4x_C2_33                                                                in4x_C2_34                                                                in4x_C2_35                                                                main_state_FSM_FFd29                                                                main_state_FSM_FFd30                                                                main_state_FSM_FFd31                                                                main_state_FSM_FFd32                                                                main_state_FSM_FFd5                                                                main_state_FSM_FFd6                                                                main_state_FSM_FFd7                                                                main_state_FSM_FFd8                                                                DAC_pre_register_4_0                                                                DAC_pre_register_4_1                                                                DAC_pre_register_4_2                                                                DAC_pre_register_4_3                                                                in4x_C1_36                                                                in4x_C1_37                                                                in4x_C1_38                                                                in4x_C1_39                                                                in4x_B1_36                                                                in4x_B1_37                                                                in4x_B1_38                                                                in4x_B1_39                                                                in4x_D2_35                                                                in4x_D2_36                                                                in4x_D2_37                                                                in4x_D2_38                                                                result_DDR_C1_6                                                                result_DDR_C1_7                                                                result_D1_6                                                                result_D1_7                                                                result_A1_6                                                                result_A1_7                                                                result_DDR_A1_6                                                                result_DDR_A1_7                                                                result_B1_6                                                                result_B1_7                                                                result_DDR_B1_6                                                                result_DDR_B1_7                                                                main_state_FSM_FFd33                                                                main_state_FSM_FFd34                                                                main_state_FSM_FFd35                                                                main_state_FSM_FFd36                                                                main_state_FSM_FFd25                                                                main_state_FSM_FFd26                                                                main_state_FSM_FFd27                                                                main_state_FSM_FFd28                                                                main_state_FSM_FFd9                                                                main_state_FSM_FFd10                                                                main_state_FSM_FFd11                                                                main_state_FSM_FFd12                                                                main_state_FSM_FFd17                                                                main_state_FSM_FFd18                                                                main_state_FSM_FFd19                                                                main_state_FSM_FFd20                                                                data_stream_7_en                                                                data_stream_8_en                                                                data_stream_6_en                                                                in4x_B2_4                                                                in4x_B2_5                                                                in4x_B2_6                                                                in4x_B2_7                                                                in4x_C2_36                                                                in4x_C2_37                                                                in4x_C2_38                                                                in4x_C2_39                                                                result_C2_6                                                                result_C2_7                                                                result_D2_6                                                                result_D2_7                                                                result_DDR_C2_6                                                                result_DDR_C2_7                                                                result_DDR_C1_4                                                                result_DDR_C1_5                                                                result_C2_4                                                                result_C2_5                                                                in4x_D1_44                                                                in4x_D1_45                                                                in4x_D1_46                                                                in4x_D1_47                                                                in4x_B2_44                                                                in4x_B2_45                                                                in4x_B2_46                                                                in4x_B2_47                                                                in4x_A1_46                                                                in4x_A1_47                                                                result_A1_4                                                                result_A1_5                                                                in4x_D2_59                                                                in4x_D2_60                                                                in4x_D2_61                                                                in4x_C2_52                                                                in4x_C2_53                                                                in4x_C2_54                                                                in4x_C2_55                                                                main_state_FSM_FFd13                                                                main_state_FSM_FFd14                                                                main_state_FSM_FFd15                                                                main_state_FSM_FFd16                                                                in4x_C1_60                                                                in4x_C1_61                                                                in4x_C1_62                                                                in4x_C1_63                                                                in4x_B2_60                                                                in4x_B2_61                                                                in4x_B2_62                                                                in4x_B2_63                                                                external_digout_A                                                                result_DDR_D1_6                                                                result_DDR_D1_7                                                                result_D1_4                                                                result_D1_5                                                                result_B2_4                                                                result_B2_5                                                                result_DDR_B2_4                                                                result_DDR_B2_5                                                                in4x_B1_72                                                                in4x_B1_73                                                                in4x_D2_62                                                                in4x_D2_63                                                                in4x_D2_64                                                                external_digout_C                                                                external_digout_D                                                                external_digout_B                                                                in4x_C1_40                                                                in4x_C1_41                                                                in4x_C1_42                                                                in4x_C1_43                                                                in4x_A1_40                                                                in4x_A1_41                                                                in4x_D1_40                                                                in4x_D1_41                                                                in4x_D1_42                                                                in4x_D1_43                                                                in4x_C2_40                                                                in4x_C2_41                                                                in4x_C2_42                                                                in4x_C2_43                                                                result_A2_4                                                                result_A2_5                                                                result_DDR_C2_4                                                                result_DDR_C2_5                                                                result_DDR_D1_4                                                                result_DDR_D1_5                                                                in4x_D2_43                                                                in4x_D2_44                                                                in4x_D2_45                                                                in4x_D2_46                                                                in4x_A2_44                                                                in4x_A2_45                                                                in4x_A2_46                                                                in4x_A2_47                                                                in4x_C2_44                                                                in4x_C2_45                                                                in4x_C2_46                                                                in4x_C2_47                                                                result_DDR_A1_4                                                                result_DDR_A1_5                                                                result_B1_4                                                                result_B1_5                                                                result_C2_2                                                                result_C2_3                                                                result_A1_2                                                                result_A1_3                                                                in4x_D1_60                                                                in4x_D1_61                                                                in4x_D1_62                                                                in4x_D1_63                                                                in4x_D2_65                                                                in4x_D2_66                                                                in4x_D2_67                                                                in4x_D2_68                                                                in4x_D1_52                                                                in4x_D1_53                                                                in4x_D1_54                                                                in4x_D1_55                                                                in4x_C2_56                                                                in4x_C2_57                                                                in4x_C2_58                                                                in4x_C2_59                                                                in4x_C1_72                                                                in4x_C1_73                                                                in4x_A1_57                                                                in4x_A1_72                                                                in4x_A2_72                                                                in4x_A2_73                                                                in4x_C1_64                                                                in4x_C1_65                                                                in4x_C1_66                                                                in4x_C1_67                                                                in4x_C2_60                                                                in4x_C2_61                                                                in4x_C2_62                                                                in4x_C2_63                                                                result_DDR_C2_0                                                                result_DDR_C2_1                                                                result_DDR_B1_0                                                                result_DDR_B1_1                                                                in4x_D2_39                                                                in4x_D2_40                                                                in4x_D2_41                                                                in4x_D2_42                                                                in4x_A2_40                                                                in4x_A2_41                                                                in4x_A2_42                                                                in4x_A2_43                                                                result_DDR_D2_6                                                                result_DDR_D2_7                                                                in4x_B2_40                                                                in4x_B2_41                                                                in4x_B2_42                                                                in4x_B2_43                                                                result_C1_4                                                                result_C1_5                                                                in4x_B1_40                                                                in4x_B1_41                                                                in4x_B1_42                                                                in4x_B1_43                                                                in4x_A1_42                                                                in4x_A1_43                                                                result_D2_4                                                                result_D2_5                                                                in4x_A1_44                                                                in4x_A1_45                                                                in4x_C1_44                                                                in4x_C1_45                                                                in4x_C1_46                                                                in4x_C1_47                                                                in4x_B1_44                                                                in4x_B1_45                                                                in4x_B1_46                                                                in4x_B1_47                                                                result_DDR_B1_4                                                                result_DDR_B1_5                                                                result_D1_2                                                                result_D1_3                                                                result_DDR_D1_2                                                                result_DDR_D1_3                                                                result_DDR_C2_2                                                                result_DDR_C2_3                                                                result_DDR_A1_2                                                                result_DDR_A1_3                                                                in4x_A1_53                                                                in4x_A1_67                                                                in4x_A1_54                                                                in4x_A1_68                                                                in4x_D1_56                                                                in4x_D1_57                                                                in4x_D1_58                                                                in4x_D1_59                                                                in4x_C2_64                                                                in4x_C2_65                                                                in4x_C2_66                                                                in4x_C2_67                                                                in4x_A1_71                                                                in4x_A1_73                                                                in4x_D2_73                                                                in4x_A2_60                                                                in4x_A2_61                                                                in4x_A2_62                                                                in4x_A2_63                                                                in4x_B2_72                                                                in4x_B2_73                                                                in4x_C2_72                                                                in4x_C2_73                                                                result_C2_0                                                                result_C2_1                                                                result_A1_0                                                                result_A1_1                                                                in4x_A1_61                                                                in4x_A1_62                                                                in4x_A1_63                                                                in4x_B1_60                                                                in4x_B1_61                                                                in4x_B1_62                                                                in4x_B1_63                                                                result_DDR_A2_4                                                                result_DDR_A2_5                                                                in4x_C1_48                                                                in4x_C1_49                                                                in4x_C1_50                                                                in4x_C1_51                                                                in4x_A1_48                                                                in4x_A1_49                                                                in4x_C2_48                                                                in4x_C2_49                                                                in4x_C2_50                                                                in4x_C2_51                                                                result_DDR_D2_2                                                                result_DDR_D2_3                                                                result_DDR_A2_2                                                                result_DDR_A2_3                                                                result_DDR_D2_0                                                                result_DDR_D2_1                                                                result_DDR_B2_2                                                                result_DDR_B2_3                                                                result_DDR_C1_2                                                                result_DDR_C1_3                                                                in4x_B2_52                                                                in4x_B2_53                                                                in4x_B2_54                                                                in4x_B2_55                                                                in4x_A1_52                                                                in4x_A1_66                                                                in4x_C1_56                                                                in4x_C1_57                                                                in4x_C1_58                                                                in4x_C1_59                                                                in4x_B2_56                                                                in4x_B2_57                                                                in4x_B2_58                                                                in4x_B2_59                                                                in4x_B1_64                                                                in4x_B1_65                                                                in4x_B1_66                                                                in4x_B1_67                                                                in4x_A2_68                                                                in4x_A2_69                                                                in4x_A2_70                                                                in4x_A2_71                                                                in4x_A1_69                                                                in4x_A1_70                                                                in4x_A1_64                                                                in4x_A1_65                                                                in4x_C1_68                                                                in4x_C1_69                                                                in4x_C1_70                                                                in4x_C1_71                                                                result_B2_0                                                                result_B2_1                                                                result_B1_0                                                                result_B1_1                                                                DAC_register_4_0                                                                DAC_register_4_4                                                                DAC_register_4_2                                                                DAC_register_4_7                                                                DAC_register_4_5                                                                DAC_register_4_1                                                                DAC_register_4_6                                                                DAC_register_4_3                                                                DAC_register_4_14                                                                DAC_register_4_11                                                                DAC_register_4_10                                                                result_DDR_D2_4                                                                result_DDR_D2_5                                                                in4x_B2_48                                                                in4x_B2_49                                                                in4x_B2_50                                                                in4x_B2_51                                                                in4x_A1_50                                                                in4x_A1_51                                                                in4x_B1_48                                                                in4x_B1_49                                                                in4x_B1_50                                                                in4x_B1_51                                                                result_C1_2                                                                result_C1_3                                                                result_D2_0                                                                result_D2_1                                                                in4x_D2_51                                                                in4x_D2_52                                                                in4x_D2_53                                                                in4x_D2_54                                                                result_DDR_D1_0                                                                result_DDR_D1_1                                                                result_B1_2                                                                result_B1_3                                                                in4x_D1_64                                                                in4x_D1_65                                                                in4x_D1_66                                                                in4x_D1_67                                                                in4x_B1_52                                                                in4x_B1_53                                                                in4x_B1_54                                                                in4x_B1_55                                                                in4x_A1_55                                                                in4x_A1_56                                                                in4x_A2_52                                                                in4x_A2_53                                                                in4x_A2_54                                                                in4x_A2_55                                                                in4x_D2_55                                                                in4x_D2_56                                                                in4x_D2_57                                                                in4x_D2_58                                                                in4x_B2_68                                                                in4x_B2_69                                                                in4x_B2_70                                                                in4x_B2_71                                                                in4x_B2_64                                                                in4x_B2_65                                                                in4x_B2_66                                                                in4x_B2_67                                                                in4x_D1_68                                                                in4x_D1_69                                                                in4x_D1_70                                                                in4x_D1_71                                                                result_C1_0                                                                result_C1_1                                                                result_DDR_C1_0                                                                result_DDR_C1_1                                                                result_DDR_B2_0                                                                result_DDR_B2_1                                                                result_DDR_B1_2                                                                result_DDR_B1_3                                                                result_A2_0                                                                result_A2_1                                                                result_DDR_A2_0                                                                result_DDR_A2_1                                                                DAC_register_4_15                                                                DAC_register_4_12                                                                DAC_register_4_13                                                                in4x_A2_48                                                                in4x_A2_49                                                                in4x_A2_50                                                                in4x_A2_51                                                                in4x_D2_47                                                                in4x_D2_48                                                                in4x_D2_49                                                                in4x_D2_50                                                                in4x_D1_48                                                                in4x_D1_49                                                                in4x_D1_50                                                                in4x_D1_51                                                                result_D2_2                                                                result_D2_3                                                                result_A2_2                                                                result_A2_3                                                                result_B2_2                                                                result_B2_3                                                                in4x_A2_64                                                                in4x_A2_65                                                                in4x_A2_66                                                                in4x_A2_67                                                                in4x_A2_56                                                                in4x_A2_57                                                                in4x_A2_58                                                                in4x_A2_59                                                                in4x_B1_56                                                                in4x_B1_57                                                                in4x_B1_58                                                                in4x_B1_59                                                                in4x_D2_69                                                                in4x_D2_70                                                                in4x_D2_71                                                                in4x_D2_72                                                                in4x_B1_68                                                                in4x_B1_69                                                                in4x_B1_70                                                                in4x_B1_71                                                                result_DDR_A1_0                                                                result_DDR_A1_1                                                                DAC_register_4_9                                                                DAC_register_4_8                                                                external_fast_settle                                                                result_D1_0                                                                result_D1_1                                                                in4x_C1_52                                                                in4x_C1_53                                                                in4x_C1_54                                                                in4x_C1_55                                                                in4x_D1_72                                                                in4x_D1_73                                                                in4x_C2_68                                                                in4x_C2_69                                                                in4x_C2_70                                                                in4x_C2_71                                                                in4x_A1_58                                                                in4x_A1_59                                                                in4x_A1_60                                                                TTL_out_user_3                                                                
Pins
 RAM_bank_3\/RAM_block_10\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_11\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_12\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_8\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_3\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_4\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_12\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_13\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_14\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_5\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_6\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_1\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_14\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_15\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_7\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_8\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_3\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_9\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_5\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_0\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_1\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_10\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_11\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_7\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_2\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_3\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_11\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_12\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_13\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_9\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_4\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_5\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_0\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_13\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_14\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_15\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_6\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_7\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_2\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_15\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_8\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_9\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_4\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_0\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_10\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_6\/RAMB16BWER_inst.CLKB                                                                
 SDRAM_FIFO_inst\/okPipeIn_fifo\/U0\/xst_fifo_generator\/gconvfifo.rf\/grf.rf\/gntv_or_sync_fifo.mem\/gbm.gbmg.gbmga.ngecc.bmg\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[1].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKA  
 SDRAM_FIFO_inst\/okPipeIn_fifo\/U0\/xst_fifo_generator\/gconvfifo.rf\/grf.rf\/gntv_or_sync_fifo.mem\/gbm.gbmg.gbmga.ngecc.bmg\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKA  
 RAM_bank_3\/RAM_block_1\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_2\/RAMB16BWER_inst.CLKB                                                                
 DAC_output_7\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_8\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_1\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_2\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_3\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_4\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_5\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_6\/multiplier_1\/blk00000003.CLK                                                                


TimeGroup variable_freq_clk_generator_inst_clkout_i_0:
Blocks
 SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_8   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_9   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_10  TTL_out_user_10_1                                                                TTL_out_user_11_1                                                                TTL_out_user_12_1                                                                TTL_out_user_13_1                                                                TTL_out_user_14_1                                                                TTL_out_user_15_1                                                                TTL_out_user_8_1                                                                TTL_out_user_9_1                                                                variable_freq_clk_generator_inst/BUFG_1                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_4          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_5          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_6          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_7          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10         SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10         loop_aux_cmd_index_3_8                                                                loop_aux_cmd_index_3_9                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_9          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9             SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10            loop_aux_cmd_index_3_4                                                                loop_aux_cmd_index_3_5                                                                loop_aux_cmd_index_3_6                                                                loop_aux_cmd_index_3_7                                                                loop_aux_cmd_index_2_8                                                                loop_aux_cmd_index_2_9                                                                loop_aux_cmd_index_3_0                                                                loop_aux_cmd_index_3_1                                                                loop_aux_cmd_index_3_2                                                                loop_aux_cmd_index_3_3                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6             SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7             SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8             loop_aux_cmd_index_2_3                                                                loop_aux_cmd_index_2_2                                                                loop_aux_cmd_index_2_1                                                                loop_aux_cmd_index_2_0                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0   SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1             SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2             SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4             SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3             SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5             SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0                           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1                           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6                     max_aux_cmd_index_3_4                                                                max_aux_cmd_index_3_5                                                                max_aux_cmd_index_3_6                                                                max_aux_cmd_index_3_7                                                                aux_cmd_index_3_4                                                                aux_cmd_index_3_3                                                                aux_cmd_index_3_0                                                                aux_cmd_index_3_2                                                                aux_cmd_index_3_1                                                                aux_cmd_index_3_7                                                                aux_cmd_index_3_8                                                                aux_cmd_index_3_5                                                                aux_cmd_index_3_6                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg                                         loop_aux_cmd_index_2_4                                                                loop_aux_cmd_index_2_5                                                                loop_aux_cmd_index_2_6                                                                loop_aux_cmd_index_2_7                                                                aux_cmd_index_2_0                                                                aux_cmd_index_2_1                                                                aux_cmd_index_2_2                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i            SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN                                         SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1                              SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                              SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3                              SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                      SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2                                      aux_cmd_index_2_7                                                                aux_cmd_index_2_8                                                                max_aux_cmd_index_3_8                                                                max_aux_cmd_index_3_9                                                                aux_cmd_index_3_9                                                                aux_cmd_index_1_5                                                                aux_cmd_index_1_4                                                                aux_cmd_bank_1_B_0                                                                aux_cmd_bank_1_B_1                                                                aux_cmd_bank_1_B_2                                                                aux_cmd_bank_1_B_3                                                                loop_aux_cmd_index_1_4                                                                loop_aux_cmd_index_1_5                                                                loop_aux_cmd_index_1_6                                                                loop_aux_cmd_index_1_7                                                                aux_cmd_bank_1_D_0                                                                aux_cmd_bank_1_D_1                                                                aux_cmd_bank_1_D_2                                                                aux_cmd_bank_1_D_3                                                                max_aux_cmd_index_1_4                                                                max_aux_cmd_index_1_5                                                                max_aux_cmd_index_1_6                                                                max_aux_cmd_index_1_7                                                                max_aux_cmd_index_1_8                                                                max_aux_cmd_index_1_9                                                                max_aux_cmd_index_3_0                                                                max_aux_cmd_index_3_1                                                                max_aux_cmd_index_3_2                                                                max_aux_cmd_index_3_3                                                                aux_cmd_index_2_4                                                                aux_cmd_index_1_7                                                                DAC_register_6_15                                                                DAC_register_6_14                                                                aux_cmd_bank_2_B_0                                                                aux_cmd_bank_2_B_1                                                                aux_cmd_bank_2_B_2                                                                aux_cmd_bank_2_B_3                                                                aux_cmd_bank_1_A_0                                                                aux_cmd_bank_1_A_1                                                                aux_cmd_bank_1_A_2                                                                aux_cmd_bank_1_A_3                                                                aux_cmd_bank_3_B_0                                                                aux_cmd_bank_3_B_1                                                                aux_cmd_bank_3_B_2                                                                aux_cmd_bank_3_B_3                                                                aux_cmd_index_2_3                                                                loop_aux_cmd_index_1_8                                                                loop_aux_cmd_index_1_9                                                                aux_cmd_index_1_0                                                                aux_cmd_index_1_1                                                                DAC_register_6_10                                                                DAC_register_6_11                                                                max_aux_cmd_index_2_0                                                                max_aux_cmd_index_2_1                                                                max_aux_cmd_index_2_2                                                                max_aux_cmd_index_2_3                                                                aux_cmd_bank_2_C_0                                                                aux_cmd_bank_2_C_1                                                                aux_cmd_bank_2_C_2                                                                aux_cmd_bank_2_C_3                                                                max_aux_cmd_index_1_0                                                                max_aux_cmd_index_1_1                                                                max_aux_cmd_index_1_2                                                                max_aux_cmd_index_1_3                                                                aux_cmd_bank_1_C_0                                                                aux_cmd_bank_1_C_1                                                                aux_cmd_bank_1_C_2                                                                aux_cmd_bank_1_C_3                                                                aux_cmd_bank_3_A_0                                                                aux_cmd_bank_3_A_1                                                                aux_cmd_bank_3_C_0                                                                aux_cmd_bank_3_C_1                                                                aux_cmd_bank_3_C_2                                                                aux_cmd_bank_3_C_3                                                                RAM_addr_rd_8                                                                RAM_addr_rd_9                                                                aux_cmd_index_1_3                                                                aux_cmd_index_1_2                                                                loop_aux_cmd_index_1_0                                                                loop_aux_cmd_index_1_1                                                                loop_aux_cmd_index_1_2                                                                loop_aux_cmd_index_1_3                                                                DAC_register_6_6                                                                DAC_register_6_0                                                                DAC_register_6_5                                                                DAC_register_6_4                                                                DAC_register_6_2                                                                DAC_register_6_9                                                                DAC_register_6_13                                                                DAC_register_6_12                                                                DAC_register_5_0                                                                DAC_register_5_3                                                                DAC_register_5_8                                                                DAC_register_5_1                                                                DAC_register_5_10                                                                DAC_register_5_5                                                                DAC_register_5_4                                                                DAC_register_5_2                                                                DAC_register_5_14                                                                DAC_register_5_9                                                                DAC_register_5_7                                                                DAC_register_5_15                                                                DAC_register_5_13                                                                DAC_register_5_12                                                                max_aux_cmd_index_2_4                                                                max_aux_cmd_index_2_5                                                                max_aux_cmd_index_2_6                                                                max_aux_cmd_index_2_7                                                                aux_cmd_bank_2_D_0                                                                aux_cmd_bank_2_D_1                                                                aux_cmd_bank_2_D_2                                                                aux_cmd_bank_2_D_3                                                                aux_cmd_bank_2_A_0                                                                aux_cmd_bank_2_A_1                                                                aux_cmd_bank_2_A_2                                                                aux_cmd_bank_2_A_3                                                                aux_cmd_index_2_5                                                                aux_cmd_index_2_6                                                                aux_cmd_bank_3_A_2                                                                aux_cmd_bank_3_A_3                                                                aux_cmd_bank_3_D_0                                                                aux_cmd_bank_3_D_1                                                                aux_cmd_bank_3_D_2                                                                aux_cmd_bank_3_D_3                                                                RAM_addr_rd_4                                                                RAM_addr_rd_5                                                                RAM_addr_rd_6                                                                RAM_addr_rd_7                                                                aux_cmd_index_1_6                                                                aux_cmd_index_1_8                                                                aux_cmd_index_1_9                                                                DAC_register_6_3                                                                DAC_register_6_8                                                                DAC_register_6_1                                                                DAC_register_6_7                                                                DAC_register_5_6                                                                DAC_register_5_11                                                                max_timestep_0                                                                max_timestep_1                                                                max_timestep_2                                                                max_timestep_3                                                                DAC_pre_register_6_8                                                                DAC_pre_register_6_9                                                                DAC_pre_register_6_10                                                                DAC_pre_register_6_11                                                                DAC_register_1_2                                                                DAC_register_1_6                                                                RAM_addr_rd_0                                                                RAM_addr_rd_1                                                                RAM_addr_rd_2                                                                RAM_addr_rd_3                                                                DAC_output_6/DAC_DIN                                                                DAC_output_5/DAC_DIN                                                                max_aux_cmd_index_2_8                                                                max_aux_cmd_index_2_9                                                                aux_cmd_index_2_9                                                                timestamp_28                                                                timestamp_29                                                                timestamp_30                                                                timestamp_31                                                                DAC_pre_register_5_8                                                                DAC_pre_register_5_9                                                                DAC_pre_register_5_10                                                                DAC_pre_register_5_11                                                                max_timestep_28                                                                max_timestep_29                                                                max_timestep_30                                                                max_timestep_31                                                                DAC_register_1_0                                                                DAC_register_1_12                                                                DAC_register_1_3                                                                DAC_register_1_1                                                                max_timestep_4                                                                max_timestep_5                                                                max_timestep_6                                                                max_timestep_7                                                                DAC_register_1_4                                                                DAC_register_1_5                                                                DAC_register_1_7                                                                DAC_register_1_8                                                                DAC_register_1_13                                                                DAC_register_1_11                                                                max_timestep_20                                                                max_timestep_21                                                                max_timestep_22                                                                max_timestep_23                                                                max_timestep_24                                                                max_timestep_25                                                                max_timestep_26                                                                max_timestep_27                                                                DAC_register_1_10                                                                DAC_register_1_9                                                                DAC_pre_register_1_8                                                                DAC_pre_register_1_9                                                                DAC_pre_register_1_10                                                                DAC_pre_register_1_11                                                                timestamp_0                                                                timestamp_1                                                                timestamp_2                                                                timestamp_3                                                                timestamp_4                                                                timestamp_5                                                                timestamp_6                                                                timestamp_7                                                                DAC_pre_register_1_12                                                                DAC_pre_register_1_13                                                                DAC_pre_register_1_14                                                                timestamp_20                                                                timestamp_21                                                                timestamp_22                                                                timestamp_23                                                                timestamp_24                                                                timestamp_25                                                                timestamp_26                                                                timestamp_27                                                                DAC_pre_register_6_12                                                                DAC_pre_register_6_13                                                                DAC_pre_register_6_14                                                                DAC_register_1_14                                                                DAC_register_1_15                                                                max_timestep_8                                                                max_timestep_9                                                                max_timestep_10                                                                max_timestep_11                                                                DAC_pre_register_1_4                                                                DAC_pre_register_1_5                                                                DAC_pre_register_1_6                                                                DAC_pre_register_1_7                                                                timestamp_12                                                                timestamp_13                                                                timestamp_14                                                                timestamp_15                                                                channel_MISO_0                                                                channel_MISO_1                                                                channel_MISO_2                                                                channel_MISO_3                                                                max_timestep_16                                                                max_timestep_17                                                                max_timestep_18                                                                max_timestep_19                                                                max_timestep_12                                                                max_timestep_13                                                                max_timestep_14                                                                max_timestep_15                                                                timestamp_8                                                                timestamp_9                                                                timestamp_10                                                                timestamp_11                                                                channel_MISO_4                                                                channel_MISO_5                                                                DAC_pre_register_1_15                                                                timestamp_16                                                                timestamp_17                                                                timestamp_18                                                                timestamp_19                                                                DAC_pre_register_3_12                                                                DAC_pre_register_3_13                                                                DAC_pre_register_3_14                                                                DAC_register_3_5                                                                DAC_register_3_7                                                                DAC_register_3_3                                                                DAC_register_3_1                                                                DAC_register_3_0                                                                DAC_register_3_6                                                                DAC_register_3_13                                                                DAC_register_3_10                                                                DAC_register_3_9                                                                DAC_register_3_8                                                                DAC_register_3_15                                                                DAC_register_3_14                                                                DAC_pre_register_6_4                                                                DAC_pre_register_6_5                                                                DAC_pre_register_6_6                                                                DAC_pre_register_6_7                                                                DAC_pre_register_3_8                                                                DAC_pre_register_3_9                                                                DAC_pre_register_3_10                                                                DAC_pre_register_3_11                                                                DAC_pre_register_6_0                                                                DAC_pre_register_6_1                                                                DAC_pre_register_6_2                                                                DAC_pre_register_6_3                                                                DAC_pre_register_6_15                                                                DAC_pre_register_5_15                                                                DAC_pre_register_5_12                                                                DAC_pre_register_5_13                                                                DAC_pre_register_5_14                                                                DAC_register_3_4                                                                DAC_register_3_12                                                                DAC_register_3_11                                                                DAC_output_1/DAC_DIN                                                                channel_5                                                                DAC_register_3_2                                                                DAC_pre_register_1_0                                                                DAC_pre_register_1_1                                                                DAC_pre_register_1_2                                                                DAC_pre_register_1_3                                                                DAC_pre_register_5_4                                                                DAC_pre_register_5_5                                                                DAC_pre_register_5_6                                                                DAC_pre_register_5_7                                                                channel_0                                                                channel_1                                                                DAC_manual_8                                                                DAC_manual_9                                                                DAC_manual_10                                                                DAC_manual_11                                                                ti41/trigff0_0                                                                aux_cmd_A_4                                                                aux_cmd_A_5                                                                channel_2                                                                channel_3                                                                channel_4                                                                result_B2_10                                                                result_B2_11                                                                DAC_manual_12                                                                DAC_manual_13                                                                DAC_manual_14                                                                DAC_manual_15                                                                RAM_bank_sel_rd_1                                                                RAM_bank_sel_rd_0                                                                RAM_bank_sel_rd_3                                                                RAM_bank_sel_rd_2                                                                result_DDR_A1_10                                                                result_DDR_A1_11                                                                DAC_pre_register_5_0                                                                DAC_pre_register_5_1                                                                DAC_pre_register_5_2                                                                DAC_pre_register_5_3                                                                DAC_pre_register_7_8                                                                DAC_pre_register_7_9                                                                DAC_pre_register_7_10                                                                DAC_pre_register_7_11                                                                DAC_output_2/DAC_DIN                                                                result_A1_10                                                                result_A1_11                                                                data_stream_3_sel_0                                                                data_stream_3_sel_1                                                                data_stream_3_sel_2                                                                data_stream_3_sel_3                                                                DAC_pre_register_3_4                                                                DAC_pre_register_3_5                                                                DAC_pre_register_3_6                                                                DAC_pre_register_3_7                                                                DAC_pre_register_3_15                                                                DAC_pre_register_3_0                                                                DAC_pre_register_3_1                                                                DAC_pre_register_3_2                                                                DAC_pre_register_3_3                                                                DAC_output_1/DAC_SCLK                                                                DAC_output_1/DAC_SYNC                                                                in4x_B2_20                                                                in4x_B2_21                                                                in4x_B2_22                                                                in4x_B2_23                                                                result_B1_10                                                                result_B1_11                                                                ti41/trigff1_0                                                                DAC_pre_register_2_8                                                                DAC_pre_register_2_9                                                                DAC_pre_register_2_10                                                                DAC_pre_register_2_11                                                                DAC_pre_register_4_12                                                                DAC_pre_register_4_13                                                                DAC_pre_register_4_14                                                                DAC_pre_register_8_12                                                                DAC_pre_register_8_13                                                                DAC_pre_register_8_14                                                                MOSI_cmd_A_0                                                                MOSI_cmd_A_3                                                                MOSI_cmd_A_2                                                                MOSI_cmd_A_5                                                                MOSI_cmd_A_4                                                                MOSI_cmd_A_7                                                                MOSI_cmd_A_6                                                                aux_cmd_A_10                                                                aux_cmd_A_11                                                                aux_cmd_A_12                                                                aux_cmd_A_13                                                                result_DDR_B2_10                                                                result_DDR_B2_11                                                                result_DDR_B1_10                                                                result_DDR_B1_11                                                                ti41/ep_trigger_0                                                                DAC_pre_register_4_8                                                                DAC_pre_register_4_9                                                                DAC_pre_register_4_10                                                                DAC_pre_register_4_11                                                                DAC_pre_register_2_12                                                                DAC_pre_register_2_13                                                                DAC_pre_register_2_14                                                                aux_cmd_A_6                                                                aux_cmd_A_7                                                                aux_cmd_A_8                                                                aux_cmd_A_9                                                                result_A2_10                                                                result_A2_11                                                                result_DDR_C1_10                                                                result_DDR_C1_11                                                                DAC_manual_4                                                                DAC_manual_5                                                                DAC_manual_6                                                                DAC_manual_7                                                                result_C1_12                                                                result_C1_13                                                                result_DDR_B2_12                                                                result_DDR_B2_13                                                                result_DDR_B2_14                                                                result_DDR_B2_15                                                                result_B2_14                                                                result_B2_15                                                                DAC_pre_register_2_15                                                                DAC_pre_register_7_15                                                                DAC_pre_register_8_8                                                                DAC_pre_register_8_9                                                                DAC_pre_register_8_10                                                                DAC_pre_register_8_11                                                                DAC_pre_register_8_15                                                                aux_cmd_B_3                                                                aux_cmd_B_11                                                                aux_cmd_B_4                                                                aux_cmd_B_5                                                                MOSI_cmd_D_0                                                                MOSI_cmd_D_3                                                                MOSI_cmd_D_2                                                                MOSI_cmd_D_5                                                                MOSI_cmd_D_4                                                                TTL_out_user_2                                                                TTL_out_user_5                                                                TTL_out_user_6                                                                DAC_register_7_15                                                                result_A1_8                                                                result_A1_9                                                                in4x_A1_22                                                                in4x_A1_23                                                                result_DDR_A1_8                                                                result_DDR_A1_9                                                                in4x_B1_20                                                                in4x_B1_21                                                                in4x_B1_22                                                                in4x_B1_23                                                                result_B2_12                                                                result_B2_13                                                                DAC_pre_register_4_15                                                                aux_cmd_D_4                                                                aux_cmd_D_5                                                                aux_cmd_D_6                                                                aux_cmd_D_7                                                                MOSI_cmd_D_7                                                                MOSI_cmd_D_6                                                                MOSI_cmd_D_8                                                                MOSI_cmd_D_9                                                                MOSI_cmd_D_10                                                                in4x_C2_20                                                                in4x_C2_21                                                                in4x_C2_22                                                                in4x_C2_23                                                                in4x_A2_20                                                                in4x_A2_21                                                                in4x_A2_22                                                                in4x_A2_23                                                                in4x_D2_20                                                                in4x_D2_21                                                                in4x_D2_22                                                                in4x_D2_23                                                                result_C1_10                                                                result_C1_11                                                                in4x_A2_16                                                                in4x_A2_17                                                                in4x_A2_18                                                                in4x_A2_19                                                                result_DDR_C1_12                                                                result_DDR_C1_13                                                                result_DDR_B1_12                                                                result_DDR_B1_13                                                                in4x_B2_8                                                                in4x_B2_9                                                                in4x_B2_10                                                                in4x_B2_11                                                                in4x_D2_0                                                                in4x_D2_1                                                                in4x_D2_2                                                                in4x_D2_3                                                                DAC_pre_register_7_4                                                                DAC_pre_register_7_5                                                                DAC_pre_register_7_6                                                                DAC_pre_register_7_7                                                                TTL_out_user_0                                                                DAC_pre_register_7_12                                                                DAC_pre_register_7_13                                                                DAC_pre_register_7_14                                                                aux_cmd_A_14                                                                aux_cmd_A_15                                                                MOSI_cmd_A_12                                                                MOSI_cmd_A_13                                                                MOSI_cmd_A_1                                                                MOSI_cmd_A_15                                                                MOSI_cmd_D_1                                                                MOSI_cmd_D_15                                                                DAC_output_8/DAC_DIN                                                                TTL_out_user_4                                                                DAC_register_7_7                                                                DAC_register_7_2                                                                DAC_register_7_14                                                                DAC_register_7_12                                                                DAC_register_7_11                                                                DAC_register_7_3                                                                DAC_register_7_13                                                                DAC_register_7_9                                                                DAC_register_7_8                                                                in4x_C1_24                                                                in4x_C1_25                                                                in4x_C1_26                                                                in4x_C1_27                                                                in4x_D1_20                                                                in4x_D1_21                                                                in4x_D1_22                                                                in4x_D1_23                                                                in4x_A1_20                                                                in4x_A1_21                                                                in4x_C1_20                                                                in4x_C1_21                                                                in4x_C1_22                                                                in4x_C1_23                                                                in4x_A1_18                                                                in4x_A1_19                                                                in4x_C1_16                                                                in4x_C1_17                                                                in4x_C1_18                                                                in4x_C1_19                                                                in4x_B2_16                                                                in4x_B2_17                                                                in4x_B2_18                                                                in4x_B2_19                                                                result_D2_12                                                                result_D2_13                                                                result_B1_12                                                                result_B1_13                                                                result_DDR_B1_14                                                                result_DDR_B1_15                                                                result_B1_14                                                                result_B1_15                                                                DAC_pre_register_7_0                                                                DAC_pre_register_7_1                                                                DAC_pre_register_7_2                                                                DAC_pre_register_7_3                                                                MOSI_cmd_A_8                                                                MOSI_cmd_A_9                                                                MOSI_cmd_A_10                                                                MOSI_cmd_A_11                                                                aux_cmd_C_4                                                                aux_cmd_C_5                                                                aux_cmd_C_6                                                                aux_cmd_C_7                                                                aux_cmd_B_15                                                                ADC_inout_1/ADC_CS                                                                ADC_inout_1/ADC_SCLK                                                                DAC_output_3/DAC_DIN                                                                DAC_output_8/state_clk                                                                DAC_register_7_0                                                                DAC_register_7_1                                                                DAC_register_7_5                                                                result_DDR_C1_8                                                                result_DDR_C1_9                                                                result_D1_10                                                                result_D1_11                                                                result_DDR_C2_10                                                                result_DDR_C2_11                                                                result_C2_10                                                                result_C2_11                                                                result_D2_10                                                                result_D2_11                                                                in4x_D2_16                                                                in4x_D2_17                                                                in4x_D2_18                                                                in4x_D2_19                                                                in4x_A1_16                                                                in4x_A1_17                                                                in4x_D1_16                                                                in4x_D1_17                                                                in4x_D1_18                                                                in4x_D1_19                                                                result_A2_12                                                                result_A2_13                                                                result_DDR_D2_12                                                                result_DDR_D2_13                                                                result_DDR_C2_12                                                                result_DDR_C2_13                                                                result_A1_12                                                                result_A1_13                                                                result_DDR_C1_14                                                                result_DDR_C1_15                                                                result_C1_14                                                                result_C1_15                                                                result_DDR_D2_14                                                                result_DDR_D2_15                                                                result_A2_14                                                                result_A2_15                                                                result_DDR_A1_14                                                                result_DDR_A1_15                                                                aux_cmd_A_0                                                                aux_cmd_A_1                                                                aux_cmd_A_2                                                                aux_cmd_A_3                                                                aux_cmd_D_12                                                                aux_cmd_D_13                                                                aux_cmd_D_14                                                                aux_cmd_D_15                                                                MOSI_cmd_B_8                                                                MOSI_cmd_B_9                                                                MOSI_cmd_B_10                                                                MOSI_cmd_B_11                                                                aux_cmd_B_6                                                                aux_cmd_B_7                                                                aux_cmd_B_8                                                                aux_cmd_B_9                                                                aux_cmd_C_8                                                                aux_cmd_C_9                                                                aux_cmd_C_10                                                                aux_cmd_C_11                                                                DAC_register_7_6                                                                result_C1_8                                                                result_C1_9                                                                result_DDR_D1_10                                                                result_DDR_D1_11                                                                in4x_C2_24                                                                in4x_C2_25                                                                in4x_C2_26                                                                in4x_C2_27                                                                result_DDR_A2_10                                                                result_DDR_A2_11                                                                result_DDR_D2_10                                                                result_DDR_D2_11                                                                in4x_C2_16                                                                in4x_C2_17                                                                in4x_C2_18                                                                in4x_C2_19                                                                in4x_B1_16                                                                in4x_B1_17                                                                in4x_B1_18                                                                in4x_B1_19                                                                result_DDR_A2_12                                                                result_DDR_A2_13                                                                result_DDR_D1_12                                                                result_DDR_D1_13                                                                result_C2_12                                                                result_C2_13                                                                result_DDR_A1_12                                                                result_DDR_A1_13                                                                result_D1_12                                                                result_D1_13                                                                result_DDR_A2_14                                                                result_DDR_A2_15                                                                DAC_manual_0                                                                DAC_manual_1                                                                DAC_manual_2                                                                DAC_manual_3                                                                result_D2_14                                                                result_D2_15                                                                result_DDR_D1_14                                                                result_DDR_D1_15                                                                result_D1_14                                                                result_D1_15                                                                result_A1_14                                                                result_A1_15                                                                aux_cmd_B_10                                                                aux_cmd_B_12                                                                aux_cmd_B_13                                                                aux_cmd_B_14                                                                aux_cmd_D_8                                                                aux_cmd_D_9                                                                aux_cmd_D_10                                                                aux_cmd_D_11                                                                MOSI_cmd_D_11                                                                MOSI_cmd_D_12                                                                MOSI_cmd_D_13                                                                MOSI_cmd_C_14                                                                MOSI_cmd_D_14                                                                aux_cmd_D_0                                                                aux_cmd_D_1                                                                aux_cmd_D_2                                                                aux_cmd_D_3                                                                aux_cmd_C_12                                                                aux_cmd_C_13                                                                aux_cmd_C_14                                                                aux_cmd_C_15                                                                DAC_register_7_4                                                                DAC_register_7_10                                                                result_DDR_A2_8                                                                result_DDR_A2_9                                                                result_A2_8                                                                result_A2_9                                                                result_DDR_B2_8                                                                result_DDR_B2_9                                                                in4x_D1_24                                                                in4x_D1_25                                                                in4x_D1_26                                                                in4x_D1_27                                                                in4x_B2_24                                                                in4x_B2_25                                                                in4x_B2_26                                                                in4x_B2_27                                                                in4x_B1_24                                                                in4x_B1_25                                                                in4x_B1_26                                                                in4x_B1_27                                                                in4x_A1_26                                                                in4x_A1_27                                                                data_stream_5_sel_0                                                                data_stream_5_sel_1                                                                data_stream_5_sel_2                                                                data_stream_5_sel_3                                                                data_stream_8_sel_0                                                                data_stream_8_sel_1                                                                data_stream_8_sel_2                                                                data_stream_8_sel_3                                                                in4x_A2_12                                                                in4x_A2_13                                                                in4x_A2_14                                                                in4x_A2_15                                                                in4x_D2_12                                                                in4x_D2_13                                                                in4x_D2_14                                                                in4x_D2_15                                                                in4x_B2_12                                                                in4x_B2_13                                                                in4x_B2_14                                                                in4x_B2_15                                                                in4x_C1_8                                                                in4x_C1_9                                                                in4x_C1_10                                                                in4x_C1_11                                                                in4x_A1_10                                                                in4x_A1_11                                                                in4x_D2_8                                                                in4x_D2_9                                                                in4x_D2_10                                                                in4x_D2_11                                                                DAC_pre_register_2_4                                                                DAC_pre_register_2_5                                                                DAC_pre_register_2_6                                                                DAC_pre_register_2_7                                                                result_DDR_C2_14                                                                result_DDR_C2_15                                                                in4x_D1_0                                                                in4x_D1_1                                                                in4x_D1_2                                                                in4x_D1_3                                                                in4x_A1_2                                                                in4x_A1_3                                                                in4x_B1_0                                                                in4x_B1_1                                                                in4x_B1_2                                                                in4x_B1_3                                                                DAC_pre_register_2_0                                                                DAC_pre_register_2_1                                                                DAC_pre_register_2_2                                                                DAC_pre_register_2_3                                                                FIFO_write_to                                                                DAC_pre_register_8_0                                                                DAC_pre_register_8_1                                                                DAC_pre_register_8_2                                                                DAC_pre_register_8_3                                                                DAC_register_2_2                                                                DAC_register_2_5                                                                DAC_register_2_1                                                                DAC_register_2_0                                                                DAC_register_2_15                                                                DAC_register_2_12                                                                DAC_register_2_9                                                                DAC_register_2_6                                                                DAC_register_2_14                                                                DAC_register_2_13                                                                DAC_register_2_10                                                                MOSI_D                                                                DAC_register_8_1                                                                DAC_register_8_0                                                                DAC_register_8_14                                                                DAC_register_8_11                                                                DAC_register_8_9                                                                DAC_register_8_8                                                                DAC_register_8_13                                                                DAC_output_7/DAC_DIN                                                                result_D1_8                                                                result_D1_9                                                                result_B2_8                                                                result_B2_9                                                                in4x_C1_28                                                                in4x_C1_29                                                                in4x_C1_30                                                                in4x_C1_31                                                                in4x_A2_24                                                                in4x_A2_25                                                                in4x_A2_26                                                                in4x_A2_27                                                                result_B1_8                                                                result_B1_9                                                                data_stream_1_sel_0                                                                data_stream_1_sel_1                                                                data_stream_1_sel_2                                                                data_stream_1_sel_3                                                                data_stream_2_sel_0                                                                data_stream_2_sel_1                                                                data_stream_2_sel_2                                                                data_stream_2_sel_3                                                                data_stream_6_sel_0                                                                data_stream_6_sel_1                                                                data_stream_6_sel_2                                                                data_stream_6_sel_3                                                                in4x_C1_12                                                                in4x_C1_13                                                                in4x_C1_14                                                                in4x_C1_15                                                                in4x_A1_12                                                                in4x_A1_13                                                                in4x_C2_12                                                                in4x_C2_13                                                                in4x_C2_14                                                                in4x_C2_15                                                                in4x_B1_8                                                                in4x_B1_9                                                                in4x_B1_10                                                                in4x_B1_11                                                                in4x_A2_8                                                                in4x_A2_9                                                                in4x_A2_10                                                                in4x_A2_11                                                                main_state_FSM_FFd81                                                                main_state_FSM_FFd1                                                                main_state_FSM_FFd2                                                                main_state_FSM_FFd3                                                                main_state_FSM_FFd4                                                                in4x_C1_0                                                                in4x_C1_1                                                                in4x_C1_2                                                                in4x_C1_3                                                                in4x_A1_0                                                                in4x_A1_1                                                                in4x_A2_0                                                                in4x_A2_1                                                                in4x_A2_2                                                                in4x_A2_3                                                                DAC_pre_register_8_4                                                                DAC_pre_register_8_5                                                                DAC_pre_register_8_6                                                                DAC_pre_register_8_7                                                                CS_b                                                                DAC_register_2_3                                                                DAC_register_2_4                                                                external_fast_settle_prev                                                                MOSI_cmd_C_8                                                                MOSI_cmd_C_9                                                                MOSI_cmd_C_10                                                                MOSI_cmd_C_11                                                                MOSI_cmd_B_0                                                                MOSI_cmd_B_3                                                                MOSI_cmd_B_2                                                                MOSI_cmd_B_5                                                                MOSI_cmd_B_4                                                                MOSI_cmd_B_7                                                                MOSI_cmd_B_6                                                                DAC_register_8_4                                                                DAC_register_8_3                                                                TTL_out_user_7                                                                result_DDR_C2_8                                                                result_DDR_C2_9                                                                in4x_A1_24                                                                in4x_A1_25                                                                in4x_D2_27                                                                in4x_D2_28                                                                in4x_D2_29                                                                in4x_D2_30                                                                result_DDR_B1_8                                                                result_DDR_B1_9                                                                in4x_D1_8                                                                in4x_D1_9                                                                in4x_D1_10                                                                in4x_D1_11                                                                in4x_C2_8                                                                in4x_C2_9                                                                in4x_C2_10                                                                in4x_C2_11                                                                main_state_FSM_FFd53                                                                main_state_FSM_FFd54                                                                main_state_FSM_FFd55                                                                main_state_FSM_FFd56                                                                main_state_FSM_FFd69                                                                main_state_FSM_FFd70                                                                main_state_FSM_FFd71                                                                main_state_FSM_FFd72                                                                in4x_B2_0                                                                in4x_B2_1                                                                in4x_B2_2                                                                in4x_B2_3                                                                in4x_C2_0                                                                in4x_C2_1                                                                in4x_C2_2                                                                in4x_C2_3                                                                in4x_D2_4                                                                in4x_D2_5                                                                in4x_D2_6                                                                in4x_D2_7                                                                DAC_register_2_8                                                                DAC_register_2_7                                                                DAC_register_2_11                                                                MOSI_cmd_C_12                                                                MOSI_cmd_C_13                                                                MOSI_cmd_C_1                                                                MOSI_cmd_C_15                                                                aux_cmd_C_0                                                                aux_cmd_C_1                                                                aux_cmd_C_2                                                                aux_cmd_C_3                                                                DAC_register_8_7                                                                DAC_register_8_6                                                                result_C2_8                                                                result_C2_9                                                                in4x_A1_28                                                                in4x_A1_29                                                                in4x_A1_30                                                                in4x_A1_31                                                                in4x_C2_28                                                                in4x_C2_29                                                                in4x_C2_30                                                                in4x_C2_31                                                                in4x_B1_28                                                                in4x_B1_29                                                                in4x_B1_30                                                                in4x_B1_31                                                                data_stream_7_sel_0                                                                data_stream_7_sel_1                                                                data_stream_7_sel_2                                                                data_stream_7_sel_3                                                                data_stream_4_sel_0                                                                data_stream_4_sel_1                                                                data_stream_4_sel_2                                                                data_stream_4_sel_3                                                                in4x_B1_12                                                                in4x_B1_13                                                                in4x_B1_14                                                                in4x_B1_15                                                                in4x_A1_14                                                                in4x_A1_15                                                                in4x_A1_8                                                                in4x_A1_9                                                                main_state_FSM_FFd73                                                                main_state_FSM_FFd74                                                                main_state_FSM_FFd75                                                                main_state_FSM_FFd76                                                                in4x_A2_4                                                                in4x_A2_5                                                                in4x_A2_6                                                                in4x_A2_7                                                                TTL_out_user_1                                                                SPI_running                                                                aux_cmd_B_0                                                                aux_cmd_B_1                                                                aux_cmd_B_2                                                                MOSI_cmd_C_0                                                                MOSI_cmd_C_3                                                                MOSI_cmd_C_2                                                                MOSI_cmd_C_5                                                                MOSI_cmd_C_4                                                                MOSI_cmd_C_7                                                                MOSI_cmd_C_6                                                                MOSI_A                                                                MOSI_B                                                                MOSI_C                                                                DAC_register_8_2                                                                DAC_register_8_5                                                                DAC_register_8_15                                                                DAC_register_8_12                                                                DAC_register_8_10                                                                in4x_B1_32                                                                in4x_B1_33                                                                in4x_B1_34                                                                in4x_B1_35                                                                in4x_A1_32                                                                in4x_A1_33                                                                result_D2_8                                                                result_D2_9                                                                result_C2_14                                                                result_C2_15                                                                DAC_pre_register_4_4                                                                DAC_pre_register_4_5                                                                DAC_pre_register_4_6                                                                DAC_pre_register_4_7                                                                in4x_C1_4                                                                in4x_C1_5                                                                in4x_C1_6                                                                in4x_C1_7                                                                in4x_A1_4                                                                in4x_A1_5                                                                in4x_B2_32                                                                in4x_B2_33                                                                in4x_B2_34                                                                in4x_B2_35                                                                in4x_D2_31                                                                in4x_D2_32                                                                in4x_D2_33                                                                in4x_D2_34                                                                result_DDR_D1_8                                                                result_DDR_D1_9                                                                in4x_A2_28                                                                in4x_A2_29                                                                in4x_A2_30                                                                in4x_A2_31                                                                in4x_D1_28                                                                in4x_D1_29                                                                in4x_D1_30                                                                in4x_D1_31                                                                result_DDR_D2_8                                                                result_DDR_D2_9                                                                in4x_D1_12                                                                in4x_D1_13                                                                in4x_D1_14                                                                in4x_D1_15                                                                main_state_FSM_FFd49                                                                main_state_FSM_FFd50                                                                main_state_FSM_FFd51                                                                main_state_FSM_FFd52                                                                main_state_FSM_FFd57                                                                main_state_FSM_FFd58                                                                main_state_FSM_FFd59                                                                main_state_FSM_FFd60                                                                in4x_C2_4                                                                in4x_C2_5                                                                in4x_C2_6                                                                in4x_C2_7                                                                in4x_B1_4                                                                in4x_B1_5                                                                in4x_B1_6                                                                in4x_B1_7                                                                data_stream_4_en                                                                data_stream_2_en                                                                in4x_A2_36                                                                in4x_A2_37                                                                in4x_A2_38                                                                in4x_A2_39                                                                result_A2_6                                                                result_A2_7                                                                in4x_C1_32                                                                in4x_C1_33                                                                in4x_C1_34                                                                in4x_C1_35                                                                main_state_FSM_FFd45                                                                main_state_FSM_FFd46                                                                main_state_FSM_FFd47                                                                main_state_FSM_FFd48                                                                main_state_FSM_FFd37                                                                main_state_FSM_FFd38                                                                main_state_FSM_FFd39                                                                main_state_FSM_FFd40                                                                main_state_FSM_FFd61                                                                main_state_FSM_FFd62                                                                main_state_FSM_FFd63                                                                main_state_FSM_FFd64                                                                main_state_FSM_FFd21                                                                main_state_FSM_FFd22                                                                main_state_FSM_FFd23                                                                main_state_FSM_FFd24                                                                main_state_FSM_FFd77                                                                main_state_FSM_FFd78                                                                main_state_FSM_FFd79                                                                main_state_FSM_FFd80                                                                in4x_D1_4                                                                in4x_D1_5                                                                in4x_D1_6                                                                in4x_D1_7                                                                data_stream_5_en                                                                TTL_out_user_8                                                                TTL_out_user_9                                                                TTL_out_user_10                                                                TTL_out_user_11                                                                MOSI_cmd_B_12                                                                MOSI_cmd_B_13                                                                MOSI_cmd_A_14                                                                MOSI_cmd_B_14                                                                MOSI_cmd_B_1                                                                MOSI_cmd_B_15                                                                DAC_output_4/DAC_DIN                                                                in4x_B2_36                                                                in4x_B2_37                                                                in4x_B2_38                                                                in4x_B2_39                                                                in4x_A2_32                                                                in4x_A2_33                                                                in4x_A2_34                                                                in4x_A2_35                                                                result_C1_6                                                                result_C1_7                                                                result_DDR_A2_6                                                                result_DDR_A2_7                                                                result_B2_6                                                                result_B2_7                                                                result_DDR_B2_6                                                                result_DDR_B2_7                                                                in4x_B2_28                                                                in4x_B2_29                                                                in4x_B2_30                                                                in4x_B2_31                                                                in4x_D2_24                                                                in4x_D2_25                                                                in4x_D2_26                                                                main_state_FSM_FFd41                                                                main_state_FSM_FFd42                                                                main_state_FSM_FFd43                                                                main_state_FSM_FFd44                                                                main_state_FSM_FFd65                                                                main_state_FSM_FFd66                                                                main_state_FSM_FFd67                                                                main_state_FSM_FFd68                                                                sample_clk                                                                in4x_A1_6                                                                in4x_A1_7                                                                data_stream_3_en                                                                data_stream_1_en                                                                TTL_out_user_12                                                                TTL_out_user_13                                                                TTL_out_user_14                                                                TTL_out_user_15                                                                SCLK                                                                in4x_A1_38                                                                in4x_A1_39                                                                in4x_D1_36                                                                in4x_D1_37                                                                in4x_D1_38                                                                in4x_D1_39                                                                in4x_A1_35                                                                in4x_A1_36                                                                in4x_A1_34                                                                in4x_A1_37                                                                in4x_D1_32                                                                in4x_D1_33                                                                in4x_D1_34                                                                in4x_D1_35                                                                in4x_C2_32                                                                in4x_C2_33                                                                in4x_C2_34                                                                in4x_C2_35                                                                main_state_FSM_FFd29                                                                main_state_FSM_FFd30                                                                main_state_FSM_FFd31                                                                main_state_FSM_FFd32                                                                main_state_FSM_FFd5                                                                main_state_FSM_FFd6                                                                main_state_FSM_FFd7                                                                main_state_FSM_FFd8                                                                DAC_pre_register_4_0                                                                DAC_pre_register_4_1                                                                DAC_pre_register_4_2                                                                DAC_pre_register_4_3                                                                in4x_C1_36                                                                in4x_C1_37                                                                in4x_C1_38                                                                in4x_C1_39                                                                in4x_B1_36                                                                in4x_B1_37                                                                in4x_B1_38                                                                in4x_B1_39                                                                in4x_D2_35                                                                in4x_D2_36                                                                in4x_D2_37                                                                in4x_D2_38                                                                result_DDR_C1_6                                                                result_DDR_C1_7                                                                result_D1_6                                                                result_D1_7                                                                result_A1_6                                                                result_A1_7                                                                result_DDR_A1_6                                                                result_DDR_A1_7                                                                result_B1_6                                                                result_B1_7                                                                result_DDR_B1_6                                                                result_DDR_B1_7                                                                main_state_FSM_FFd33                                                                main_state_FSM_FFd34                                                                main_state_FSM_FFd35                                                                main_state_FSM_FFd36                                                                main_state_FSM_FFd25                                                                main_state_FSM_FFd26                                                                main_state_FSM_FFd27                                                                main_state_FSM_FFd28                                                                main_state_FSM_FFd9                                                                main_state_FSM_FFd10                                                                main_state_FSM_FFd11                                                                main_state_FSM_FFd12                                                                main_state_FSM_FFd17                                                                main_state_FSM_FFd18                                                                main_state_FSM_FFd19                                                                main_state_FSM_FFd20                                                                data_stream_7_en                                                                data_stream_8_en                                                                data_stream_6_en                                                                in4x_B2_4                                                                in4x_B2_5                                                                in4x_B2_6                                                                in4x_B2_7                                                                in4x_C2_36                                                                in4x_C2_37                                                                in4x_C2_38                                                                in4x_C2_39                                                                result_C2_6                                                                result_C2_7                                                                result_D2_6                                                                result_D2_7                                                                result_DDR_C2_6                                                                result_DDR_C2_7                                                                result_DDR_C1_4                                                                result_DDR_C1_5                                                                result_C2_4                                                                result_C2_5                                                                in4x_D1_44                                                                in4x_D1_45                                                                in4x_D1_46                                                                in4x_D1_47                                                                in4x_B2_44                                                                in4x_B2_45                                                                in4x_B2_46                                                                in4x_B2_47                                                                in4x_A1_46                                                                in4x_A1_47                                                                result_A1_4                                                                result_A1_5                                                                in4x_D2_59                                                                in4x_D2_60                                                                in4x_D2_61                                                                in4x_C2_52                                                                in4x_C2_53                                                                in4x_C2_54                                                                in4x_C2_55                                                                main_state_FSM_FFd13                                                                main_state_FSM_FFd14                                                                main_state_FSM_FFd15                                                                main_state_FSM_FFd16                                                                in4x_C1_60                                                                in4x_C1_61                                                                in4x_C1_62                                                                in4x_C1_63                                                                in4x_B2_60                                                                in4x_B2_61                                                                in4x_B2_62                                                                in4x_B2_63                                                                external_digout_A                                                                result_DDR_D1_6                                                                result_DDR_D1_7                                                                result_D1_4                                                                result_D1_5                                                                result_B2_4                                                                result_B2_5                                                                result_DDR_B2_4                                                                result_DDR_B2_5                                                                in4x_B1_72                                                                in4x_B1_73                                                                in4x_D2_62                                                                in4x_D2_63                                                                in4x_D2_64                                                                external_digout_C                                                                external_digout_D                                                                external_digout_B                                                                in4x_C1_40                                                                in4x_C1_41                                                                in4x_C1_42                                                                in4x_C1_43                                                                in4x_A1_40                                                                in4x_A1_41                                                                in4x_D1_40                                                                in4x_D1_41                                                                in4x_D1_42                                                                in4x_D1_43                                                                in4x_C2_40                                                                in4x_C2_41                                                                in4x_C2_42                                                                in4x_C2_43                                                                result_A2_4                                                                result_A2_5                                                                result_DDR_C2_4                                                                result_DDR_C2_5                                                                result_DDR_D1_4                                                                result_DDR_D1_5                                                                in4x_D2_43                                                                in4x_D2_44                                                                in4x_D2_45                                                                in4x_D2_46                                                                in4x_A2_44                                                                in4x_A2_45                                                                in4x_A2_46                                                                in4x_A2_47                                                                in4x_C2_44                                                                in4x_C2_45                                                                in4x_C2_46                                                                in4x_C2_47                                                                result_DDR_A1_4                                                                result_DDR_A1_5                                                                result_B1_4                                                                result_B1_5                                                                result_C2_2                                                                result_C2_3                                                                result_A1_2                                                                result_A1_3                                                                in4x_D1_60                                                                in4x_D1_61                                                                in4x_D1_62                                                                in4x_D1_63                                                                in4x_D2_65                                                                in4x_D2_66                                                                in4x_D2_67                                                                in4x_D2_68                                                                in4x_D1_52                                                                in4x_D1_53                                                                in4x_D1_54                                                                in4x_D1_55                                                                in4x_C2_56                                                                in4x_C2_57                                                                in4x_C2_58                                                                in4x_C2_59                                                                in4x_C1_72                                                                in4x_C1_73                                                                in4x_A1_57                                                                in4x_A1_72                                                                in4x_A2_72                                                                in4x_A2_73                                                                in4x_C1_64                                                                in4x_C1_65                                                                in4x_C1_66                                                                in4x_C1_67                                                                in4x_C2_60                                                                in4x_C2_61                                                                in4x_C2_62                                                                in4x_C2_63                                                                result_DDR_C2_0                                                                result_DDR_C2_1                                                                result_DDR_B1_0                                                                result_DDR_B1_1                                                                in4x_D2_39                                                                in4x_D2_40                                                                in4x_D2_41                                                                in4x_D2_42                                                                in4x_A2_40                                                                in4x_A2_41                                                                in4x_A2_42                                                                in4x_A2_43                                                                result_DDR_D2_6                                                                result_DDR_D2_7                                                                in4x_B2_40                                                                in4x_B2_41                                                                in4x_B2_42                                                                in4x_B2_43                                                                result_C1_4                                                                result_C1_5                                                                in4x_B1_40                                                                in4x_B1_41                                                                in4x_B1_42                                                                in4x_B1_43                                                                in4x_A1_42                                                                in4x_A1_43                                                                result_D2_4                                                                result_D2_5                                                                in4x_A1_44                                                                in4x_A1_45                                                                in4x_C1_44                                                                in4x_C1_45                                                                in4x_C1_46                                                                in4x_C1_47                                                                in4x_B1_44                                                                in4x_B1_45                                                                in4x_B1_46                                                                in4x_B1_47                                                                result_DDR_B1_4                                                                result_DDR_B1_5                                                                result_D1_2                                                                result_D1_3                                                                result_DDR_D1_2                                                                result_DDR_D1_3                                                                result_DDR_C2_2                                                                result_DDR_C2_3                                                                result_DDR_A1_2                                                                result_DDR_A1_3                                                                in4x_A1_53                                                                in4x_A1_67                                                                in4x_A1_54                                                                in4x_A1_68                                                                in4x_D1_56                                                                in4x_D1_57                                                                in4x_D1_58                                                                in4x_D1_59                                                                in4x_C2_64                                                                in4x_C2_65                                                                in4x_C2_66                                                                in4x_C2_67                                                                in4x_A1_71                                                                in4x_A1_73                                                                in4x_D2_73                                                                in4x_A2_60                                                                in4x_A2_61                                                                in4x_A2_62                                                                in4x_A2_63                                                                in4x_B2_72                                                                in4x_B2_73                                                                in4x_C2_72                                                                in4x_C2_73                                                                result_C2_0                                                                result_C2_1                                                                result_A1_0                                                                result_A1_1                                                                in4x_A1_61                                                                in4x_A1_62                                                                in4x_A1_63                                                                in4x_B1_60                                                                in4x_B1_61                                                                in4x_B1_62                                                                in4x_B1_63                                                                result_DDR_A2_4                                                                result_DDR_A2_5                                                                in4x_C1_48                                                                in4x_C1_49                                                                in4x_C1_50                                                                in4x_C1_51                                                                in4x_A1_48                                                                in4x_A1_49                                                                in4x_C2_48                                                                in4x_C2_49                                                                in4x_C2_50                                                                in4x_C2_51                                                                result_DDR_D2_2                                                                result_DDR_D2_3                                                                result_DDR_A2_2                                                                result_DDR_A2_3                                                                result_DDR_D2_0                                                                result_DDR_D2_1                                                                result_DDR_B2_2                                                                result_DDR_B2_3                                                                result_DDR_C1_2                                                                result_DDR_C1_3                                                                in4x_B2_52                                                                in4x_B2_53                                                                in4x_B2_54                                                                in4x_B2_55                                                                in4x_A1_52                                                                in4x_A1_66                                                                in4x_C1_56                                                                in4x_C1_57                                                                in4x_C1_58                                                                in4x_C1_59                                                                in4x_B2_56                                                                in4x_B2_57                                                                in4x_B2_58                                                                in4x_B2_59                                                                in4x_B1_64                                                                in4x_B1_65                                                                in4x_B1_66                                                                in4x_B1_67                                                                in4x_A2_68                                                                in4x_A2_69                                                                in4x_A2_70                                                                in4x_A2_71                                                                in4x_A1_69                                                                in4x_A1_70                                                                in4x_A1_64                                                                in4x_A1_65                                                                in4x_C1_68                                                                in4x_C1_69                                                                in4x_C1_70                                                                in4x_C1_71                                                                result_B2_0                                                                result_B2_1                                                                result_B1_0                                                                result_B1_1                                                                DAC_register_4_0                                                                DAC_register_4_4                                                                DAC_register_4_2                                                                DAC_register_4_7                                                                DAC_register_4_5                                                                DAC_register_4_1                                                                DAC_register_4_6                                                                DAC_register_4_3                                                                DAC_register_4_14                                                                DAC_register_4_11                                                                DAC_register_4_10                                                                result_DDR_D2_4                                                                result_DDR_D2_5                                                                in4x_B2_48                                                                in4x_B2_49                                                                in4x_B2_50                                                                in4x_B2_51                                                                in4x_A1_50                                                                in4x_A1_51                                                                in4x_B1_48                                                                in4x_B1_49                                                                in4x_B1_50                                                                in4x_B1_51                                                                result_C1_2                                                                result_C1_3                                                                result_D2_0                                                                result_D2_1                                                                in4x_D2_51                                                                in4x_D2_52                                                                in4x_D2_53                                                                in4x_D2_54                                                                result_DDR_D1_0                                                                result_DDR_D1_1                                                                result_B1_2                                                                result_B1_3                                                                in4x_D1_64                                                                in4x_D1_65                                                                in4x_D1_66                                                                in4x_D1_67                                                                in4x_B1_52                                                                in4x_B1_53                                                                in4x_B1_54                                                                in4x_B1_55                                                                in4x_A1_55                                                                in4x_A1_56                                                                in4x_A2_52                                                                in4x_A2_53                                                                in4x_A2_54                                                                in4x_A2_55                                                                in4x_D2_55                                                                in4x_D2_56                                                                in4x_D2_57                                                                in4x_D2_58                                                                in4x_B2_68                                                                in4x_B2_69                                                                in4x_B2_70                                                                in4x_B2_71                                                                in4x_B2_64                                                                in4x_B2_65                                                                in4x_B2_66                                                                in4x_B2_67                                                                in4x_D1_68                                                                in4x_D1_69                                                                in4x_D1_70                                                                in4x_D1_71                                                                result_C1_0                                                                result_C1_1                                                                result_DDR_C1_0                                                                result_DDR_C1_1                                                                result_DDR_B2_0                                                                result_DDR_B2_1                                                                result_DDR_B1_2                                                                result_DDR_B1_3                                                                result_A2_0                                                                result_A2_1                                                                result_DDR_A2_0                                                                result_DDR_A2_1                                                                DAC_register_4_15                                                                DAC_register_4_12                                                                DAC_register_4_13                                                                in4x_A2_48                                                                in4x_A2_49                                                                in4x_A2_50                                                                in4x_A2_51                                                                in4x_D2_47                                                                in4x_D2_48                                                                in4x_D2_49                                                                in4x_D2_50                                                                in4x_D1_48                                                                in4x_D1_49                                                                in4x_D1_50                                                                in4x_D1_51                                                                result_D2_2                                                                result_D2_3                                                                result_A2_2                                                                result_A2_3                                                                result_B2_2                                                                result_B2_3                                                                in4x_A2_64                                                                in4x_A2_65                                                                in4x_A2_66                                                                in4x_A2_67                                                                in4x_A2_56                                                                in4x_A2_57                                                                in4x_A2_58                                                                in4x_A2_59                                                                in4x_B1_56                                                                in4x_B1_57                                                                in4x_B1_58                                                                in4x_B1_59                                                                in4x_D2_69                                                                in4x_D2_70                                                                in4x_D2_71                                                                in4x_D2_72                                                                in4x_B1_68                                                                in4x_B1_69                                                                in4x_B1_70                                                                in4x_B1_71                                                                result_DDR_A1_0                                                                result_DDR_A1_1                                                                DAC_register_4_9                                                                DAC_register_4_8                                                                external_fast_settle                                                                result_D1_0                                                                result_D1_1                                                                in4x_C1_52                                                                in4x_C1_53                                                                in4x_C1_54                                                                in4x_C1_55                                                                in4x_D1_72                                                                in4x_D1_73                                                                in4x_C2_68                                                                in4x_C2_69                                                                in4x_C2_70                                                                in4x_C2_71                                                                in4x_A1_58                                                                in4x_A1_59                                                                in4x_A1_60                                                                TTL_out_user_3                                                                
Pins
 RAM_bank_3\/RAM_block_10\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_11\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_12\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_8\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_3\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_4\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_12\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_13\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_14\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_5\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_6\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_1\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_14\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_15\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_7\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_8\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_3\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_9\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_5\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_0\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_1\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_10\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_11\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_7\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_2\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_3\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_11\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_12\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_13\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_9\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_4\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_5\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_0\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_13\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_14\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_15\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_6\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_7\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_2\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_15\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_3\/RAM_block_8\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_9\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_4\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_0\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_10\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_2\/RAM_block_6\/RAMB16BWER_inst.CLKB                                                                
 SDRAM_FIFO_inst\/okPipeIn_fifo\/U0\/xst_fifo_generator\/gconvfifo.rf\/grf.rf\/gntv_or_sync_fifo.mem\/gbm.gbmg.gbmga.ngecc.bmg\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[1].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKA  
 SDRAM_FIFO_inst\/okPipeIn_fifo\/U0\/xst_fifo_generator\/gconvfifo.rf\/grf.rf\/gntv_or_sync_fifo.mem\/gbm.gbmg.gbmga.ngecc.bmg\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKA  
 RAM_bank_3\/RAM_block_1\/RAMB16BWER_inst.CLKB                                                                
 RAM_bank_1\/RAM_block_2\/RAMB16BWER_inst.CLKB                                                                
 DAC_output_7\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_8\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_1\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_2\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_3\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_4\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_5\/multiplier_1\/blk00000003.CLK                                                                
 DAC_output_6\/multiplier_1\/blk00000003.CLK                                                                


TimeGroup host_dcm0_clk0:
Blocks
 host/core0/core0/a0/pc0/data_path_loop[0].arith_logical_flop                                                                
 host/core0/core0/a0/pc0/data_path_loop[1].arith_logical_flop                                                                
 host/core0/core0/a0/pc0/data_path_loop[2].arith_logical_flop                                                                
 host/core0/core0/a0/pc0/data_path_loop[3].arith_logical_flop                                                                
 host/core0/core0/a0/pc0/data_path_loop[4].arith_logical_flop                                                                
 host/core0/core0/a0/pc0/data_path_loop[5].arith_logical_flop                                                                
 host/core0/core0/a0/pc0/data_path_loop[6].arith_logical_flop                                                                
 host/core0/core0/a0/pc0/data_path_loop[7].arith_logical_flop                                                                
 host/core0/core0/a0/pc0/alu_mux_sel0_flop                                                                
 host/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop                                                                
 host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop                                                               
 host/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop                                                               
 host/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop                                                               
 host/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop                                                               
 host/core0/core0/a0/pc0/bank_flop                                                                
 host/core0/core0/a0/pc0/carry_flag_flop                                                                
 host/core0/core0/a0/pc0/zero_flag_flop                                                                
 host/core0/core0/a0/pc0/arith_carry_flop                                                                
 host/core0/core0/a0/pc0/sx_addr4_flop                                                                
 host/core0/core0/a0/pc0/t_state1_flop                                                                
 host/core0/core0/a0/pc0/t_state2_flop                                                                
 host/core0/core0/a0/pc0/run_flop                                                                
 host/core0/core0/a0/pc0/internal_reset_flop                                                                
 host/core0/core0/a0/pc0/address_loop[0].pc_flop                                                                
 host/core0/core0/a0/pc0/address_loop[1].pc_flop                                                                
 host/core0/core0/a0/pc0/address_loop[2].pc_flop                                                                
 host/core0/core0/a0/pc0/address_loop[3].pc_flop                                                                
 host/core0/core0/a0/pc0/address_loop[4].pc_flop                                                                
 host/core0/core0/a0/pc0/address_loop[5].pc_flop                                                                
 host/core0/core0/a0/pc0/address_loop[6].pc_flop                                                                
 host/core0/core0/a0/pc0/address_loop[7].pc_flop                                                                
 host/core0/core0/a0/pc0/address_loop[8].pc_flop                                                                
 host/core0/core0/a0/pc0/address_loop[9].pc_flop                                                                
 host/core0/core0/a0/pc0/address_loop[10].pc_flop                                                                
 host/core0/core0/a0/pc0/address_loop[11].pc_flop                                                                
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0   
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1   
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2   
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3   
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4   
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5   
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6   
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7   
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_8   
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9   
 host/core0/core0/a0/timeout_0                                                                
 host/core0/core0/a0/timeout_1                                                                
 host/core0/core0/a0/timeout_2                                                                
 host/core0/core0/a0/timeout_3                                                                
 host/core0/core0/a0/timeout_4                                                                
 host/core0/core0/a0/timeout_5                                                                
 host/core0/core0/a0/timeout_6                                                                
 host/core0/core0/a0/timeout_7                                                                
 host/core0/core0/a0/timeout_8                                                                
 host/core0/core0/a0/timeout_9                                                                
 host/core0/core0/a0/timeout_10                                                                
 host/core0/core0/a0/timeout_11                                                                
 host/core0/core0/a0/timeout_12                                                                
 host/core0/core0/a0/timeout_13                                                                
 host/core0/core0/a0/timeout_14                                                                
 host/core0/core0/a0/timeout_15                                                                
 host/core0/core0/a0/timeout_16                                                                
 host/core0/core0/a0/timeout_17                                                                
 host/core0/core0/a0/timeout_18                                                                
 host/core0/core0/a0/timeout_19                                                                
 host/core0/core0/a0/timeout_20                                                                
 host/core0/core0/a0/timeout_21                                                                
 host/core0/core0/a0/timeout_22                                                                
 host/core0/core0/a0/timeout_23                                                                
 host/core0/core0/a0/timeout_24                                                                
 host/core0/core0/a0/timeout_25                                                                
 host/core0/core0/a0/timeout_26                                                                
 host/core0/core0/a0/timeout_27                                                                
 host/core0/core0/a0/timeout_28                                                                
 host/core0/core0/a0/timeout_29                                                                
 wo20/wirehold_0                                                                
 wo20/wirehold_1                                                                
 wo20/wirehold_2                                                                
 wo20/wirehold_3                                                                
 wo20/wirehold_4                                                                
 wo20/wirehold_5                                                                
 wo20/wirehold_6                                                                
 wo20/wirehold_7                                                                
 wo20/wirehold_8                                                                
 wo20/wirehold_9                                                                
 wo20/wirehold_10                                                                
 wo20/wirehold_11                                                                
 wo20/wirehold_12                                                                
 wo20/wirehold_13                                                                
 wo20/wirehold_14                                                                
 wo20/wirehold_15                                                                
 wo21/wirehold_0                                                                
 wo21/wirehold_1                                                                
 wo21/wirehold_2                                                                
 wo21/wirehold_3                                                                
 wo21/wirehold_4                                                                
 wo21/wirehold_5                                                                
 wo21/wirehold_6                                                                
 wo21/wirehold_7                                                                
 wo21/wirehold_8                                                                
 wo21/wirehold_9                                                                
 wo21/wirehold_10                                                                
 host/iob_regs[10].regin0                                                                
 host/iob_regs[10].regout0                                                                
 host/iob_regs[10].regvalid                                                                
 host/iob_regs[11].regin0                                                                
 host/iob_regs[11].regout0                                                                
 host/iob_regs[11].regvalid                                                                
 host/iob_regs[12].regin0                                                                
 host/iob_regs[12].regout0                                                                
 host/iob_regs[12].regvalid                                                                
 host/iob_regs[20].regout0                                                                
 host/iob_regs[20].regvalid                                                                
 host/iob_regs[13].regin0                                                                
 host/iob_regs[13].regout0                                                                
 host/iob_regs[13].regvalid                                                                
 host/iob_regs[21].regout0                                                                
 host/iob_regs[21].regvalid                                                                
 host/iob_regs[14].regin0                                                                
 host/iob_regs[14].regout0                                                                
 host/iob_regs[14].regvalid                                                                
 host/iob_regs[22].regout0                                                                
 host/iob_regs[22].regvalid                                                                
 host/iob_regs[30].regout0                                                                
 host/iob_regs[30].regvalid                                                                
 host/iob_regs[15].regin0                                                                
 host/iob_regs[15].regout0                                                                
 host/iob_regs[15].regvalid                                                                
 host/iob_regs[23].regout0                                                                
 host/iob_regs[23].regvalid                                                                
 host/iob_regs[31].regout0                                                                
 host/iob_regs[31].regvalid                                                                
 host/iob_regs[16].regout0                                                                
 host/iob_regs[16].regvalid                                                                
 host/iob_regs[24].regout0                                                                
 host/iob_regs[24].regvalid                                                                
 host/iob_regs[17].regout0                                                                
 host/iob_regs[17].regvalid                                                                
 host/iob_regs[25].regout0                                                                
 host/iob_regs[25].regvalid                                                                
 host/iob_regs[18].regout0                                                                
 host/iob_regs[18].regvalid                                                                
 host/iob_regs[26].regout0                                                                
 host/iob_regs[26].regvalid                                                                
 host/iob_regs[19].regout0                                                                
 host/iob_regs[19].regvalid                                                                
 host/iob_regs[27].regout0                                                                
 host/iob_regs[27].regvalid                                                                
 host/iob_regs[28].regout0                                                                
 host/iob_regs[28].regvalid                                                                
 host/iob_regs[29].regout0                                                                
 host/iob_regs[29].regvalid                                                                
 host/regctrlout1                                                                
 host/regctrlout0                                                                
 host/regctrlin0a                                                                
 host/regctrlin1a                                                                
 host/regctrlin2a                                                                
 host/regctrlin3a                                                                
 host/iob_regs[0].regin0                                                                
 host/iob_regs[0].regout0                                                                
 host/iob_regs[0].regvalid                                                                
 host/iob_regs[1].regin0                                                                
 host/iob_regs[1].regout0                                                                
 host/iob_regs[1].regvalid                                                                
 host/iob_regs[2].regin0                                                                
 host/iob_regs[2].regout0                                                                
 host/iob_regs[2].regvalid                                                                
 host/iob_regs[3].regin0                                                                
 host/iob_regs[3].regout0                                                                
 host/iob_regs[3].regvalid                                                                
 host/iob_regs[4].regin0                                                                
 host/iob_regs[4].regout0                                                                
 host/iob_regs[4].regvalid                                                                
 host/iob_regs[5].regin0                                                                
 host/iob_regs[5].regout0                                                                
 host/iob_regs[5].regvalid                                                                
 host/iob_regs[6].regin0                                                                
 host/iob_regs[6].regout0                                                                
 host/iob_regs[6].regvalid                                                                
 host/iob_regs[7].regin0                                                                
 host/iob_regs[7].regout0                                                                
 host/iob_regs[7].regvalid                                                                
 host/iob_regs[8].regin0                                                                
 host/iob_regs[8].regout0                                                                
 host/iob_regs[8].regvalid                                                                
 host/iob_regs[9].regin0                                                                
 host/iob_regs[9].regout0                                                                
 host/iob_regs[9].regvalid                                                                
 host/dcm0_bufg                                                                
 host/core0/core0/a0/atmel_status_fuses_6                                                                
 host/core0/core0/a0/atmel_status_fuses_14                                                                
 host/core0/core0/a0/atmel_status_fuses_7                                                                
 host/core0/core0/a0/atmel_status_fuses_15                                                                
 host/core0/core0/a0/atmel_status_fuses_8                                                                
 host/core0/core0/a0/atmel_status_fuses_16                                                                
 host/core0/core0/a0/atmel_status_fuses_9                                                                
 host/core0/core0/a0/atmel_status_fuses_17                                                                
 host/core0/core0/a0/atmel_status_fuses_1                                                                
 host/core0/core0/a0/atmel_status_fuses_0                                                                
 host/core0/core0/a0/atmel_status_fuses_3                                                                
 host/core0/core0/a0/atmel_status_fuses_2                                                                
 host/core0/core0/a0/atmel_status_fuses_4                                                                
 host/core0/core0/a0/atmel_status_fuses_12                                                                
 host/core0/core0/a0/atmel_status_fuses_5                                                                
 host/core0/core0/a0/atmel_status_fuses_13                                                                
 host/core0/core0/a0/edna_11                                                                
 host/core0/core0/a0/des_running                                                                
 host/core0/core0/a0/edna_12                                                                
 host/core0/core0/a0/des0/L_9                                                                
 host/core0/core0/a0/des0/L_10                                                                
 host/core0/core0/a0/des0/L_11                                                                
 host/core0/core0/a0/des0/L_12                                                                
 host/core0/core0/a0/d0/dna_8                                                                
 host/core0/core0/a0/d0/dna_9                                                                
 host/core0/core0/a0/d0/dna_10                                                                
 host/core0/core0/a0/d0/dna_11                                                                
 host/core0/core0/a0/d0/dna_16                                                                
 host/core0/core0/a0/d0/dna_17                                                                
 host/core0/core0/a0/d0/dna_18                                                                
 host/core0/core0/a0/d0/dna_19                                                                
 host/core0/core0/a0/des0/R_11                                                                
 host/core0/core0/a0/des0/R_12                                                                
 host/core0/core0/a0/des_round_0                                                                
 host/core0/core0/a0/des_round_1                                                                
 host/core0/core0/a0/des_round_2                                                                
 host/core0/core0/a0/des_round_3                                                                
 host/core0/core0/a0/des0/L_5                                                                
 host/core0/core0/a0/des0/L_6                                                                
 host/core0/core0/a0/des0/L_7                                                                
 host/core0/core0/a0/des0/L_8                                                                
 host/core0/core0/a0/des0/R_13                                                                
 host/core0/core0/a0/des0/R_14                                                                
 host/core0/core0/a0/des0/L_32                                                                
 host/core0/core0/a0/d0/dna_56                                                                
 wi0d/ep_datahold_8                                                                
 wi0d/ep_datahold_9                                                                
 wi10/ep_datahold_7                                                                
 wi10/ep_datahold_6                                                                
 wi10/ep_datahold_9                                                                
 wi10/ep_datahold_5                                                                
 wi10/ep_datahold_8                                                                
 wi10/ep_datahold_4                                                                
 wi10/ep_dataout_8                                                                
 wi10/ep_dataout_9                                                                
 host/core0/core0/a0/d0/div_0                                                                
 host/core0/core0/a0/d0/div_1                                                                
 host/core0/core0/a0/d0/div_2                                                                
 host/core0/core0/a0/d0/div_3                                                                
 host/core0/core0/a0/d0/dna_shift                                                                
 host/core0/core0/a0/edna_valid                                                                
 host/core0/core0/a0/edna_13                                                                
 host/core0/core0/a0/edna_14                                                                
 host/core0/core0/a0/edna_15                                                                
 host/core0/core0/a0/edna_16                                                                
 host/core0/core0/a0/d0/dna_12                                                                
 host/core0/core0/a0/d0/dna_13                                                                
 host/core0/core0/a0/d0/dna_14                                                                
 host/core0/core0/a0/d0/dna_15                                                                
 host/core0/core0/a0/edna_0                                                                
 host/core0/core0/a0/edna_1                                                                
 host/core0/core0/a0/edna_2                                                                
 host/core0/core0/a0/edna_3                                                                
 host/core0/core0/a0/edna_17                                                                
 host/core0/core0/a0/edna_18                                                                
 host/core0/core0/a0/edna_19                                                                
 host/core0/core0/a0/d0/dna_24                                                                
 host/core0/core0/a0/d0/dna_25                                                                
 host/core0/core0/a0/d0/dna_26                                                                
 host/core0/core0/a0/d0/dna_27                                                                
 host/core0/core0/a0/d0/dna_20                                                                
 host/core0/core0/a0/d0/dna_21                                                                
 host/core0/core0/a0/d0/dna_22                                                                
 host/core0/core0/a0/d0/dna_23                                                                
 host/core0/core0/a0/des0/L_24                                                                
 host/core0/core0/a0/des0/R_7                                                                
 host/core0/core0/a0/des0/R_8                                                                
 host/core0/core0/a0/d0/dna_36                                                                
 host/core0/core0/a0/d0/dna_37                                                                
 host/core0/core0/a0/d0/dna_38                                                                
 host/core0/core0/a0/d0/dna_39                                                                
 host/core0/core0/a0/d0/dna_52                                                                
 host/core0/core0/a0/d0/dna_53                                                                
 host/core0/core0/a0/d0/dna_54                                                                
 host/core0/core0/a0/d0/dna_55                                                                
 wi0d/ep_dataout_8                                                                
 wi0d/ep_dataout_9                                                                
 wi10/ep_dataout_4                                                                
 wi10/ep_dataout_5                                                                
 wi10/ep_dataout_6                                                                
 wi10/ep_dataout_7                                                                
 host/core0/core0/a0/d0/valid                                                                
 host/core0/core0/a0/d0/div_4                                                                
 host/core0/core0/a0/d0/cycle_1                                                                
 host/core0/core0/a0/pc0/upper_reg_banks_RAMA                                                                
 host/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1                                                                
 host/core0/core0/a0/pc0/upper_reg_banks_RAMB                                                                
 host/core0/core0/a0/pc0/upper_reg_banks_RAMB_D1                                                                
 host/core0/core0/a0/pc0/upper_reg_banks_RAMC                                                                
 host/core0/core0/a0/pc0/upper_reg_banks_RAMC_D1                                                                
 host/core0/core0/a0/pc0/upper_reg_banks_RAMD                                                                
 host/core0/core0/a0/pc0/upper_reg_banks_RAMD_D1                                                                
 host/core0/core0/a0/pc0/lower_reg_banks_RAMA                                                                
 host/core0/core0/a0/pc0/lower_reg_banks_RAMA_D1                                                                
 host/core0/core0/a0/pc0/lower_reg_banks_RAMB                                                                
 host/core0/core0/a0/pc0/lower_reg_banks_RAMB_D1                                                                
 host/core0/core0/a0/pc0/lower_reg_banks_RAMC                                                                
 host/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1                                                                
 host/core0/core0/a0/pc0/lower_reg_banks_RAMD                                                                
 host/core0/core0/a0/pc0/lower_reg_banks_RAMD_D1                                                                
 host/core0/core0/a0/pc0/data_path_loop[6].low_hwbuild.shift_rotate_flop                                                      
 host/core0/core0/a0/pc0/data_path_loop[7].low_hwbuild.shift_rotate_flop                                                      
 host/core0/core0/a0/pc0/data_path_loop[4].low_hwbuild.shift_rotate_flop                                                      
 host/core0/core0/a0/pc0/data_path_loop[5].low_hwbuild.shift_rotate_flop                                                      
 host/core0/core0/a0/pc0/data_path_loop[2].low_hwbuild.shift_rotate_flop                                                      
 host/core0/core0/a0/pc0/data_path_loop[3].low_hwbuild.shift_rotate_flop                                                      
 host/core0/core0/a0/pc0/data_path_loop[0].low_hwbuild.shift_rotate_flop                                                      
 host/core0/core0/a0/pc0/data_path_loop[1].low_hwbuild.shift_rotate_flop                                                      
 host/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/HIGH                                                            
 host/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_flop                                                                
 host/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/LOW                                                             
 host/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram/HIGH                                                            
 host/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_flop                                                                
 host/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram/LOW                                                             
 host/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH                                                            
 host/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_flop                                                                
 host/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW                                                             
 host/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH                                                            
 host/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_flop                                                                
 host/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW                                                             
 host/core0/core0/a0/atmel_status_fuses_10                                                                
 host/core0/core0/a0/atmel_status_fuses_18                                                                
 host/core0/core0/a0/atmel_status_fuses_11                                                                
 host/core0/core0/a0/atmel_status_fuses_19                                                                
 host/core0/core0/a0/edna_4                                                                
 host/core0/core0/a0/edna_5                                                                
 host/core0/core0/a0/edna_6                                                                
 host/core0/core0/a0/edna_7                                                                
 host/core0/core0/a0/des0/R_1                                                                
 host/core0/core0/a0/des0/R_2                                                                
 host/core0/core0/a0/des0/R_9                                                                
 host/core0/core0/a0/des0/R_10                                                                
 host/core0/core0/a0/des0/L_1                                                                
 host/core0/core0/a0/des0/L_2                                                                
 host/core0/core0/a0/des0/L_3                                                                
 host/core0/core0/a0/des0/L_4                                                                
 host/core0/core0/a0/des0/L_17                                                                
 host/core0/core0/a0/des0/L_18                                                                
 host/core0/core0/a0/des0/L_19                                                                
 host/core0/core0/a0/des0/L_20                                                                
 host/core0/core0/a0/des0/R_19                                                                
 host/core0/core0/a0/des0/R_20                                                                
 host/core0/core0/a0/des0/R_25                                                                
 host/core0/core0/a0/des0/R_26                                                                
 host/core0/core0/a0/des0/R_27                                                                
 host/core0/core0/a0/des0/R_28                                                                
 host/core0/core0/a0/des0/R_23                                                                
 host/core0/core0/a0/des0/R_24                                                                
 host/core0/core0/a0/des0/R_31                                                                
 host/core0/core0/a0/des0/R_32                                                                
 host/core0/core0/a0/des0/R_5                                                                
 host/core0/core0/a0/des0/R_6                                                                
 host/core0/core0/a0/d0/dna_44                                                                
 host/core0/core0/a0/d0/dna_45                                                                
 host/core0/core0/a0/d0/dna_46                                                                
 host/core0/core0/a0/d0/dna_47                                                                
 host/core0/core0/a0/d0/dna_40                                                                
 host/core0/core0/a0/d0/dna_41                                                                
 host/core0/core0/a0/d0/dna_42                                                                
 host/core0/core0/a0/d0/dna_43                                                                
 wi0f/ep_datahold_8                                                                
 wi0f/ep_datahold_9                                                                
 wi0d/ep_dataout_4                                                                
 wi0d/ep_dataout_5                                                                
 wi0d/ep_dataout_6                                                                
 wi0d/ep_dataout_7                                                                
 host/core0/core0/a0/d0/cycle_4                                                                
 host/core0/core0/a0/d0/cycle_0                                                                
 host/core0/core0/a0/d0/cycle_2                                                                
 host/core0/core0/a0/d0/cycle_3                                                                
 host/core0/core0/a0/d0/cycle_5                                                                
 host/core0/core0/a0/d0/dna_read                                                                
 host/core0/core0/a0/tok_tx_0                                                                
 host/core0/core0/a0/tok_tx_2                                                                
 host/core0/core0/a0/tok_tx_3                                                                
 host/core0/core0/a0/tok_tx_1                                                                
 host/core0/core0/a0/tok_tx_4                                                                
 host/core0/core0/a0/tok_tx_5                                                                
 host/core0/core0/a0/tok_tx_6                                                                
 host/core0/core0/a0/tok_tx_7                                                                
 host/core0/core0/a0/d0/dna_4                                                                
 host/core0/core0/a0/d0/dna_5                                                                
 host/core0/core0/a0/d0/dna_6                                                                
 host/core0/core0/a0/d0/dna_7                                                                
 host/core0/core0/a0/d0/dna_28                                                                
 host/core0/core0/a0/d0/dna_29                                                                
 host/core0/core0/a0/d0/dna_30                                                                
 host/core0/core0/a0/d0/dna_31                                                                
 host/core0/core0/a0/edna_8                                                                
 host/core0/core0/a0/edna_9                                                                
 host/core0/core0/a0/edna_10                                                                
 host/core0/core0/a0/des0/R_17                                                                
 host/core0/core0/a0/des0/R_18                                                                
 host/core0/core0/a0/d0/dna_0                                                                
 host/core0/core0/a0/d0/dna_1                                                                
 host/core0/core0/a0/d0/dna_2                                                                
 host/core0/core0/a0/d0/dna_3                                                                
 host/core0/core0/a0/des0/R_3                                                                
 host/core0/core0/a0/des0/R_4                                                                
 host/core0/core0/a0/des0/L_26                                                                
 host/core0/core0/a0/des0/L_27                                                                
 host/core0/core0/a0/des0/L_28                                                                
 host/core0/core0/a0/des0/L_29                                                                
 host/core0/core0/a0/des0/R_29                                                                
 host/core0/core0/a0/des0/R_30                                                                
 host/core0/core0/a0/d0/dna_32                                                                
 host/core0/core0/a0/d0/dna_33                                                                
 host/core0/core0/a0/d0/dna_34                                                                
 host/core0/core0/a0/d0/dna_35                                                                
 host/core0/core0/a0/des0/R_21                                                                
 host/core0/core0/a0/des0/R_22                                                                
 host/core0/core0/a0/des0/R_15                                                                
 host/core0/core0/a0/des0/R_16                                                                
 host/core0/core0/a0/des0/L_13                                                                
 host/core0/core0/a0/des0/L_14                                                                
 host/core0/core0/a0/des0/L_15                                                                
 host/core0/core0/a0/des0/L_16                                                                
 host/core0/core0/a0/d0/dna_48                                                                
 host/core0/core0/a0/d0/dna_49                                                                
 host/core0/core0/a0/d0/dna_50                                                                
 host/core0/core0/a0/d0/dna_51                                                                
 wi0f/ep_dataout_8                                                                
 wi0f/ep_dataout_9                                                                
 wi0d/ep_datahold_4                                                                
 wi0d/ep_datahold_5                                                                
 wi0d/ep_datahold_6                                                                
 wi0d/ep_datahold_7                                                                
 host/core0/core0/a0/pc0/interrupt_enable_flop                                                                
 host/core0/core0/a0/pc0/shift_carry_flop                                                                
 host/core0/core0/a0/pc0/use_zero_flag_flop                                                                
 host/core0/core0/a0/pc0/alu_mux_sel1_flop                                                                
 host/core0/core0/a0/pc0/shadow_zero_flag_flop                                                                
 host/core0/core0/a0/pico_in_port_6                                                                
 host/core0/core0/a0/pico_in_port_7                                                                
 host/core0/core0/a0/tok_mem_rd_en                                                                
 host/core0/core0/a0/tok_mem_reset                                                                
 host/core0/core0/a0/tok_wk_start                                                                
 host/core0/core0/a0/tok_tx_start                                                                
 host/core0/core0/a0/atmel_status_valid                                                                
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg                                 
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                              
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2                              
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0             
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1             
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2             
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3             
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4             
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5             
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6             
 host/core0/core0/a0/des0/L_21                                                                
 host/core0/core0/a0/des0/L_22                                                                
 host/core0/core0/a0/des0/L_23                                                                
 host/core0/core0/a0/des0/L_25                                                                
 host/core0/core0/a0/des0/L_30                                                                
 host/core0/core0/a0/des0/L_31                                                                
 wi0d/ep_dataout_0                                                                
 wi0d/ep_dataout_1                                                                
 wi0d/ep_dataout_2                                                                
 wi0d/ep_dataout_3                                                                
 wi10/ep_dataout_0                                                                
 wi10/ep_dataout_1                                                                
 wi10/ep_dataout_2                                                                
 wi10/ep_dataout_3                                                                
 host/core0/core0/a0/pc0/spm_enable_flop                                                                
 host/core0/core0/a0/pc0/write_strobe_flop                                                                
 host/core0/core0/a0/pc0/flag_enable_flop                                                                
 host/core0/core0/a0/pc0/register_enable_flop                                                                
 host/core0/core0/a0/pico_in_port_0                                                                
 host/core0/core0/a0/pico_in_port_1                                                                
 host/core0/core0/a0/pico_in_port_2                                                                
 host/core0/core0/a0/pico_in_port_3                                                                
 host/core0/core0/a0/tok_done_flag                                                                
 host/core0/core0/a0/pico_in_port_4                                                                
 host/core0/core0/a0/pico_in_port_5                                                                
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0                   
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1                   
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2                   
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7             
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8             
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9             
 wi0d/ep_datahold_0                                                                
 wi0d/ep_datahold_1                                                                
 wi0d/ep_datahold_2                                                                
 wi0d/ep_datahold_3                                                                
 wi10/ep_datahold_0                                                                
 wi10/ep_datahold_1                                                                
 wi10/ep_datahold_2                                                                
 wi10/ep_datahold_3                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_7                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_8                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_9                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_10                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_11                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_12                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_13                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_14                                                                
 host/core0/core0/a0/pc0/shadow_carry_flag_flop                                                                
 host/core0/core0/a0/pc0/stack_ram_low_RAMA                                                                
 host/core0/core0/a0/pc0/stack_ram_low_RAMA_D1                                                                
 host/core0/core0/a0/pc0/stack_zero_flop                                                                
 host/core0/core0/a0/pc0/shadow_bank_flop                                                                
 host/core0/core0/a0/pc0/stack_ram_low_RAMB                                                                
 host/core0/core0/a0/pc0/stack_ram_low_RAMB_D1                                                                
 host/core0/core0/a0/pc0/stack_bit_flop                                                                
 host/core0/core0/a0/pc0/address_loop[0].return_vector_flop                                                                
 host/core0/core0/a0/pc0/stack_ram_low_RAMC                                                                
 host/core0/core0/a0/pc0/stack_ram_low_RAMC_D1                                                                
 host/core0/core0/a0/pc0/address_loop[1].return_vector_flop                                                                
 host/core0/core0/a0/pc0/address_loop[2].return_vector_flop                                                                
 host/core0/core0/a0/pc0/stack_ram_low_RAMD                                                                
 host/core0/core0/a0/pc0/stack_ram_low_RAMD_D1                                                                
 host/core0/core0/a0/pc0/address_loop[3].return_vector_flop                                                                
 host/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/HIGH                                                            
 host/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_flop                                                                
 host/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/LOW                                                             
 host/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/HIGH                                                            
 host/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_flop                                                                
 host/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/LOW                                                             
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA                                                              
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_3                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB                                                              
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC                                                              
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_5                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD                                                              
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA                                                              
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB                                                              
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_1                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC                                                              
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD                                                              
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8       
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9       
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2          
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1          
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4          
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3          
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5          
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_0  
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0       
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_1  
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1       
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2  
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2       
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_3  
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3       
 wi0b/ep_datahold_8                                                                
 wi0b/ep_datahold_9                                                                
 SDRAM_FIFO_inst/pipe_in_word_count_ti_4                                                                
 SDRAM_FIFO_inst/pipe_in_word_count_ti_5                                                                
 SDRAM_FIFO_inst/pipe_in_word_count_ti_6                                                                
 SDRAM_FIFO_inst/pipe_in_word_count_ti_7                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_3                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_4                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_5                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_6                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i                                                           
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i                                                        
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0                                                               
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2                                                               
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1                                                               
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4                                                               
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3                                                               
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5                                                               
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4                                                            
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5                                                            
 host/core0/core0/a0/c0/dataout_0                                                                
 host/core0/core0/a0/c0/dataout_1                                                                
 host/core0/core0/a0/c0/dataout_2                                                                
 host/core0/core0/a0/c0/dataout_3                                                                
 host/core0/core0/a0/c0/tok_tx_hold_0                                                                
 host/core0/core0/a0/c0/tok_tx_hold_1                                                                
 host/core0/core0/a0/c0/tok_tx_hold_2                                                                
 host/core0/core0/a0/c0/tok_tx_hold_3                                                                
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6          
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7          
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8          
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4       
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0       
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5       
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1       
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6       
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2       
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7       
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3       
 wi0b/ep_dataout_8                                                                
 wi0b/ep_dataout_9                                                                
 SDRAM_FIFO_inst/pipe_in_word_count_ti_8                                                                
 SDRAM_FIFO_inst/pipe_in_word_count_ti_9                                                                
 SDRAM_FIFO_inst/pipe_in_word_count_ti_10                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i                                                            
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0                                                            
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1                                                            
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2                                                            
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3                                                            
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4                                                       
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_5                                                       
 host/core0/core0/a0/c0/tok_tx_hold_4                                                                
 host/core0/core0/a0/c0/tok_tx_hold_5                                                                
 host/core0/core0/a0/c0/tok_tx_hold_6                                                                
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4       
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5       
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6       
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7       
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_8  
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_9  
 SDRAM_FIFO_inst/pipe_in_word_count_ti_0                                                                
 SDRAM_FIFO_inst/pipe_in_word_count_ti_1                                                                
 SDRAM_FIFO_inst/pipe_in_word_count_ti_2                                                                
 SDRAM_FIFO_inst/pipe_in_word_count_ti_3                                                                
 wi0f/ep_dataout_7                                                                
 wi0f/ep_dataout_6                                                                
 wi0f/ep_dataout_5                                                                
 wi0f/ep_dataout_4                                                                
 wi0f/ep_dataout_3                                                                
 wi0f/ep_dataout_2                                                                
 wi0f/ep_dataout_1                                                                
 wi0f/ep_dataout_0                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_3                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_4                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_5                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_6                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_7                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_8                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_9                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_10                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_11                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_12                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_13                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_14                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_15                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_16                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_17                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_18                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/RST_FULL_GEN                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1                                                         
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                         
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3                                                         
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i                                                         
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_0                                                          
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_2                                                          
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_1                                                          
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_4                                                          
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_3                                                          
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_5                                                          
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0                                                       
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_1                                                       
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_2                                                       
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3                                                       
 host/core0/core0/a0/c0/tx_start_h                                                                
 host/core0/core0/a0/c0/done                                                                
 host/core0/core0/a0/c0/dataout_4                                                                
 host/core0/core0/a0/c0/dataout_5                                                                
 host/core0/core0/a0/c0/dataout_6                                                                
 host/core0/core0/a0/c0/dataout_7                                                                
 host/core0/core0/a0/c0/tok_tx_hold_7                                                                
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9          
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8       
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9       
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i   
 wi0f/ep_datahold_4                                                                
 wi0f/ep_datahold_5                                                                
 wi0f/ep_datahold_6                                                                
 wi0f/ep_datahold_7                                                                
 wi0f/ep_datahold_0                                                                
 wi0f/ep_datahold_1                                                                
 wi0f/ep_datahold_2                                                                
 wi0f/ep_datahold_3                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_15                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_19                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_16                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_20                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_17                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_21                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_18                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_22                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_19                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_20                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_21                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_22                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_23                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_23                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_24                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_24                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_25                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_25                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_26                                                                
 SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_26                                                                
 host/core0/core0/a0/pc0/address_loop[4].return_vector_flop                                                                
 host/core0/core0/a0/pc0/stack_ram_high_RAMA                                                                
 host/core0/core0/a0/pc0/stack_ram_high_RAMA_D1                                                                
 host/core0/core0/a0/pc0/address_loop[5].return_vector_flop                                                                
 host/core0/core0/a0/pc0/address_loop[6].return_vector_flop                                                                
 host/core0/core0/a0/pc0/stack_ram_high_RAMB                                                                
 host/core0/core0/a0/pc0/stack_ram_high_RAMB_D1                                                                
 host/core0/core0/a0/pc0/address_loop[7].return_vector_flop                                                                
 host/core0/core0/a0/pc0/address_loop[8].return_vector_flop                                                                
 host/core0/core0/a0/pc0/stack_ram_high_RAMC                                                                
 host/core0/core0/a0/pc0/stack_ram_high_RAMC_D1                                                                
 host/core0/core0/a0/pc0/address_loop[9].return_vector_flop                                                                
 host/core0/core0/a0/pc0/address_loop[10].return_vector_flop                                                                
 host/core0/core0/a0/pc0/stack_ram_high_RAMD                                                                
 host/core0/core0/a0/pc0/stack_ram_high_RAMD_D1                                                                
 host/core0/core0/a0/pc0/address_loop[11].return_vector_flop                                                                
 host/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH                                                            
 host/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_flop                                                                
 host/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW                                                             
 host/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/HIGH                                                            
 host/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_flop                                                                
 host/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/LOW                                                             
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP                                                               
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_6                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/DP                                                               
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_7                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP                                                               
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/SP                                                               
 host/core0/core0/a0/c0/t_count_8                                                                
 host/core0/core0/a0/c0/t_count_9                                                                
 host/core0/core0/a0/c0/wk_start_h                                                                
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_4  
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_5  
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_6  
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_7  
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2            
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5            
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3            
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4            
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7            
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8            
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9            
 SDRAM_FIFO_inst/pipe_out_word_count_ti_0                                                                
 SDRAM_FIFO_inst/pipe_out_word_count_ti_1                                                                
 SDRAM_FIFO_inst/pipe_out_word_count_ti_2                                                                
 SDRAM_FIFO_inst/pipe_out_word_count_ti_3                                                                
 SDRAM_FIFO_inst/pipe_out_word_count_ti_4                                                                
 SDRAM_FIFO_inst/pipe_out_word_count_ti_5                                                                
 SDRAM_FIFO_inst/pipe_out_word_count_ti_6                                                                
 SDRAM_FIFO_inst/pipe_out_word_count_ti_7                                                                
 SDRAM_FIFO_inst/pipe_out_word_count_ti_8                                                                
 SDRAM_FIFO_inst/pipe_out_word_count_ti_9                                                                
 wi0c/ep_datahold_8                                                                
 wi0c/ep_datahold_9                                                                
 wi0b/ep_datahold_0                                                                
 wi0b/ep_datahold_1                                                                
 wi0b/ep_datahold_2                                                                
 wi0b/ep_datahold_3                                                                
 wi0b/ep_datahold_4                                                                
 wi0b/ep_datahold_5                                                                
 wi0b/ep_datahold_6                                                                
 wi0b/ep_datahold_7                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1                                                      
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0                                                      
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2                                                      
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0            
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1            
 SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6            
 wi0c/ep_dataout_8                                                                
 wi0c/ep_dataout_9                                                                
 wi0b/ep_dataout_0                                                                
 wi0b/ep_dataout_1                                                                
 wi0b/ep_dataout_2                                                                
 wi0b/ep_dataout_3                                                                
 wi0b/ep_dataout_4                                                                
 wi0b/ep_dataout_5                                                                
 wi0b/ep_dataout_6                                                                
 wi0b/ep_dataout_7                                                                
 wi0e/ep_datahold_4                                                                
 wi0e/ep_datahold_5                                                                
 wi0e/ep_datahold_6                                                                
 wi0e/ep_datahold_7                                                                
 wi0e/ep_dataout_4                                                                
 wi0e/ep_dataout_5                                                                
 wi0e/ep_dataout_6                                                                
 wi0e/ep_dataout_7                                                                
 wi0e/ep_datahold_8                                                                
 wi0e/ep_datahold_9                                                                
 ti43/eptrig_2                                                                
 ti43/eptrig_3                                                                
 ti43/eptrig_0                                                                
 ti43/eptrig_4                                                                
 ti43/eptrig_5                                                                
 ti43/eptrig_6                                                                
 host/core0/core0/a0/c0/t_count_3                                                                
 host/core0/core0/a0/c0/t_count_4                                                                
 wi08/ep_datahold_4                                                                
 wi08/ep_datahold_5                                                                
 wi08/ep_datahold_6                                                                
 wi08/ep_datahold_7                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2                                                                
 host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg                                                                
 host/core0/core0/a0/c0/t_count_5                                                                
 host/core0/core0/a0/c0/t_count_6                                                                
 host/core0/core0/a0/c0/t_count_7                                                                
 host/core0/core0/a0/c0/read_valid                                                                
 host/core0/core0/a0/stop                                                                
 host/core0/core0/a0/valid                                                                
 wi08/ep_dataout_4                                                                
 wi08/ep_dataout_5                                                                
 wi08/ep_dataout_6                                                                
 wi08/ep_dataout_7                                                                
 wi08/ep_datahold_12                                                                
 wi08/ep_datahold_13                                                                
 wi08/ep_datahold_14                                                                
 wi08/ep_datahold_15                                                                
 wi08/ep_dataout_12                                                                
 wi08/ep_dataout_13                                                                
 wi08/ep_dataout_14                                                                
 wi08/ep_dataout_15                                                                
 wi0e/ep_dataout_8                                                                
 wi0e/ep_dataout_9                                                                
 SDRAM_FIFO_inst/c3_sys_rst_n                                                                
 SDRAM_FIFO_inst/rst_cnt_0                                                                
 SDRAM_FIFO_inst/rst_cnt_1                                                                
 SDRAM_FIFO_inst/rst_cnt_3                                                                
 SDRAM_FIFO_inst/rst_cnt_2                                                                
 host/core0/core0/a0/c0/atmel_t                                                                
 host/core0/core0/a0/Mshreg_async_dd                                                                
 host/core0/core0/a0/async_dd                                                                
 host/core0/core0/a0/c0/t_count_10                                                                
 host/core0/core0/a0/c0/t_count_11                                                                
 host/core0/core0/a0/c0/t_count_12                                                                
 wo26/wirehold_8                                                                
 wo26/wirehold_9                                                                
 wo26/wirehold_10                                                                
 wo26/wirehold_11                                                                
 wo23/wirehold_8                                                                
 wo23/wirehold_9                                                                
 wo23/wirehold_10                                                                
 wo23/wirehold_11                                                                
 wi08/ep_dataout_0                                                                
 wi08/ep_dataout_1                                                                
 wi08/ep_dataout_2                                                                
 wi08/ep_dataout_3                                                                
 wi0a/ep_dataout_4                                                                
 wi0a/ep_dataout_5                                                                
 wi0a/ep_dataout_6                                                                
 wi0a/ep_dataout_7                                                                
 ti5a/trigff0_0                                                                
 host/core0/core0/a0/c0/t_count_tok_0                                                                
 host/core0/core0/a0/c0/t_count_tok_1                                                                
 host/core0/core0/a0/c0/t_count_tok_2                                                                
 host/core0/core0/a0/c0/t_count_2                                                                
 host/core0/core0/a0/c0/t_state_FSM_FFd4                                                                
 wi09/ep_dataout_4                                                                
 wi09/ep_dataout_5                                                                
 wi09/ep_dataout_6                                                                
 wi09/ep_dataout_7                                                                
 wo3e/wirehold_7                                                                
 wo3e/wirehold_8                                                                
 wi08/ep_datahold_0                                                                
 wi08/ep_datahold_1                                                                
 wi08/ep_datahold_2                                                                
 wi08/ep_datahold_3                                                                
 wi0a/ep_datahold_4                                                                
 wi0a/ep_datahold_5                                                                
 wi0a/ep_datahold_6                                                                
 wi0a/ep_datahold_7                                                                
 ti5a/eptrig_0                                                                
 host/core0/core0/a0/c0/atmel_dout                                                                
 host/core0/core0/a0/c0/baud_count_0                                                                
 host/core0/core0/a0/c0/baud_count_1                                                                
 host/core0/core0/a0/c0/baud_count_3                                                                
 host/core0/core0/a0/c0/baud_count_2                                                                
 host/core0/core0/a0/c0/baud_count_4                                                                
 host/core0/core0/a0/c0/t_count_1                                                                
 host/core0/core0/a0/c0/t_count_0                                                                
 host/core0/core0/a0/c0/t_state_FSM_FFd1                                                                
 host/core0/core0/a0/c0/t_state_FSM_FFd3                                                                
 host/core0/core0/a0/c0/t_state_FSM_FFd2                                                                
 host/core0/core0/hi_dataout_6                                                                
 host/core0/core0/hi_dataout_7                                                                
 host/core0/core0/hi_dataout_28                                                                
 host/core0/core0/hi_dataout_29                                                                
 wo26/wirehold_28                                                                
 wo26/wirehold_29                                                                
 wo26/wirehold_30                                                                
 wo26/wirehold_31                                                                
 wi0c/ep_dataout_4                                                                
 wi0c/ep_dataout_0                                                                
 wi0c/ep_dataout_5                                                                
 wi0c/ep_dataout_1                                                                
 wi0c/ep_dataout_6                                                                
 wi0c/ep_dataout_2                                                                
 wi0c/ep_dataout_7                                                                
 wi0c/ep_dataout_3                                                                
 wo26/wirehold_4                                                                
 wo26/wirehold_5                                                                
 wo26/wirehold_6                                                                
 wo26/wirehold_7                                                                
 wo26/wirehold_0                                                                
 wo26/wirehold_1                                                                
 wo26/wirehold_2                                                                
 wo26/wirehold_3                                                                
 wo24/wirehold_0                                                                
 wo24/wirehold_1                                                                
 wo22/wirehold_0                                                                
 host/core0/core0/a0/c0/baud_en                                                                
 host/core0/core0/a0/c0/baud_count_5                                                                
 host/core0/core0/hi_dataout_30                                                                
 host/core0/core0/hi_dataout_31                                                                
 host/core0/core0/hi_dataout_10                                                                
 host/core0/core0/hi_dataout_11                                                                
 host/core0/core0/hi_dataout_8                                                                
 host/core0/core0/hi_dataout_9                                                                
 wi0c/ep_datahold_0                                                                
 wi0c/ep_datahold_1                                                                
 wi0c/ep_datahold_2                                                                
 wi0c/ep_datahold_3                                                                
 wi0c/ep_datahold_4                                                                
 wi0c/ep_datahold_5                                                                
 wi0c/ep_datahold_6                                                                
 wi0c/ep_datahold_7                                                                
 wi09/ep_datahold_4                                                                
 wi09/ep_datahold_5                                                                
 wi09/ep_datahold_6                                                                
 wi09/ep_datahold_7                                                                
 host/core0/core0/hi_ready                                                                
 wi0e/ep_datahold_0                                                                
 wi0e/ep_datahold_1                                                                
 wi0e/ep_datahold_2                                                                
 wi0e/ep_datahold_3                                                                
 wi0e/ep_dataout_0                                                                
 wi0e/ep_dataout_1                                                                
 wi0e/ep_dataout_2                                                                
 wi0e/ep_dataout_3                                                                
 host/core0/core0/a0/c0/t_count_rd_2                                                                
 host/core0/core0/a0/c0/t_count_rd_1                                                                
 host/core0/core0/a0/c0/t_count_rd_0                                                                
 host/core0/core0/hi_dataout_24                                                                
 host/core0/core0/hi_dataout_25                                                                
 host/core0/core0/hi_dataout_4                                                                
 host/core0/core0/hi_dataout_5                                                                
 wo26/wirehold_24                                                                
 wo26/wirehold_25                                                                
 wo26/wirehold_26                                                                
 wo26/wirehold_27                                                                
 wi09/ep_dataout_8                                                                
 wi09/ep_dataout_9                                                                
 wi09/ep_dataout_10                                                                
 wi09/ep_dataout_11                                                                
 host/core0/core0/ti_addr_5                                                                
 host/core0/core0/ti_addr_6                                                                
 wo3f/wirehold_0                                                                
 wi09/ep_datahold_0                                                                
 wi09/ep_datahold_12                                                                
 wi09/ep_datahold_1                                                                
 wi09/ep_datahold_13                                                                
 wi09/ep_datahold_2                                                                
 wi09/ep_datahold_14                                                                
 wi09/ep_datahold_3                                                                
 wi09/ep_datahold_15                                                                
 wi08/ep_datahold_8                                                                
 wi08/ep_datahold_9                                                                
 wi08/ep_datahold_10                                                                
 wi08/ep_datahold_11                                                                
 wi1b/ep_dataout_0                                                                
 wi1b/ep_dataout_1                                                                
 wi1b/ep_dataout_2                                                                
 wi1b/ep_dataout_3                                                                
 wi0a/ep_datahold_8                                                                
 wi0a/ep_datahold_9                                                                
 wi0a/ep_datahold_10                                                                
 wi0a/ep_datahold_11                                                                
 wi0a/ep_dataout_8                                                                
 wi0a/ep_dataout_12                                                                
 wi0a/ep_dataout_9                                                                
 wi0a/ep_dataout_13                                                                
 wi0a/ep_dataout_10                                                                
 wi0a/ep_dataout_14                                                                
 wi0a/ep_dataout_11                                                                
 wi0a/ep_dataout_15                                                                
 wi1a/ep_datahold_0                                                                
 wi1a/ep_datahold_1                                                                
 wi1a/ep_datahold_2                                                                
 wi1a/ep_datahold_3                                                                
 ti5a/trigff1_0                                                                
 host/core0/core0/regmem_addr_0                                                                
 host/core0/core0/regmem_addr_2                                                                
 host/core0/core0/regmem_addr_1                                                                
 host/core0/core0/regmem_addr_4                                                                
 host/core0/core0/regmem_addr_3                                                                
 host/core0/core0/regmem_addr_6                                                                
 host/core0/core0/regmem_addr_5                                                                
 host/core0/core0/regmem_addr_8                                                                
 host/core0/core0/regmem_addr_7                                                                
 host/core0/core0/hi_dataout_16                                                                
 host/core0/core0/hi_dataout_17                                                                
 host/core0/core0/regmem_write                                                                
 wo26/wirehold_16                                                                
 wo26/wirehold_17                                                                
 wo26/wirehold_18                                                                
 wo26/wirehold_19                                                                
 wi09/ep_datahold_8                                                                
 wi09/ep_datahold_9                                                                
 wi09/ep_datahold_10                                                                
 wi09/ep_datahold_11                                                                
 wi09/ep_dataout_12                                                                
 wi09/ep_dataout_13                                                                
 wi09/ep_dataout_14                                                                
 wi09/ep_dataout_15                                                                
 wi09/ep_dataout_0                                                                
 wo3e/wirehold_2                                                                
 wi09/ep_dataout_1                                                                
 wo3e/wirehold_4                                                                
 wi09/ep_dataout_2                                                                
 wo3e/wirehold_5                                                                
 wi09/ep_dataout_3                                                                
 wo3e/wirehold_6                                                                
 wi08/ep_dataout_8                                                                
 wi08/ep_dataout_9                                                                
 wi08/ep_dataout_10                                                                
 wi08/ep_dataout_11                                                                
 wo25/wirehold_0                                                                
 wo25/wirehold_1                                                                
 wo25/wirehold_2                                                                
 wo25/wirehold_3                                                                
 wi1b/ep_datahold_0                                                                
 wi1b/ep_datahold_1                                                                
 wi1b/ep_datahold_2                                                                
 wi1b/ep_datahold_3                                                                
 wo23/wirehold_4                                                                
 wo23/wirehold_5                                                                
 wo23/wirehold_6                                                                
 wo23/wirehold_7                                                                
 wi0a/ep_datahold_12                                                                
 wi0a/ep_datahold_13                                                                
 wi0a/ep_datahold_14                                                                
 wi0a/ep_datahold_15                                                                
 wo23/wirehold_0                                                                
 wo23/wirehold_1                                                                
 wo23/wirehold_2                                                                
 wo23/wirehold_3                                                                
 wi1a/ep_dataout_0                                                                
 wi1a/ep_dataout_1                                                                
 wi1a/ep_dataout_2                                                                
 wi1a/ep_dataout_3                                                                
 ti5a/ep_trigger_0                                                                
 ti43/trigff1_0                                                                
 ti43/trigff0_0                                                                
 ti43/trigff1_1                                                                
 ti43/trigff0_1                                                                
 ti43/trigff1_2                                                                
 ti43/trigff0_2                                                                
 ti43/trigff1_3                                                                
 ti43/trigff0_3                                                                
 ti43/trigff1_4                                                                
 ti43/trigff0_4                                                                
 ti43/trigff1_5                                                                
 ti43/trigff0_5                                                                
 ti43/trigff1_6                                                                
 ti43/trigff0_6                                                                
 ti43/trigff1_7                                                                
 ti43/trigff0_7                                                                
 ti43/ep_trigger_2                                                                
 ti43/ep_trigger_3                                                                
 ti43/ep_trigger_0                                                                
 ti43/ep_trigger_4                                                                
 ti43/ep_trigger_5                                                                
 ti43/ep_trigger_6                                                                
 host/core0/core0/hi_dataout_12                                                                
 host/core0/core0/hi_dataout_13                                                                
 host/core0/core0/ti_dataout_3                                                                
 host/core0/core0/ti_dataout_4                                                                
 host/core0/core0/ti_dataout_5                                                                
 host/core0/core0/ti_dataout_6                                                                
 wi02/ep_dataout_12                                                                
 wi02/ep_dataout_13                                                                
 wi02/ep_dataout_14                                                                
 wi02/ep_dataout_15                                                                
 host/core0/core0/hi_dataout_0                                                                
 host/core0/core0/hi_dataout_1                                                                
 host/core0/core0/ti_dataout_15                                                                
 host/core0/core0/ti_addr_0                                                                
 host/core0/core0/ti_addr_1                                                                
 wi0a/ep_datahold_0                                                                
 wi0a/ep_datahold_1                                                                
 wi0a/ep_datahold_2                                                                
 wi0a/ep_datahold_3                                                                
 wi18/ep_dataout_3                                                                
 wi18/ep_dataout_2                                                                
 wi18/ep_dataout_1                                                                
 wi18/ep_dataout_0                                                                
 wi1b/ep_dataout_9                                                                
 wi1b/ep_dataout_8                                                                
 wi1a/ep_datahold_8                                                                
 wi1a/ep_datahold_9                                                                
 ti44/trigff1_0                                                                
 ti44/ep_trigger_0                                                                
 ti44/trigff1_1                                                                
 ti44/ep_trigger_1                                                                
 ti44/trigff0_0                                                                
 ti44/trigff0_1                                                                
 ti43/eptrig_7                                                                
 ti43/eptrig_8                                                                
 ti43/eptrig_9                                                                
 ti43/eptrig_1                                                                
 ti43/eptrig_10                                                                
 ti43/eptrig_11                                                                
 ti43/eptrig_12                                                                
 ti43/eptrig_13                                                                
 ti43/eptrig_14                                                                
 ti43/eptrig_15                                                                
 ti43/trigff1_12                                                                
 ti43/trigff0_12                                                                
 ti43/trigff1_13                                                                
 ti43/trigff0_13                                                                
 ti43/trigff1_14                                                                
 ti43/trigff0_14                                                                
 ti43/trigff1_15                                                                
 ti43/trigff0_15                                                                
 host/core0/core0/hi_dataout_18                                                                
 host/core0/core0/hi_dataout_19                                                                
 host/core0/core0/hi_dataout_26                                                                
 host/core0/core0/hi_dataout_27                                                                
 host/core0/core0/hi_dataout_2                                                                
 host/core0/core0/hi_dataout_3                                                                
 host/core0/core0/ti_addr_2                                                                
 host/core0/core0/ti_addr_3                                                                
 host/core0/core0/ti_addr_4                                                                
 wi02/ep_datahold_12                                                                
 wi02/ep_datahold_13                                                                
 wi02/ep_datahold_14                                                                
 wi02/ep_datahold_15                                                                
 wi01/ep_dataout_0                                                                
 wi01/ep_dataout_1                                                                
 wi01/ep_dataout_2                                                                
 wi01/ep_dataout_3                                                                
 wi0a/ep_dataout_0                                                                
 wi0a/ep_dataout_1                                                                
 wi0a/ep_dataout_2                                                                
 wi0a/ep_dataout_3                                                                
 wi18/ep_datahold_0                                                                
 wi18/ep_datahold_1                                                                
 wi18/ep_datahold_2                                                                
 wi18/ep_datahold_3                                                                
 wi00/ep_datahold_10                                                                
 wi00/ep_datahold_11                                                                
 wi00/ep_datahold_12                                                                
 wi00/ep_datahold_13                                                                
 wi1a/ep_dataout_8                                                                
 wi1a/ep_dataout_9                                                                
 ti44/eptrig_0                                                                
 ti44/eptrig_1                                                                
 ti43/ep_trigger_13                                                                
 ti43/ep_trigger_14                                                                
 ti43/ep_trigger_15                                                                
 host/core0/core0/pipe_blockcount_8                                                                
 host/core0/core0/pipe_blockcount_9                                                                
 host/core0/core0/hi_valid                                                                
 host/core0/core0/state_FSM_FFd1                                                                
 host/core0/core0/hi_dataout_14                                                                
 host/core0/core0/hi_dataout_15                                                                
 host/core0/core0/state_FSM_FFd18                                                                
 host/core0/core0/state_FSM_FFd20                                                                
 host/core0/core0/state_FSM_FFd22                                                                
 host/core0/core0/state_FSM_FFd21                                                                
 host/core0/core0/cmd_mode_0                                                                
 host/core0/core0/cmd_mode_1                                                                
 host/core0/core0/cmd_mode_2                                                                
 host/core0/core0/cmd_mode_3                                                                
 wo26/wirehold_20                                                                
 wo26/wirehold_21                                                                
 wo26/wirehold_22                                                                
 wo26/wirehold_23                                                                
 wi01/ep_dataout_4                                                                
 wi01/ep_dataout_5                                                                
 wi01/ep_dataout_6                                                                
 wi01/ep_dataout_7                                                                
 wo26/wirehold_12                                                                
 wo26/wirehold_13                                                                
 wo26/wirehold_14                                                                
 wo26/wirehold_15                                                                
 wi1b/ep_datahold_8                                                                
 wi1b/ep_datahold_9                                                                
 wi00/ep_datahold_14                                                                
 wi00/ep_datahold_15                                                                
 wi00/ep_dataout_15                                                                
 ti43/trigff1_8                                                                
 ti43/trigff0_8                                                                
 ti43/trigff1_9                                                                
 ti43/trigff0_9                                                                
 ti43/trigff1_10                                                                
 ti43/trigff0_10                                                                
 ti43/trigff1_11                                                                
 ti43/trigff0_11                                                                
 wi03/ep_dataout_4                                                                
 wi03/ep_dataout_0                                                                
 wi03/ep_dataout_5                                                                
 wi03/ep_dataout_1                                                                
 wi03/ep_dataout_6                                                                
 wi03/ep_dataout_2                                                                
 wi03/ep_dataout_7                                                                
 wi03/ep_dataout_3                                                                
 wi1f/ep_datahold_8                                                                
 wi1f/ep_datahold_9                                                                
 wi1f/ep_datahold_10                                                                
 wi1f/ep_datahold_11                                                                
 wi03/ep_dataout_8                                                                
 wi03/ep_dataout_9                                                                
 wi03/ep_dataout_10                                                                
 wi03/ep_dataout_11                                                                
 variable_freq_clk_generator_inst/DCM_prog_data                                                                
 variable_freq_clk_generator_inst/Mshreg_DCM_prog_state_FSM_FFd17                                                             
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd171                                                                
 variable_freq_clk_generator_inst/Mshreg_DCM_prog_state_FSM_FFd2                                                              
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd21                                                                
 host/core0/core0/ti_read1                                                                
 host/core0/core0/ti_read2                                                                
 host/core0/core0/hi_dataout_22                                                                
 host/core0/core0/hi_dataout_23                                                                
 host/core0/core0/hi_dataout_20                                                                
 host/core0/core0/hi_dataout_21                                                                
 host/core0/core0/ti_wireupdate                                                                
 host/core0/core0/ti_reg_read                                                                
 host/core0/core0/ti_read                                                                
 host/core0/core0/pipe0_addr_4                                                                
 host/core0/core0/pipe0_addr_5                                                                
 host/core0/core0/pipe0_addr_6                                                                
 host/core0/core0/pipe0_addr_7                                                                
 host/core0/core0/pipe0_addr_0                                                                
 host/core0/core0/pipe0_addr_1                                                                
 host/core0/core0/pipe0_addr_2                                                                
 host/core0/core0/pipe0_addr_3                                                                
 host/core0/core0/ti_addr_7                                                                
 wi02/ep_datahold_8                                                                
 wi02/ep_datahold_9                                                                
 wi02/ep_datahold_10                                                                
 wi02/ep_datahold_11                                                                
 wi02/ep_dataout_8                                                                
 wi02/ep_dataout_9                                                                
 wi02/ep_dataout_10                                                                
 wi02/ep_dataout_11                                                                
 wi01/ep_datahold_4                                                                
 wi01/ep_datahold_5                                                                
 wi01/ep_datahold_6                                                                
 wi01/ep_datahold_7                                                                
 wi01/ep_datahold_0                                                                
 wi01/ep_datahold_1                                                                
 wi01/ep_datahold_2                                                                
 wi01/ep_datahold_3                                                                
 wi1a/ep_datahold_4                                                                
 wi1a/ep_datahold_5                                                                
 wi1a/ep_datahold_6                                                                
 wi1a/ep_datahold_7                                                                
 wi1a/ep_dataout_4                                                                
 wi1a/ep_dataout_5                                                                
 wi1a/ep_dataout_6                                                                
 wi1a/ep_dataout_7                                                                
 wi00/ep_dataout_11                                                                
 wi00/ep_dataout_12                                                                
 wi00/ep_dataout_13                                                                
 wi00/ep_dataout_14                                                                
 wi03/ep_datahold_12                                                                
 wi03/ep_datahold_13                                                                
 wi03/ep_datahold_14                                                                
 wi03/ep_datahold_15                                                                
 wi03/ep_dataout_12                                                                
 wi03/ep_dataout_13                                                                
 wi03/ep_dataout_14                                                                
 wi03/ep_dataout_15                                                                
 ti43/ep_trigger_7                                                                
 ti43/ep_trigger_8                                                                
 ti43/ep_trigger_9                                                                
 ti43/ep_trigger_1                                                                
 ti43/ep_trigger_10                                                                
 ti43/ep_trigger_11                                                                
 ti43/ep_trigger_12                                                                
 wi03/ep_datahold_0                                                                
 wi03/ep_datahold_1                                                                
 wi03/ep_datahold_2                                                                
 wi03/ep_datahold_3                                                                
 wi03/ep_datahold_4                                                                
 wi03/ep_datahold_5                                                                
 wi03/ep_datahold_6                                                                
 wi03/ep_datahold_7                                                                
 ti40/ep_trigger_0                                                                
 wi1f/ep_dataout_8                                                                
 wi1f/ep_dataout_9                                                                
 wi1f/ep_dataout_10                                                                
 wi1f/ep_dataout_11                                                                
 wi03/ep_datahold_8                                                                
 wi03/ep_datahold_9                                                                
 wi03/ep_datahold_10                                                                
 wi03/ep_datahold_11                                                                
 ep00wirein<0>_shift1                                                                
 ep00wirein<0>_shift2                                                                
 ep00wirein<0>_shift3                                                                
 ep00wirein<0>_shift4                                                                
 host/core0/core0/pipe_blocksize_4                                                                
 host/core0/core0/pipe_blocksize_5                                                                
 host/core0/core0/pipe_blocksize_6                                                                
 host/core0/core0/pipe_blocksize_7                                                                
 host/core0/core0/pipe_blocksize_8                                                                
 host/core0/core0/pipe_blocksize_9                                                                
 host/core0/core0/pipe_blocksize_10                                                                
 host/core0/core0/pipe_blocksize_11                                                                
 host/core0/core0/status_word_27                                                                
 host/core0/core0/status_word_28                                                                
 host/core0/core0/status_word_29                                                                
 host/core0/core0/status_word_30                                                                
 host/core0/core0/pipeout_count_0                                                                
 host/core0/core0/pipeout_count_1                                                                
 host/core0/core0/pipeout_count_2                                                                
 host/core0/core0/state_FSM_FFd2                                                                
 host/core0/core0/state_FSM_FFd26                                                                
 host/core0/core0/state_FSM_FFd3                                                                
 host/core0/core0/state_FSM_FFd5                                                                
 host/core0/core0/state_FSM_FFd4                                                                
 host/core0/core0/state_FSM_FFd6                                                                
 host/core0/core0/ti_dataout_11                                                                
 host/core0/core0/ti_dataout_12                                                                
 host/core0/core0/ti_dataout_13                                                                
 host/core0/core0/ti_dataout_14                                                                
 host/core0/core0/state_FSM_FFd12                                                                
 wi02/ep_dataout_4                                                                
 wi02/ep_dataout_5                                                                
 wi02/ep_dataout_6                                                                
 wi02/ep_dataout_7                                                                
 wi02/ep_datahold_0                                                                
 wi02/ep_datahold_1                                                                
 wi02/ep_datahold_2                                                                
 wi02/ep_datahold_3                                                                
 wi02/ep_dataout_0                                                                
 wi02/ep_dataout_1                                                                
 wi02/ep_dataout_2                                                                
 wi02/ep_dataout_3                                                                
 wi1b/ep_datahold_4                                                                
 wi1b/ep_datahold_5                                                                
 wi1b/ep_datahold_6                                                                
 wi1b/ep_datahold_7                                                                
 wi16/ep_datahold_8                                                                
 wi16/ep_datahold_9                                                                
 ti40/eptrig_0                                                                
 ti40/trigff0_0                                                                
 ti40/trigff1_0                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd23                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd24                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd25                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd26                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd10                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd11                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd12                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13                                                                
 ep00wirein<0>_shift5                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd14                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd15                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd16                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd17                                                                
 host/core0/core0/hi_drive                                                                
 host/core0/core0/pipeout_count_7                                                                
 host/core0/core0/pipeout_count_8                                                                
 host/core0/core0/pipeout_count_9                                                                
 host/core0/core0/pipeout_count_10                                                                
 host/core0/core0/pipe_blockcount_4                                                                
 host/core0/core0/pipe_blockcount_5                                                                
 host/core0/core0/pipe_blockcount_6                                                                
 host/core0/core0/pipe_blockcount_7                                                                
 host/core0/core0/pipeout_count_15                                                                
 host/core0/core0/pipeout_count_16                                                                
 host/core0/core0/pipeout_count_17                                                                
 host/core0/core0/pipeout_count_18                                                                
 host/core0/core0/pipeout_count_23                                                                
 host/core0/core0/pipeout_count_24                                                                
 host/core0/core0/pipeout_count_25                                                                
 host/core0/core0/pipeout_count_26                                                                
 host/core0/core0/pipeout_count_27                                                                
 host/core0/core0/pipeout_count_28                                                                
 host/core0/core0/pipeout_count_29                                                                
 host/core0/core0/pipeout_count_30                                                                
 host/core0/core0/status_word_23                                                                
 host/core0/core0/status_word_24                                                                
 host/core0/core0/status_word_25                                                                
 host/core0/core0/status_word_26                                                                
 host/core0/core0/status_word_0                                                                
 host/core0/core0/status_word_1                                                                
 host/core0/core0/status_word_2                                                                
 host/core0/core0/ti_addrstop_0                                                                
 host/core0/core0/ti_addrstop_1                                                                
 host/core0/core0/ti_addrstop_2                                                                
 host/core0/core0/ti_addrstop_3                                                                
 host/core0/core0/ti_dataout_7                                                                
 host/core0/core0/ti_dataout_8                                                                
 host/core0/core0/ti_dataout_9                                                                
 host/core0/core0/ti_dataout_10                                                                
 host/core0/core0/state_FSM_FFd19                                                                
 host/core0/core0/state_FSM_FFd15                                                                
 wi02/ep_datahold_4                                                                
 wi02/ep_datahold_5                                                                
 wi02/ep_datahold_6                                                                
 wi02/ep_datahold_7                                                                
 wi01/ep_datahold_12                                                                
 wi01/ep_datahold_13                                                                
 wi01/ep_datahold_14                                                                
 wi01/ep_datahold_15                                                                
 wi01/ep_dataout_12                                                                
 wi01/ep_dataout_13                                                                
 wi01/ep_dataout_14                                                                
 wi01/ep_dataout_15                                                                
 wi1b/ep_dataout_4                                                                
 wi1b/ep_dataout_5                                                                
 wi1b/ep_dataout_6                                                                
 wi1b/ep_dataout_7                                                                
 wi16/ep_dataout_8                                                                
 wi16/ep_dataout_9                                                                
 wi05/ep_datahold_0                                                                
 wi05/ep_datahold_1                                                                
 wi05/ep_datahold_2                                                                
 wi05/ep_datahold_3                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd27                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd1                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd28                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd2                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd29                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd8                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd30                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd9                                                                
 host/core0/core0/pipe_blocksize_0                                                                
 host/core0/core0/pipe_blocksize_1                                                                
 host/core0/core0/pipe_blocksize_2                                                                
 host/core0/core0/pipe_blocksize_3                                                                
 host/core0/core0/status_word_7                                                                
 host/core0/core0/status_word_8                                                                
 host/core0/core0/valid_count_7                                                                
 host/core0/core0/valid_count_0                                                                
 host/core0/core0/valid_count_1                                                                
 host/core0/core0/valid_count_2                                                                
 host/core0/core0/state_FSM_FFd24                                                                
 host/core0/core0/state_FSM_FFd23                                                                
 host/core0/core0/state_FSM_FFd25                                                                
 host/core0/core0/state_FSM_FFd27                                                                
 wi16/ep_dataout_4                                                                
 wi16/ep_dataout_5                                                                
 wi16/ep_dataout_6                                                                
 wi16/ep_dataout_7                                                                
 wi01/ep_dataout_8                                                                
 wi01/ep_dataout_9                                                                
 wi01/ep_dataout_10                                                                
 wi01/ep_dataout_11                                                                
 wi05/ep_datahold_8                                                                
 wi05/ep_datahold_9                                                                
 wi00/ep_dataout_0                                                                
 wi05/ep_datahold_4                                                                
 wi05/ep_datahold_5                                                                
 wi05/ep_datahold_6                                                                
 wi05/ep_datahold_7                                                                
 host/core0/core0/pipe_blockcount_0                                                                
 host/core0/core0/pipe_blockcount_1                                                                
 host/core0/core0/pipe_blockcount_2                                                                
 host/core0/core0/pipe_blockcount_3                                                                
 host/core0/core0/status_word_5                                                                
 host/core0/core0/status_word_6                                                                
 host/core0/core0/pipe_blockcount_10                                                                
 host/core0/core0/pipe_blockcount_11                                                                
 host/core0/core0/pipe_blockcount_12                                                                
 host/core0/core0/pipe_blockcount_13                                                                
 host/core0/core0/pipe_blockcount_14                                                                
 host/core0/core0/pipe_blockcount_15                                                                
 host/core0/core0/pipeout_count_31                                                                
 host/core0/core0/valid_count_3                                                                
 host/core0/core0/valid_count_4                                                                
 host/core0/core0/valid_count_5                                                                
 host/core0/core0/valid_count_6                                                                
 host/core0/core0/ti_addrstop_4                                                                
 host/core0/core0/ti_addrstop_5                                                                
 host/core0/core0/ti_addrstop_6                                                                
 host/core0/core0/ti_addrstop_7                                                                
 host/core0/core0/state_FSM_FFd13                                                                
 host/core0/core0/state_FSM_FFd11                                                                
 host/core0/core0/state_FSM_FFd14                                                                
 host/core0/core0/state_FSM_FFd16                                                                
 host/core0/core0/state_FSM_FFd7                                                                
 host/core0/core0/state_FSM_FFd17                                                                
 host/core0/core0/state_FSM_FFd8                                                                
 host/core0/core0/state_FSM_FFd9                                                                
 host/core0/core0/state_FSM_FFd10                                                                
 wi16/ep_datahold_4                                                                
 wi16/ep_datahold_5                                                                
 wi16/ep_datahold_6                                                                
 wi16/ep_datahold_7                                                                
 host/core0/core0/ti_dataout_0                                                                
 host/core0/core0/ti_dataout_1                                                                
 host/core0/core0/ti_dataout_2                                                                
 wi01/ep_datahold_8                                                                
 wi01/ep_datahold_9                                                                
 wi01/ep_datahold_10                                                                
 wi01/ep_datahold_11                                                                
 host/core0/core0/ti_write                                                                
 wo23/wirehold_12                                                                
 wo23/wirehold_13                                                                
 wo23/wirehold_14                                                                
 wo23/wirehold_15                                                                
 wi05/ep_dataout_8                                                                
 wi05/ep_dataout_9                                                                
 wi05/ep_dataout_0                                                                
 wi05/ep_dataout_1                                                                
 wi05/ep_dataout_2                                                                
 wi05/ep_dataout_3                                                                
 wi05/ep_dataout_4                                                                
 wi05/ep_dataout_5                                                                
 wi05/ep_dataout_6                                                                
 wi05/ep_dataout_7                                                                
 variable_freq_clk_generator_inst/DCM_prog_en                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd31                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd32                                                                
 variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd33                                                                
 host/core0/core0/pipe_blocksize_12                                                                
 host/core0/core0/pipe_blocksize_13                                                                
 host/core0/core0/pipe_blocksize_14                                                                
 host/core0/core0/pipe_blocksize_15                                                                
 host/core0/core0/pipeout_count_19                                                                
 host/core0/core0/pipeout_count_20                                                                
 host/core0/core0/pipeout_count_21                                                                
 host/core0/core0/pipeout_count_22                                                                
 wi00/ep_datahold_6                                                                
 wi00/ep_datahold_7                                                                
 wi00/ep_datahold_8                                                                
 wi00/ep_datahold_9                                                                
 wi00/ep_datahold_0                                                                
 wi00/ep_datahold_1                                                                
 wi00/ep_datahold_2                                                                
 wi00/ep_datahold_3                                                                
 host/core0/core0/status_word_9                                                                
 host/core0/core0/status_word_10                                                                
 host/core0/core0/pipeout_count_11                                                                
 host/core0/core0/pipeout_count_12                                                                
 host/core0/core0/pipeout_count_13                                                                
 host/core0/core0/pipeout_count_14                                                                
 host/core0/core0/status_word_11                                                                
 host/core0/core0/status_word_12                                                                
 host/core0/core0/status_word_13                                                                
 host/core0/core0/status_word_14                                                                
 host/core0/core0/status_word_19                                                                
 host/core0/core0/status_word_20                                                                
 host/core0/core0/status_word_21                                                                
 host/core0/core0/status_word_22                                                                
 wi00/ep_dataout_7                                                                
 wi00/ep_dataout_8                                                                
 wi00/ep_dataout_9                                                                
 wi00/ep_dataout_10                                                                
 wi00/ep_dataout_1                                                                
 wi00/ep_dataout_2                                                                
 wi00/ep_dataout_3                                                                
 wi00/ep_dataout_6                                                                
 host/core0/core0/pipein_count_11                                                                
 host/core0/core0/pipein_count_12                                                                
 host/core0/core0/pipein_count_13                                                                
 host/core0/core0/pipein_count_14                                                                
 host/core0/core0/pipein_count_0                                                                
 host/core0/core0/pipein_count_1                                                                
 host/core0/core0/pipein_count_2                                                                
 wi1e/ep_dataout_8                                                                
 wi1e/ep_dataout_9                                                                
 wi1e/ep_dataout_10                                                                
 wi1e/ep_dataout_11                                                                
 wi16/ep_dataout_0                                                                
 wi16/ep_dataout_1                                                                
 wi16/ep_dataout_2                                                                
 wi16/ep_dataout_3                                                                
 wi16/ep_datahold_0                                                                
 wi16/ep_datahold_1                                                                
 wi16/ep_datahold_2                                                                
 wi16/ep_datahold_3                                                                
 wi12/ep_dataout_8                                                                
 wi12/ep_dataout_9                                                                
 wi12/ep_dataout_10                                                                
 wi12/ep_dataout_11                                                                
 wi19/ep_dataout_4                                                                
 wi19/ep_dataout_5                                                                
 wi19/ep_dataout_6                                                                
 wi19/ep_dataout_7                                                                
 wi17/ep_dataout_4                                                                
 wi17/ep_dataout_5                                                                
 wi17/ep_dataout_6                                                                
 wi17/ep_dataout_7                                                                
 wi1e/ep_dataout_12                                                                
 wi19/ep_dataout_0                                                                
 wi1e/ep_dataout_13                                                                
 wi19/ep_dataout_1                                                                
 wi1e/ep_dataout_14                                                                
 wi19/ep_dataout_2                                                                
 wi1e/ep_dataout_15                                                                
 wi19/ep_dataout_3                                                                
 wi17/ep_datahold_0                                                                
 wi17/ep_datahold_1                                                                
 wi17/ep_datahold_2                                                                
 wi17/ep_datahold_3                                                                
 wi17/ep_dataout_0                                                                
 wi17/ep_dataout_1                                                                
 wi17/ep_dataout_2                                                                
 wi17/ep_dataout_3                                                                
 wi18/ep_datahold_4                                                                
 wi18/ep_datahold_5                                                                
 wi18/ep_datahold_6                                                                
 wi18/ep_datahold_7                                                                
 wi1d/ep_datahold_0                                                                
 wi1d/ep_datahold_1                                                                
 wi1d/ep_datahold_2                                                                
 wi1d/ep_datahold_3                                                                
 wi1c/ep_datahold_0                                                                
 wi1c/ep_datahold_1                                                                
 wi1c/ep_datahold_2                                                                
 wi1c/ep_datahold_3                                                                
 wi07/ep_dataout_0                                                                
 wi18/ep_dataout_8                                                                
 wi07/ep_dataout_1                                                                
 wi18/ep_dataout_9                                                                
 wi07/ep_dataout_2                                                                
 wi07/ep_dataout_3                                                                
 wi07/ep_dataout_4                                                                
 wi07/ep_dataout_8                                                                
 wi07/ep_dataout_5                                                                
 wi07/ep_dataout_9                                                                
 wi07/ep_dataout_6                                                                
 wi07/ep_dataout_10                                                                
 wi07/ep_dataout_7                                                                
 wi07/ep_dataout_11                                                                
 wi07/ep_datahold_8                                                                
 wi07/ep_datahold_9                                                                
 wi07/ep_datahold_10                                                                
 wi07/ep_datahold_11                                                                
 host/core0/core0/pipein_count_7                                                                
 host/core0/core0/pipein_count_8                                                                
 host/core0/core0/pipein_count_9                                                                
 host/core0/core0/pipein_count_10                                                                
 host/core0/core0/status_word_31                                                                
 host/core0/core0/pipein_count_31                                                                
 host/core0/core0/pipein_count_19                                                                
 host/core0/core0/pipein_count_20                                                                
 host/core0/core0/pipein_count_21                                                                
 host/core0/core0/pipein_count_22                                                                
 host/core0/core0/pipein_count_23                                                                
 host/core0/core0/pipein_count_24                                                                
 host/core0/core0/pipein_count_25                                                                
 host/core0/core0/pipein_count_26                                                                
 host/core0/core0/pipein_count_27                                                                
 host/core0/core0/pipein_count_28                                                                
 host/core0/core0/pipein_count_29                                                                
 host/core0/core0/pipein_count_30                                                                
 wi1e/ep_datahold_8                                                                
 wi1e/ep_datahold_9                                                                
 wi1e/ep_datahold_10                                                                
 wi1e/ep_datahold_11                                                                
 wi12/ep_datahold_8                                                                
 wi12/ep_datahold_9                                                                
 wi12/ep_datahold_10                                                                
 wi12/ep_datahold_11                                                                
 ti41/eptrig_0                                                                
 wi19/ep_datahold_4                                                                
 wi19/ep_datahold_5                                                                
 wi19/ep_datahold_6                                                                
 wi19/ep_datahold_7                                                                
 wi17/ep_datahold_4                                                                
 wi17/ep_datahold_5                                                                
 wi17/ep_datahold_6                                                                
 wi17/ep_datahold_7                                                                
 wi19/ep_datahold_0                                                                
 wi19/ep_datahold_1                                                                
 wi19/ep_datahold_2                                                                
 wi19/ep_datahold_3                                                                
 wi18/ep_dataout_4                                                                
 wi18/ep_dataout_5                                                                
 wi18/ep_dataout_6                                                                
 wi18/ep_dataout_7                                                                
 wi1d/ep_dataout_0                                                                
 wi1d/ep_dataout_1                                                                
 wi1d/ep_dataout_2                                                                
 wi1d/ep_dataout_3                                                                
 wi1c/ep_dataout_0                                                                
 wi1c/ep_dataout_1                                                                
 wi1c/ep_dataout_2                                                                
 wi1c/ep_dataout_3                                                                
 wi07/ep_datahold_0                                                                
 wi07/ep_datahold_1                                                                
 wi07/ep_datahold_2                                                                
 wi07/ep_datahold_3                                                                
 wi07/ep_datahold_4                                                                
 wi07/ep_datahold_5                                                                
 wi07/ep_datahold_6                                                                
 wi07/ep_datahold_7                                                                
 wi1e/ep_datahold_12                                                                
 wi1e/ep_datahold_13                                                                
 wi1e/ep_datahold_14                                                                
 wi1e/ep_datahold_15                                                                
 wi17/ep_datahold_8                                                                
 wi17/ep_datahold_9                                                                
 wi17/ep_dataout_8                                                                
 wi17/ep_dataout_9                                                                
 wi18/ep_datahold_8                                                                
 wi18/ep_datahold_9                                                                
 wi1f/ep_datahold_12                                                                
 wi1f/ep_datahold_13                                                                
 wi1f/ep_datahold_14                                                                
 wi1f/ep_datahold_15                                                                
 wi1f/ep_dataout_15                                                                
 wi1f/ep_dataout_14                                                                
 wi1f/ep_dataout_13                                                                
 wi1f/ep_dataout_12                                                                
 wi07/ep_dataout_12                                                                
 wi07/ep_dataout_13                                                                
 wi07/ep_dataout_14                                                                
 wi07/ep_dataout_15                                                                
 wi07/ep_datahold_12                                                                
 wi07/ep_datahold_13                                                                
 wi07/ep_datahold_14                                                                
 wi07/ep_datahold_15                                                                
 host/core0/core0/pipeout_count_3                                                                
 host/core0/core0/pipeout_count_4                                                                
 host/core0/core0/pipeout_count_5                                                                
 host/core0/core0/pipeout_count_6                                                                
 host/core0/core0/pipein_count_3                                                                
 host/core0/core0/pipein_count_4                                                                
 host/core0/core0/pipein_count_5                                                                
 host/core0/core0/pipein_count_6                                                                
 host/core0/core0/status_word_3                                                                
 host/core0/core0/status_word_4                                                                
 host/core0/core0/pipein_count_15                                                                
 host/core0/core0/pipein_count_16                                                                
 host/core0/core0/pipein_count_17                                                                
 host/core0/core0/pipein_count_18                                                                
 host/core0/core0/status_word_15                                                                
 host/core0/core0/status_word_16                                                                
 host/core0/core0/status_word_17                                                                
 host/core0/core0/status_word_18                                                                
 wi1d/ep_datahold_4                                                                
 wi1d/ep_datahold_5                                                                
 wi1d/ep_datahold_6                                                                
 wi1d/ep_datahold_7                                                                
 wi1c/ep_dataout_4                                                                
 wi1c/ep_dataout_5                                                                
 wi1c/ep_dataout_6                                                                
 wi1c/ep_dataout_7                                                                
 ti42/eptrig_0                                                                
 ti42/eptrig_1                                                                
 ti42/eptrig_2                                                                
 host/core0/core0/state_count_4                                                                
 host/core0/core0/state_count_5                                                                
 host/core0/core0/state_count_6                                                                
 host/core0/core0/state_count_7                                                                
 host/core0/core0/state_count_0                                                                
 host/core0/core0/state_count_1                                                                
 host/core0/core0/state_count_2                                                                
 host/core0/core0/state_count_3                                                                
 wi1d/ep_dataout_4                                                                
 wi1d/ep_dataout_5                                                                
 wi1d/ep_dataout_6                                                                
 wi1d/ep_dataout_7                                                                
 wi1c/ep_datahold_4                                                                
 wi1c/ep_datahold_5                                                                
 wi1c/ep_datahold_6                                                                
 wi1c/ep_datahold_7                                                                
 wi12/ep_dataout_0                                                                
 wi12/ep_dataout_1                                                                
 wi12/ep_dataout_2                                                                
 wi12/ep_dataout_3                                                                
 wi1e/ep_datahold_4                                                                
 wi1e/ep_datahold_5                                                                
 wi1e/ep_datahold_6                                                                
 wi1e/ep_datahold_7                                                                
 ti42/trigff0_0                                                                
 ti42/ep_trigger_0                                                                
 ti42/trigff0_1                                                                
 ti42/ep_trigger_1                                                                
 ti42/trigff0_2                                                                
 ti42/ep_trigger_2                                                                
 wi11/ep_dataout_4                                                                
 wi11/ep_dataout_5                                                                
 wi11/ep_dataout_6                                                                
 wi11/ep_dataout_7                                                                
 wi11/ep_datahold_4                                                                
 wi11/ep_datahold_5                                                                
 wi11/ep_datahold_6                                                                
 wi11/ep_datahold_7                                                                
 wi12/ep_datahold_0                                                                
 wi12/ep_datahold_1                                                                
 wi12/ep_datahold_2                                                                
 wi12/ep_datahold_3                                                                
 wi1e/ep_dataout_4                                                                
 wi1e/ep_dataout_5                                                                
 wi1e/ep_dataout_6                                                                
 wi1e/ep_dataout_7                                                                
 wi13/ep_datahold_12                                                                
 wi13/ep_datahold_13                                                                
 wi13/ep_datahold_14                                                                
 wi13/ep_datahold_15                                                                
 wi13/ep_dataout_12                                                                
 wi13/ep_dataout_13                                                                
 wi13/ep_dataout_14                                                                
 wi13/ep_dataout_15                                                                
 ti42/trigff1_0                                                                
 ti42/trigff1_1                                                                
 ti42/trigff1_2                                                                
 wi1f/ep_datahold_4                                                                
 wi1f/ep_datahold_5                                                                
 wi1f/ep_datahold_6                                                                
 wi1f/ep_datahold_7                                                                
 wi13/ep_datahold_4                                                                
 wi13/ep_datahold_5                                                                
 wi13/ep_datahold_6                                                                
 wi13/ep_datahold_7                                                                
 wi1e/ep_dataout_0                                                                
 wi1e/ep_dataout_1                                                                
 wi1e/ep_dataout_2                                                                
 wi1e/ep_dataout_3                                                                
 wi06/ep_dataout_0                                                                
 wi06/ep_dataout_1                                                                
 wi06/ep_dataout_2                                                                
 wi06/ep_dataout_3                                                                
 wi1d/ep_dataout_8                                                                
 wi1d/ep_dataout_9                                                                
 wi1f/ep_dataout_4                                                                
 wi1f/ep_dataout_5                                                                
 wi1f/ep_dataout_6                                                                
 wi1f/ep_dataout_7                                                                
 wi15/ep_datahold_4                                                                
 wi15/ep_datahold_5                                                                
 wi15/ep_datahold_6                                                                
 wi15/ep_datahold_7                                                                
 wi15/ep_dataout_4                                                                
 wi15/ep_dataout_5                                                                
 wi15/ep_dataout_6                                                                
 wi15/ep_dataout_7                                                                
 wi13/ep_dataout_4                                                                
 wi13/ep_dataout_5                                                                
 wi13/ep_dataout_6                                                                
 wi13/ep_dataout_7                                                                
 wi1e/ep_datahold_0                                                                
 wi1e/ep_datahold_1                                                                
 wi1e/ep_datahold_2                                                                
 wi1e/ep_datahold_3                                                                
 wi06/ep_datahold_0                                                                
 wi06/ep_datahold_1                                                                
 wi06/ep_datahold_2                                                                
 wi06/ep_datahold_3                                                                
 wi1d/ep_datahold_8                                                                
 wi1d/ep_datahold_9                                                                
 wi13/ep_dataout_0                                                                
 wi13/ep_dataout_1                                                                
 wi13/ep_dataout_2                                                                
 wi13/ep_dataout_3                                                                
 wi19/ep_datahold_8                                                                
 wi19/ep_datahold_9                                                                
 wi1f/ep_dataout_0                                                                
 wi1f/ep_dataout_1                                                                
 wi1f/ep_dataout_2                                                                
 wi1f/ep_dataout_3                                                                
 wi13/ep_datahold_0                                                                
 wi13/ep_datahold_1                                                                
 wi13/ep_datahold_2                                                                
 wi13/ep_datahold_3                                                                
 wi19/ep_dataout_8                                                                
 wi19/ep_dataout_9                                                                
 wi1f/ep_datahold_0                                                                
 wi1f/ep_datahold_1                                                                
 wi1f/ep_datahold_2                                                                
 wi1f/ep_datahold_3                                                                
 wi11/ep_datahold_0                                                                
 wi11/ep_datahold_1                                                                
 wi11/ep_datahold_2                                                                
 wi11/ep_datahold_3                                                                
 wi13/ep_dataout_8                                                                
 wi13/ep_dataout_9                                                                
 wi13/ep_dataout_10                                                                
 wi13/ep_dataout_11                                                                
 wi11/ep_dataout_0                                                                
 wi11/ep_dataout_1                                                                
 wi11/ep_dataout_2                                                                
 wi11/ep_dataout_3                                                                
 wi13/ep_datahold_8                                                                
 wi13/ep_datahold_9                                                                
 wi13/ep_datahold_10                                                                
 wi13/ep_datahold_11                                                                
 wi12/ep_datahold_4                                                                
 wi12/ep_datahold_5                                                                
 wi12/ep_datahold_6                                                                
 wi12/ep_datahold_7                                                                
 wi12/ep_datahold_12                                                                
 wi12/ep_datahold_13                                                                
 wi12/ep_datahold_14                                                                
 wi12/ep_datahold_15                                                                
 wi12/ep_dataout_4                                                                
 wi12/ep_dataout_5                                                                
 wi12/ep_dataout_6                                                                
 wi12/ep_dataout_7                                                                
 wi12/ep_dataout_12                                                                
 wi12/ep_dataout_13                                                                
 wi12/ep_dataout_14                                                                
 wi12/ep_dataout_15                                                                
 wi04/ep_dataout_0                                                                
 wi04/ep_dataout_1                                                                
 wi04/ep_dataout_2                                                                
 wi04/ep_dataout_3                                                                
 wi04/ep_dataout_4                                                                
 wi04/ep_dataout_5                                                                
 wi04/ep_dataout_6                                                                
 wi04/ep_dataout_7                                                                
 wi14/ep_dataout_0                                                                
 wi14/ep_dataout_1                                                                
 wi14/ep_dataout_2                                                                
 wi14/ep_dataout_3                                                                
 wi15/ep_dataout_0                                                                
 wi15/ep_dataout_1                                                                
 wi15/ep_dataout_2                                                                
 wi15/ep_dataout_3                                                                
 wi04/ep_datahold_0                                                                
 wi04/ep_datahold_1                                                                
 wi04/ep_datahold_2                                                                
 wi04/ep_datahold_3                                                                
 wi04/ep_datahold_4                                                                
 wi04/ep_datahold_5                                                                
 wi04/ep_datahold_6                                                                
 wi04/ep_datahold_7                                                                
 wi14/ep_datahold_0                                                                
 wi14/ep_datahold_1                                                                
 wi14/ep_datahold_2                                                                
 wi14/ep_datahold_3                                                                
 wi15/ep_datahold_0                                                                
 wi15/ep_datahold_1                                                                
 wi15/ep_datahold_2                                                                
 wi15/ep_datahold_3                                                                
 wi04/ep_dataout_8                                                                
 wi04/ep_dataout_9                                                                
 wi04/ep_dataout_10                                                                
 wi04/ep_dataout_11                                                                
 wi14/ep_dataout_4                                                                
 wi14/ep_dataout_5                                                                
 wi14/ep_dataout_6                                                                
 wi14/ep_dataout_7                                                                
 wi1c/ep_dataout_8                                                                
 wi1c/ep_dataout_9                                                                
 wi04/ep_datahold_8                                                                
 wi04/ep_datahold_9                                                                
 wi04/ep_datahold_10                                                                
 wi04/ep_datahold_11                                                                
 wi14/ep_datahold_4                                                                
 wi14/ep_datahold_5                                                                
 wi14/ep_datahold_6                                                                
 wi14/ep_datahold_7                                                                
 wi1c/ep_datahold_8                                                                
 wi1c/ep_datahold_9                                                                
 wi15/ep_datahold_12                                                                
 wi15/ep_datahold_13                                                                
 wi15/ep_datahold_14                                                                
 wi15/ep_datahold_15                                                                
 wi15/ep_dataout_12                                                                
 wi15/ep_dataout_13                                                                
 wi15/ep_dataout_14                                                                
 wi15/ep_dataout_15                                                                
 wi15/ep_datahold_8                                                                
 wi15/ep_datahold_9                                                                
 wi15/ep_datahold_10                                                                
 wi15/ep_datahold_11                                                                
 wi15/ep_dataout_8                                                                
 wi15/ep_dataout_9                                                                
 wi15/ep_dataout_10                                                                
 wi15/ep_dataout_11                                                                
 ti46/trigff1_4                                                                
 ti46/trigff0_4                                                                
 ti46/trigff1_5                                                                
 ti46/trigff0_5                                                                
 ti46/trigff1_6                                                                
 ti46/trigff0_6                                                                
 ti46/trigff1_7                                                                
 ti46/trigff0_7                                                                
 ti46/trigff1_0                                                                
 ti46/trigff0_0                                                                
 ti46/trigff1_1                                                                
 ti46/trigff0_1                                                                
 ti46/trigff1_2                                                                
 ti46/trigff0_2                                                                
 ti46/trigff1_3                                                                
 ti46/trigff0_3                                                                
 ti46/ep_trigger_1                                                                
 ti46/ep_trigger_2                                                                
 ti46/ep_trigger_3                                                                
 ti46/ep_trigger_0                                                                
 ti46/ep_trigger_4                                                                
 ti46/ep_trigger_5                                                                
 ti46/ep_trigger_6                                                                
 ti46/ep_trigger_7                                                                
 wi04/ep_dataout_12                                                                
 wi04/ep_dataout_13                                                                
 wi04/ep_dataout_14                                                                
 wi04/ep_dataout_15                                                                
 ti45/eptrig_0                                                                
 ti45/eptrig_1                                                                
 ti46/eptrig_1                                                                
 ti46/eptrig_2                                                                
 ti46/eptrig_3                                                                
 ti46/eptrig_0                                                                
 ti46/eptrig_4                                                                
 wi04/ep_datahold_12                                                                
 wi04/ep_datahold_13                                                                
 wi04/ep_datahold_14                                                                
 wi04/ep_datahold_15                                                                
 ti45/trigff0_0                                                                
 ti45/ep_trigger_0                                                                
 ti45/trigff0_1                                                                
 ti45/ep_trigger_1                                                                
 ti45/trigff1_0                                                                
 ti45/trigff1_1                                                                
 ti46/eptrig_5                                                                
 ti46/eptrig_6                                                                
 ti46/eptrig_7                                                                

Pins
 RAM_bank_3\/RAM_block_10\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_11\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_12\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_8\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_3\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_4\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_12\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_13\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_14\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_5\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_6\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_1\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_14\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_15\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_7\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_8\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_3\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_9\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_5\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_0\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_1\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_10\/RAMB16BWER_inst.CLKA                                                                
 host\/core0\/core0\/a0\/pm0\/ram_1k_generate.s6.kcpsm6_rom.CLKA                                                                
 RAM_bank_1\/RAM_block_11\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_7\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_2\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_3\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_11\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_12\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_13\/RAMB16BWER_inst.CLKA                                                                
 host\/core0\/core0\/r0.CLKA                                                                
 host\/core0\/core0\/r0.CLKB                                                                
 RAM_bank_2\/RAM_block_9\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_4\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_5\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_0\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_13\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_14\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_15\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_6\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_7\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_2\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_15\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_3\/RAM_block_8\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_9\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_4\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_0\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_10\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_2\/RAM_block_6\/RAMB16BWER_inst.CLKA                                                                
 SDRAM_FIFO_inst\/okPipeOut_fifo\/U0\/xst_fifo_generator\/gconvfifo.rf\/grf.rf\/gntv_or_sync_fifo.mem\/gbm.gbmg.gbmga.ngecc.bmg\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[1].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKB  
 SDRAM_FIFO_inst\/okPipeOut_fifo\/U0\/xst_fifo_generator\/gconvfifo.rf\/grf.rf\/gntv_or_sync_fifo.mem\/gbm.gbmg.gbmga.ngecc.bmg\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKB  
 RAM_bank_3\/RAM_block_1\/RAMB16BWER_inst.CLKA                                                                
 RAM_bank_1\/RAM_block_2\/RAMB16BWER_inst.CLKA                                                                
 host\/dcm0.CLKFB                                                                
 SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_2.O                                                                
 variable_freq_clk_generator_inst\/DCM_CLKGEN_1.PROGCLK                                                                


TimeGroup SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in:
Blocks
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10                       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11                       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12                       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13                       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14                       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15                       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO                                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ                                                            
 SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1                                                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_1                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_2                  
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0                  
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_1                  
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE                             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_1        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_2        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_4        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_5        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_6        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train                                   
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock                                                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE                            
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1  
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1                      
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST                                  
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg           
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7                   
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0                   
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1                   
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3                   
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en                                  
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition2                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB                             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase           
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_0    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_1    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_2    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_3    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_5    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_6    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5                               

Pins
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.UICLK  


TimeGroup SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0:
Blocks
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10                       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11                       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12                       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13                       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14                       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15                       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO                                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ                                                            
 SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1                                                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_1                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_2                  
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0                  
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_1                  
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE                             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_1        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_2        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_4        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_5        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_6        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train                                   
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock                                                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE                            
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1  
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1                      
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6                         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST                                  
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg           
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7                   
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0                   
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1                   
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3                   
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en                                  
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition2                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB                             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg       
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase           
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4         
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST                                
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_0    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_1    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_2    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3             
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_3    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_5    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_6    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3                                 
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5                                     
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2                              
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done                          
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7                        
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1                                    
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4                               
 SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5                               

Pins
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.UICLK  


TimeGroup SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180:
Pins
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[3].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_ldm_0.CLK0                 
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[10].oserdes2_dq_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_udm_0.CLK0                 
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[7].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[14].oserdes2_dq_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[0].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[4].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[11].oserdes2_dq_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[8].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[15].oserdes2_dq_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[1].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.PLLCLK1                 
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[5].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[12].oserdes2_dq_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[9].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[2].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[6].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[13].oserdes2_dq_0.CLK0  


TimeGroup SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0:
Pins
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[3].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_ldm_0.CLK0                 
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[10].oserdes2_dq_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_udm_0.CLK0                 
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[7].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[14].oserdes2_dq_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[0].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[4].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[11].oserdes2_dq_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[8].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[15].oserdes2_dq_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[1].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.PLLCLK1                 
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[5].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[12].oserdes2_dq_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[9].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[2].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[6].oserdes2_dq_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_dq[13].oserdes2_dq_0.CLK0  


TimeGroup SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0:
Pins
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_ioi_odt.ioi_odt_0.CLK0             
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[3].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[8].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_cas_0.CLK0                         
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_cke_0.CLK0                         
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_ras_0.CLK0                         
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[12].ioi_addr_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_ck_0\/N.CLK0                       
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[1].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/oserdes2_dqsn_0.CLK0                   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/oserdes2_dqsp_0.CLK0                   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_ba_oserdes2[0].ioi_ba_0.CLK0       
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[6].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[10].ioi_addr_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_ba_oserdes2[1].ioi_ba_0.CLK0       
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[4].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_ba_oserdes2[2].ioi_ba_0.CLK0       
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[9].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.PLLCLK0                         
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_ck_0.CLK0                          
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_we_0.CLK0                          
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/oserdes2_udqsn_0.CLK0                  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/oserdes2_udqsp_0.CLK0                  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[2].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[7].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[11].ioi_addr_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[0].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[5].ioi_addr_0.CLK0   


TimeGroup SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0:
Pins
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_ioi_odt.ioi_odt_0.CLK0             
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[3].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[8].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_cas_0.CLK0                         
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_cke_0.CLK0                         
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_ras_0.CLK0                         
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[12].ioi_addr_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_ck_0\/N.CLK0                       
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[1].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/oserdes2_dqsn_0.CLK0                   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/oserdes2_dqsp_0.CLK0                   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_ba_oserdes2[0].ioi_ba_0.CLK0       
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[6].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[10].ioi_addr_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_ba_oserdes2[1].ioi_ba_0.CLK0       
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[4].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_ba_oserdes2[2].ioi_ba_0.CLK0       
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[9].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.PLLCLK0                         
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_ck_0.CLK0                          
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/ioi_we_0.CLK0                          
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/oserdes2_udqsn_0.CLK0                  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/oserdes2_udqsp_0.CLK0                  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[2].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[7].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[11].ioi_addr_0.CLK0  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[0].ioi_addr_0.CLK0   
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/gen_addr_oserdes2[5].ioi_addr_0.CLK0   


TimeGroup SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in:
Blocks
 SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_8           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9           SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd1                                                                SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0  SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1  SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2  SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3  SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4  SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5  SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6  SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7  SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_8  SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_9  SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK0                                                                SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg                                        SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0                          SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1                          SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_0                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_1                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_2                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_3                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_12                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_13                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_14                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_15                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_16                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_17                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_18                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_19                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_8                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_9                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_10                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_11                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_12                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_13                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_14                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_15                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_8                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_9                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_10                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_11                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i              SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7           SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_en                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_7                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_8                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_9                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_17                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_18                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_19                                                                SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                     SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2                                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1              SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i           SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_28                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_29                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_30                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_31                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_rd_en_o                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_3                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_4                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_5                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_6                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_3                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_4                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_5                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_6                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_11                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_12                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_13                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_14                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_15                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_16                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_17                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_18                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_19                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_20                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_21                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_22                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_10                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_11                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_12                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_13                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_23                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_24                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_25                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_26                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_en                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_20                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_21                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_22                                                                SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_4         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_5         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_6         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_7         SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6                  SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7                  SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8                  SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_24                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_25                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_26                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_27                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_0                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_1                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_2                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd2                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_0                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_1                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_2                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_3                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_20                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_21                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_22                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_23                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_4                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_5                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_6                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_7                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_16                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_17                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_18                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_19                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_14                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_15                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_16                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_23                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_24                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_25                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_26                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_27                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_28                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_29                                                                SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_9         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0                   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1                   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6                   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_4                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_5                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_6                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_7                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_we                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ib_re                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9                  SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2                  SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1                  SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4                  SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3                  SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5                  SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd1_1                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd1_2                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_7                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_8                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_9                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_10                                                                SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9            SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2                   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5                   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3                   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4                   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7                   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8                   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9                   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_24                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_25                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_26                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_27                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0                           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1                           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2                           SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd2_3                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd2_2                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd2_1                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3_3                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3_2                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3_1                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_27                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_28                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_29                                                                SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6            SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7            SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8            SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1            SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2            SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4            SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3            SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5            SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8         SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10                   SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_3                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_4                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_5                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_6                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_11                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_12                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_13                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_14                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_19                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_20                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_21                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_22                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_23                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_24                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_25                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_26                                                                SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN                                        SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1                             SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                             SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3                             SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_28                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_29                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_30                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_31                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_20                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_21                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_22                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_23                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2                    SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_7                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_8                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_9                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_10                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_15                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_16                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_17                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_18                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_4                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_instr_0                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/read_mode                                                                SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_5          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_6          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_7          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_8          SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_5                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_3                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/reset_d                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_1          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_3          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_4          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_2                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_9          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_10         SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_4                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_0                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_5                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_1                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_6                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_2                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_7                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_3                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10              SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_12                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_8                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_9                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_10                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_11                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                      SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2                                      SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg                                         SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_13                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_14                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_15                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_16                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_17                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_18                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_19                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_20                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_21                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_22                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_23                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_24                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/reset_d_1                                                                
Pins
 SDRAM_FIFO_inst\/okPipeIn_fifo\/U0\/xst_fifo_generator\/gconvfifo.rf\/grf.rf\/gntv_or_sync_fifo.mem\/gbm.gbmg.gbmga.ngecc.bmg\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[1].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKB   
 SDRAM_FIFO_inst\/okPipeIn_fifo\/U0\/xst_fifo_generator\/gconvfifo.rf\/grf.rf\/gntv_or_sync_fifo.mem\/gbm.gbmg.gbmga.ngecc.bmg\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKB   
 SDRAM_FIFO_inst\/okPipeOut_fifo\/U0\/xst_fifo_generator\/gconvfifo.rf\/grf.rf\/gntv_or_sync_fifo.mem\/gbm.gbmg.gbmga.ngecc.bmg\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[1].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKA  
 SDRAM_FIFO_inst\/okPipeOut_fifo\/U0\/xst_fifo_generator\/gconvfifo.rf\/grf.rf\/gntv_or_sync_fifo.mem\/gbm.gbmg.gbmga.ngecc.bmg\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKA  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.P0CMDCLK                                                                
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.P0RDCLK                                                                
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.P0WRCLK                                                                


TimeGroup SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0:
Blocks
 SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_8           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9           SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd1                                                                SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0  SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1  SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2  SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3  SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4  SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5  SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6  SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7  SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_8  SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_9  SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK0                                                                SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg                                        SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0                          SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1                          SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_0                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_1                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_2                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_3                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_12                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_13                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_14                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_15                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_16                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_17                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_18                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_19                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_8                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_9                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_10                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_11                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_12                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_13                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_14                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_15                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_8                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_9                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_10                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_11                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i              SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7           SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_en                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_7                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_8                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_9                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_17                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_18                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_19                                                                SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                     SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2                                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1              SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i           SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_28                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_29                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_30                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_31                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_rd_en_o                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_3                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_4                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_5                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_6                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_3                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_4                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_5                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_6                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_11                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_12                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_13                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_14                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_15                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_16                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_17                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_18                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_19                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_20                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_21                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_22                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_10                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_11                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_12                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_13                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_23                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_24                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_25                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_26                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_en                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_20                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_21                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_22                                                                SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_4         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_5         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_6         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_7         SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6                  SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7                  SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8                  SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_24                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_25                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_26                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_27                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_0                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_1                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_2                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd2                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_0                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_1                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_2                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_3                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_20                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_21                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_22                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_23                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_4                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_5                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_6                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_7                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_16                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_17                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_18                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_19                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_14                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_15                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_16                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_23                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_24                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_25                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_26                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_27                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_28                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_29                                                                SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_8         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_9         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0                   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1                   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6                   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_4                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_5                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_6                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_7                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_we                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ib_re                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9                  SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2                  SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1                  SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4                  SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3                  SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5                  SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd1_1                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd1_2                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_7                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_8                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_9                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_10                                                                SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9            SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_0         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_1         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_2         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last_3         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3              SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2                   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5                   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3                   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4                   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7                   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8                   SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9                   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_24                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_25                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_26                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_27                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0                           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1                           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2                           SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd2_3                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd2_2                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd2_1                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3_3                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3_2                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3_1                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_27                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_28                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_29                                                                SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6            SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7            SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8            SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1            SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2            SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4            SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3            SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5            SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8         SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9                     SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10                   SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_3                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_4                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_5                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_6                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_11                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_12                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_13                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_14                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_19                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_20                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_21                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_22                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_23                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_24                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_25                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_26                                                                SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN                                        SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1                             SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                             SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3                             SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_28                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_29                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_30                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_31                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_20                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_21                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_22                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_23                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1                    SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2                    SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_7                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_8                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_9                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_10                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_15                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_16                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_17                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_18                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_4                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_instr_0                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/read_mode                                                                SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6                    SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4         SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i           SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_5          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_6          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_7          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_8          SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_5                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_3                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/reset_d                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_1          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_3          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_4          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_2                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_9          SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_10         SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_4                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_0                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_5                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_1                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_6                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_2                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_7                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_3                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9               SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10              SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_12                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_8                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_9                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_10                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_11                                                                SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                      SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2                                      SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg                                         SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_13                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_14                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_15                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_16                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_17                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_18                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_19                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_20                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_21                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_22                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_23                                                                SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_24                                                                SDRAM_FIFO_inst/ddr2_state_machine_inst/reset_d_1                                                                
Pins
 SDRAM_FIFO_inst\/okPipeIn_fifo\/U0\/xst_fifo_generator\/gconvfifo.rf\/grf.rf\/gntv_or_sync_fifo.mem\/gbm.gbmg.gbmga.ngecc.bmg\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[1].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKB   
 SDRAM_FIFO_inst\/okPipeIn_fifo\/U0\/xst_fifo_generator\/gconvfifo.rf\/grf.rf\/gntv_or_sync_fifo.mem\/gbm.gbmg.gbmga.ngecc.bmg\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKB   
 SDRAM_FIFO_inst\/okPipeOut_fifo\/U0\/xst_fifo_generator\/gconvfifo.rf\/grf.rf\/gntv_or_sync_fifo.mem\/gbm.gbmg.gbmga.ngecc.bmg\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[1].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKA  
 SDRAM_FIFO_inst\/okPipeOut_fifo\/U0\/xst_fifo_generator\/gconvfifo.rf\/grf.rf\/gntv_or_sync_fifo.mem\/gbm.gbmg.gbmga.ngecc.bmg\/gnativebmg.native_blk_mem_gen\/valid.cstr\/ramloop[0].ram.r\/s6_noinit.ram\/SDP.SIMPLE_PRIM18.ram.CLKA  
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.P0CMDCLK                                                                
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.P0RDCLK                                                                
 SDRAM_FIFO_inst\/memc3_wrapper_inst\/memc3_mcb_raw_wrapper_inst\/samc_0.P0WRCLK                                                                


TimeGroup okSysClk:
Blocks
 WS2812controller/bit_state_0                                  WS2812controller/bit_state_1                                  
 WS2812controller/bit_state_2                                  WS2812controller/bit_state_3                                  
 WS2812controller/bit_state_4                                  WS2812controller/bit_state_5                                  
 WS2812controller/bit_state_6                                  WS2812controller/bit_state_7                                  
 WS2812controller/bit_state_8                                  WS2812controller/bit_state_9                                  
 WS2812controller/bit_state_10                                 WS2812controller/bit_state_11                                 
 WS2812controller/bit_state_12                                 WS2812controller/bit_state_13                                 
 WS2812controller/bit_state_14                                 WS2812controller/bit_state_15                                 
 WS2812controller/LED_state_0                                  WS2812controller/LED_state_1                                  
 WS2812controller/LED_state_2                                  WS2812controller/LED_state_3                                  
 WS2812controller/LED_state_4                                  WS2812controller/LED_state_5                                  
 WS2812controller/LED_state_6                                  WS2812controller/LED_state_7                                  
 WS2812controller/LED_state_8                                  WS2812controller/LED_state_9                                  
 WS2812controller/LED_state_10                                 WS2812controller/LED_state_11                                 
 WS2812controller/LED_state_12                                 WS2812controller/LED_state_13                                 
 WS2812controller/LED_state_14                                 WS2812controller/LED_state_15                                 
 SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG  WS2812controller/GRB_reg_5                                    
 WS2812controller/GRB_reg_4                                    WS2812controller/GRB_reg_0                                    
 WS2812controller/GRB_reg_2                                    WS2812controller/led_bit                                      
 WS2812controller/GRB_state_0                                  WS2812controller/GRB_state_1                                  
 WS2812controller/GRB_state_2                                  WS2812controller/GRB_state_4                                  
 WS2812controller/GRB_state_3                                  WS2812controller/dat_out                                      
 WS2812controller/GRB_reg_6                                    WS2812controller/GRB_reg_9                                    
 WS2812controller/GRB_reg_15                                   WS2812controller/GRB_reg_16                                   
 WS2812controller/GRB_reg_17                                   WS2812controller/GRB_reg_18                                   
 WS2812controller/GRB_reg_23                                   WS2812controller/GRB_reg_7                                    
 WS2812controller/GRB_reg_1                                    WS2812controller/GRB_reg_19                                   
 WS2812controller/GRB_reg_20                                   WS2812controller/GRB_reg_21                                   
 WS2812controller/GRB_reg_22                                   WS2812controller/GRB_reg_11                                   
 WS2812controller/GRB_reg_8                                    WS2812controller/GRB_reg_10                                   
 WS2812controller/LED_reset                                    WS2812controller/GRB_reg_13                                   
 WS2812controller/GRB_reg_12                                   WS2812controller/GRB_reg_14                                   
 WS2812controller/GRB_reg_3                                    
Pins
 SDRAM_FIFO_inst\/memc3_infrastructure_inst\/u_pll_adv.CLKIN1  SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1.DIVCLK                     
 variable_freq_clk_generator_inst\/DCM_CLKGEN_1.CLKIN          

TimeGroup SYS_CLK3:
Blocks
 WS2812controller/bit_state_0                                  WS2812controller/bit_state_1                                  
 WS2812controller/bit_state_2                                  WS2812controller/bit_state_3                                  
 WS2812controller/bit_state_4                                  WS2812controller/bit_state_5                                  
 WS2812controller/bit_state_6                                  WS2812controller/bit_state_7                                  
 WS2812controller/bit_state_8                                  WS2812controller/bit_state_9                                  
 WS2812controller/bit_state_10                                 WS2812controller/bit_state_11                                 
 WS2812controller/bit_state_12                                 WS2812controller/bit_state_13                                 
 WS2812controller/bit_state_14                                 WS2812controller/bit_state_15                                 
 WS2812controller/LED_state_0                                  WS2812controller/LED_state_1                                  
 WS2812controller/LED_state_2                                  WS2812controller/LED_state_3                                  
 WS2812controller/LED_state_4                                  WS2812controller/LED_state_5                                  
 WS2812controller/LED_state_6                                  WS2812controller/LED_state_7                                  
 WS2812controller/LED_state_8                                  WS2812controller/LED_state_9                                  
 WS2812controller/LED_state_10                                 WS2812controller/LED_state_11                                 
 WS2812controller/LED_state_12                                 WS2812controller/LED_state_13                                 
 WS2812controller/LED_state_14                                 WS2812controller/LED_state_15                                 
 SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg_BUFG  WS2812controller/GRB_reg_5                                    
 WS2812controller/GRB_reg_4                                    WS2812controller/GRB_reg_0                                    
 WS2812controller/GRB_reg_2                                    WS2812controller/led_bit                                      
 WS2812controller/GRB_state_0                                  WS2812controller/GRB_state_1                                  
 WS2812controller/GRB_state_2                                  WS2812controller/GRB_state_4                                  
 WS2812controller/GRB_state_3                                  WS2812controller/dat_out                                      
 WS2812controller/GRB_reg_6                                    WS2812controller/GRB_reg_9                                    
 WS2812controller/GRB_reg_15                                   WS2812controller/GRB_reg_16                                   
 WS2812controller/GRB_reg_17                                   WS2812controller/GRB_reg_18                                   
 WS2812controller/GRB_reg_23                                   WS2812controller/GRB_reg_7                                    
 WS2812controller/GRB_reg_1                                    WS2812controller/GRB_reg_19                                   
 WS2812controller/GRB_reg_20                                   WS2812controller/GRB_reg_21                                   
 WS2812controller/GRB_reg_22                                   WS2812controller/GRB_reg_11                                   
 WS2812controller/GRB_reg_8                                    WS2812controller/GRB_reg_10                                   
 WS2812controller/LED_reset                                    WS2812controller/GRB_reg_13                                   
 WS2812controller/GRB_reg_12                                   WS2812controller/GRB_reg_14                                   
 WS2812controller/GRB_reg_3                                    
Pins
 SDRAM_FIFO_inst\/memc3_infrastructure_inst\/u_pll_adv.CLKIN1  SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1.DIVCLK                     
 variable_freq_clk_generator_inst\/DCM_CLKGEN_1.CLKIN          

TimeGroup okHostINOUT_grp:
Blocks
 okUHU<10>  okUHU<11>  okUHU<12>  okUHU<20>  okUHU<13>  okUHU<21>  okUHU<14>  okUHU<22>  okUHU<30>  okUHU<15>  okUHU<23>  
 okUHU<31>  okUHU<16>  okUHU<24>  okUHU<17>  okUHU<25>  okUHU<18>  okUHU<26>  okUHU<19>  okUHU<27>  okUHU<28>  okUHU<29>  
 okUHU<0>   okUHU<1>   okUHU<2>   okUHU<3>   okUHU<4>   okUHU<5>   okUHU<6>   okUHU<7>   okUHU<8>   okUHU<9>   

TimeGroup okHostIN_grp:
Blocks
 okUH<1>  okUH<2>  okUH<3>  okUH<4>  

TimeGroup okHostOUT_grp:
Blocks
 okHU<0>  okHU<1>  okHU<2>  

TimeGroup okHostClk:
Pins
 host\/dcm0.CLKIN                     SP6_BUFIO_INSERT_ML_BUFIO2_0.DIVCLK  


Timing summary:
---------------

Timing errors: 224  Score: 810281  (Setup/Max: 810281, Hold: 0)

Constraints cover 10898580 paths, 0 nets, and 37789 connections

Design statistics:
   Minimum period: 3373.440ns{1}   (Maximum frequency:   0.296MHz)
   Minimum input required time before clock:   1.838ns
   Minimum output required time after clock:   6.145ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 16 03:43:18 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 430 MB



