{
  "tiers": {
    "BranchPredictor": 0,
    "fetchWidth": 0,
    "numFetchBufferEntries": 0,
    "numRasEntries": 0,
    "maxBrCount": 0,
    "decodeWidth": 0,
    "numRobEntries": 0,
    "numIntPhysRegisters": 0,
    "memIssueWidth": 0,
    "intIssueWidth": 0,
    "numLdqEntries": 0,
    "enablePrefetching": 0,
    "enableSFBOpt": 0,
    "numRXQEntries": 0,
    "numRCQEntries": 0,
    "nL2TLBEntries": 0,
    "nL2TLBWays": 0,
    "nICacheWays": 0,
    "nICacheTLBWays": 0,
    "nDCacheWays": 0,
    "nDCacheMSHRs": 0,
    "nDCacheTLBWays": 0,
    "power_leakage": 1,
    "power_internal": 1,
    "power_switching": 1,
    "power_memory": 1,
    "power_register": 1,
    "power_logic": 1,
    "power_clock": 1,
    "power_pad": 1,
    "area_cell_count": 1,
    "area_cell_area": 1,
    "area_net_area": 1,
    "cpi": 2,
    "power": 2,
    "area": 2,
    "time": 2
  },
  "forbidden_edges": [
    [
      "BranchPredictor",
      "fetchWidth"
    ],
    [
      "BranchPredictor",
      "numFetchBufferEntries"
    ],
    [
      "BranchPredictor",
      "numRasEntries"
    ],
    [
      "BranchPredictor",
      "maxBrCount"
    ],
    [
      "BranchPredictor",
      "decodeWidth"
    ],
    [
      "BranchPredictor",
      "numRobEntries"
    ],
    [
      "BranchPredictor",
      "numIntPhysRegisters"
    ],
    [
      "BranchPredictor",
      "memIssueWidth"
    ],
    [
      "BranchPredictor",
      "intIssueWidth"
    ],
    [
      "BranchPredictor",
      "numLdqEntries"
    ],
    [
      "BranchPredictor",
      "enablePrefetching"
    ],
    [
      "BranchPredictor",
      "enableSFBOpt"
    ],
    [
      "BranchPredictor",
      "numRXQEntries"
    ],
    [
      "BranchPredictor",
      "numRCQEntries"
    ],
    [
      "BranchPredictor",
      "nL2TLBEntries"
    ],
    [
      "BranchPredictor",
      "nL2TLBWays"
    ],
    [
      "BranchPredictor",
      "nICacheWays"
    ],
    [
      "BranchPredictor",
      "nICacheTLBWays"
    ],
    [
      "BranchPredictor",
      "nDCacheWays"
    ],
    [
      "BranchPredictor",
      "nDCacheMSHRs"
    ],
    [
      "BranchPredictor",
      "nDCacheTLBWays"
    ],
    [
      "fetchWidth",
      "numFetchBufferEntries"
    ],
    [
      "fetchWidth",
      "numRasEntries"
    ],
    [
      "fetchWidth",
      "maxBrCount"
    ],
    [
      "fetchWidth",
      "decodeWidth"
    ],
    [
      "fetchWidth",
      "numRobEntries"
    ],
    [
      "fetchWidth",
      "numIntPhysRegisters"
    ],
    [
      "fetchWidth",
      "memIssueWidth"
    ],
    [
      "fetchWidth",
      "intIssueWidth"
    ],
    [
      "fetchWidth",
      "numLdqEntries"
    ],
    [
      "fetchWidth",
      "enablePrefetching"
    ],
    [
      "fetchWidth",
      "enableSFBOpt"
    ],
    [
      "fetchWidth",
      "numRXQEntries"
    ],
    [
      "fetchWidth",
      "numRCQEntries"
    ],
    [
      "fetchWidth",
      "nL2TLBEntries"
    ],
    [
      "fetchWidth",
      "nL2TLBWays"
    ],
    [
      "fetchWidth",
      "nICacheWays"
    ],
    [
      "fetchWidth",
      "nICacheTLBWays"
    ],
    [
      "fetchWidth",
      "nDCacheWays"
    ],
    [
      "fetchWidth",
      "nDCacheMSHRs"
    ],
    [
      "fetchWidth",
      "nDCacheTLBWays"
    ],
    [
      "numFetchBufferEntries",
      "numRasEntries"
    ],
    [
      "numFetchBufferEntries",
      "maxBrCount"
    ],
    [
      "numFetchBufferEntries",
      "decodeWidth"
    ],
    [
      "numFetchBufferEntries",
      "numRobEntries"
    ],
    [
      "numFetchBufferEntries",
      "numIntPhysRegisters"
    ],
    [
      "numFetchBufferEntries",
      "memIssueWidth"
    ],
    [
      "numFetchBufferEntries",
      "intIssueWidth"
    ],
    [
      "numFetchBufferEntries",
      "numLdqEntries"
    ],
    [
      "numFetchBufferEntries",
      "enablePrefetching"
    ],
    [
      "numFetchBufferEntries",
      "enableSFBOpt"
    ],
    [
      "numFetchBufferEntries",
      "numRXQEntries"
    ],
    [
      "numFetchBufferEntries",
      "numRCQEntries"
    ],
    [
      "numFetchBufferEntries",
      "nL2TLBEntries"
    ],
    [
      "numFetchBufferEntries",
      "nL2TLBWays"
    ],
    [
      "numFetchBufferEntries",
      "nICacheWays"
    ],
    [
      "numFetchBufferEntries",
      "nICacheTLBWays"
    ],
    [
      "numFetchBufferEntries",
      "nDCacheWays"
    ],
    [
      "numFetchBufferEntries",
      "nDCacheMSHRs"
    ],
    [
      "numFetchBufferEntries",
      "nDCacheTLBWays"
    ],
    [
      "numRasEntries",
      "maxBrCount"
    ],
    [
      "numRasEntries",
      "decodeWidth"
    ],
    [
      "numRasEntries",
      "numRobEntries"
    ],
    [
      "numRasEntries",
      "numIntPhysRegisters"
    ],
    [
      "numRasEntries",
      "memIssueWidth"
    ],
    [
      "numRasEntries",
      "intIssueWidth"
    ],
    [
      "numRasEntries",
      "numLdqEntries"
    ],
    [
      "numRasEntries",
      "enablePrefetching"
    ],
    [
      "numRasEntries",
      "enableSFBOpt"
    ],
    [
      "numRasEntries",
      "numRXQEntries"
    ],
    [
      "numRasEntries",
      "numRCQEntries"
    ],
    [
      "numRasEntries",
      "nL2TLBEntries"
    ],
    [
      "numRasEntries",
      "nL2TLBWays"
    ],
    [
      "numRasEntries",
      "nICacheWays"
    ],
    [
      "numRasEntries",
      "nICacheTLBWays"
    ],
    [
      "numRasEntries",
      "nDCacheWays"
    ],
    [
      "numRasEntries",
      "nDCacheMSHRs"
    ],
    [
      "numRasEntries",
      "nDCacheTLBWays"
    ],
    [
      "maxBrCount",
      "decodeWidth"
    ],
    [
      "maxBrCount",
      "numRobEntries"
    ],
    [
      "maxBrCount",
      "numIntPhysRegisters"
    ],
    [
      "maxBrCount",
      "memIssueWidth"
    ],
    [
      "maxBrCount",
      "intIssueWidth"
    ],
    [
      "maxBrCount",
      "numLdqEntries"
    ],
    [
      "maxBrCount",
      "enablePrefetching"
    ],
    [
      "maxBrCount",
      "enableSFBOpt"
    ],
    [
      "maxBrCount",
      "numRXQEntries"
    ],
    [
      "maxBrCount",
      "numRCQEntries"
    ],
    [
      "maxBrCount",
      "nL2TLBEntries"
    ],
    [
      "maxBrCount",
      "nL2TLBWays"
    ],
    [
      "maxBrCount",
      "nICacheWays"
    ],
    [
      "maxBrCount",
      "nICacheTLBWays"
    ],
    [
      "maxBrCount",
      "nDCacheWays"
    ],
    [
      "maxBrCount",
      "nDCacheMSHRs"
    ],
    [
      "maxBrCount",
      "nDCacheTLBWays"
    ],
    [
      "decodeWidth",
      "numRobEntries"
    ],
    [
      "decodeWidth",
      "numIntPhysRegisters"
    ],
    [
      "decodeWidth",
      "memIssueWidth"
    ],
    [
      "decodeWidth",
      "intIssueWidth"
    ],
    [
      "decodeWidth",
      "numLdqEntries"
    ],
    [
      "decodeWidth",
      "enablePrefetching"
    ],
    [
      "decodeWidth",
      "enableSFBOpt"
    ],
    [
      "decodeWidth",
      "numRXQEntries"
    ],
    [
      "decodeWidth",
      "numRCQEntries"
    ],
    [
      "decodeWidth",
      "nL2TLBEntries"
    ],
    [
      "decodeWidth",
      "nL2TLBWays"
    ],
    [
      "decodeWidth",
      "nICacheWays"
    ],
    [
      "decodeWidth",
      "nICacheTLBWays"
    ],
    [
      "decodeWidth",
      "nDCacheWays"
    ],
    [
      "decodeWidth",
      "nDCacheMSHRs"
    ],
    [
      "decodeWidth",
      "nDCacheTLBWays"
    ],
    [
      "numRobEntries",
      "numIntPhysRegisters"
    ],
    [
      "numRobEntries",
      "memIssueWidth"
    ],
    [
      "numRobEntries",
      "intIssueWidth"
    ],
    [
      "numRobEntries",
      "numLdqEntries"
    ],
    [
      "numRobEntries",
      "enablePrefetching"
    ],
    [
      "numRobEntries",
      "enableSFBOpt"
    ],
    [
      "numRobEntries",
      "numRXQEntries"
    ],
    [
      "numRobEntries",
      "numRCQEntries"
    ],
    [
      "numRobEntries",
      "nL2TLBEntries"
    ],
    [
      "numRobEntries",
      "nL2TLBWays"
    ],
    [
      "numRobEntries",
      "nICacheWays"
    ],
    [
      "numRobEntries",
      "nICacheTLBWays"
    ],
    [
      "numRobEntries",
      "nDCacheWays"
    ],
    [
      "numRobEntries",
      "nDCacheMSHRs"
    ],
    [
      "numRobEntries",
      "nDCacheTLBWays"
    ],
    [
      "numIntPhysRegisters",
      "memIssueWidth"
    ],
    [
      "numIntPhysRegisters",
      "intIssueWidth"
    ],
    [
      "numIntPhysRegisters",
      "numLdqEntries"
    ],
    [
      "numIntPhysRegisters",
      "enablePrefetching"
    ],
    [
      "numIntPhysRegisters",
      "enableSFBOpt"
    ],
    [
      "numIntPhysRegisters",
      "numRXQEntries"
    ],
    [
      "numIntPhysRegisters",
      "numRCQEntries"
    ],
    [
      "numIntPhysRegisters",
      "nL2TLBEntries"
    ],
    [
      "numIntPhysRegisters",
      "nL2TLBWays"
    ],
    [
      "numIntPhysRegisters",
      "nICacheWays"
    ],
    [
      "numIntPhysRegisters",
      "nICacheTLBWays"
    ],
    [
      "numIntPhysRegisters",
      "nDCacheWays"
    ],
    [
      "numIntPhysRegisters",
      "nDCacheMSHRs"
    ],
    [
      "numIntPhysRegisters",
      "nDCacheTLBWays"
    ],
    [
      "memIssueWidth",
      "intIssueWidth"
    ],
    [
      "memIssueWidth",
      "numLdqEntries"
    ],
    [
      "memIssueWidth",
      "enablePrefetching"
    ],
    [
      "memIssueWidth",
      "enableSFBOpt"
    ],
    [
      "memIssueWidth",
      "numRXQEntries"
    ],
    [
      "memIssueWidth",
      "numRCQEntries"
    ],
    [
      "memIssueWidth",
      "nL2TLBEntries"
    ],
    [
      "memIssueWidth",
      "nL2TLBWays"
    ],
    [
      "memIssueWidth",
      "nICacheWays"
    ],
    [
      "memIssueWidth",
      "nICacheTLBWays"
    ],
    [
      "memIssueWidth",
      "nDCacheWays"
    ],
    [
      "memIssueWidth",
      "nDCacheMSHRs"
    ],
    [
      "memIssueWidth",
      "nDCacheTLBWays"
    ],
    [
      "intIssueWidth",
      "numLdqEntries"
    ],
    [
      "intIssueWidth",
      "enablePrefetching"
    ],
    [
      "intIssueWidth",
      "enableSFBOpt"
    ],
    [
      "intIssueWidth",
      "numRXQEntries"
    ],
    [
      "intIssueWidth",
      "numRCQEntries"
    ],
    [
      "intIssueWidth",
      "nL2TLBEntries"
    ],
    [
      "intIssueWidth",
      "nL2TLBWays"
    ],
    [
      "intIssueWidth",
      "nICacheWays"
    ],
    [
      "intIssueWidth",
      "nICacheTLBWays"
    ],
    [
      "intIssueWidth",
      "nDCacheWays"
    ],
    [
      "intIssueWidth",
      "nDCacheMSHRs"
    ],
    [
      "intIssueWidth",
      "nDCacheTLBWays"
    ],
    [
      "numLdqEntries",
      "enablePrefetching"
    ],
    [
      "numLdqEntries",
      "enableSFBOpt"
    ],
    [
      "numLdqEntries",
      "numRXQEntries"
    ],
    [
      "numLdqEntries",
      "numRCQEntries"
    ],
    [
      "numLdqEntries",
      "nL2TLBEntries"
    ],
    [
      "numLdqEntries",
      "nL2TLBWays"
    ],
    [
      "numLdqEntries",
      "nICacheWays"
    ],
    [
      "numLdqEntries",
      "nICacheTLBWays"
    ],
    [
      "numLdqEntries",
      "nDCacheWays"
    ],
    [
      "numLdqEntries",
      "nDCacheMSHRs"
    ],
    [
      "numLdqEntries",
      "nDCacheTLBWays"
    ],
    [
      "enablePrefetching",
      "enableSFBOpt"
    ],
    [
      "enablePrefetching",
      "numRXQEntries"
    ],
    [
      "enablePrefetching",
      "numRCQEntries"
    ],
    [
      "enablePrefetching",
      "nL2TLBEntries"
    ],
    [
      "enablePrefetching",
      "nL2TLBWays"
    ],
    [
      "enablePrefetching",
      "nICacheWays"
    ],
    [
      "enablePrefetching",
      "nICacheTLBWays"
    ],
    [
      "enablePrefetching",
      "nDCacheWays"
    ],
    [
      "enablePrefetching",
      "nDCacheMSHRs"
    ],
    [
      "enablePrefetching",
      "nDCacheTLBWays"
    ],
    [
      "enableSFBOpt",
      "numRXQEntries"
    ],
    [
      "enableSFBOpt",
      "numRCQEntries"
    ],
    [
      "enableSFBOpt",
      "nL2TLBEntries"
    ],
    [
      "enableSFBOpt",
      "nL2TLBWays"
    ],
    [
      "enableSFBOpt",
      "nICacheWays"
    ],
    [
      "enableSFBOpt",
      "nICacheTLBWays"
    ],
    [
      "enableSFBOpt",
      "nDCacheWays"
    ],
    [
      "enableSFBOpt",
      "nDCacheMSHRs"
    ],
    [
      "enableSFBOpt",
      "nDCacheTLBWays"
    ],
    [
      "numRXQEntries",
      "numRCQEntries"
    ],
    [
      "numRXQEntries",
      "nL2TLBEntries"
    ],
    [
      "numRXQEntries",
      "nL2TLBWays"
    ],
    [
      "numRXQEntries",
      "nICacheWays"
    ],
    [
      "numRXQEntries",
      "nICacheTLBWays"
    ],
    [
      "numRXQEntries",
      "nDCacheWays"
    ],
    [
      "numRXQEntries",
      "nDCacheMSHRs"
    ],
    [
      "numRXQEntries",
      "nDCacheTLBWays"
    ],
    [
      "numRCQEntries",
      "nL2TLBEntries"
    ],
    [
      "numRCQEntries",
      "nL2TLBWays"
    ],
    [
      "numRCQEntries",
      "nICacheWays"
    ],
    [
      "numRCQEntries",
      "nICacheTLBWays"
    ],
    [
      "numRCQEntries",
      "nDCacheWays"
    ],
    [
      "numRCQEntries",
      "nDCacheMSHRs"
    ],
    [
      "numRCQEntries",
      "nDCacheTLBWays"
    ],
    [
      "nL2TLBEntries",
      "nL2TLBWays"
    ],
    [
      "nL2TLBEntries",
      "nICacheWays"
    ],
    [
      "nL2TLBEntries",
      "nICacheTLBWays"
    ],
    [
      "nL2TLBEntries",
      "nDCacheWays"
    ],
    [
      "nL2TLBEntries",
      "nDCacheMSHRs"
    ],
    [
      "nL2TLBEntries",
      "nDCacheTLBWays"
    ],
    [
      "nL2TLBWays",
      "nICacheWays"
    ],
    [
      "nL2TLBWays",
      "nICacheTLBWays"
    ],
    [
      "nL2TLBWays",
      "nDCacheWays"
    ],
    [
      "nL2TLBWays",
      "nDCacheMSHRs"
    ],
    [
      "nL2TLBWays",
      "nDCacheTLBWays"
    ],
    [
      "nICacheWays",
      "nICacheTLBWays"
    ],
    [
      "nICacheWays",
      "nDCacheWays"
    ],
    [
      "nICacheWays",
      "nDCacheMSHRs"
    ],
    [
      "nICacheWays",
      "nDCacheTLBWays"
    ],
    [
      "nICacheTLBWays",
      "nDCacheWays"
    ],
    [
      "nICacheTLBWays",
      "nDCacheMSHRs"
    ],
    [
      "nICacheTLBWays",
      "nDCacheTLBWays"
    ],
    [
      "nDCacheWays",
      "nDCacheMSHRs"
    ],
    [
      "nDCacheWays",
      "nDCacheTLBWays"
    ],
    [
      "nDCacheMSHRs",
      "nDCacheTLBWays"
    ],
    [
      "power_leakage",
      "power_internal"
    ],
    [
      "power_leakage",
      "power_switching"
    ],
    [
      "power_leakage",
      "power_memory"
    ],
    [
      "power_leakage",
      "power_register"
    ],
    [
      "power_leakage",
      "power_logic"
    ],
    [
      "power_leakage",
      "power_clock"
    ],
    [
      "power_leakage",
      "power_pad"
    ],
    [
      "power_leakage",
      "area_cell_count"
    ],
    [
      "power_leakage",
      "area_cell_area"
    ],
    [
      "power_leakage",
      "area_net_area"
    ],
    [
      "power_internal",
      "power_switching"
    ],
    [
      "power_internal",
      "power_memory"
    ],
    [
      "power_internal",
      "power_register"
    ],
    [
      "power_internal",
      "power_logic"
    ],
    [
      "power_internal",
      "power_clock"
    ],
    [
      "power_internal",
      "power_pad"
    ],
    [
      "power_internal",
      "area_cell_count"
    ],
    [
      "power_internal",
      "area_cell_area"
    ],
    [
      "power_internal",
      "area_net_area"
    ],
    [
      "power_switching",
      "power_memory"
    ],
    [
      "power_switching",
      "power_register"
    ],
    [
      "power_switching",
      "power_logic"
    ],
    [
      "power_switching",
      "power_clock"
    ],
    [
      "power_switching",
      "power_pad"
    ],
    [
      "power_switching",
      "area_cell_count"
    ],
    [
      "power_switching",
      "area_cell_area"
    ],
    [
      "power_switching",
      "area_net_area"
    ],
    [
      "power_memory",
      "power_register"
    ],
    [
      "power_memory",
      "power_logic"
    ],
    [
      "power_memory",
      "power_clock"
    ],
    [
      "power_memory",
      "power_pad"
    ],
    [
      "power_memory",
      "area_cell_count"
    ],
    [
      "power_memory",
      "area_cell_area"
    ],
    [
      "power_memory",
      "area_net_area"
    ],
    [
      "power_register",
      "power_logic"
    ],
    [
      "power_register",
      "power_clock"
    ],
    [
      "power_register",
      "power_pad"
    ],
    [
      "power_register",
      "area_cell_count"
    ],
    [
      "power_register",
      "area_cell_area"
    ],
    [
      "power_register",
      "area_net_area"
    ],
    [
      "power_logic",
      "power_clock"
    ],
    [
      "power_logic",
      "power_pad"
    ],
    [
      "power_logic",
      "area_cell_count"
    ],
    [
      "power_logic",
      "area_cell_area"
    ],
    [
      "power_logic",
      "area_net_area"
    ],
    [
      "power_clock",
      "power_pad"
    ],
    [
      "power_clock",
      "area_cell_count"
    ],
    [
      "power_clock",
      "area_cell_area"
    ],
    [
      "power_clock",
      "area_net_area"
    ],
    [
      "power_pad",
      "area_cell_count"
    ],
    [
      "power_pad",
      "area_cell_area"
    ],
    [
      "power_pad",
      "area_net_area"
    ],
    [
      "area_cell_count",
      "area_cell_area"
    ],
    [
      "area_cell_count",
      "area_net_area"
    ],
    [
      "area_cell_area",
      "area_net_area"
    ],
    [
      "cpi",
      "power"
    ],
    [
      "cpi",
      "area"
    ],
    [
      "cpi",
      "time"
    ],
    [
      "power",
      "area"
    ],
    [
      "power",
      "time"
    ],
    [
      "area",
      "time"
    ],
    [
      "power_leakage",
      "BranchPredictor"
    ],
    [
      "power_leakage",
      "fetchWidth"
    ],
    [
      "power_leakage",
      "numFetchBufferEntries"
    ],
    [
      "power_leakage",
      "numRasEntries"
    ],
    [
      "power_leakage",
      "maxBrCount"
    ],
    [
      "power_leakage",
      "decodeWidth"
    ],
    [
      "power_leakage",
      "numRobEntries"
    ],
    [
      "power_leakage",
      "numIntPhysRegisters"
    ],
    [
      "power_leakage",
      "memIssueWidth"
    ],
    [
      "power_leakage",
      "intIssueWidth"
    ],
    [
      "power_leakage",
      "numLdqEntries"
    ],
    [
      "power_leakage",
      "enablePrefetching"
    ],
    [
      "power_leakage",
      "enableSFBOpt"
    ],
    [
      "power_leakage",
      "numRXQEntries"
    ],
    [
      "power_leakage",
      "numRCQEntries"
    ],
    [
      "power_leakage",
      "nL2TLBEntries"
    ],
    [
      "power_leakage",
      "nL2TLBWays"
    ],
    [
      "power_leakage",
      "nICacheWays"
    ],
    [
      "power_leakage",
      "nICacheTLBWays"
    ],
    [
      "power_leakage",
      "nDCacheWays"
    ],
    [
      "power_leakage",
      "nDCacheMSHRs"
    ],
    [
      "power_leakage",
      "nDCacheTLBWays"
    ],
    [
      "power_internal",
      "BranchPredictor"
    ],
    [
      "power_internal",
      "fetchWidth"
    ],
    [
      "power_internal",
      "numFetchBufferEntries"
    ],
    [
      "power_internal",
      "numRasEntries"
    ],
    [
      "power_internal",
      "maxBrCount"
    ],
    [
      "power_internal",
      "decodeWidth"
    ],
    [
      "power_internal",
      "numRobEntries"
    ],
    [
      "power_internal",
      "numIntPhysRegisters"
    ],
    [
      "power_internal",
      "memIssueWidth"
    ],
    [
      "power_internal",
      "intIssueWidth"
    ],
    [
      "power_internal",
      "numLdqEntries"
    ],
    [
      "power_internal",
      "enablePrefetching"
    ],
    [
      "power_internal",
      "enableSFBOpt"
    ],
    [
      "power_internal",
      "numRXQEntries"
    ],
    [
      "power_internal",
      "numRCQEntries"
    ],
    [
      "power_internal",
      "nL2TLBEntries"
    ],
    [
      "power_internal",
      "nL2TLBWays"
    ],
    [
      "power_internal",
      "nICacheWays"
    ],
    [
      "power_internal",
      "nICacheTLBWays"
    ],
    [
      "power_internal",
      "nDCacheWays"
    ],
    [
      "power_internal",
      "nDCacheMSHRs"
    ],
    [
      "power_internal",
      "nDCacheTLBWays"
    ],
    [
      "power_switching",
      "BranchPredictor"
    ],
    [
      "power_switching",
      "fetchWidth"
    ],
    [
      "power_switching",
      "numFetchBufferEntries"
    ],
    [
      "power_switching",
      "numRasEntries"
    ],
    [
      "power_switching",
      "maxBrCount"
    ],
    [
      "power_switching",
      "decodeWidth"
    ],
    [
      "power_switching",
      "numRobEntries"
    ],
    [
      "power_switching",
      "numIntPhysRegisters"
    ],
    [
      "power_switching",
      "memIssueWidth"
    ],
    [
      "power_switching",
      "intIssueWidth"
    ],
    [
      "power_switching",
      "numLdqEntries"
    ],
    [
      "power_switching",
      "enablePrefetching"
    ],
    [
      "power_switching",
      "enableSFBOpt"
    ],
    [
      "power_switching",
      "numRXQEntries"
    ],
    [
      "power_switching",
      "numRCQEntries"
    ],
    [
      "power_switching",
      "nL2TLBEntries"
    ],
    [
      "power_switching",
      "nL2TLBWays"
    ],
    [
      "power_switching",
      "nICacheWays"
    ],
    [
      "power_switching",
      "nICacheTLBWays"
    ],
    [
      "power_switching",
      "nDCacheWays"
    ],
    [
      "power_switching",
      "nDCacheMSHRs"
    ],
    [
      "power_switching",
      "nDCacheTLBWays"
    ],
    [
      "power_memory",
      "BranchPredictor"
    ],
    [
      "power_memory",
      "fetchWidth"
    ],
    [
      "power_memory",
      "numFetchBufferEntries"
    ],
    [
      "power_memory",
      "numRasEntries"
    ],
    [
      "power_memory",
      "maxBrCount"
    ],
    [
      "power_memory",
      "decodeWidth"
    ],
    [
      "power_memory",
      "numRobEntries"
    ],
    [
      "power_memory",
      "numIntPhysRegisters"
    ],
    [
      "power_memory",
      "memIssueWidth"
    ],
    [
      "power_memory",
      "intIssueWidth"
    ],
    [
      "power_memory",
      "numLdqEntries"
    ],
    [
      "power_memory",
      "enablePrefetching"
    ],
    [
      "power_memory",
      "enableSFBOpt"
    ],
    [
      "power_memory",
      "numRXQEntries"
    ],
    [
      "power_memory",
      "numRCQEntries"
    ],
    [
      "power_memory",
      "nL2TLBEntries"
    ],
    [
      "power_memory",
      "nL2TLBWays"
    ],
    [
      "power_memory",
      "nICacheWays"
    ],
    [
      "power_memory",
      "nICacheTLBWays"
    ],
    [
      "power_memory",
      "nDCacheWays"
    ],
    [
      "power_memory",
      "nDCacheMSHRs"
    ],
    [
      "power_memory",
      "nDCacheTLBWays"
    ],
    [
      "power_register",
      "BranchPredictor"
    ],
    [
      "power_register",
      "fetchWidth"
    ],
    [
      "power_register",
      "numFetchBufferEntries"
    ],
    [
      "power_register",
      "numRasEntries"
    ],
    [
      "power_register",
      "maxBrCount"
    ],
    [
      "power_register",
      "decodeWidth"
    ],
    [
      "power_register",
      "numRobEntries"
    ],
    [
      "power_register",
      "numIntPhysRegisters"
    ],
    [
      "power_register",
      "memIssueWidth"
    ],
    [
      "power_register",
      "intIssueWidth"
    ],
    [
      "power_register",
      "numLdqEntries"
    ],
    [
      "power_register",
      "enablePrefetching"
    ],
    [
      "power_register",
      "enableSFBOpt"
    ],
    [
      "power_register",
      "numRXQEntries"
    ],
    [
      "power_register",
      "numRCQEntries"
    ],
    [
      "power_register",
      "nL2TLBEntries"
    ],
    [
      "power_register",
      "nL2TLBWays"
    ],
    [
      "power_register",
      "nICacheWays"
    ],
    [
      "power_register",
      "nICacheTLBWays"
    ],
    [
      "power_register",
      "nDCacheWays"
    ],
    [
      "power_register",
      "nDCacheMSHRs"
    ],
    [
      "power_register",
      "nDCacheTLBWays"
    ],
    [
      "power_logic",
      "BranchPredictor"
    ],
    [
      "power_logic",
      "fetchWidth"
    ],
    [
      "power_logic",
      "numFetchBufferEntries"
    ],
    [
      "power_logic",
      "numRasEntries"
    ],
    [
      "power_logic",
      "maxBrCount"
    ],
    [
      "power_logic",
      "decodeWidth"
    ],
    [
      "power_logic",
      "numRobEntries"
    ],
    [
      "power_logic",
      "numIntPhysRegisters"
    ],
    [
      "power_logic",
      "memIssueWidth"
    ],
    [
      "power_logic",
      "intIssueWidth"
    ],
    [
      "power_logic",
      "numLdqEntries"
    ],
    [
      "power_logic",
      "enablePrefetching"
    ],
    [
      "power_logic",
      "enableSFBOpt"
    ],
    [
      "power_logic",
      "numRXQEntries"
    ],
    [
      "power_logic",
      "numRCQEntries"
    ],
    [
      "power_logic",
      "nL2TLBEntries"
    ],
    [
      "power_logic",
      "nL2TLBWays"
    ],
    [
      "power_logic",
      "nICacheWays"
    ],
    [
      "power_logic",
      "nICacheTLBWays"
    ],
    [
      "power_logic",
      "nDCacheWays"
    ],
    [
      "power_logic",
      "nDCacheMSHRs"
    ],
    [
      "power_logic",
      "nDCacheTLBWays"
    ],
    [
      "power_clock",
      "BranchPredictor"
    ],
    [
      "power_clock",
      "fetchWidth"
    ],
    [
      "power_clock",
      "numFetchBufferEntries"
    ],
    [
      "power_clock",
      "numRasEntries"
    ],
    [
      "power_clock",
      "maxBrCount"
    ],
    [
      "power_clock",
      "decodeWidth"
    ],
    [
      "power_clock",
      "numRobEntries"
    ],
    [
      "power_clock",
      "numIntPhysRegisters"
    ],
    [
      "power_clock",
      "memIssueWidth"
    ],
    [
      "power_clock",
      "intIssueWidth"
    ],
    [
      "power_clock",
      "numLdqEntries"
    ],
    [
      "power_clock",
      "enablePrefetching"
    ],
    [
      "power_clock",
      "enableSFBOpt"
    ],
    [
      "power_clock",
      "numRXQEntries"
    ],
    [
      "power_clock",
      "numRCQEntries"
    ],
    [
      "power_clock",
      "nL2TLBEntries"
    ],
    [
      "power_clock",
      "nL2TLBWays"
    ],
    [
      "power_clock",
      "nICacheWays"
    ],
    [
      "power_clock",
      "nICacheTLBWays"
    ],
    [
      "power_clock",
      "nDCacheWays"
    ],
    [
      "power_clock",
      "nDCacheMSHRs"
    ],
    [
      "power_clock",
      "nDCacheTLBWays"
    ],
    [
      "power_pad",
      "BranchPredictor"
    ],
    [
      "power_pad",
      "fetchWidth"
    ],
    [
      "power_pad",
      "numFetchBufferEntries"
    ],
    [
      "power_pad",
      "numRasEntries"
    ],
    [
      "power_pad",
      "maxBrCount"
    ],
    [
      "power_pad",
      "decodeWidth"
    ],
    [
      "power_pad",
      "numRobEntries"
    ],
    [
      "power_pad",
      "numIntPhysRegisters"
    ],
    [
      "power_pad",
      "memIssueWidth"
    ],
    [
      "power_pad",
      "intIssueWidth"
    ],
    [
      "power_pad",
      "numLdqEntries"
    ],
    [
      "power_pad",
      "enablePrefetching"
    ],
    [
      "power_pad",
      "enableSFBOpt"
    ],
    [
      "power_pad",
      "numRXQEntries"
    ],
    [
      "power_pad",
      "numRCQEntries"
    ],
    [
      "power_pad",
      "nL2TLBEntries"
    ],
    [
      "power_pad",
      "nL2TLBWays"
    ],
    [
      "power_pad",
      "nICacheWays"
    ],
    [
      "power_pad",
      "nICacheTLBWays"
    ],
    [
      "power_pad",
      "nDCacheWays"
    ],
    [
      "power_pad",
      "nDCacheMSHRs"
    ],
    [
      "power_pad",
      "nDCacheTLBWays"
    ],
    [
      "area_cell_count",
      "BranchPredictor"
    ],
    [
      "area_cell_count",
      "fetchWidth"
    ],
    [
      "area_cell_count",
      "numFetchBufferEntries"
    ],
    [
      "area_cell_count",
      "numRasEntries"
    ],
    [
      "area_cell_count",
      "maxBrCount"
    ],
    [
      "area_cell_count",
      "decodeWidth"
    ],
    [
      "area_cell_count",
      "numRobEntries"
    ],
    [
      "area_cell_count",
      "numIntPhysRegisters"
    ],
    [
      "area_cell_count",
      "memIssueWidth"
    ],
    [
      "area_cell_count",
      "intIssueWidth"
    ],
    [
      "area_cell_count",
      "numLdqEntries"
    ],
    [
      "area_cell_count",
      "enablePrefetching"
    ],
    [
      "area_cell_count",
      "enableSFBOpt"
    ],
    [
      "area_cell_count",
      "numRXQEntries"
    ],
    [
      "area_cell_count",
      "numRCQEntries"
    ],
    [
      "area_cell_count",
      "nL2TLBEntries"
    ],
    [
      "area_cell_count",
      "nL2TLBWays"
    ],
    [
      "area_cell_count",
      "nICacheWays"
    ],
    [
      "area_cell_count",
      "nICacheTLBWays"
    ],
    [
      "area_cell_count",
      "nDCacheWays"
    ],
    [
      "area_cell_count",
      "nDCacheMSHRs"
    ],
    [
      "area_cell_count",
      "nDCacheTLBWays"
    ],
    [
      "area_cell_area",
      "BranchPredictor"
    ],
    [
      "area_cell_area",
      "fetchWidth"
    ],
    [
      "area_cell_area",
      "numFetchBufferEntries"
    ],
    [
      "area_cell_area",
      "numRasEntries"
    ],
    [
      "area_cell_area",
      "maxBrCount"
    ],
    [
      "area_cell_area",
      "decodeWidth"
    ],
    [
      "area_cell_area",
      "numRobEntries"
    ],
    [
      "area_cell_area",
      "numIntPhysRegisters"
    ],
    [
      "area_cell_area",
      "memIssueWidth"
    ],
    [
      "area_cell_area",
      "intIssueWidth"
    ],
    [
      "area_cell_area",
      "numLdqEntries"
    ],
    [
      "area_cell_area",
      "enablePrefetching"
    ],
    [
      "area_cell_area",
      "enableSFBOpt"
    ],
    [
      "area_cell_area",
      "numRXQEntries"
    ],
    [
      "area_cell_area",
      "numRCQEntries"
    ],
    [
      "area_cell_area",
      "nL2TLBEntries"
    ],
    [
      "area_cell_area",
      "nL2TLBWays"
    ],
    [
      "area_cell_area",
      "nICacheWays"
    ],
    [
      "area_cell_area",
      "nICacheTLBWays"
    ],
    [
      "area_cell_area",
      "nDCacheWays"
    ],
    [
      "area_cell_area",
      "nDCacheMSHRs"
    ],
    [
      "area_cell_area",
      "nDCacheTLBWays"
    ],
    [
      "area_net_area",
      "BranchPredictor"
    ],
    [
      "area_net_area",
      "fetchWidth"
    ],
    [
      "area_net_area",
      "numFetchBufferEntries"
    ],
    [
      "area_net_area",
      "numRasEntries"
    ],
    [
      "area_net_area",
      "maxBrCount"
    ],
    [
      "area_net_area",
      "decodeWidth"
    ],
    [
      "area_net_area",
      "numRobEntries"
    ],
    [
      "area_net_area",
      "numIntPhysRegisters"
    ],
    [
      "area_net_area",
      "memIssueWidth"
    ],
    [
      "area_net_area",
      "intIssueWidth"
    ],
    [
      "area_net_area",
      "numLdqEntries"
    ],
    [
      "area_net_area",
      "enablePrefetching"
    ],
    [
      "area_net_area",
      "enableSFBOpt"
    ],
    [
      "area_net_area",
      "numRXQEntries"
    ],
    [
      "area_net_area",
      "numRCQEntries"
    ],
    [
      "area_net_area",
      "nL2TLBEntries"
    ],
    [
      "area_net_area",
      "nL2TLBWays"
    ],
    [
      "area_net_area",
      "nICacheWays"
    ],
    [
      "area_net_area",
      "nICacheTLBWays"
    ],
    [
      "area_net_area",
      "nDCacheWays"
    ],
    [
      "area_net_area",
      "nDCacheMSHRs"
    ],
    [
      "area_net_area",
      "nDCacheTLBWays"
    ],
    [
      "cpi",
      "BranchPredictor"
    ],
    [
      "cpi",
      "fetchWidth"
    ],
    [
      "cpi",
      "numFetchBufferEntries"
    ],
    [
      "cpi",
      "numRasEntries"
    ],
    [
      "cpi",
      "maxBrCount"
    ],
    [
      "cpi",
      "decodeWidth"
    ],
    [
      "cpi",
      "numRobEntries"
    ],
    [
      "cpi",
      "numIntPhysRegisters"
    ],
    [
      "cpi",
      "memIssueWidth"
    ],
    [
      "cpi",
      "intIssueWidth"
    ],
    [
      "cpi",
      "numLdqEntries"
    ],
    [
      "cpi",
      "enablePrefetching"
    ],
    [
      "cpi",
      "enableSFBOpt"
    ],
    [
      "cpi",
      "numRXQEntries"
    ],
    [
      "cpi",
      "numRCQEntries"
    ],
    [
      "cpi",
      "nL2TLBEntries"
    ],
    [
      "cpi",
      "nL2TLBWays"
    ],
    [
      "cpi",
      "nICacheWays"
    ],
    [
      "cpi",
      "nICacheTLBWays"
    ],
    [
      "cpi",
      "nDCacheWays"
    ],
    [
      "cpi",
      "nDCacheMSHRs"
    ],
    [
      "cpi",
      "nDCacheTLBWays"
    ],
    [
      "power",
      "BranchPredictor"
    ],
    [
      "power",
      "fetchWidth"
    ],
    [
      "power",
      "numFetchBufferEntries"
    ],
    [
      "power",
      "numRasEntries"
    ],
    [
      "power",
      "maxBrCount"
    ],
    [
      "power",
      "decodeWidth"
    ],
    [
      "power",
      "numRobEntries"
    ],
    [
      "power",
      "numIntPhysRegisters"
    ],
    [
      "power",
      "memIssueWidth"
    ],
    [
      "power",
      "intIssueWidth"
    ],
    [
      "power",
      "numLdqEntries"
    ],
    [
      "power",
      "enablePrefetching"
    ],
    [
      "power",
      "enableSFBOpt"
    ],
    [
      "power",
      "numRXQEntries"
    ],
    [
      "power",
      "numRCQEntries"
    ],
    [
      "power",
      "nL2TLBEntries"
    ],
    [
      "power",
      "nL2TLBWays"
    ],
    [
      "power",
      "nICacheWays"
    ],
    [
      "power",
      "nICacheTLBWays"
    ],
    [
      "power",
      "nDCacheWays"
    ],
    [
      "power",
      "nDCacheMSHRs"
    ],
    [
      "power",
      "nDCacheTLBWays"
    ],
    [
      "area",
      "BranchPredictor"
    ],
    [
      "area",
      "fetchWidth"
    ],
    [
      "area",
      "numFetchBufferEntries"
    ],
    [
      "area",
      "numRasEntries"
    ],
    [
      "area",
      "maxBrCount"
    ],
    [
      "area",
      "decodeWidth"
    ],
    [
      "area",
      "numRobEntries"
    ],
    [
      "area",
      "numIntPhysRegisters"
    ],
    [
      "area",
      "memIssueWidth"
    ],
    [
      "area",
      "intIssueWidth"
    ],
    [
      "area",
      "numLdqEntries"
    ],
    [
      "area",
      "enablePrefetching"
    ],
    [
      "area",
      "enableSFBOpt"
    ],
    [
      "area",
      "numRXQEntries"
    ],
    [
      "area",
      "numRCQEntries"
    ],
    [
      "area",
      "nL2TLBEntries"
    ],
    [
      "area",
      "nL2TLBWays"
    ],
    [
      "area",
      "nICacheWays"
    ],
    [
      "area",
      "nICacheTLBWays"
    ],
    [
      "area",
      "nDCacheWays"
    ],
    [
      "area",
      "nDCacheMSHRs"
    ],
    [
      "area",
      "nDCacheTLBWays"
    ],
    [
      "time",
      "BranchPredictor"
    ],
    [
      "time",
      "fetchWidth"
    ],
    [
      "time",
      "numFetchBufferEntries"
    ],
    [
      "time",
      "numRasEntries"
    ],
    [
      "time",
      "maxBrCount"
    ],
    [
      "time",
      "decodeWidth"
    ],
    [
      "time",
      "numRobEntries"
    ],
    [
      "time",
      "numIntPhysRegisters"
    ],
    [
      "time",
      "memIssueWidth"
    ],
    [
      "time",
      "intIssueWidth"
    ],
    [
      "time",
      "numLdqEntries"
    ],
    [
      "time",
      "enablePrefetching"
    ],
    [
      "time",
      "enableSFBOpt"
    ],
    [
      "time",
      "numRXQEntries"
    ],
    [
      "time",
      "numRCQEntries"
    ],
    [
      "time",
      "nL2TLBEntries"
    ],
    [
      "time",
      "nL2TLBWays"
    ],
    [
      "time",
      "nICacheWays"
    ],
    [
      "time",
      "nICacheTLBWays"
    ],
    [
      "time",
      "nDCacheWays"
    ],
    [
      "time",
      "nDCacheMSHRs"
    ],
    [
      "time",
      "nDCacheTLBWays"
    ],
    [
      "cpi",
      "power_leakage"
    ],
    [
      "cpi",
      "power_internal"
    ],
    [
      "cpi",
      "power_switching"
    ],
    [
      "cpi",
      "power_memory"
    ],
    [
      "cpi",
      "power_register"
    ],
    [
      "cpi",
      "power_logic"
    ],
    [
      "cpi",
      "power_clock"
    ],
    [
      "cpi",
      "power_pad"
    ],
    [
      "cpi",
      "area_cell_count"
    ],
    [
      "cpi",
      "area_cell_area"
    ],
    [
      "cpi",
      "area_net_area"
    ],
    [
      "power",
      "power_leakage"
    ],
    [
      "power",
      "power_internal"
    ],
    [
      "power",
      "power_switching"
    ],
    [
      "power",
      "power_memory"
    ],
    [
      "power",
      "power_register"
    ],
    [
      "power",
      "power_logic"
    ],
    [
      "power",
      "power_clock"
    ],
    [
      "power",
      "power_pad"
    ],
    [
      "power",
      "area_cell_count"
    ],
    [
      "power",
      "area_cell_area"
    ],
    [
      "power",
      "area_net_area"
    ],
    [
      "area",
      "power_leakage"
    ],
    [
      "area",
      "power_internal"
    ],
    [
      "area",
      "power_switching"
    ],
    [
      "area",
      "power_memory"
    ],
    [
      "area",
      "power_register"
    ],
    [
      "area",
      "power_logic"
    ],
    [
      "area",
      "power_clock"
    ],
    [
      "area",
      "power_pad"
    ],
    [
      "area",
      "area_cell_count"
    ],
    [
      "area",
      "area_cell_area"
    ],
    [
      "area",
      "area_net_area"
    ],
    [
      "time",
      "power_leakage"
    ],
    [
      "time",
      "power_internal"
    ],
    [
      "time",
      "power_switching"
    ],
    [
      "time",
      "power_memory"
    ],
    [
      "time",
      "power_register"
    ],
    [
      "time",
      "power_logic"
    ],
    [
      "time",
      "power_clock"
    ],
    [
      "time",
      "power_pad"
    ],
    [
      "time",
      "area_cell_count"
    ],
    [
      "time",
      "area_cell_area"
    ],
    [
      "time",
      "area_net_area"
    ]
  ],
  "required_edges": [
    [
      "power_leakage",
      "power"
    ],
    [
      "power_internal",
      "power"
    ],
    [
      "power_switching",
      "power"
    ],
    [
      "power_memory",
      "power"
    ],
    [
      "power_register",
      "power"
    ],
    [
      "power_logic",
      "power"
    ],
    [
      "power_clock",
      "power"
    ],
    [
      "power_pad",
      "power"
    ],
    [
      "area_cell_area",
      "area"
    ],
    [
      "area_net_area",
      "area"
    ]
  ]
}