#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  6 17:00:57 2020
# Process ID: 22284
# Current directory: C:/Users/USER/Desktop/git/SME_parallel/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19168 C:\Users\USER\Desktop\git\SME_parallel\vivado_project\SME_parallel.xpr
# Log file: C:/Users/USER/Desktop/git/SME_parallel/vivado_project/vivado.log
# Journal file: C:/Users/USER/Desktop/git/SME_parallel/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 804.980 ; gain = 149.273
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2458] undeclared symbol match_idx, assumed default net type wire [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'imatch_valid' on this module [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2458] undeclared symbol match_idx, assumed default net type wire [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 20 for port 'start_idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:44]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 20 for port 'process_2idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'o_match_idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:48]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'start_idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:68]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'process_2idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:69]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'start_idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:81]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'process_2idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:82]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'start_idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:94]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'process_2idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:95]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'start_idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:107]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'process_2idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:108]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'match' is not permitted [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:46]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'valid' is not permitted [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 20 for port 'start_idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:44]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 20 for port 'process_2idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'o_match_idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:48]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'start_idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:68]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'process_2idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:69]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'start_idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:81]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'process_2idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:82]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'start_idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:94]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'process_2idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:95]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'start_idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:107]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'process_2idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:108]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'match' is not permitted [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:46]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'valid' is not permitted [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2458] undeclared symbol match_idx, assumed default net type wire [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'o_match_idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:48]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" Line 4. Module KMP_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KMP_Control
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /testfixture/data was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/strnum was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/patnum was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/strdata was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/goldmatch_s was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /testfixture/goldmatch_index_s was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
# run 1000ns
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "CTCAAGCATCAATATGAC"
  -- Pattern 1  "GCCG"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 871.648 ; gain = 24.656
run all
--------------------------------------------------
-- Failed waiting valid signal, Simulation STOP --
--------------------------------------------------
$finish called at time : 20000010 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 70
add_wave {{/testfixture/u_SME/control}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testfixture/u_SME/s1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'o_match_idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:48]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "CTCAAGCATCAATATGAC"
  -- Pattern 1  "GCCG"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 881.336 ; gain = 0.000
run all
--------------------------------------------------
-- Failed waiting valid signal, Simulation STOP --
--------------------------------------------------
$finish called at time : 20000010 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2458] undeclared symbol match_idx, assumed default net type wire [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'o_match_idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:48]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" Line 4. Module KMP_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KMP_Control
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "CTCAAGCATCAATATGAC"
  -- Pattern 1  "GCCG"
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 881.336 ; gain = 0.000
run all
--------------------------------------------------
-- Failed waiting valid signal, Simulation STOP --
--------------------------------------------------
$finish called at time : 20000010 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 70
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testfixture/u_SME/pe1/output_valid}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testfixture/u_SME/pe2/output_valid}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testfixture/u_SME/pe3/output_valid}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testfixture/u_SME/pe4/output_valid}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'o_match_idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:48]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "CTCAAGCATCAATATGAC"
  -- Pattern 1  "GCCG"
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.199 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2458] undeclared symbol match_idx, assumed default net type wire [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'o_match_idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:48]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" Line 4. Module KMP_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KMP_Control
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "CTCAAGCATCAATATGAC"
  -- Pattern 1  "GCCG"
       cycle 2f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.199 ; gain = 0.000
run all
       cycle 3d, expect(1,01) , get(1,Zz) >> Wrong index
  -- Pattern 3  "CG"
       cycle 52, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "ATG"
       cycle 68, expect(1,0d) , get(1,Zz) >> Wrong index
  -- Pattern 5  "CGGT"
       cycle 82, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AC"
       cycle 96, expect(1,10) , get(1,Zz) >> Wrong index
  -- Pattern 7  "GA"
       cycle a9, expect(1,0f) , get(1,Zz) >> Wrong index
  -- Pattern 8  "GACCA"
       cycle c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATAGACCC"
       cycle ed, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TTGATGAA"
       cycle 114, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "TGTGGCACCAGGCTTTGAACTGCTGC"
  -- Pattern 1  "G"
       cycle 13c, expect(1,01) , get(1,Zz) >> Wrong index
  -- Pattern 2  "T"
       cycle 14d, expect(1,00) , get(1,Zz) >> Wrong index
  -- Pattern 3  "G"
       cycle 15b, expect(1,01) , get(1,Zz) >> Wrong index
  -- Pattern 4  "TGTGG"
       cycle 17b, expect(1,00) , get(1,Zz) >> Wrong index
  -- Pattern 5  "CGC"
       cycle 194, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GTAGACTC"
       cycle 1be, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TTG"
       cycle 1d7, expect(1,0e) , get(1,Zz) >> Wrong index
  -- Pattern 8  "CCGCAATA"
       cycle 200, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GTATGGGA"
       cycle 22a, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TCTGGGCT"
       cycle 254, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "CACTAATCGATCCACGACCTCTCGTA"
  -- Pattern 1  "A"
       cycle 27f, expect(1,01) , get(1,Zz) >> Wrong index
  -- Pattern 2  "A"
       cycle 290, expect(1,01) , get(1,Zz) >> Wrong index
  -- Pattern 3  "AATCGATC"
       cycle 2b9, expect(1,04) , get(1,Zz) >> Wrong index
  -- Pattern 4  "CACTAA"
       cycle 2de, expect(1,00) , get(1,Zz) >> Wrong index
  -- Pattern 5  "GACACT"
       cycle 2ff, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AGA"
       cycle 319, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TC"
       cycle 32f, expect(1,06) , get(1,Zz) >> Wrong index
  -- Pattern 8  "GGGAG"
       cycle 34d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATC"
       cycle 366, expect(1,05) , get(1,Zz) >> Wrong index
  -- Pattern a  "C"
       cycle 375, expect(1,00) , get(1,Zz) >> Wrong index
  __________________________________________________________
  == String 4  "CAGAATACCGGGTGCAC"
  -- Pattern 1  "CA"
       cycle 399, expect(1,00) , get(1,Zz) >> Wrong index
  -- Pattern 2  "T"
       cycle 3a9, expect(1,05) , get(1,Zz) >> Wrong index
  -- Pattern 3  "GGCTCT"
       cycle 3cb, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "G"
       cycle 3da, expect(1,02) , get(1,Zz) >> Wrong index
  -- Pattern 5  "C"
       cycle 3e9, expect(1,00) , get(1,Zz) >> Wrong index
  -- Pattern 6  "GCT"
       cycle 401, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 410, expect(1,01) , get(1,Zz) >> Wrong index
  -- Pattern 8  "CAC"
       cycle 426, expect(1,0e) , get(1,Zz) >> Wrong index
  -- Pattern 9  "GTTTAA"
       cycle 448, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ACA"
       cycle 45f, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 5  "AGGGAAGCATCACGAAACTTTGAA"
  -- Pattern 1  "AGGACGAC"
       cycle 4a2, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CTAGCG"
       cycle 4c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "TT"
       cycle 4da, expect(1,12) , get(1,Zz) >> Wrong index
  -- Pattern 4  "TTGG"
       cycle 4f5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "AA"
       cycle 50a, expect(1,04) , get(1,Zz) >> Wrong index
  -- Pattern 6  "GA"
       cycle 51f, expect(1,03) , get(1,Zz) >> Wrong index
  -- Pattern 7  "TTTG"
       cycle 53a, expect(1,12) , get(1,Zz) >> Wrong index
  -- Pattern 8  "GAATCA"
       cycle 55e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "TGAA"
       cycle 579, expect(1,14) , get(1,Zz) >> Wrong index
  -- Pattern a  "TC"
       cycle 58f, expect(1,09) , get(1,Zz) >> Wrong index
  __________________________________________________________
  == String 6  "CGATAACCCGATGTGACA"
  -- Pattern 1  "AGGTCGG"
       cycle 5c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CCCCTAC"
       cycle 5e9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "G"
       cycle 5f8, expect(1,01) , get(1,Zz) >> Wrong index
  -- Pattern 4  "G"
       cycle 607, expect(1,01) , get(1,Zz) >> Wrong index
  -- Pattern 5  "TTCGGTG"
       cycle 62a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GGGTCGG"
       cycle 64e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 65d, expect(1,02) , get(1,Zz) >> Wrong index
  -- Pattern 8  "GGGAA"
       cycle 67a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GAAAA"
       cycle 697, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "AACCC"
       cycle 6b3, expect(1,04) , get(1,Zz) >> Wrong index
----------------------------------
-- Simulation finish            --
-- cycle =1716 , Score =60       --
----------------------------------
$finish called at time : 34320 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'o_match_idx' [C:/Users/USER/Desktop/git/SME_parallel/src/SME.v:48]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "CTCAAGCATCAATATGAC"
  -- Pattern 1  "GCCG"
       cycle 2f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.199 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" Line 4. Module KMP_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KMP_Control
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "CTCAAGCATCAATATGAC"
  -- Pattern 1  "GCCG"
       cycle 2f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.199 ; gain = 0.000
run all
       cycle 3d, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "CG"
       cycle 52, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "ATG"
       cycle 68, expect(1,0d) , get(1,01) >> Wrong index
  -- Pattern 5  "CGGT"
       cycle 82, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AC"
       cycle 96, expect(1,10) , get(1,01) >> Wrong index
  -- Pattern 7  "GA"
       cycle a9, expect(1,0f) , get(1,01) >> Wrong index
  -- Pattern 8  "GACCA"
       cycle c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATAGACCC"
       cycle ed, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TTGATGAA"
       cycle 114, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "TGTGGCACCAGGCTTTGAACTGCTGC"
  -- Pattern 1  "G"
       cycle 13c, expect(1,01) , get(1,01) >> Pass
  -- Pattern 2  "T"
       cycle 14d, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "G"
       cycle 15b, expect(1,01) , get(1,01) >> Pass
  -- Pattern 4  "TGTGG"
       cycle 17b, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "CGC"
       cycle 194, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GTAGACTC"
       cycle 1be, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TTG"
       cycle 1d7, expect(1,0e) , get(1,01) >> Wrong index
  -- Pattern 8  "CCGCAATA"
       cycle 200, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GTATGGGA"
       cycle 22a, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TCTGGGCT"
       cycle 254, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "CACTAATCGATCCACGACCTCTCGTA"
  -- Pattern 1  "A"
       cycle 27f, expect(1,01) , get(1,01) >> Pass
  -- Pattern 2  "A"
       cycle 290, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "AATCGATC"
       cycle 2b9, expect(1,04) , get(1,01) >> Wrong index
  -- Pattern 4  "CACTAA"
       cycle 2de, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "GACACT"
       cycle 2ff, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AGA"
       cycle 319, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TC"
       cycle 32f, expect(1,06) , get(1,01) >> Wrong index
  -- Pattern 8  "GGGAG"
       cycle 34d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATC"
       cycle 366, expect(1,05) , get(1,01) >> Wrong index
  -- Pattern a  "C"
       cycle 375, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 4  "CAGAATACCGGGTGCAC"
  -- Pattern 1  "CA"
       cycle 399, expect(1,00) , get(1,00) >> Pass
  -- Pattern 2  "T"
       cycle 3a9, expect(1,05) , get(1,01) >> Wrong index
  -- Pattern 3  "GGCTCT"
       cycle 3cb, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "G"
       cycle 3da, expect(1,02) , get(1,01) >> Wrong index
  -- Pattern 5  "C"
       cycle 3e9, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "GCT"
       cycle 401, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 410, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "CAC"
       cycle 426, expect(1,0e) , get(1,01) >> Wrong index
  -- Pattern 9  "GTTTAA"
       cycle 448, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ACA"
       cycle 45f, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 5  "AGGGAAGCATCACGAAACTTTGAA"
  -- Pattern 1  "AGGACGAC"
       cycle 4a2, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CTAGCG"
       cycle 4c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "TT"
       cycle 4da, expect(1,12) , get(1,01) >> Wrong index
  -- Pattern 4  "TTGG"
       cycle 4f5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "AA"
       cycle 50a, expect(1,04) , get(1,01) >> Wrong index
  -- Pattern 6  "GA"
       cycle 51f, expect(1,03) , get(1,01) >> Wrong index
  -- Pattern 7  "TTTG"
       cycle 53a, expect(1,12) , get(1,01) >> Wrong index
  -- Pattern 8  "GAATCA"
       cycle 55e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "TGAA"
       cycle 579, expect(1,14) , get(1,01) >> Wrong index
  -- Pattern a  "TC"
       cycle 58f, expect(1,09) , get(1,01) >> Wrong index
  __________________________________________________________
  == String 6  "CGATAACCCGATGTGACA"
  -- Pattern 1  "AGGTCGG"
       cycle 5c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CCCCTAC"
       cycle 5e9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "G"
       cycle 5f8, expect(1,01) , get(1,01) >> Pass
  -- Pattern 4  "G"
       cycle 607, expect(1,01) , get(1,01) >> Pass
  -- Pattern 5  "TTCGGTG"
       cycle 62a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GGGTCGG"
       cycle 64e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 65d, expect(1,02) , get(1,01) >> Wrong index
  -- Pattern 8  "GGGAA"
       cycle 67a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GAAAA"
       cycle 697, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "AACCC"
       cycle 6b3, expect(1,04) , get(1,01) >> Wrong index
----------------------------------
-- Simulation finish            --
-- cycle =1716 , Score =88       --
----------------------------------
$finish called at time : 34320 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 4 into 'i_match' is out of bounds [C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v:39]
WARNING: [VRFC 10-3283] element index 20 into 'i_match_idx' is out of bounds [C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" Line 4. Module KMP_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KMP_Control
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "CTCAAGCATCAATATGAC"
  -- Pattern 1  "GCCG"
       cycle 2f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.199 ; gain = 0.000
run all
       cycle 3d, expect(1,01) , get(1,0x) >> Wrong index
  -- Pattern 3  "CG"
       cycle 52, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "ATG"
       cycle 68, expect(1,0d) , get(1,0X) >> Wrong index
  -- Pattern 5  "CGGT"
       cycle 82, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AC"
       cycle 96, expect(1,10) , get(1,XX) >> Wrong index
  -- Pattern 7  "GA"
       cycle a9, expect(1,0f) , get(1,0x) >> Wrong index
  -- Pattern 8  "GACCA"
       cycle c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATAGACCC"
       cycle ed, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TTGATGAA"
       cycle 114, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "TGTGGCACCAGGCTTTGAACTGCTGC"
  -- Pattern 1  "G"
       cycle 13c, expect(1,01) , get(1,Xx) >> Wrong index
  -- Pattern 2  "T"
       cycle 14d, expect(1,00) , get(1,XX) >> Wrong index
  -- Pattern 3  "G"
       cycle 15b, expect(1,01) , get(1,Xx) >> Wrong index
  -- Pattern 4  "TGTGG"
       cycle 17b, expect(1,00) , get(1,0X) >> Wrong index
  -- Pattern 5  "CGC"
       cycle 194, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GTAGACTC"
       cycle 1be, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TTG"
       cycle 1d7, expect(1,0e) , get(1,0X) >> Wrong index
  -- Pattern 8  "CCGCAATA"
       cycle 200, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GTATGGGA"
       cycle 22a, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TCTGGGCT"
       cycle 254, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "CACTAATCGATCCACGACCTCTCGTA"
  -- Pattern 1  "A"
       cycle 27f, expect(1,01) , get(1,XX) >> Wrong index
  -- Pattern 2  "A"
       cycle 290, expect(1,01) , get(1,XX) >> Wrong index
  -- Pattern 3  "AATCGATC"
       cycle 2b9, expect(1,04) , get(1,0X) >> Wrong index
  -- Pattern 4  "CACTAA"
       cycle 2de, expect(1,00) , get(1,0X) >> Wrong index
  -- Pattern 5  "GACACT"
       cycle 2ff, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AGA"
       cycle 319, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TC"
       cycle 32f, expect(1,06) , get(1,XX) >> Wrong index
  -- Pattern 8  "GGGAG"
       cycle 34d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATC"
       cycle 366, expect(1,05) , get(1,0X) >> Wrong index
  -- Pattern a  "C"
       cycle 375, expect(1,00) , get(1,Xx) >> Wrong index
  __________________________________________________________
  == String 4  "CAGAATACCGGGTGCAC"
  -- Pattern 1  "CA"
       cycle 399, expect(1,00) , get(1,0x) >> Wrong index
  -- Pattern 2  "T"
       cycle 3a9, expect(1,05) , get(1,0X) >> Wrong index
  -- Pattern 3  "GGCTCT"
       cycle 3cb, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "G"
       cycle 3da, expect(1,02) , get(1,0X) >> Wrong index
  -- Pattern 5  "C"
       cycle 3e9, expect(1,00) , get(1,0x) >> Wrong index
  -- Pattern 6  "GCT"
       cycle 401, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 410, expect(1,01) , get(1,0x) >> Wrong index
  -- Pattern 8  "CAC"
       cycle 426, expect(1,0e) , get(1,0x) >> Wrong index
  -- Pattern 9  "GTTTAA"
       cycle 448, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ACA"
       cycle 45f, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 5  "AGGGAAGCATCACGAAACTTTGAA"
  -- Pattern 1  "AGGACGAC"
       cycle 4a2, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CTAGCG"
       cycle 4c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "TT"
       cycle 4da, expect(1,12) , get(1,XX) >> Wrong index
  -- Pattern 4  "TTGG"
       cycle 4f5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "AA"
       cycle 50a, expect(1,04) , get(1,XX) >> Wrong index
  -- Pattern 6  "GA"
       cycle 51f, expect(1,03) , get(1,XX) >> Wrong index
  -- Pattern 7  "TTTG"
       cycle 53a, expect(1,12) , get(1,XX) >> Wrong index
  -- Pattern 8  "GAATCA"
       cycle 55e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "TGAA"
       cycle 579, expect(1,14) , get(1,XX) >> Wrong index
  -- Pattern a  "TC"
       cycle 58f, expect(1,09) , get(1,0X) >> Wrong index
  __________________________________________________________
  == String 6  "CGATAACCCGATGTGACA"
  -- Pattern 1  "AGGTCGG"
       cycle 5c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CCCCTAC"
       cycle 5e9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "G"
       cycle 5f8, expect(1,01) , get(1,0x) >> Wrong index
  -- Pattern 4  "G"
       cycle 607, expect(1,01) , get(1,0x) >> Wrong index
  -- Pattern 5  "TTCGGTG"
       cycle 62a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GGGTCGG"
       cycle 64e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 65d, expect(1,02) , get(1,0x) >> Wrong index
  -- Pattern 8  "GGGAA"
       cycle 67a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GAAAA"
       cycle 697, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "AACCC"
       cycle 6b3, expect(1,04) , get(1,0X) >> Wrong index
----------------------------------
-- Simulation finish            --
-- cycle =1716 , Score =60       --
----------------------------------
$finish called at time : 34320 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" Line 4. Module KMP_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KMP_Control
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "CTCAAGCATCAATATGAC"
  -- Pattern 1  "GCCG"
       cycle 2f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1030.199 ; gain = 0.000
run all
       cycle 3d, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "CG"
       cycle 52, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "ATG"
       cycle 68, expect(1,0d) , get(1,01) >> Wrong index
  -- Pattern 5  "CGGT"
       cycle 82, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AC"
       cycle 96, expect(1,10) , get(1,01) >> Wrong index
  -- Pattern 7  "GA"
       cycle a9, expect(1,0f) , get(1,01) >> Wrong index
  -- Pattern 8  "GACCA"
       cycle c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATAGACCC"
       cycle ed, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TTGATGAA"
       cycle 114, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "TGTGGCACCAGGCTTTGAACTGCTGC"
  -- Pattern 1  "G"
       cycle 13c, expect(1,01) , get(1,01) >> Pass
  -- Pattern 2  "T"
       cycle 14d, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "G"
       cycle 15b, expect(1,01) , get(1,01) >> Pass
  -- Pattern 4  "TGTGG"
       cycle 17b, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "CGC"
       cycle 194, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GTAGACTC"
       cycle 1be, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TTG"
       cycle 1d7, expect(1,0e) , get(1,01) >> Wrong index
  -- Pattern 8  "CCGCAATA"
       cycle 200, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GTATGGGA"
       cycle 22a, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TCTGGGCT"
       cycle 254, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "CACTAATCGATCCACGACCTCTCGTA"
  -- Pattern 1  "A"
       cycle 27f, expect(1,01) , get(1,01) >> Pass
  -- Pattern 2  "A"
       cycle 290, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "AATCGATC"
       cycle 2b9, expect(1,04) , get(1,01) >> Wrong index
  -- Pattern 4  "CACTAA"
       cycle 2de, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "GACACT"
       cycle 2ff, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AGA"
       cycle 319, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TC"
       cycle 32f, expect(1,06) , get(1,01) >> Wrong index
  -- Pattern 8  "GGGAG"
       cycle 34d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATC"
       cycle 366, expect(1,05) , get(1,01) >> Wrong index
  -- Pattern a  "C"
       cycle 375, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 4  "CAGAATACCGGGTGCAC"
  -- Pattern 1  "CA"
       cycle 399, expect(1,00) , get(1,00) >> Pass
  -- Pattern 2  "T"
       cycle 3a9, expect(1,05) , get(1,01) >> Wrong index
  -- Pattern 3  "GGCTCT"
       cycle 3cb, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "G"
       cycle 3da, expect(1,02) , get(1,01) >> Wrong index
  -- Pattern 5  "C"
       cycle 3e9, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "GCT"
       cycle 401, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 410, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "CAC"
       cycle 426, expect(1,0e) , get(1,01) >> Wrong index
  -- Pattern 9  "GTTTAA"
       cycle 448, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ACA"
       cycle 45f, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 5  "AGGGAAGCATCACGAAACTTTGAA"
  -- Pattern 1  "AGGACGAC"
       cycle 4a2, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CTAGCG"
       cycle 4c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "TT"
       cycle 4da, expect(1,12) , get(1,01) >> Wrong index
  -- Pattern 4  "TTGG"
       cycle 4f5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "AA"
       cycle 50a, expect(1,04) , get(1,01) >> Wrong index
  -- Pattern 6  "GA"
       cycle 51f, expect(1,03) , get(1,01) >> Wrong index
  -- Pattern 7  "TTTG"
       cycle 53a, expect(1,12) , get(1,01) >> Wrong index
  -- Pattern 8  "GAATCA"
       cycle 55e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "TGAA"
       cycle 579, expect(1,14) , get(1,01) >> Wrong index
  -- Pattern a  "TC"
       cycle 58f, expect(1,09) , get(1,01) >> Wrong index
  __________________________________________________________
  == String 6  "CGATAACCCGATGTGACA"
  -- Pattern 1  "AGGTCGG"
       cycle 5c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CCCCTAC"
       cycle 5e9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "G"
       cycle 5f8, expect(1,01) , get(1,01) >> Pass
  -- Pattern 4  "G"
       cycle 607, expect(1,01) , get(1,01) >> Pass
  -- Pattern 5  "TTCGGTG"
       cycle 62a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GGGTCGG"
       cycle 64e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 65d, expect(1,02) , get(1,01) >> Wrong index
  -- Pattern 8  "GGGAA"
       cycle 67a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GAAAA"
       cycle 697, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "AACCC"
       cycle 6b3, expect(1,04) , get(1,01) >> Wrong index
----------------------------------
-- Simulation finish            --
-- cycle =1716 , Score =88       --
----------------------------------
$finish called at time : 34320 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" Line 4. Module KMP_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KMP_Control
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "CTCAAGCATCAATATGAC"
  -- Pattern 1  "GCCG"
       cycle 2f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.199 ; gain = 0.000
run all
       cycle 3d, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "CG"
       cycle 52, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "ATG"
       cycle 68, expect(1,0d) , get(1,01) >> Wrong index
  -- Pattern 5  "CGGT"
       cycle 82, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AC"
       cycle 96, expect(1,10) , get(1,01) >> Wrong index
  -- Pattern 7  "GA"
       cycle a9, expect(1,0f) , get(1,01) >> Wrong index
  -- Pattern 8  "GACCA"
       cycle c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATAGACCC"
       cycle ed, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TTGATGAA"
       cycle 114, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "TGTGGCACCAGGCTTTGAACTGCTGC"
  -- Pattern 1  "G"
       cycle 13c, expect(1,01) , get(1,01) >> Pass
  -- Pattern 2  "T"
       cycle 14d, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "G"
       cycle 15b, expect(1,01) , get(1,01) >> Pass
  -- Pattern 4  "TGTGG"
       cycle 17b, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "CGC"
       cycle 194, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GTAGACTC"
       cycle 1be, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TTG"
       cycle 1d7, expect(1,0e) , get(1,01) >> Wrong index
  -- Pattern 8  "CCGCAATA"
       cycle 200, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GTATGGGA"
       cycle 22a, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TCTGGGCT"
       cycle 254, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "CACTAATCGATCCACGACCTCTCGTA"
  -- Pattern 1  "A"
       cycle 27f, expect(1,01) , get(1,01) >> Pass
  -- Pattern 2  "A"
       cycle 290, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "AATCGATC"
       cycle 2b9, expect(1,04) , get(1,01) >> Wrong index
  -- Pattern 4  "CACTAA"
       cycle 2de, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "GACACT"
       cycle 2ff, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AGA"
       cycle 319, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TC"
       cycle 32f, expect(1,06) , get(1,01) >> Wrong index
  -- Pattern 8  "GGGAG"
       cycle 34d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATC"
       cycle 366, expect(1,05) , get(1,01) >> Wrong index
  -- Pattern a  "C"
       cycle 375, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 4  "CAGAATACCGGGTGCAC"
  -- Pattern 1  "CA"
       cycle 399, expect(1,00) , get(1,00) >> Pass
  -- Pattern 2  "T"
       cycle 3a9, expect(1,05) , get(1,01) >> Wrong index
  -- Pattern 3  "GGCTCT"
       cycle 3cb, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "G"
       cycle 3da, expect(1,02) , get(1,02) >> Pass
  -- Pattern 5  "C"
       cycle 3e9, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "GCT"
       cycle 401, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 410, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "CAC"
       cycle 426, expect(1,0e) , get(1,01) >> Wrong index
  -- Pattern 9  "GTTTAA"
       cycle 448, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ACA"
       cycle 45f, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 5  "AGGGAAGCATCACGAAACTTTGAA"
  -- Pattern 1  "AGGACGAC"
       cycle 4a2, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CTAGCG"
       cycle 4c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "TT"
       cycle 4da, expect(1,12) , get(1,01) >> Wrong index
  -- Pattern 4  "TTGG"
       cycle 4f5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "AA"
       cycle 50a, expect(1,04) , get(1,04) >> Pass
  -- Pattern 6  "GA"
       cycle 51f, expect(1,03) , get(1,03) >> Pass
  -- Pattern 7  "TTTG"
       cycle 53a, expect(1,12) , get(1,01) >> Wrong index
  -- Pattern 8  "GAATCA"
       cycle 55e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "TGAA"
       cycle 579, expect(1,14) , get(1,01) >> Wrong index
  -- Pattern a  "TC"
       cycle 58f, expect(1,09) , get(1,01) >> Wrong index
  __________________________________________________________
  == String 6  "CGATAACCCGATGTGACA"
  -- Pattern 1  "AGGTCGG"
       cycle 5c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CCCCTAC"
       cycle 5e9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "G"
       cycle 5f8, expect(1,01) , get(1,01) >> Pass
  -- Pattern 4  "G"
       cycle 607, expect(1,01) , get(1,01) >> Pass
  -- Pattern 5  "TTCGGTG"
       cycle 62a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GGGTCGG"
       cycle 64e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 65d, expect(1,02) , get(1,02) >> Pass
  -- Pattern 8  "GGGAA"
       cycle 67a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GAAAA"
       cycle 697, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "AACCC"
       cycle 6b3, expect(1,04) , get(1,01) >> Wrong index
----------------------------------
-- Simulation finish            --
-- cycle =1716 , Score =96       --
----------------------------------
$finish called at time : 34320 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_Control
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v:39]
ERROR: [VRFC 10-2865] module 'KMP_Control' ignored due to previous errors [C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_Control
ERROR: [VRFC 10-4982] syntax error near ')' [C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v:39]
ERROR: [VRFC 10-2865] module 'KMP_Control' ignored due to previous errors [C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" Line 4. Module KMP_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KMP_Control
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "CTCAAGCATCAATATGAC"
  -- Pattern 1  "GCCG"
       cycle 2f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.199 ; gain = 0.000
run all
       cycle 3d, expect(1,01) , get(1,02) >> Wrong index
  -- Pattern 3  "CG"
       cycle 52, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "ATG"
       cycle 68, expect(1,0d) , get(1,01) >> Wrong index
  -- Pattern 5  "CGGT"
       cycle 82, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AC"
       cycle 96, expect(1,10) , get(1,01) >> Wrong index
  -- Pattern 7  "GA"
       cycle a9, expect(1,0f) , get(1,01) >> Wrong index
  -- Pattern 8  "GACCA"
       cycle c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATAGACCC"
       cycle ed, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TTGATGAA"
       cycle 114, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "TGTGGCACCAGGCTTTGAACTGCTGC"
  -- Pattern 1  "G"
       cycle 13c, expect(1,01) , get(1,02) >> Wrong index
  -- Pattern 2  "T"
       cycle 14d, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "G"
       cycle 15b, expect(1,01) , get(1,02) >> Wrong index
  -- Pattern 4  "TGTGG"
       cycle 17b, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "CGC"
       cycle 194, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GTAGACTC"
       cycle 1be, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TTG"
       cycle 1d7, expect(1,0e) , get(1,01) >> Wrong index
  -- Pattern 8  "CCGCAATA"
       cycle 200, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GTATGGGA"
       cycle 22a, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TCTGGGCT"
       cycle 254, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "CACTAATCGATCCACGACCTCTCGTA"
  -- Pattern 1  "A"
       cycle 27f, expect(1,01) , get(1,02) >> Wrong index
  -- Pattern 2  "A"
       cycle 290, expect(1,01) , get(1,02) >> Wrong index
  -- Pattern 3  "AATCGATC"
       cycle 2b9, expect(1,04) , get(1,01) >> Wrong index
  -- Pattern 4  "CACTAA"
       cycle 2de, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "GACACT"
       cycle 2ff, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AGA"
       cycle 319, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TC"
       cycle 32f, expect(1,06) , get(1,01) >> Wrong index
  -- Pattern 8  "GGGAG"
       cycle 34d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATC"
       cycle 366, expect(1,05) , get(1,01) >> Wrong index
  -- Pattern a  "C"
       cycle 375, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 4  "CAGAATACCGGGTGCAC"
  -- Pattern 1  "CA"
       cycle 399, expect(1,00) , get(1,00) >> Pass
  -- Pattern 2  "T"
       cycle 3a9, expect(1,05) , get(1,01) >> Wrong index
  -- Pattern 3  "GGCTCT"
       cycle 3cb, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "G"
       cycle 3da, expect(1,02) , get(1,01) >> Wrong index
  -- Pattern 5  "C"
       cycle 3e9, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "GCT"
       cycle 401, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 410, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "CAC"
       cycle 426, expect(1,0e) , get(1,01) >> Wrong index
  -- Pattern 9  "GTTTAA"
       cycle 448, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ACA"
       cycle 45f, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 5  "AGGGAAGCATCACGAAACTTTGAA"
  -- Pattern 1  "AGGACGAC"
       cycle 4a2, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CTAGCG"
       cycle 4c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "TT"
       cycle 4da, expect(1,12) , get(1,01) >> Wrong index
  -- Pattern 4  "TTGG"
       cycle 4f5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "AA"
       cycle 50a, expect(1,04) , get(1,01) >> Wrong index
  -- Pattern 6  "GA"
       cycle 51f, expect(1,03) , get(1,01) >> Wrong index
  -- Pattern 7  "TTTG"
       cycle 53a, expect(1,12) , get(1,01) >> Wrong index
  -- Pattern 8  "GAATCA"
       cycle 55e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "TGAA"
       cycle 579, expect(1,14) , get(1,01) >> Wrong index
  -- Pattern a  "TC"
       cycle 58f, expect(1,09) , get(1,01) >> Wrong index
  __________________________________________________________
  == String 6  "CGATAACCCGATGTGACA"
  -- Pattern 1  "AGGTCGG"
       cycle 5c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CCCCTAC"
       cycle 5e9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "G"
       cycle 5f8, expect(1,01) , get(1,02) >> Wrong index
  -- Pattern 4  "G"
       cycle 607, expect(1,01) , get(1,02) >> Wrong index
  -- Pattern 5  "TTCGGTG"
       cycle 62a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GGGTCGG"
       cycle 64e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 65d, expect(1,02) , get(1,01) >> Wrong index
  -- Pattern 8  "GGGAA"
       cycle 67a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GAAAA"
       cycle 697, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "AACCC"
       cycle 6b3, expect(1,04) , get(1,01) >> Wrong index
----------------------------------
-- Simulation finish            --
-- cycle =1716 , Score =74       --
----------------------------------
$finish called at time : 34320 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" Line 4. Module KMP_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KMP_Control
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "CTCAAGCATCAATATGAC"
  -- Pattern 1  "GCCG"
       cycle 2f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1030.199 ; gain = 0.000
run all
       cycle 3d, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "CG"
       cycle 52, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "ATG"
       cycle 68, expect(1,0d) , get(1,01) >> Wrong index
  -- Pattern 5  "CGGT"
       cycle 82, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AC"
       cycle 96, expect(1,10) , get(1,01) >> Wrong index
  -- Pattern 7  "GA"
       cycle a9, expect(1,0f) , get(1,01) >> Wrong index
  -- Pattern 8  "GACCA"
       cycle c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATAGACCC"
       cycle ed, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TTGATGAA"
       cycle 114, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "TGTGGCACCAGGCTTTGAACTGCTGC"
  -- Pattern 1  "G"
       cycle 13c, expect(1,01) , get(1,01) >> Pass
  -- Pattern 2  "T"
       cycle 14d, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "G"
       cycle 15b, expect(1,01) , get(1,01) >> Pass
  -- Pattern 4  "TGTGG"
       cycle 17b, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "CGC"
       cycle 194, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GTAGACTC"
       cycle 1be, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TTG"
       cycle 1d7, expect(1,0e) , get(1,01) >> Wrong index
  -- Pattern 8  "CCGCAATA"
       cycle 200, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GTATGGGA"
       cycle 22a, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TCTGGGCT"
       cycle 254, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "CACTAATCGATCCACGACCTCTCGTA"
  -- Pattern 1  "A"
       cycle 27f, expect(1,01) , get(1,01) >> Pass
  -- Pattern 2  "A"
       cycle 290, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "AATCGATC"
       cycle 2b9, expect(1,04) , get(1,01) >> Wrong index
  -- Pattern 4  "CACTAA"
       cycle 2de, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "GACACT"
       cycle 2ff, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AGA"
       cycle 319, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TC"
       cycle 32f, expect(1,06) , get(1,01) >> Wrong index
  -- Pattern 8  "GGGAG"
       cycle 34d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATC"
       cycle 366, expect(1,05) , get(1,01) >> Wrong index
  -- Pattern a  "C"
       cycle 375, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 4  "CAGAATACCGGGTGCAC"
  -- Pattern 1  "CA"
       cycle 399, expect(1,00) , get(1,00) >> Pass
  -- Pattern 2  "T"
       cycle 3a9, expect(1,05) , get(1,01) >> Wrong index
  -- Pattern 3  "GGCTCT"
       cycle 3cb, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "G"
       cycle 3da, expect(1,02) , get(1,02) >> Pass
  -- Pattern 5  "C"
       cycle 3e9, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "GCT"
       cycle 401, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 410, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "CAC"
       cycle 426, expect(1,0e) , get(1,01) >> Wrong index
  -- Pattern 9  "GTTTAA"
       cycle 448, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ACA"
       cycle 45f, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 5  "AGGGAAGCATCACGAAACTTTGAA"
  -- Pattern 1  "AGGACGAC"
       cycle 4a2, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CTAGCG"
       cycle 4c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "TT"
       cycle 4da, expect(1,12) , get(1,01) >> Wrong index
  -- Pattern 4  "TTGG"
       cycle 4f5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "AA"
       cycle 50a, expect(1,04) , get(1,04) >> Pass
  -- Pattern 6  "GA"
       cycle 51f, expect(1,03) , get(1,03) >> Pass
  -- Pattern 7  "TTTG"
       cycle 53a, expect(1,12) , get(1,01) >> Wrong index
  -- Pattern 8  "GAATCA"
       cycle 55e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "TGAA"
       cycle 579, expect(1,14) , get(1,01) >> Wrong index
  -- Pattern a  "TC"
       cycle 58f, expect(1,09) , get(1,01) >> Wrong index
  __________________________________________________________
  == String 6  "CGATAACCCGATGTGACA"
  -- Pattern 1  "AGGTCGG"
       cycle 5c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CCCCTAC"
       cycle 5e9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "G"
       cycle 5f8, expect(1,01) , get(1,01) >> Pass
  -- Pattern 4  "G"
       cycle 607, expect(1,01) , get(1,01) >> Pass
  -- Pattern 5  "TTCGGTG"
       cycle 62a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GGGTCGG"
       cycle 64e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 65d, expect(1,02) , get(1,02) >> Pass
  -- Pattern 8  "GGGAA"
       cycle 67a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GAAAA"
       cycle 697, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "AACCC"
       cycle 6b3, expect(1,04) , get(1,01) >> Wrong index
----------------------------------
-- Simulation finish            --
-- cycle =1716 , Score =96       --
----------------------------------
$finish called at time : 34320 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" Line 4. Module KMP_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KMP_Control
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "CTCAAGCATCAATATGAC"
  -- Pattern 1  "GCCG"
       cycle 2f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.199 ; gain = 0.000
run all
       cycle 3d, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "CG"
       cycle 52, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "ATG"
       cycle 68, expect(1,0d) , get(1,01) >> Wrong index
  -- Pattern 5  "CGGT"
       cycle 82, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AC"
       cycle 96, expect(1,10) , get(1,01) >> Wrong index
  -- Pattern 7  "GA"
       cycle a9, expect(1,0f) , get(1,01) >> Wrong index
  -- Pattern 8  "GACCA"
       cycle c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATAGACCC"
       cycle ed, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TTGATGAA"
       cycle 114, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "TGTGGCACCAGGCTTTGAACTGCTGC"
  -- Pattern 1  "G"
       cycle 13c, expect(1,01) , get(1,01) >> Pass
  -- Pattern 2  "T"
       cycle 14d, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "G"
       cycle 15b, expect(1,01) , get(1,01) >> Pass
  -- Pattern 4  "TGTGG"
       cycle 17b, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "CGC"
       cycle 194, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GTAGACTC"
       cycle 1be, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TTG"
       cycle 1d7, expect(1,0e) , get(1,01) >> Wrong index
  -- Pattern 8  "CCGCAATA"
       cycle 200, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GTATGGGA"
       cycle 22a, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TCTGGGCT"
       cycle 254, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "CACTAATCGATCCACGACCTCTCGTA"
  -- Pattern 1  "A"
       cycle 27f, expect(1,01) , get(1,01) >> Pass
  -- Pattern 2  "A"
       cycle 290, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "AATCGATC"
       cycle 2b9, expect(1,04) , get(1,01) >> Wrong index
  -- Pattern 4  "CACTAA"
       cycle 2de, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "GACACT"
       cycle 2ff, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AGA"
       cycle 319, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TC"
       cycle 32f, expect(1,06) , get(1,01) >> Wrong index
  -- Pattern 8  "GGGAG"
       cycle 34d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATC"
       cycle 366, expect(1,05) , get(1,01) >> Wrong index
  -- Pattern a  "C"
       cycle 375, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 4  "CAGAATACCGGGTGCAC"
  -- Pattern 1  "CA"
       cycle 399, expect(1,00) , get(1,00) >> Pass
  -- Pattern 2  "T"
       cycle 3a9, expect(1,05) , get(1,01) >> Wrong index
  -- Pattern 3  "GGCTCT"
       cycle 3cb, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "G"
       cycle 3da, expect(1,02) , get(1,02) >> Pass
  -- Pattern 5  "C"
       cycle 3e9, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "GCT"
       cycle 401, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 410, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "CAC"
       cycle 426, expect(1,0e) , get(1,01) >> Wrong index
  -- Pattern 9  "GTTTAA"
       cycle 448, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ACA"
       cycle 45f, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 5  "AGGGAAGCATCACGAAACTTTGAA"
  -- Pattern 1  "AGGACGAC"
       cycle 4a2, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CTAGCG"
       cycle 4c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "TT"
       cycle 4da, expect(1,12) , get(1,01) >> Wrong index
  -- Pattern 4  "TTGG"
       cycle 4f5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "AA"
       cycle 50a, expect(1,04) , get(1,04) >> Pass
  -- Pattern 6  "GA"
       cycle 51f, expect(1,03) , get(1,03) >> Pass
  -- Pattern 7  "TTTG"
       cycle 53a, expect(1,12) , get(1,01) >> Wrong index
  -- Pattern 8  "GAATCA"
       cycle 55e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "TGAA"
       cycle 579, expect(1,14) , get(1,01) >> Wrong index
  -- Pattern a  "TC"
       cycle 58f, expect(1,09) , get(1,01) >> Wrong index
  __________________________________________________________
  == String 6  "CGATAACCCGATGTGACA"
  -- Pattern 1  "AGGTCGG"
       cycle 5c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CCCCTAC"
       cycle 5e9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "G"
       cycle 5f8, expect(1,01) , get(1,01) >> Pass
  -- Pattern 4  "G"
       cycle 607, expect(1,01) , get(1,01) >> Pass
  -- Pattern 5  "TTCGGTG"
       cycle 62a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GGGTCGG"
       cycle 64e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 65d, expect(1,02) , get(1,02) >> Pass
  -- Pattern 8  "GGGAA"
       cycle 67a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GAAAA"
       cycle 697, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "AACCC"
       cycle 6b3, expect(1,04) , get(1,01) >> Wrong index
----------------------------------
-- Simulation finish            --
-- cycle =1716 , Score =96       --
----------------------------------
$finish called at time : 34320 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" Line 4. Module KMP_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KMP_Control
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "CTCAAGCATCAATATGAC"
  -- Pattern 1  "GCCG"
       cycle 2f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.199 ; gain = 0.000
run all
       cycle 3d, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "CG"
       cycle 52, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "ATG"
       cycle 68, expect(1,0d) , get(1,0d) >> Pass
  -- Pattern 5  "CGGT"
       cycle 82, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AC"
       cycle 96, expect(1,10) , get(1,10) >> Pass
  -- Pattern 7  "GA"
       cycle a9, expect(1,0f) , get(1,0f) >> Pass
  -- Pattern 8  "GACCA"
       cycle c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATAGACCC"
       cycle ed, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TTGATGAA"
       cycle 114, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "TGTGGCACCAGGCTTTGAACTGCTGC"
  -- Pattern 1  "G"
       cycle 13c, expect(1,01) , get(1,01) >> Pass
  -- Pattern 2  "T"
       cycle 14d, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "G"
       cycle 15b, expect(1,01) , get(1,01) >> Pass
  -- Pattern 4  "TGTGG"
       cycle 17b, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "CGC"
       cycle 194, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GTAGACTC"
       cycle 1be, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TTG"
       cycle 1d7, expect(1,0e) , get(1,0e) >> Pass
  -- Pattern 8  "CCGCAATA"
       cycle 200, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GTATGGGA"
       cycle 22a, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TCTGGGCT"
       cycle 254, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "CACTAATCGATCCACGACCTCTCGTA"
  -- Pattern 1  "A"
       cycle 27f, expect(1,01) , get(1,01) >> Pass
  -- Pattern 2  "A"
       cycle 290, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "AATCGATC"
       cycle 2b9, expect(1,04) , get(1,04) >> Pass
  -- Pattern 4  "CACTAA"
       cycle 2de, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "GACACT"
       cycle 2ff, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AGA"
       cycle 319, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TC"
       cycle 32f, expect(1,06) , get(1,06) >> Pass
  -- Pattern 8  "GGGAG"
       cycle 34d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATC"
       cycle 366, expect(1,05) , get(1,05) >> Pass
  -- Pattern a  "C"
       cycle 375, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 4  "CAGAATACCGGGTGCAC"
  -- Pattern 1  "CA"
       cycle 399, expect(1,00) , get(1,00) >> Pass
  -- Pattern 2  "T"
       cycle 3a9, expect(1,05) , get(1,05) >> Pass
  -- Pattern 3  "GGCTCT"
       cycle 3cb, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "G"
       cycle 3da, expect(1,02) , get(1,02) >> Pass
  -- Pattern 5  "C"
       cycle 3e9, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "GCT"
       cycle 401, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 410, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "CAC"
       cycle 426, expect(1,0e) , get(1,0e) >> Pass
  -- Pattern 9  "GTTTAA"
       cycle 448, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ACA"
       cycle 45f, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 5  "AGGGAAGCATCACGAAACTTTGAA"
  -- Pattern 1  "AGGACGAC"
       cycle 4a2, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CTAGCG"
       cycle 4c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "TT"
       cycle 4da, expect(1,12) , get(1,12) >> Pass
  -- Pattern 4  "TTGG"
       cycle 4f5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "AA"
       cycle 50a, expect(1,04) , get(1,04) >> Pass
  -- Pattern 6  "GA"
       cycle 51f, expect(1,03) , get(1,03) >> Pass
  -- Pattern 7  "TTTG"
       cycle 53a, expect(1,12) , get(1,12) >> Pass
  -- Pattern 8  "GAATCA"
       cycle 55e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "TGAA"
       cycle 579, expect(1,14) , get(1,14) >> Pass
  -- Pattern a  "TC"
       cycle 58f, expect(1,09) , get(1,09) >> Pass
  __________________________________________________________
  == String 6  "CGATAACCCGATGTGACA"
  -- Pattern 1  "AGGTCGG"
       cycle 5c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CCCCTAC"
       cycle 5e9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "G"
       cycle 5f8, expect(1,01) , get(1,01) >> Pass
  -- Pattern 4  "G"
       cycle 607, expect(1,01) , get(1,01) >> Pass
  -- Pattern 5  "TTCGGTG"
       cycle 62a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GGGTCGG"
       cycle 64e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 65d, expect(1,02) , get(1,02) >> Pass
  -- Pattern 8  "GGGAA"
       cycle 67a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GAAAA"
       cycle 697, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "AACCC"
       cycle 6b3, expect(1,04) , get(1,04) >> Pass
----------------------------------
-- Simulation finish, ALL PASS  --
-- cycle =1716 , Score =124       --
----------------------------------
$finish called at time : 34320 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_FailFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KMP_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SME
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shared_memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" Line 4. Module KMP_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KMP_Control
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "CTCAAGCATCAATATGAC"
  -- Pattern 1  "GCCG"
       cycle 2f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.199 ; gain = 0.000
run all
       cycle 3d, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "CG"
       cycle 52, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "ATG"
       cycle 68, expect(1,0d) , get(1,0d) >> Pass
  -- Pattern 5  "CGGT"
       cycle 82, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AC"
       cycle 96, expect(1,10) , get(1,10) >> Pass
  -- Pattern 7  "GA"
       cycle a9, expect(1,0f) , get(1,0f) >> Pass
  -- Pattern 8  "GACCA"
       cycle c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATAGACCC"
       cycle ed, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TTGATGAA"
       cycle 114, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "TGTGGCACCAGGCTTTGAACTGCTGC"
  -- Pattern 1  "G"
       cycle 13c, expect(1,01) , get(1,01) >> Pass
  -- Pattern 2  "T"
       cycle 14d, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "G"
       cycle 15b, expect(1,01) , get(1,01) >> Pass
  -- Pattern 4  "TGTGG"
       cycle 17b, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "CGC"
       cycle 194, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GTAGACTC"
       cycle 1be, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TTG"
       cycle 1d7, expect(1,0e) , get(1,0e) >> Pass
  -- Pattern 8  "CCGCAATA"
       cycle 200, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GTATGGGA"
       cycle 22a, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TCTGGGCT"
       cycle 254, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "CACTAATCGATCCACGACCTCTCGTA"
  -- Pattern 1  "A"
       cycle 27f, expect(1,01) , get(1,01) >> Pass
  -- Pattern 2  "A"
       cycle 290, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "AATCGATC"
       cycle 2b9, expect(1,04) , get(1,04) >> Pass
  -- Pattern 4  "CACTAA"
       cycle 2de, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "GACACT"
       cycle 2ff, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AGA"
       cycle 319, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TC"
       cycle 32f, expect(1,06) , get(1,06) >> Pass
  -- Pattern 8  "GGGAG"
       cycle 34d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATC"
       cycle 366, expect(1,05) , get(1,05) >> Pass
  -- Pattern a  "C"
       cycle 375, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 4  "CAGAATACCGGGTGCAC"
  -- Pattern 1  "CA"
       cycle 399, expect(1,00) , get(1,00) >> Pass
  -- Pattern 2  "T"
       cycle 3a9, expect(1,05) , get(1,05) >> Pass
  -- Pattern 3  "GGCTCT"
       cycle 3cb, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "G"
       cycle 3da, expect(1,02) , get(1,02) >> Pass
  -- Pattern 5  "C"
       cycle 3e9, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "GCT"
       cycle 401, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 410, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "CAC"
       cycle 426, expect(1,0e) , get(1,0e) >> Pass
  -- Pattern 9  "GTTTAA"
       cycle 448, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ACA"
       cycle 45f, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 5  "AGGGAAGCATCACGAAACTTTGAA"
  -- Pattern 1  "AGGACGAC"
       cycle 4a2, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CTAGCG"
       cycle 4c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "TT"
       cycle 4da, expect(1,12) , get(1,12) >> Pass
  -- Pattern 4  "TTGG"
       cycle 4f5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "AA"
       cycle 50a, expect(1,04) , get(1,04) >> Pass
  -- Pattern 6  "GA"
       cycle 51f, expect(1,03) , get(1,03) >> Pass
  -- Pattern 7  "TTTG"
       cycle 53a, expect(1,12) , get(1,12) >> Pass
  -- Pattern 8  "GAATCA"
       cycle 55e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "TGAA"
       cycle 579, expect(1,14) , get(1,14) >> Pass
  -- Pattern a  "TC"
       cycle 58f, expect(1,09) , get(1,09) >> Pass
  __________________________________________________________
  == String 6  "CGATAACCCGATGTGACA"
  -- Pattern 1  "AGGTCGG"
       cycle 5c5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "CCCCTAC"
       cycle 5e9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "G"
       cycle 5f8, expect(1,01) , get(1,01) >> Pass
  -- Pattern 4  "G"
       cycle 607, expect(1,01) , get(1,01) >> Pass
  -- Pattern 5  "TTCGGTG"
       cycle 62a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "GGGTCGG"
       cycle 64e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "A"
       cycle 65d, expect(1,02) , get(1,02) >> Pass
  -- Pattern 8  "GGGAA"
       cycle 67a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GAAAA"
       cycle 697, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "AACCC"
       cycle 6b3, expect(1,04) , get(1,04) >> Pass
----------------------------------
-- Simulation finish, ALL PASS  --
-- cycle =1716 , Score =124       --
----------------------------------
$finish called at time : 34320 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" Line 4. Module KMP_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KMP_Control
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "GATCCATGTC"
  -- Pattern 1  "CGG"
       cycle 22, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "AAAC"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.199 ; gain = 0.000
run all
       cycle 39, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "GAT"
       cycle 4d, expect(1,00) , get(1,00) >> Pass
  -- Pattern 4  "AATC"
       cycle 64, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CC"
       cycle 75, expect(1,03) , get(1,03) >> Pass
  -- Pattern 6  "TCAATTT"
       cycle 96, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TACCTC"
       cycle b4, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "TCATATAG"
       cycle d8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "CA"
       cycle e9, expect(1,04) , get(1,04) >> Pass
  -- Pattern a  "TACG"
       cycle 100, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "ACTCTTTCAGCTGGCACCCTGACGGCAACG"
  -- Pattern 1  "TGGC"
       cycle 13d, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 2  "TG"
       cycle 157, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 3  "TAAG"
       cycle 176, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "CTTCC"
       cycle 199, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "GG"
       cycle 1af, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 6  "C"
       cycle 1bd, expect(1,01) , get(1,01) >> Pass
  -- Pattern 7  "GGC"
       cycle 1d6, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 8  "A"
       cycle 1e8, expect(1,00) , get(1,00) >> Pass
  -- Pattern 9  "T"
       cycle 1fa, expect(1,02) , get(1,02) >> Pass
  -- Pattern a  "AAGCG"
       cycle 21a, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "CTTTTAGCTTAACCAGTTGCCCCTGTTGGT"
  -- Pattern 1  "ATG"
       cycle 252, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
       cycle 25f, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "AATCA"
       cycle 280, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "TTGC"
       cycle 29f, expect(1,10) , get(1,10) >> Pass
  -- Pattern 5  "TAATAAGG"
       cycle 2cc, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "T"
       cycle 2d9, expect(1,01) , get(1,01) >> Pass
  -- Pattern 7  "CACAAA"
       cycle 2fe, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "AA"
       cycle 315, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 9  "ATC"
       cycle 32f, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "G"
       cycle 341, expect(1,06) , get(1,06) >> Pass
  __________________________________________________________
  == String 4  "CGTGTCCCTCTCGCCCCCCGAAGG"
  -- Pattern 1  "ACGGTG"
       cycle 37a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "C"
       cycle 387, expect(1,00) , get(1,00) >> Pass
  -- Pattern 3  "CCTTGGC"
       cycle 3b0, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "TATCCAA"
       cycle 3d6, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "GCTAC"
       cycle 3f5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "C"
       cycle 402, expect(1,00) , get(1,00) >> Pass
  -- Pattern 7  "GCATTCG"
       cycle 427, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "CTAGTC"
       cycle 44d, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "T"
       cycle 45e, expect(1,02) , get(1,02) >> Pass
  -- Pattern a  "CG"
       cycle 476, expect(1,00) , get(1,00) >> Pass
  __________________________________________________________
  == String 5  "CCTCGAGCTTATGGCCTGCGGTGTC"
  -- Pattern 1  "GATAGGC"
       cycle 4b7, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
       cycle 4c6, expect(1,02) , get(1,02) >> Pass
  -- Pattern 3  "TATCATC"
       cycle 4ec, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "GCCG"
       cycle 509, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CC"
       cycle 51e, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "CTT"
       cycle 538, expect(1,07) , get(1,07) >> Pass
  -- Pattern 7  "TCCCGAT"
       cycle 55e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "AT"
       cycle 572, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 9  "GCAC"
       cycle 58f, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "ATG"
       cycle 5a7, expect(1,0a) , get(1,0a) >> Pass
  __________________________________________________________
  == String 6  "AAGACGCGCCCTT"
  -- Pattern 1  "ATCAT"
       cycle 5d1, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "ACGCGGCA"
       cycle 5f7, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "GGGG"
       cycle 60f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "G"
       cycle 61d, expect(1,02) , get(1,02) >> Pass
  -- Pattern 5  "GAC"
       cycle 632, expect(1,02) , get(1,02) >> Pass
  -- Pattern 6  "T"
       cycle 641, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 7  "T"
       cycle 650, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 8  "TCATC"
       cycle 66a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "CG"
       cycle 67d, expect(1,04) , get(1,04) >> Pass
  -- Pattern a  "ACAAAT"
       cycle 69d, expect(0,--) , get(0,--) >> Pass
----------------------------------
-- Simulation finish, ALL PASS  --
-- cycle =1694 , Score =118       --
----------------------------------
$finish called at time : 33880 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" Line 4. Module KMP_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KMP_Control
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "CTTAGGAAATAGGCG"
  -- Pattern 1  "GCC"
       cycle 29, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "A"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.199 ; gain = 0.000
run all
       cycle 38, expect(1,03) , get(1,03) >> Pass
  -- Pattern 3  "TCTGTTC"
       cycle 5a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "CTTGGTA"
       cycle 7b, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CTGCAT"
       cycle 99, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "TGCCGACT"
       cycle be, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "C"
       cycle cc, expect(1,00) , get(1,00) >> Pass
  -- Pattern 8  "G"
       cycle dc, expect(1,04) , get(1,04) >> Pass
  -- Pattern 9  "AG"
       cycle ee, expect(1,03) , get(1,03) >> Pass
  -- Pattern a  "ACCTA"
       cycle 10c, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "ATGCCCTCCAG"
  -- Pattern 1  "AG"
       cycle 12a, expect(1,09) , get(1,09) >> Pass
  -- Pattern 2  "CAG"
       cycle 13f, expect(1,08) , get(1,08) >> Pass
  -- Pattern 3  "CC"
       cycle 151, expect(1,03) , get(1,03) >> Pass
  -- Pattern 4  "CATC"
       cycle 169, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "TCA"
       cycle 17e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "AGGGA"
       cycle 198, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "CATTCCCC"
       cycle 1be, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "G"
       cycle 1cc, expect(1,02) , get(1,02) >> Pass
  -- Pattern 9  "A"
       cycle 1d9, expect(1,00) , get(1,00) >> Pass
  -- Pattern a  "GCT"
       cycle 1ed, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "TCTCGGAGTAAAGTCAGCTCCGC"
  -- Pattern 1  "AGTC"
       cycle 220, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 2  "ACTGGATG"
       cycle 249, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "GCGT"
       cycle 264, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "GGTTCCCG"
       cycle 28c, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "ACTGCCAC"
       cycle 2b5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "A"
       cycle 2c7, expect(1,06) , get(1,06) >> Pass
  -- Pattern 7  "C"
       cycle 2d7, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "CG"
       cycle 2eb, expect(1,03) , get(1,03) >> Pass
  -- Pattern 9  "ATGA"
       cycle 307, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "C"
       cycle 317, expect(1,01) , get(1,01) >> Pass
  __________________________________________________________
  == String 4  "TCCTACCGATGCGGTCCCGTAACTACCAT"
  -- Pattern 1  "TTA"
       cycle 34e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "GTCGGA"
       cycle 373, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "T"
       cycle 383, expect(1,00) , get(1,00) >> Pass
  -- Pattern 4  "A"
       cycle 394, expect(1,04) , get(1,04) >> Pass
  -- Pattern 5  "CATG"
       cycle 3b3, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "CA"
       cycle 3cb, expect(1,1a) , get(1,1a) >> Pass
  -- Pattern 7  "GTC"
       cycle 3e6, expect(1,0d) , get(1,0d) >> Pass
  -- Pattern 8  "TT"
       cycle 3fd, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "TAAA"
       cycle 41a, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TTC"
       cycle 434, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 5  "TTCGAGCGTGGTGACATTTAGTGAGGAAAGAG"
  -- Pattern 1  "AC"
       cycle 46c, expect(1,0d) , get(1,0d) >> Pass
  -- Pattern 2  "GGTGAAT"
       cycle 495, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "GGA"
       cycle 4b1, expect(1,18) , get(1,18) >> Pass
  -- Pattern 4  "GAG"
       cycle 4cd, expect(1,03) , get(1,03) >> Pass
  -- Pattern 5  "CCA"
       cycle 4e8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "TGC"
       cycle 505, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TGA"
       cycle 520, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 8  "TCAC"
       cycle 540, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "AGG"
       cycle 55b, expect(1,17) , get(1,17) >> Pass
  -- Pattern a  "GTGA"
       cycle 579, expect(1,0a) , get(1,0a) >> Pass
  __________________________________________________________
  == String 6  "TTTAGCCTA"
  -- Pattern 1  "TAG"
       cycle 597, expect(1,02) , get(1,02) >> Pass
  -- Pattern 2  "ATTTCCC"
       cycle 5b7, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "CAGGCAA"
       cycle 5d8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "TTA"
       cycle 5ec, expect(1,01) , get(1,01) >> Pass
  -- Pattern 5  "TTCATGC"
       cycle 60e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "G"
       cycle 61c, expect(1,04) , get(1,04) >> Pass
  -- Pattern 7  "GCC"
       cycle 62f, expect(1,04) , get(1,04) >> Pass
  -- Pattern 8  "GCTGTCGG"
       cycle 654, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "G"
       cycle 662, expect(1,04) , get(1,04) >> Pass
  -- Pattern a  "G"
       cycle 670, expect(1,04) , get(1,04) >> Pass
----------------------------------
-- Simulation finish, ALL PASS  --
-- cycle =1649 , Score =120       --
----------------------------------
$finish called at time : 32980 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" Line 4. Module KMP_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KMP_Control
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "TAGACCGAACATTCGCACTG"
  -- Pattern 1  "GATGAA"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.199 ; gain = 0.000
run all
       cycle 39, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "TCGTAG"
       cycle 5a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "TAAATATT"
       cycle 82, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "TAGAC"
       cycle a0, expect(1,00) , get(1,00) >> Pass
  -- Pattern 5  "C"
       cycle b0, expect(1,04) , get(1,04) >> Pass
  -- Pattern 6  "A"
       cycle be, expect(1,01) , get(1,01) >> Pass
  -- Pattern 7  "ACCGA"
       cycle dd, expect(1,03) , get(1,03) >> Pass
  -- Pattern 8  "GTAACGC"
       cycle 101, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "CAC"
       cycle 118, expect(1,0f) , get(1,0f) >> Pass
  -- Pattern a  "TATT"
       cycle 133, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "CCAAAAAGTCAGGTAACAGTAAGGTA"
  -- Pattern 1  "CCTC"
       cycle 169, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "GA"
       cycle 17f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "CC"
       cycle 194, expect(1,00) , get(1,00) >> Pass
  -- Pattern 4  "TCATGA"
       cycle 1b6, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CACAGCGT"
       cycle 1df, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "TCA"
       cycle 1f7, expect(1,08) , get(1,08) >> Pass
  -- Pattern 7  "CTCG"
       cycle 213, expect(0,--) , get(0,--) >> Pass
  -- Pattern 8  "TAGGGTTG"
       cycle 23b, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "T"
       cycle 24e, expect(1,08) , get(1,08) >> Pass
  -- Pattern a  "GT"
       cycle 263, expect(1,07) , get(1,07) >> Pass
  __________________________________________________________
  == String 3  "ACAATTGCAACAGATAAGGG"
  -- Pattern 1  "CCTC"
       cycle 292, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "G"
       cycle 2a2, expect(1,06) , get(1,06) >> Pass
  -- Pattern 3  "AGG"
       cycle 2bb, expect(1,10) , get(1,10) >> Pass
  -- Pattern 4  "CTTAC"
       cycle 2d9, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CAT"
       cycle 2f0, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "T"
       cycle 300, expect(1,04) , get(1,04) >> Pass
  -- Pattern 7  "CAG"
       cycle 317, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 8  "C"
       cycle 327, expect(1,01) , get(1,01) >> Pass
  -- Pattern 9  "CAA"
       cycle 33e, expect(1,01) , get(1,01) >> Pass
  -- Pattern a  "CAAA"
       cycle 358, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 4  "TATAACCGATTAGACCCTGGCCGG"
  -- Pattern 1  "AAC"
       cycle 389, expect(1,03) , get(1,03) >> Pass
  -- Pattern 2  "C"
       cycle 39a, expect(1,05) , get(1,05) >> Pass
  -- Pattern 3  "ATT"
       cycle 3b4, expect(1,08) , get(1,08) >> Pass
  -- Pattern 4  "AGC"
       cycle 3ce, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "TGGTACAT"
       cycle 3f8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "A"
       cycle 409, expect(1,01) , get(1,01) >> Pass
  -- Pattern 7  "AAC"
       cycle 422, expect(1,03) , get(1,03) >> Pass
  -- Pattern 8  "CGCAG"
       cycle 442, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ATT"
       cycle 45c, expect(1,08) , get(1,08) >> Pass
  -- Pattern a  "GCTTGGA"
       cycle 482, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 5  "TAGATTCGC"
  -- Pattern 1  "TCGATGGT"
       cycle 4b1, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "GAATCGTT"
       cycle 4d5, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "ACCTAC"
       cycle 4f3, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "AG"
       cycle 503, expect(1,01) , get(1,01) >> Pass
  -- Pattern 5  "TAGATTC"
       cycle 525, expect(1,00) , get(1,00) >> Pass
  -- Pattern 6  "GAGCTTAC"
       cycle 549, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "G"
       cycle 557, expect(1,02) , get(1,02) >> Pass
  -- Pattern 8  "T"
       cycle 564, expect(1,00) , get(1,00) >> Pass
  -- Pattern 9  "AACTCCC"
       cycle 585, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TTAAAT"
       cycle 5a3, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 6  "GTAAACTCAGATAGCCGACGGC"
  -- Pattern 1  "TAAGG"
       cycle 5d7, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "ATGCGTAC"
       cycle 600, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "C"
       cycle 611, expect(1,05) , get(1,05) >> Pass
  -- Pattern 4  "C"
       cycle 622, expect(1,05) , get(1,05) >> Pass
  -- Pattern 5  "TCAGAATA"
       cycle 649, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "CACACAT"
       cycle 66e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "T"
       cycle 67e, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "A"
       cycle 68c, expect(1,02) , get(1,02) >> Pass
  -- Pattern 9  "CGTTAT"
       cycle 6ad, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TA"
       cycle 6c1, expect(1,01) , get(1,01) >> Pass
----------------------------------
-- Simulation finish, ALL PASS  --
-- cycle =1730 , Score =120       --
----------------------------------
$finish called at time : 34600 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/git/SME_parallel/vivado_project/SME_parallel.sim/sim_1/behav/xsim'
"xelab -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 662c8cd79d1949a7937d4aea3a663f0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/SME.v" Line 3. Module SME doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/Control_unit.v" Line 4. Module KMP_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/shared_memory.v" Line 3. Module shared_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/DP_FailFunc.v" Line 3. Module DP_FailFunc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/git/SME_parallel/src/KMP_pe.v" Line 3. Module KMP_pe doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.KMP_Control
Compiling module xil_defaultlib.DP_FailFunc
Compiling module xil_defaultlib.shared_memory
Compiling module xil_defaultlib.KMP_pe
Compiling module xil_defaultlib.SME
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
----------------------
-- Simulation Start --
----------------------
  __________________________________________________________
  == String 1  "GCGTCCTAGCGATCACCGGGACACAGTGGCGC"
  -- Pattern 1  "GACGA"
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.199 ; gain = 0.000
run all
       cycle 47, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "GGGGG"
       cycle 6a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "T"
       cycle 7d, expect(1,03) , get(1,03) >> Pass
  -- Pattern 4  "TCACC"
       cycle 9e, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 5  "TTAC"
       cycle bc, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "ATCGGG"
       cycle e1, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "TCA"
       cycle fc, expect(1,0c) , get(1,0c) >> Pass
  -- Pattern 8  "CCTGG"
       cycle 11f, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "GTGG"
       cycle 13e, expect(1,19) , get(1,19) >> Pass
  -- Pattern a  "TCCAAC"
       cycle 162, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 2  "GACTTCATATGAGCT"
  -- Pattern 1  "TTAG"
       cycle 18a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "GGC"
       cycle 1a0, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "AC"
       cycle 1b2, expect(1,01) , get(1,01) >> Pass
  -- Pattern 4  "CTTCTA"
       cycle 1d1, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CTT"
       cycle 1e6, expect(1,02) , get(1,02) >> Pass
  -- Pattern 6  "AG"
       cycle 1fa, expect(1,0b) , get(1,0b) >> Pass
  -- Pattern 7  "ACTTC"
       cycle 216, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "CGAC"
       cycle 22e, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "TA"
       cycle 242, expect(1,07) , get(1,07) >> Pass
  -- Pattern a  "TTAGATTC"
       cycle 269, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 3  "CGTACCGCGGGGGAGAAGCTTCC"
  -- Pattern 1  "T"
       cycle 290, expect(1,02) , get(1,02) >> Pass
  -- Pattern 2  "CCGC"
       cycle 2ab, expect(1,04) , get(1,04) >> Pass
  -- Pattern 3  "A"
       cycle 2bb, expect(1,03) , get(1,03) >> Pass
  -- Pattern 4  "GCGACAG"
       cycle 2e3, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "GGG"
       cycle 2fc, expect(1,08) , get(1,08) >> Pass
  -- Pattern 6  "ACCGCGGG"
       cycle 324, expect(1,03) , get(1,03) >> Pass
  -- Pattern 7  "GTA"
       cycle 33e, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "GGCCCGTT"
       cycle 36a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "ACTCATTT"
       cycle 392, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "GG"
       cycle 3a8, expect(1,08) , get(1,08) >> Pass
  __________________________________________________________
  == String 4  "CTAATGCTCCCAAAC"
  -- Pattern 1  "AGTCG"
       cycle 3d3, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "T"
       cycle 3e1, expect(1,01) , get(1,01) >> Pass
  -- Pattern 3  "TATGGGC"
       cycle 403, expect(0,--) , get(0,--) >> Pass
  -- Pattern 4  "GGACCTA"
       cycle 424, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CCC"
       cycle 43a, expect(1,08) , get(1,08) >> Pass
  -- Pattern 6  "TGTGCTC"
       cycle 45c, expect(0,--) , get(0,--) >> Pass
  -- Pattern 7  "CA"
       cycle 470, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 8  "CAA"
       cycle 486, expect(1,0a) , get(1,0a) >> Pass
  -- Pattern 9  "GATTGAGA"
       cycle 4aa, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "CA"
       cycle 4be, expect(1,0a) , get(1,0a) >> Pass
  __________________________________________________________
  == String 5  "ATCGCGTTAGTCCTTACA"
  -- Pattern 1  "CATTAGA"
       cycle 4f3, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "GG"
       cycle 507, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "TACA"
       cycle 521, expect(1,0e) , get(1,0e) >> Pass
  -- Pattern 4  "ATCCGCCT"
       cycle 547, expect(0,--) , get(0,--) >> Pass
  -- Pattern 5  "CGCCTGC"
       cycle 56a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 6  "TT"
       cycle 57e, expect(1,06) , get(1,06) >> Pass
  -- Pattern 7  "CGC"
       cycle 594, expect(1,02) , get(1,02) >> Pass
  -- Pattern 8  "GC"
       cycle 5a7, expect(1,03) , get(1,03) >> Pass
  -- Pattern 9  "CCGCACG"
       cycle 5ca, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "CCGG"
       cycle 5e4, expect(0,--) , get(0,--) >> Pass
  __________________________________________________________
  == String 6  "ACACGGAAGCTTTGTAACT"
  -- Pattern 1  "TTCAC"
       cycle 615, expect(0,--) , get(0,--) >> Pass
  -- Pattern 2  "ATGCACA"
       cycle 63a, expect(0,--) , get(0,--) >> Pass
  -- Pattern 3  "ACG"
       cycle 651, expect(1,02) , get(1,02) >> Pass
  -- Pattern 4  "G"
       cycle 661, expect(1,04) , get(1,04) >> Pass
  -- Pattern 5  "CG"
       cycle 674, expect(1,03) , get(1,03) >> Pass
  -- Pattern 6  "GG"
       cycle 687, expect(1,04) , get(1,04) >> Pass
  -- Pattern 7  "C"
       cycle 696, expect(1,01) , get(1,01) >> Pass
  -- Pattern 8  "TCCCAT"
       cycle 6b8, expect(0,--) , get(0,--) >> Pass
  -- Pattern 9  "TTCATG"
       cycle 6da, expect(0,--) , get(0,--) >> Pass
  -- Pattern a  "TGT"
       cycle 6f1, expect(1,0c) , get(1,0c) >> Pass
----------------------------------
-- Simulation finish, ALL PASS  --
-- cycle =1778 , Score =122       --
----------------------------------
$finish called at time : 35560 ns : File "C:/Users/USER/Desktop/git/SME_parallel/test_bench/sme_tb.sv" Line 201
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  6 17:59:30 2020...
