Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f82b9de72d744bf3a24f6bb5588a8451 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'i1' [E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/pipeline.v:36]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'I5_o' [E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/pipeline.v:79]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'I5_i' [E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/pipeline.v:81]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'I6_o' [E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/pipeline.v:88]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'I6_i' [E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.srcs/sources_1/new/pipeline.v:89]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/2020 autumn/VE370/projects/project_2_pipeline/project_2_pipeline.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux41
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.IF_ID_regf
Compiling module xil_defaultlib.shifter1
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux21(width=11)
Compiling module xil_defaultlib.extender
Compiling module xil_defaultlib.shifter2
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.ID_EX_regf
Compiling module xil_defaultlib.mux21
Compiling module xil_defaultlib.alusimple
Compiling module xil_defaultlib.mux21(width=5)
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.EX_MEM_regf
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.MEM_WB_regf
Compiling module xil_defaultlib.pipeline_processor
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
