From 19162b7b18287c3f35b632005b07d617a9d55650 Mon Sep 17 00:00:00 2001
From: Pan Junzhong <junzhong.pan@spacemit.com>
Date: Mon, 20 May 2024 16:34:51 +0800
Subject: [PATCH 0749/1448] phy-k1x-ci-usb2: update phy init sequence, report
 error on timeout

Change-Id: Ie258fcac99c1d8cffaa68683fb5ae4e61d783062
---
 drivers/usb/phy/phy-k1x-ci-usb2.c | 17 ++++++++---------
 drivers/usb/phy/phy-k1x-ci-usb2.h |  9 +++++++++
 2 files changed, 17 insertions(+), 9 deletions(-)

diff --git a/drivers/usb/phy/phy-k1x-ci-usb2.c b/drivers/usb/phy/phy-k1x-ci-usb2.c
index 116e8fd84f4b..f252707e32f5 100755
--- a/drivers/usb/phy/phy-k1x-ci-usb2.c
+++ b/drivers/usb/phy/phy-k1x-ci-usb2.c
@@ -29,8 +29,6 @@ static int mv_usb2_phy_init(struct usb_phy *phy)
 	clk_enable(mv_phy->clk);
 
 	// make sure the usb controller is not under reset process before any configuration
-	udelay(50);
-	writel(0xbec4, base + USB2_PHY_REG26); //24M ref clk
 	udelay(150);
 
 	loops = USB2D_CTRL_RESET_TIME_MS * 1000;
@@ -43,18 +41,19 @@ static int mv_usb2_phy_init(struct usb_phy *phy)
 		udelay(50);
 	} while(--loops);
 
-	if (loops == 0)
-		pr_info("Wait PHY_REG01[PLLREADY] timeout\n");
+	if (loops == 0) {
+		pr_err("Wait PHY_REG01[PLLREADY] timeout\n");
+		return -ETIMEDOUT;
+	}
 
 	//release usb2 phy internal reset and enable clock gating
 	writel(0x60ef, base + USB2_PHY_REG01);
 	writel(0x1c, base + USB2_PHY_REG0D);
 
-	//select HS parallel data path
-	temp = readl(base + USB2_PHY_REG06);
-	// temp |= USB2_CFG_HS_SRC_SEL;
-	temp &= ~(USB2_CFG_HS_SRC_SEL);
-	writel(temp, base + USB2_PHY_REG06);
+	temp = readl(base + USB2_ANALOG_REG14_13);
+	temp &= ~(USB2_ANALOG_HSDAC_ISEL_MASK);
+	temp |= USB2_ANALOG_HSDAC_ISEL_15_INC | USB2_ANALOG_HSDAC_IREG_EN;
+	writel(temp, base + USB2_ANALOG_REG14_13);
 
 	/* auto clear host disc*/
 	temp = readl(base + USB2_PHY_REG04);
diff --git a/drivers/usb/phy/phy-k1x-ci-usb2.h b/drivers/usb/phy/phy-k1x-ci-usb2.h
index 2a001de2f456..fc8d21c2da87 100755
--- a/drivers/usb/phy/phy-k1x-ci-usb2.h
+++ b/drivers/usb/phy/phy-k1x-ci-usb2.h
@@ -21,6 +21,15 @@
 #define USB2_PHY_REG06			0x18
 #define USB2_CFG_HS_SRC_SEL		(0x1 << 0)
 
+#define USB2_ANALOG_REG14_13		0xa4
+#define USB2_ANALOG_HSDAC_IREG_EN       (0x1 << 4)
+#define USB2_ANALOG_HSDAC_ISEL_MASK     (0xf)
+#define USB2_ANALOG_HSDAC_ISEL_11_INC   (0xb)
+#define USB2_ANALOG_HSDAC_ISEL_25_INC   (0xf)
+#define USB2_ANALOG_HSDAC_ISEL_15_INC   (0xc)
+#define USB2_ANALOG_HSDAC_ISEL_17_INC   (0xd)
+#define USB2_ANALOG_HSDAC_ISEL_22_INC   (0xe)
+
 #define USB2D_CTRL_RESET_TIME_MS	50
 
 struct mv_usb2_phy {
-- 
2.47.0

