<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Reinforcement Learning based Illumination Controller (RLIC): SEMC Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Reinforcement Learning based Illumination Controller (RLIC)
   &#160;<span id="projectnumber">v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SEMC Register Masks<div class="ingroups"><a class="el" href="group__Mapping__Information.html">Mapping Information</a> &raquo; <a class="el" href="group__edma__request.html">Edma_request</a> &raquo; <a class="el" href="group__iomuxc__pads.html">Iomuxc_pads</a> &raquo; <a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__SEMC__Peripheral__Access__Layer.html">SEMC Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for SEMC Register Masks:</div>
<div class="dyncontent">
<div class="center"><img src="group__SEMC__Register__Masks.png" border="0" usemap="#agroup____SEMC____Register____Masks" alt=""/></div>
<map name="agroup____SEMC____Register____Masks" id="agroup____SEMC____Register____Masks">
<area shape="rect" title=" " alt="" coords="232,13,395,38"/>
<area shape="rect" href="group__SEMC__Peripheral__Access__Layer.html" title=" " alt="" coords="5,5,184,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae6a36b57d89a6635582bffa8baa15ff7"><td class="memItemLeft" align="right" valign="top"><a id="gae6a36b57d89a6635582bffa8baa15ff7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BR_COUNT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae6a36b57d89a6635582bffa8baa15ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MCR - Module Control Register</h2></td></tr>
<tr class="memitem:ga569768cda48de60748a2633120f6073d"><td class="memItemLeft" align="right" valign="top"><a id="ga569768cda48de60748a2633120f6073d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_MCR_SWRST_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga569768cda48de60748a2633120f6073d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919044a2ee2b1d8879f1b8abc80db37f"><td class="memItemLeft" align="right" valign="top"><a id="ga919044a2ee2b1d8879f1b8abc80db37f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_MCR_SWRST_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga919044a2ee2b1d8879f1b8abc80db37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c579f27d0877a384d278c4aec5582c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga8c579f27d0877a384d278c4aec5582c9">SEMC_MCR_SWRST</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_MCR_SWRST_SHIFT)) &amp; SEMC_MCR_SWRST_MASK)</td></tr>
<tr class="separator:ga8c579f27d0877a384d278c4aec5582c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c93d72ec3932edebef818a3308485c1"><td class="memItemLeft" align="right" valign="top"><a id="ga4c93d72ec3932edebef818a3308485c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_MCR_MDIS_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga4c93d72ec3932edebef818a3308485c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcac1aba2b99cd835f47de7304044e43"><td class="memItemLeft" align="right" valign="top"><a id="gadcac1aba2b99cd835f47de7304044e43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_MCR_MDIS_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadcac1aba2b99cd835f47de7304044e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e95fbacc1102dc7bc167800066aed95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga9e95fbacc1102dc7bc167800066aed95">SEMC_MCR_MDIS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_MCR_MDIS_SHIFT)) &amp; SEMC_MCR_MDIS_MASK)</td></tr>
<tr class="separator:ga9e95fbacc1102dc7bc167800066aed95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5656b50a2d35759c26043762581029a9"><td class="memItemLeft" align="right" valign="top"><a id="ga5656b50a2d35759c26043762581029a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_MCR_DQSMD_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga5656b50a2d35759c26043762581029a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga189506d0a99b400f755085d8c6fb1ead"><td class="memItemLeft" align="right" valign="top"><a id="ga189506d0a99b400f755085d8c6fb1ead"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_MCR_DQSMD_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga189506d0a99b400f755085d8c6fb1ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e5b020ed4331a92fee670512aa5612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gad9e5b020ed4331a92fee670512aa5612">SEMC_MCR_DQSMD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_MCR_DQSMD_SHIFT)) &amp; SEMC_MCR_DQSMD_MASK)</td></tr>
<tr class="separator:gad9e5b020ed4331a92fee670512aa5612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb9c1190cb9dd367c32813db2a95f28"><td class="memItemLeft" align="right" valign="top"><a id="gaccb9c1190cb9dd367c32813db2a95f28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_MCR_WPOL0_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gaccb9c1190cb9dd367c32813db2a95f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4635f9863f62a80753e8389fe7f97af1"><td class="memItemLeft" align="right" valign="top"><a id="ga4635f9863f62a80753e8389fe7f97af1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_MCR_WPOL0_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga4635f9863f62a80753e8389fe7f97af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c5ae144386f00f11e7a7b4759a6b33c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga6c5ae144386f00f11e7a7b4759a6b33c">SEMC_MCR_WPOL0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_MCR_WPOL0_SHIFT)) &amp; SEMC_MCR_WPOL0_MASK)</td></tr>
<tr class="separator:ga6c5ae144386f00f11e7a7b4759a6b33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b248eb63a50b6c0c0cbc2317bde7fc8"><td class="memItemLeft" align="right" valign="top"><a id="ga2b248eb63a50b6c0c0cbc2317bde7fc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_MCR_WPOL1_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga2b248eb63a50b6c0c0cbc2317bde7fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0df6d31163ce684e5ac130f65c0fef8"><td class="memItemLeft" align="right" valign="top"><a id="gae0df6d31163ce684e5ac130f65c0fef8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_MCR_WPOL1_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gae0df6d31163ce684e5ac130f65c0fef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32358e5df8015f59ca83cf00b40248a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gab32358e5df8015f59ca83cf00b40248a">SEMC_MCR_WPOL1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_MCR_WPOL1_SHIFT)) &amp; SEMC_MCR_WPOL1_MASK)</td></tr>
<tr class="separator:gab32358e5df8015f59ca83cf00b40248a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99782ff1cf5b3a4ac375639afa3f703"><td class="memItemLeft" align="right" valign="top"><a id="gab99782ff1cf5b3a4ac375639afa3f703"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_MCR_CTO_MASK</b>&#160;&#160;&#160;(0xFF0000U)</td></tr>
<tr class="separator:gab99782ff1cf5b3a4ac375639afa3f703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6f240c47644bb8c3cd9b1b2f078ae7"><td class="memItemLeft" align="right" valign="top"><a id="gacc6f240c47644bb8c3cd9b1b2f078ae7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_MCR_CTO_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gacc6f240c47644bb8c3cd9b1b2f078ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5c675fb039c8b8e8098abbfa68b7c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gae5c675fb039c8b8e8098abbfa68b7c35">SEMC_MCR_CTO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_MCR_CTO_SHIFT)) &amp; SEMC_MCR_CTO_MASK)</td></tr>
<tr class="separator:gae5c675fb039c8b8e8098abbfa68b7c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5662fa4dfd3121c6ddbb35de43ac64d8"><td class="memItemLeft" align="right" valign="top"><a id="ga5662fa4dfd3121c6ddbb35de43ac64d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_MCR_BTO_MASK</b>&#160;&#160;&#160;(0x1F000000U)</td></tr>
<tr class="separator:ga5662fa4dfd3121c6ddbb35de43ac64d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf3058f02905410df4e3255f52b5261"><td class="memItemLeft" align="right" valign="top"><a id="ga5cf3058f02905410df4e3255f52b5261"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_MCR_BTO_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga5cf3058f02905410df4e3255f52b5261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga651bd70461d1aa93cbe17885aa7c163f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga651bd70461d1aa93cbe17885aa7c163f">SEMC_MCR_BTO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_MCR_BTO_SHIFT)) &amp; SEMC_MCR_BTO_MASK)</td></tr>
<tr class="separator:ga651bd70461d1aa93cbe17885aa7c163f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IOCR - IO Mux Control Register</h2></td></tr>
<tr class="memitem:ga34ee79524a46a609682aa6e19faad690"><td class="memItemLeft" align="right" valign="top"><a id="ga34ee79524a46a609682aa6e19faad690"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IOCR_MUX_A8_MASK</b>&#160;&#160;&#160;(0x7U)</td></tr>
<tr class="separator:ga34ee79524a46a609682aa6e19faad690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5e2ae993d7fccfe22be7a5d97f8a05"><td class="memItemLeft" align="right" valign="top"><a id="gafb5e2ae993d7fccfe22be7a5d97f8a05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IOCR_MUX_A8_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafb5e2ae993d7fccfe22be7a5d97f8a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0d7dcda4fa27acea1e182e5879c9d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga1f0d7dcda4fa27acea1e182e5879c9d2">SEMC_IOCR_MUX_A8</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IOCR_MUX_A8_SHIFT)) &amp; SEMC_IOCR_MUX_A8_MASK)</td></tr>
<tr class="separator:ga1f0d7dcda4fa27acea1e182e5879c9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac8244214bab6f49edd5f64e6c302ee"><td class="memItemLeft" align="right" valign="top"><a id="ga6ac8244214bab6f49edd5f64e6c302ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IOCR_MUX_CSX0_MASK</b>&#160;&#160;&#160;(0x38U)</td></tr>
<tr class="separator:ga6ac8244214bab6f49edd5f64e6c302ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6a47498057652aeccbbdf5d60ea14e"><td class="memItemLeft" align="right" valign="top"><a id="ga5a6a47498057652aeccbbdf5d60ea14e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IOCR_MUX_CSX0_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga5a6a47498057652aeccbbdf5d60ea14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab962a022dd192d1aefc824b8c6f9ea01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gab962a022dd192d1aefc824b8c6f9ea01">SEMC_IOCR_MUX_CSX0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IOCR_MUX_CSX0_SHIFT)) &amp; SEMC_IOCR_MUX_CSX0_MASK)</td></tr>
<tr class="separator:gab962a022dd192d1aefc824b8c6f9ea01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf39c4d2ac566a39185188c285f34e7e8"><td class="memItemLeft" align="right" valign="top"><a id="gaf39c4d2ac566a39185188c285f34e7e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IOCR_MUX_CSX1_MASK</b>&#160;&#160;&#160;(0x1C0U)</td></tr>
<tr class="separator:gaf39c4d2ac566a39185188c285f34e7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c9f1fc3b82b1a86d38dd58c47444b5"><td class="memItemLeft" align="right" valign="top"><a id="ga12c9f1fc3b82b1a86d38dd58c47444b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IOCR_MUX_CSX1_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga12c9f1fc3b82b1a86d38dd58c47444b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab298fe8e2351179db924203588a3ab2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gab298fe8e2351179db924203588a3ab2a">SEMC_IOCR_MUX_CSX1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IOCR_MUX_CSX1_SHIFT)) &amp; SEMC_IOCR_MUX_CSX1_MASK)</td></tr>
<tr class="separator:gab298fe8e2351179db924203588a3ab2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba3e2a95867d031711ce53d87b68639"><td class="memItemLeft" align="right" valign="top"><a id="ga7ba3e2a95867d031711ce53d87b68639"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IOCR_MUX_CSX2_MASK</b>&#160;&#160;&#160;(0xE00U)</td></tr>
<tr class="separator:ga7ba3e2a95867d031711ce53d87b68639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d9cd21d6de2cfbacb7844f93f2fbb7"><td class="memItemLeft" align="right" valign="top"><a id="ga27d9cd21d6de2cfbacb7844f93f2fbb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IOCR_MUX_CSX2_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga27d9cd21d6de2cfbacb7844f93f2fbb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e3ad8e3e173766d62eca6be449783e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gad4e3ad8e3e173766d62eca6be449783e">SEMC_IOCR_MUX_CSX2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IOCR_MUX_CSX2_SHIFT)) &amp; SEMC_IOCR_MUX_CSX2_MASK)</td></tr>
<tr class="separator:gad4e3ad8e3e173766d62eca6be449783e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga273ba206655e9b6d6a1de7f330bf459a"><td class="memItemLeft" align="right" valign="top"><a id="ga273ba206655e9b6d6a1de7f330bf459a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IOCR_MUX_CSX3_MASK</b>&#160;&#160;&#160;(0x7000U)</td></tr>
<tr class="separator:ga273ba206655e9b6d6a1de7f330bf459a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac1511442a2ed931e08aabcda141474"><td class="memItemLeft" align="right" valign="top"><a id="gabac1511442a2ed931e08aabcda141474"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IOCR_MUX_CSX3_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gabac1511442a2ed931e08aabcda141474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5c2d57ea7a90f6f2ed87d541c1c38b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga0a5c2d57ea7a90f6f2ed87d541c1c38b">SEMC_IOCR_MUX_CSX3</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IOCR_MUX_CSX3_SHIFT)) &amp; SEMC_IOCR_MUX_CSX3_MASK)</td></tr>
<tr class="separator:ga0a5c2d57ea7a90f6f2ed87d541c1c38b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0272a9575bc954907ce931640b85651e"><td class="memItemLeft" align="right" valign="top"><a id="ga0272a9575bc954907ce931640b85651e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IOCR_MUX_RDY_MASK</b>&#160;&#160;&#160;(0x38000U)</td></tr>
<tr class="separator:ga0272a9575bc954907ce931640b85651e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab709c20a96f45f3c6199acff7864caf4"><td class="memItemLeft" align="right" valign="top"><a id="gab709c20a96f45f3c6199acff7864caf4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IOCR_MUX_RDY_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gab709c20a96f45f3c6199acff7864caf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67192ef7d2fb3ceb9b73e843483d380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gaa67192ef7d2fb3ceb9b73e843483d380">SEMC_IOCR_MUX_RDY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IOCR_MUX_RDY_SHIFT)) &amp; SEMC_IOCR_MUX_RDY_MASK)</td></tr>
<tr class="separator:gaa67192ef7d2fb3ceb9b73e843483d380"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">BMCR0 - Bus (AXI) Master Control Register 0</h2></td></tr>
<tr class="memitem:gaeb5e34f5683d4c6df57364cc46a7fe87"><td class="memItemLeft" align="right" valign="top"><a id="gaeb5e34f5683d4c6df57364cc46a7fe87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BMCR0_WQOS_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gaeb5e34f5683d4c6df57364cc46a7fe87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66159b7ba2c2e3bee0f9e2b5f8783857"><td class="memItemLeft" align="right" valign="top"><a id="ga66159b7ba2c2e3bee0f9e2b5f8783857"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BMCR0_WQOS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga66159b7ba2c2e3bee0f9e2b5f8783857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721c320fdebeb85e4498a2502ed08108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga721c320fdebeb85e4498a2502ed08108">SEMC_BMCR0_WQOS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BMCR0_WQOS_SHIFT)) &amp; SEMC_BMCR0_WQOS_MASK)</td></tr>
<tr class="separator:ga721c320fdebeb85e4498a2502ed08108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd9e278ab0ed1fc5ff0f85177c9c2852"><td class="memItemLeft" align="right" valign="top"><a id="gadd9e278ab0ed1fc5ff0f85177c9c2852"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BMCR0_WAGE_MASK</b>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:gadd9e278ab0ed1fc5ff0f85177c9c2852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d3a6e4f295e824d38811c1260cfea85"><td class="memItemLeft" align="right" valign="top"><a id="ga9d3a6e4f295e824d38811c1260cfea85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BMCR0_WAGE_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9d3a6e4f295e824d38811c1260cfea85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c882e825fd8bc8875a880c7949b9673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga5c882e825fd8bc8875a880c7949b9673">SEMC_BMCR0_WAGE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BMCR0_WAGE_SHIFT)) &amp; SEMC_BMCR0_WAGE_MASK)</td></tr>
<tr class="separator:ga5c882e825fd8bc8875a880c7949b9673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a65449b9adeeb79f835f10e4c4378f9"><td class="memItemLeft" align="right" valign="top"><a id="ga7a65449b9adeeb79f835f10e4c4378f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BMCR0_WSH_MASK</b>&#160;&#160;&#160;(0xFF00U)</td></tr>
<tr class="separator:ga7a65449b9adeeb79f835f10e4c4378f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa192d5281aac4f82a23fc2a53c1887"><td class="memItemLeft" align="right" valign="top"><a id="ga4aa192d5281aac4f82a23fc2a53c1887"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BMCR0_WSH_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4aa192d5281aac4f82a23fc2a53c1887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a55ae8c1a40dffa5373c70891ab45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga10a55ae8c1a40dffa5373c70891ab45b">SEMC_BMCR0_WSH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BMCR0_WSH_SHIFT)) &amp; SEMC_BMCR0_WSH_MASK)</td></tr>
<tr class="separator:ga10a55ae8c1a40dffa5373c70891ab45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5a2e72e629644853a769274a9606cb"><td class="memItemLeft" align="right" valign="top"><a id="gaaf5a2e72e629644853a769274a9606cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BMCR0_WRWS_MASK</b>&#160;&#160;&#160;(0xFF0000U)</td></tr>
<tr class="separator:gaaf5a2e72e629644853a769274a9606cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeace65b113d909935ff346a9a5719937"><td class="memItemLeft" align="right" valign="top"><a id="gaeace65b113d909935ff346a9a5719937"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BMCR0_WRWS_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaeace65b113d909935ff346a9a5719937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f1b959daccda41f1becdb2cf42a971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga02f1b959daccda41f1becdb2cf42a971">SEMC_BMCR0_WRWS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BMCR0_WRWS_SHIFT)) &amp; SEMC_BMCR0_WRWS_MASK)</td></tr>
<tr class="separator:ga02f1b959daccda41f1becdb2cf42a971"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">BMCR1 - Bus (AXI) Master Control Register 1</h2></td></tr>
<tr class="memitem:ga2392d8cc6c27ff662b22308a02e578cb"><td class="memItemLeft" align="right" valign="top"><a id="ga2392d8cc6c27ff662b22308a02e578cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BMCR1_WQOS_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga2392d8cc6c27ff662b22308a02e578cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0aa9375a2fb56e182f3ef4ca7f9d813"><td class="memItemLeft" align="right" valign="top"><a id="gab0aa9375a2fb56e182f3ef4ca7f9d813"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BMCR1_WQOS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab0aa9375a2fb56e182f3ef4ca7f9d813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga580f111cf94517c334f82976b0627700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga580f111cf94517c334f82976b0627700">SEMC_BMCR1_WQOS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BMCR1_WQOS_SHIFT)) &amp; SEMC_BMCR1_WQOS_MASK)</td></tr>
<tr class="separator:ga580f111cf94517c334f82976b0627700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49df55063d0491ed00a1e07392040de0"><td class="memItemLeft" align="right" valign="top"><a id="ga49df55063d0491ed00a1e07392040de0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BMCR1_WAGE_MASK</b>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:ga49df55063d0491ed00a1e07392040de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac384eb8bf7f9aa6c7affa381cb9925e8"><td class="memItemLeft" align="right" valign="top"><a id="gac384eb8bf7f9aa6c7affa381cb9925e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BMCR1_WAGE_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac384eb8bf7f9aa6c7affa381cb9925e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ea4f280bf0f6429b206e30696dab6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gad2ea4f280bf0f6429b206e30696dab6c">SEMC_BMCR1_WAGE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BMCR1_WAGE_SHIFT)) &amp; SEMC_BMCR1_WAGE_MASK)</td></tr>
<tr class="separator:gad2ea4f280bf0f6429b206e30696dab6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f6aa2a81aab6d6cbee796f8b40bf48c"><td class="memItemLeft" align="right" valign="top"><a id="ga1f6aa2a81aab6d6cbee796f8b40bf48c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BMCR1_WPH_MASK</b>&#160;&#160;&#160;(0xFF00U)</td></tr>
<tr class="separator:ga1f6aa2a81aab6d6cbee796f8b40bf48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90cd42bc04e7cabbbb0715746f3ab1e8"><td class="memItemLeft" align="right" valign="top"><a id="ga90cd42bc04e7cabbbb0715746f3ab1e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BMCR1_WPH_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga90cd42bc04e7cabbbb0715746f3ab1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1d6f876d03fca280d6ce5aa7dcaa4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gadb1d6f876d03fca280d6ce5aa7dcaa4a">SEMC_BMCR1_WPH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BMCR1_WPH_SHIFT)) &amp; SEMC_BMCR1_WPH_MASK)</td></tr>
<tr class="separator:gadb1d6f876d03fca280d6ce5aa7dcaa4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga215bbf0d1cf0ab9e52b1ee1c60598348"><td class="memItemLeft" align="right" valign="top"><a id="ga215bbf0d1cf0ab9e52b1ee1c60598348"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BMCR1_WRWS_MASK</b>&#160;&#160;&#160;(0xFF0000U)</td></tr>
<tr class="separator:ga215bbf0d1cf0ab9e52b1ee1c60598348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5fe0f0eed267d6d4d519377e5f86f71"><td class="memItemLeft" align="right" valign="top"><a id="gad5fe0f0eed267d6d4d519377e5f86f71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BMCR1_WRWS_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gad5fe0f0eed267d6d4d519377e5f86f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c911c3f305666034a954522c13bd1ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga1c911c3f305666034a954522c13bd1ea">SEMC_BMCR1_WRWS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BMCR1_WRWS_SHIFT)) &amp; SEMC_BMCR1_WRWS_MASK)</td></tr>
<tr class="separator:ga1c911c3f305666034a954522c13bd1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68525c8e08335774f5ef815739f3475"><td class="memItemLeft" align="right" valign="top"><a id="gab68525c8e08335774f5ef815739f3475"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BMCR1_WBR_MASK</b>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:gab68525c8e08335774f5ef815739f3475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693a21cca1b43925cc20ba93d90c487e"><td class="memItemLeft" align="right" valign="top"><a id="ga693a21cca1b43925cc20ba93d90c487e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BMCR1_WBR_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga693a21cca1b43925cc20ba93d90c487e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5718be1991926a6971143b31da80c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gaf5718be1991926a6971143b31da80c26">SEMC_BMCR1_WBR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BMCR1_WBR_SHIFT)) &amp; SEMC_BMCR1_WBR_MASK)</td></tr>
<tr class="separator:gaf5718be1991926a6971143b31da80c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">BR - Base Register 0 (For SDRAM CS0 device)..Base Register 8 (For NAND device)</h2></td></tr>
<tr class="memitem:gae6cf2124a755ab857d1cc202ed74a581"><td class="memItemLeft" align="right" valign="top"><a id="gae6cf2124a755ab857d1cc202ed74a581"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BR_VLD_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gae6cf2124a755ab857d1cc202ed74a581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa967a6833929824710a91648b1a5fa39"><td class="memItemLeft" align="right" valign="top"><a id="gaa967a6833929824710a91648b1a5fa39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BR_VLD_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa967a6833929824710a91648b1a5fa39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f93b44fcaeb640d34b4fa046b2b8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga14f93b44fcaeb640d34b4fa046b2b8c8">SEMC_BR_VLD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BR_VLD_SHIFT)) &amp; SEMC_BR_VLD_MASK)</td></tr>
<tr class="separator:ga14f93b44fcaeb640d34b4fa046b2b8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a06a4c3a4068ee39e7196a14437cd9"><td class="memItemLeft" align="right" valign="top"><a id="ga67a06a4c3a4068ee39e7196a14437cd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BR_MS_MASK</b>&#160;&#160;&#160;(0x3EU)</td></tr>
<tr class="separator:ga67a06a4c3a4068ee39e7196a14437cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e475038a4233db98e665ceefc0d199"><td class="memItemLeft" align="right" valign="top"><a id="gad6e475038a4233db98e665ceefc0d199"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BR_MS_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gad6e475038a4233db98e665ceefc0d199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga849ef3418ca677779d691327dfe6e7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga849ef3418ca677779d691327dfe6e7f9">SEMC_BR_MS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BR_MS_SHIFT)) &amp; SEMC_BR_MS_MASK)</td></tr>
<tr class="separator:ga849ef3418ca677779d691327dfe6e7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23138a2018abd1e5242d873c847923eb"><td class="memItemLeft" align="right" valign="top"><a id="ga23138a2018abd1e5242d873c847923eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BR_BA_MASK</b>&#160;&#160;&#160;(0xFFFFF000U)</td></tr>
<tr class="separator:ga23138a2018abd1e5242d873c847923eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d73c1771fe1ad9fc5b776d24fd5846d"><td class="memItemLeft" align="right" valign="top"><a id="ga5d73c1771fe1ad9fc5b776d24fd5846d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_BR_BA_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga5d73c1771fe1ad9fc5b776d24fd5846d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84a23d0711ec16c932016dbf2cbe97f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga84a23d0711ec16c932016dbf2cbe97f3">SEMC_BR_BA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BR_BA_SHIFT)) &amp; SEMC_BR_BA_MASK)</td></tr>
<tr class="separator:ga84a23d0711ec16c932016dbf2cbe97f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">INTEN - Interrupt Enable Register</h2></td></tr>
<tr class="memitem:gadcfa0481696c2b390c7ada51ba9f2845"><td class="memItemLeft" align="right" valign="top"><a id="gadcfa0481696c2b390c7ada51ba9f2845"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_IPCMDDONEEN_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gadcfa0481696c2b390c7ada51ba9f2845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d805ddc72a5072eef5058ac64707c1"><td class="memItemLeft" align="right" valign="top"><a id="ga85d805ddc72a5072eef5058ac64707c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_IPCMDDONEEN_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga85d805ddc72a5072eef5058ac64707c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f843629cbd0576287391dcaca1146c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga42f843629cbd0576287391dcaca1146c">SEMC_INTEN_IPCMDDONEEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_IPCMDDONEEN_SHIFT)) &amp; SEMC_INTEN_IPCMDDONEEN_MASK)</td></tr>
<tr class="separator:ga42f843629cbd0576287391dcaca1146c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9659ed4f6c82ec14653f821d593f034"><td class="memItemLeft" align="right" valign="top"><a id="gaf9659ed4f6c82ec14653f821d593f034"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_IPCMDERREN_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaf9659ed4f6c82ec14653f821d593f034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982016aec6a9e4b17eb8e37c68e16648"><td class="memItemLeft" align="right" valign="top"><a id="ga982016aec6a9e4b17eb8e37c68e16648"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_IPCMDERREN_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga982016aec6a9e4b17eb8e37c68e16648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac561d1149dadca10889e765edbe86b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gac561d1149dadca10889e765edbe86b39">SEMC_INTEN_IPCMDERREN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_IPCMDERREN_SHIFT)) &amp; SEMC_INTEN_IPCMDERREN_MASK)</td></tr>
<tr class="separator:gac561d1149dadca10889e765edbe86b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab03a439518d3224ffefca505098c658f"><td class="memItemLeft" align="right" valign="top"><a id="gab03a439518d3224ffefca505098c658f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_AXICMDERREN_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gab03a439518d3224ffefca505098c658f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e786d134a68286335a8fd8f39e4a1fb"><td class="memItemLeft" align="right" valign="top"><a id="ga2e786d134a68286335a8fd8f39e4a1fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_AXICMDERREN_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2e786d134a68286335a8fd8f39e4a1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65759368d22b0a7ab4c9c6ab0da15109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga65759368d22b0a7ab4c9c6ab0da15109">SEMC_INTEN_AXICMDERREN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_AXICMDERREN_SHIFT)) &amp; SEMC_INTEN_AXICMDERREN_MASK)</td></tr>
<tr class="separator:ga65759368d22b0a7ab4c9c6ab0da15109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga432a3c7232b1ca9182438f933f4ee3dc"><td class="memItemLeft" align="right" valign="top"><a id="ga432a3c7232b1ca9182438f933f4ee3dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_AXIBUSERREN_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga432a3c7232b1ca9182438f933f4ee3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae151cfcafc3b2181507c8559b09a9300"><td class="memItemLeft" align="right" valign="top"><a id="gae151cfcafc3b2181507c8559b09a9300"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_AXIBUSERREN_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae151cfcafc3b2181507c8559b09a9300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b68764a13e627f3f2e48acc2d5b06c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga0b68764a13e627f3f2e48acc2d5b06c6">SEMC_INTEN_AXIBUSERREN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_AXIBUSERREN_SHIFT)) &amp; SEMC_INTEN_AXIBUSERREN_MASK)</td></tr>
<tr class="separator:ga0b68764a13e627f3f2e48acc2d5b06c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf0adf71ff4a97489880df9f23d6f635"><td class="memItemLeft" align="right" valign="top"><a id="gabf0adf71ff4a97489880df9f23d6f635"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_NDPAGEENDEN_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gabf0adf71ff4a97489880df9f23d6f635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b383d07fef68d2df77c1e348c4e742"><td class="memItemLeft" align="right" valign="top"><a id="ga33b383d07fef68d2df77c1e348c4e742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_NDPAGEENDEN_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga33b383d07fef68d2df77c1e348c4e742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa561725677a487ec5f392dc9e1566168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaa561725677a487ec5f392dc9e1566168">SEMC_INTEN_NDPAGEENDEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_NDPAGEENDEN_SHIFT)) &amp; SEMC_INTEN_NDPAGEENDEN_MASK)</td></tr>
<tr class="separator:gaa561725677a487ec5f392dc9e1566168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7af94b34d9ae796ab7208fa7eef4a9"><td class="memItemLeft" align="right" valign="top"><a id="gadd7af94b34d9ae796ab7208fa7eef4a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_NDNOPENDEN_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gadd7af94b34d9ae796ab7208fa7eef4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae263e20b8cf73f6690c1bc4865cf38ef"><td class="memItemLeft" align="right" valign="top"><a id="gae263e20b8cf73f6690c1bc4865cf38ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTEN_NDNOPENDEN_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gae263e20b8cf73f6690c1bc4865cf38ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a877d71425fe5ee7a460e1126b8da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gaa3a877d71425fe5ee7a460e1126b8da2">SEMC_INTEN_NDNOPENDEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_NDNOPENDEN_SHIFT)) &amp; SEMC_INTEN_NDNOPENDEN_MASK)</td></tr>
<tr class="separator:gaa3a877d71425fe5ee7a460e1126b8da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">INTR - Interrupt Enable Register</h2></td></tr>
<tr class="memitem:ga181e5494b2b7a5ff6db8909a88526311"><td class="memItemLeft" align="right" valign="top"><a id="ga181e5494b2b7a5ff6db8909a88526311"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTR_IPCMDDONE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga181e5494b2b7a5ff6db8909a88526311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655fd9844774606ed9d8435e5fc54ef2"><td class="memItemLeft" align="right" valign="top"><a id="ga655fd9844774606ed9d8435e5fc54ef2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTR_IPCMDDONE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga655fd9844774606ed9d8435e5fc54ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2483e6f455d3131471627621b63f0897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga2483e6f455d3131471627621b63f0897">SEMC_INTR_IPCMDDONE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTR_IPCMDDONE_SHIFT)) &amp; SEMC_INTR_IPCMDDONE_MASK)</td></tr>
<tr class="separator:ga2483e6f455d3131471627621b63f0897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d77fa8efff26b69230742572f3f3d9"><td class="memItemLeft" align="right" valign="top"><a id="gac3d77fa8efff26b69230742572f3f3d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTR_IPCMDERR_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gac3d77fa8efff26b69230742572f3f3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35ff30ff878ea487fbc340cbd187852d"><td class="memItemLeft" align="right" valign="top"><a id="ga35ff30ff878ea487fbc340cbd187852d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTR_IPCMDERR_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga35ff30ff878ea487fbc340cbd187852d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c39900f65216d5e05a0252a9314a02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga4c39900f65216d5e05a0252a9314a02e">SEMC_INTR_IPCMDERR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTR_IPCMDERR_SHIFT)) &amp; SEMC_INTR_IPCMDERR_MASK)</td></tr>
<tr class="separator:ga4c39900f65216d5e05a0252a9314a02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d9472bfd48af4e7d212fbc11f084bc"><td class="memItemLeft" align="right" valign="top"><a id="gab4d9472bfd48af4e7d212fbc11f084bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTR_AXICMDERR_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gab4d9472bfd48af4e7d212fbc11f084bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b549e20e4e1c9b5652dfdafacf7f1b"><td class="memItemLeft" align="right" valign="top"><a id="gab5b549e20e4e1c9b5652dfdafacf7f1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTR_AXICMDERR_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab5b549e20e4e1c9b5652dfdafacf7f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc304f557cd7d74e935e4cdff52608ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gacc304f557cd7d74e935e4cdff52608ec">SEMC_INTR_AXICMDERR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTR_AXICMDERR_SHIFT)) &amp; SEMC_INTR_AXICMDERR_MASK)</td></tr>
<tr class="separator:gacc304f557cd7d74e935e4cdff52608ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fc1c057fd3d4c2e5fd0693198c2345"><td class="memItemLeft" align="right" valign="top"><a id="ga95fc1c057fd3d4c2e5fd0693198c2345"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTR_AXIBUSERR_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga95fc1c057fd3d4c2e5fd0693198c2345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6b815ea1bc6e47ef73bc5ed2a803b9"><td class="memItemLeft" align="right" valign="top"><a id="ga3c6b815ea1bc6e47ef73bc5ed2a803b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTR_AXIBUSERR_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3c6b815ea1bc6e47ef73bc5ed2a803b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79735fa8fc6ef6f1bbfbf68a31a9f480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga79735fa8fc6ef6f1bbfbf68a31a9f480">SEMC_INTR_AXIBUSERR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTR_AXIBUSERR_SHIFT)) &amp; SEMC_INTR_AXIBUSERR_MASK)</td></tr>
<tr class="separator:ga79735fa8fc6ef6f1bbfbf68a31a9f480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28ef26f375069925aeea8f8ba6bb72a"><td class="memItemLeft" align="right" valign="top"><a id="gad28ef26f375069925aeea8f8ba6bb72a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTR_NDPAGEEND_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gad28ef26f375069925aeea8f8ba6bb72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cf96e52853846a18842129fe978bae"><td class="memItemLeft" align="right" valign="top"><a id="gae2cf96e52853846a18842129fe978bae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTR_NDPAGEEND_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae2cf96e52853846a18842129fe978bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20e0945ba8766a08805680158ebd7e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga20e0945ba8766a08805680158ebd7e4d">SEMC_INTR_NDPAGEEND</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTR_NDPAGEEND_SHIFT)) &amp; SEMC_INTR_NDPAGEEND_MASK)</td></tr>
<tr class="separator:ga20e0945ba8766a08805680158ebd7e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4c930ab44d69a385bc4c3f6cf20e5e"><td class="memItemLeft" align="right" valign="top"><a id="ga6d4c930ab44d69a385bc4c3f6cf20e5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTR_NDNOPEND_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga6d4c930ab44d69a385bc4c3f6cf20e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e3d6f27f2a6d268358e80d01614bee"><td class="memItemLeft" align="right" valign="top"><a id="ga11e3d6f27f2a6d268358e80d01614bee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_INTR_NDNOPEND_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga11e3d6f27f2a6d268358e80d01614bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0cd15e11c230429487ba11b3f68496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gaaa0cd15e11c230429487ba11b3f68496">SEMC_INTR_NDNOPEND</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTR_NDNOPEND_SHIFT)) &amp; SEMC_INTR_NDNOPEND_MASK)</td></tr>
<tr class="separator:gaaa0cd15e11c230429487ba11b3f68496"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SDRAMCR0 - SDRAM control register 0</h2></td></tr>
<tr class="memitem:gab7929b5980a44c8a98d8a990685cb36b"><td class="memItemLeft" align="right" valign="top"><a id="gab7929b5980a44c8a98d8a990685cb36b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR0_PS_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gab7929b5980a44c8a98d8a990685cb36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61686bc8b30b0c82ae3d2c82dce0351"><td class="memItemLeft" align="right" valign="top"><a id="gab61686bc8b30b0c82ae3d2c82dce0351"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR0_PS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab61686bc8b30b0c82ae3d2c82dce0351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7506dcd67fd396e91d8cd44c9954550e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga7506dcd67fd396e91d8cd44c9954550e">SEMC_SDRAMCR0_PS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR0_PS_SHIFT)) &amp; SEMC_SDRAMCR0_PS_MASK)</td></tr>
<tr class="separator:ga7506dcd67fd396e91d8cd44c9954550e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadce2e985ab78223f34d24c26e4bb87b5"><td class="memItemLeft" align="right" valign="top"><a id="gadce2e985ab78223f34d24c26e4bb87b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR0_BL_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:gadce2e985ab78223f34d24c26e4bb87b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a077ef72c02446a2b25c2c72e8cb8a"><td class="memItemLeft" align="right" valign="top"><a id="ga29a077ef72c02446a2b25c2c72e8cb8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR0_BL_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga29a077ef72c02446a2b25c2c72e8cb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e67e5798137cb4f6dcef6eecc7919ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga9e67e5798137cb4f6dcef6eecc7919ca">SEMC_SDRAMCR0_BL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR0_BL_SHIFT)) &amp; SEMC_SDRAMCR0_BL_MASK)</td></tr>
<tr class="separator:ga9e67e5798137cb4f6dcef6eecc7919ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac722b13adb5247b2b014f8dff70eae5f"><td class="memItemLeft" align="right" valign="top"><a id="gac722b13adb5247b2b014f8dff70eae5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR0_COL_MASK</b>&#160;&#160;&#160;(0x300U)</td></tr>
<tr class="separator:gac722b13adb5247b2b014f8dff70eae5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c287a0f87e300c4dd69078d9773ab77"><td class="memItemLeft" align="right" valign="top"><a id="ga9c287a0f87e300c4dd69078d9773ab77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR0_COL_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga9c287a0f87e300c4dd69078d9773ab77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cddff694df60583bedd0b6cf88de786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga1cddff694df60583bedd0b6cf88de786">SEMC_SDRAMCR0_COL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR0_COL_SHIFT)) &amp; SEMC_SDRAMCR0_COL_MASK)</td></tr>
<tr class="separator:ga1cddff694df60583bedd0b6cf88de786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9bbd73e184abd9018137847a0f1a406"><td class="memItemLeft" align="right" valign="top"><a id="gab9bbd73e184abd9018137847a0f1a406"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR0_CL_MASK</b>&#160;&#160;&#160;(0xC00U)</td></tr>
<tr class="separator:gab9bbd73e184abd9018137847a0f1a406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5a6da6675d3bf6a2a5b34c154d1cc0"><td class="memItemLeft" align="right" valign="top"><a id="gacf5a6da6675d3bf6a2a5b34c154d1cc0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR0_CL_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gacf5a6da6675d3bf6a2a5b34c154d1cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab7f1fb326161ba55fb61a31c33b7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga2ab7f1fb326161ba55fb61a31c33b7cf">SEMC_SDRAMCR0_CL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR0_CL_SHIFT)) &amp; SEMC_SDRAMCR0_CL_MASK)</td></tr>
<tr class="separator:ga2ab7f1fb326161ba55fb61a31c33b7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SDRAMCR1 - SDRAM control register 1</h2></td></tr>
<tr class="memitem:ga9058e13eadb2c3bfad086b8ac42470d3"><td class="memItemLeft" align="right" valign="top"><a id="ga9058e13eadb2c3bfad086b8ac42470d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR1_PRE2ACT_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga9058e13eadb2c3bfad086b8ac42470d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68bf3cc67fe9a554c52dcb77df3b11aa"><td class="memItemLeft" align="right" valign="top"><a id="ga68bf3cc67fe9a554c52dcb77df3b11aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR1_PRE2ACT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga68bf3cc67fe9a554c52dcb77df3b11aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae0221f7f47a4ab66c71c0c70de9e14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gaae0221f7f47a4ab66c71c0c70de9e14c">SEMC_SDRAMCR1_PRE2ACT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR1_PRE2ACT_SHIFT)) &amp; SEMC_SDRAMCR1_PRE2ACT_MASK)</td></tr>
<tr class="separator:gaae0221f7f47a4ab66c71c0c70de9e14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8b1fe889c119a5fa99236e78eab6eb"><td class="memItemLeft" align="right" valign="top"><a id="ga2d8b1fe889c119a5fa99236e78eab6eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR1_ACT2RW_MASK</b>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:ga2d8b1fe889c119a5fa99236e78eab6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace60c10c2104d9cfab248dda56a252fb"><td class="memItemLeft" align="right" valign="top"><a id="gace60c10c2104d9cfab248dda56a252fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR1_ACT2RW_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gace60c10c2104d9cfab248dda56a252fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61745828eaa500440be563bc808e9dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga61745828eaa500440be563bc808e9dae">SEMC_SDRAMCR1_ACT2RW</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR1_ACT2RW_SHIFT)) &amp; SEMC_SDRAMCR1_ACT2RW_MASK)</td></tr>
<tr class="separator:ga61745828eaa500440be563bc808e9dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60dd7c4a5b543cd9b175fdfae70f8b29"><td class="memItemLeft" align="right" valign="top"><a id="ga60dd7c4a5b543cd9b175fdfae70f8b29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR1_RFRC_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:ga60dd7c4a5b543cd9b175fdfae70f8b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c2a8dcf662ca04665e4173a8c9c90f"><td class="memItemLeft" align="right" valign="top"><a id="ga11c2a8dcf662ca04665e4173a8c9c90f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR1_RFRC_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga11c2a8dcf662ca04665e4173a8c9c90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga749f2309ad97e91b8f01e4673af36e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga749f2309ad97e91b8f01e4673af36e3c">SEMC_SDRAMCR1_RFRC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR1_RFRC_SHIFT)) &amp; SEMC_SDRAMCR1_RFRC_MASK)</td></tr>
<tr class="separator:ga749f2309ad97e91b8f01e4673af36e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6330fbf069c036333c5e432cb11fa6a2"><td class="memItemLeft" align="right" valign="top"><a id="ga6330fbf069c036333c5e432cb11fa6a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR1_WRC_MASK</b>&#160;&#160;&#160;(0xE000U)</td></tr>
<tr class="separator:ga6330fbf069c036333c5e432cb11fa6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c86bb6032064fb165e7f453ab5cc08"><td class="memItemLeft" align="right" valign="top"><a id="gab1c86bb6032064fb165e7f453ab5cc08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR1_WRC_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gab1c86bb6032064fb165e7f453ab5cc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfdb74d017b49f92c01727afe3b574d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga1dfdb74d017b49f92c01727afe3b574d">SEMC_SDRAMCR1_WRC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR1_WRC_SHIFT)) &amp; SEMC_SDRAMCR1_WRC_MASK)</td></tr>
<tr class="separator:ga1dfdb74d017b49f92c01727afe3b574d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga852d1948a9e995a35c908b68a12905e3"><td class="memItemLeft" align="right" valign="top"><a id="ga852d1948a9e995a35c908b68a12905e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR1_CKEOFF_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:ga852d1948a9e995a35c908b68a12905e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4453a07b5dcbe87d5ef7c14b2b75600"><td class="memItemLeft" align="right" valign="top"><a id="gae4453a07b5dcbe87d5ef7c14b2b75600"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR1_CKEOFF_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae4453a07b5dcbe87d5ef7c14b2b75600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e93f6b8563e76cf4b7e5e523d6873f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga16e93f6b8563e76cf4b7e5e523d6873f">SEMC_SDRAMCR1_CKEOFF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR1_CKEOFF_SHIFT)) &amp; SEMC_SDRAMCR1_CKEOFF_MASK)</td></tr>
<tr class="separator:ga16e93f6b8563e76cf4b7e5e523d6873f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869a0f9b36f0c4beba6a1d5d599afddc"><td class="memItemLeft" align="right" valign="top"><a id="ga869a0f9b36f0c4beba6a1d5d599afddc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR1_ACT2PRE_MASK</b>&#160;&#160;&#160;(0xF00000U)</td></tr>
<tr class="separator:ga869a0f9b36f0c4beba6a1d5d599afddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d00a0b4bc9134a4db6e34569975d6d"><td class="memItemLeft" align="right" valign="top"><a id="gae6d00a0b4bc9134a4db6e34569975d6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR1_ACT2PRE_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gae6d00a0b4bc9134a4db6e34569975d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b107d4988a22995d6f49f55f8838f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga03b107d4988a22995d6f49f55f8838f0">SEMC_SDRAMCR1_ACT2PRE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR1_ACT2PRE_SHIFT)) &amp; SEMC_SDRAMCR1_ACT2PRE_MASK)</td></tr>
<tr class="separator:ga03b107d4988a22995d6f49f55f8838f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SDRAMCR2 - SDRAM control register 2</h2></td></tr>
<tr class="memitem:ga8881bcdd6fc11ac98db62269c3862399"><td class="memItemLeft" align="right" valign="top"><a id="ga8881bcdd6fc11ac98db62269c3862399"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR2_SRRC_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:ga8881bcdd6fc11ac98db62269c3862399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga544b83e0c2e2bdf1b1bdbd5685c903ce"><td class="memItemLeft" align="right" valign="top"><a id="ga544b83e0c2e2bdf1b1bdbd5685c903ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR2_SRRC_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga544b83e0c2e2bdf1b1bdbd5685c903ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a76758880c4f343bce1df8cfd9993a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga4a76758880c4f343bce1df8cfd9993a4">SEMC_SDRAMCR2_SRRC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR2_SRRC_SHIFT)) &amp; SEMC_SDRAMCR2_SRRC_MASK)</td></tr>
<tr class="separator:ga4a76758880c4f343bce1df8cfd9993a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d178418710aa363194021f1eb3bfae4"><td class="memItemLeft" align="right" valign="top"><a id="ga8d178418710aa363194021f1eb3bfae4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR2_REF2REF_MASK</b>&#160;&#160;&#160;(0xFF00U)</td></tr>
<tr class="separator:ga8d178418710aa363194021f1eb3bfae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915c9cb2c3b0ce67008aae33747ffd71"><td class="memItemLeft" align="right" valign="top"><a id="ga915c9cb2c3b0ce67008aae33747ffd71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR2_REF2REF_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga915c9cb2c3b0ce67008aae33747ffd71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fbc63041cbf425dadc2951326c5e348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga1fbc63041cbf425dadc2951326c5e348">SEMC_SDRAMCR2_REF2REF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR2_REF2REF_SHIFT)) &amp; SEMC_SDRAMCR2_REF2REF_MASK)</td></tr>
<tr class="separator:ga1fbc63041cbf425dadc2951326c5e348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac32fb29c5eda7dd8f5f01b02927033eb"><td class="memItemLeft" align="right" valign="top"><a id="gac32fb29c5eda7dd8f5f01b02927033eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR2_ACT2ACT_MASK</b>&#160;&#160;&#160;(0xFF0000U)</td></tr>
<tr class="separator:gac32fb29c5eda7dd8f5f01b02927033eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad493e2fddbda41a1562f0eae45d03917"><td class="memItemLeft" align="right" valign="top"><a id="gad493e2fddbda41a1562f0eae45d03917"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR2_ACT2ACT_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gad493e2fddbda41a1562f0eae45d03917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4af7864c934987769bde3808ee523e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gaa4af7864c934987769bde3808ee523e7">SEMC_SDRAMCR2_ACT2ACT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR2_ACT2ACT_SHIFT)) &amp; SEMC_SDRAMCR2_ACT2ACT_MASK)</td></tr>
<tr class="separator:gaa4af7864c934987769bde3808ee523e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga464c30c5d3f82e3736f5231cea506a5c"><td class="memItemLeft" align="right" valign="top"><a id="ga464c30c5d3f82e3736f5231cea506a5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR2_ITO_MASK</b>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:ga464c30c5d3f82e3736f5231cea506a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6a33b3452a30a693b6e410a107cce3"><td class="memItemLeft" align="right" valign="top"><a id="ga8f6a33b3452a30a693b6e410a107cce3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR2_ITO_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga8f6a33b3452a30a693b6e410a107cce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7582d3539b7f64a62923d0def384e4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga7582d3539b7f64a62923d0def384e4a6">SEMC_SDRAMCR2_ITO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR2_ITO_SHIFT)) &amp; SEMC_SDRAMCR2_ITO_MASK)</td></tr>
<tr class="separator:ga7582d3539b7f64a62923d0def384e4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SDRAMCR3 - SDRAM control register 3</h2></td></tr>
<tr class="memitem:gaa160854ca4bdf36ca915da7659ec499c"><td class="memItemLeft" align="right" valign="top"><a id="gaa160854ca4bdf36ca915da7659ec499c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR3_REN_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaa160854ca4bdf36ca915da7659ec499c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a43144f5c71c48cfbe136cb0573995f"><td class="memItemLeft" align="right" valign="top"><a id="ga8a43144f5c71c48cfbe136cb0573995f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR3_REN_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8a43144f5c71c48cfbe136cb0573995f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fed51039595b27395a675fede55f7c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga0fed51039595b27395a675fede55f7c1">SEMC_SDRAMCR3_REN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR3_REN_SHIFT)) &amp; SEMC_SDRAMCR3_REN_MASK)</td></tr>
<tr class="separator:ga0fed51039595b27395a675fede55f7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga025b02c9802017606a45b309ab936794"><td class="memItemLeft" align="right" valign="top"><a id="ga025b02c9802017606a45b309ab936794"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR3_REBL_MASK</b>&#160;&#160;&#160;(0xEU)</td></tr>
<tr class="separator:ga025b02c9802017606a45b309ab936794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e2054fea6e748a1138c157662108215"><td class="memItemLeft" align="right" valign="top"><a id="ga7e2054fea6e748a1138c157662108215"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR3_REBL_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7e2054fea6e748a1138c157662108215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga055b06f71db4cf5d3aaa624e309b33a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga055b06f71db4cf5d3aaa624e309b33a4">SEMC_SDRAMCR3_REBL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR3_REBL_SHIFT)) &amp; SEMC_SDRAMCR3_REBL_MASK)</td></tr>
<tr class="separator:ga055b06f71db4cf5d3aaa624e309b33a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92328dab3fb568a9d2dd71049142287c"><td class="memItemLeft" align="right" valign="top"><a id="ga92328dab3fb568a9d2dd71049142287c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR3_PRESCALE_MASK</b>&#160;&#160;&#160;(0xFF00U)</td></tr>
<tr class="separator:ga92328dab3fb568a9d2dd71049142287c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce28297f85c35fcf26645387abbafec"><td class="memItemLeft" align="right" valign="top"><a id="gacce28297f85c35fcf26645387abbafec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR3_PRESCALE_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gacce28297f85c35fcf26645387abbafec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac72afe695d789f3d5bdf5a11e2e8b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gaac72afe695d789f3d5bdf5a11e2e8b3e">SEMC_SDRAMCR3_PRESCALE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR3_PRESCALE_SHIFT)) &amp; SEMC_SDRAMCR3_PRESCALE_MASK)</td></tr>
<tr class="separator:gaac72afe695d789f3d5bdf5a11e2e8b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga434e79394251fced17164fb7dae4f334"><td class="memItemLeft" align="right" valign="top"><a id="ga434e79394251fced17164fb7dae4f334"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR3_RT_MASK</b>&#160;&#160;&#160;(0xFF0000U)</td></tr>
<tr class="separator:ga434e79394251fced17164fb7dae4f334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10ddfc4d388d0e00ea2582c2a5c54d22"><td class="memItemLeft" align="right" valign="top"><a id="ga10ddfc4d388d0e00ea2582c2a5c54d22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR3_RT_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga10ddfc4d388d0e00ea2582c2a5c54d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0279f13e27378cb831cf1bf95442b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gac0279f13e27378cb831cf1bf95442b9a">SEMC_SDRAMCR3_RT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR3_RT_SHIFT)) &amp; SEMC_SDRAMCR3_RT_MASK)</td></tr>
<tr class="separator:gac0279f13e27378cb831cf1bf95442b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b125e3d213ea10f6f3bcaec502790fb"><td class="memItemLeft" align="right" valign="top"><a id="ga8b125e3d213ea10f6f3bcaec502790fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR3_UT_MASK</b>&#160;&#160;&#160;(0xFF000000U)</td></tr>
<tr class="separator:ga8b125e3d213ea10f6f3bcaec502790fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab5909a668c67b17fbb7e16a559ddfb"><td class="memItemLeft" align="right" valign="top"><a id="ga7ab5909a668c67b17fbb7e16a559ddfb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SDRAMCR3_UT_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga7ab5909a668c67b17fbb7e16a559ddfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ec0b17681487427ea18279d9d90d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gac5ec0b17681487427ea18279d9d90d6c">SEMC_SDRAMCR3_UT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR3_UT_SHIFT)) &amp; SEMC_SDRAMCR3_UT_MASK)</td></tr>
<tr class="separator:gac5ec0b17681487427ea18279d9d90d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">NANDCR0 - NAND control register 0</h2></td></tr>
<tr class="memitem:ga89324041f46c90d7c3c7dc4d6be26924"><td class="memItemLeft" align="right" valign="top"><a id="ga89324041f46c90d7c3c7dc4d6be26924"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR0_PS_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga89324041f46c90d7c3c7dc4d6be26924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb438fcf07ed9f1e6d1d8d847c0ba7d"><td class="memItemLeft" align="right" valign="top"><a id="gaceb438fcf07ed9f1e6d1d8d847c0ba7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR0_PS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaceb438fcf07ed9f1e6d1d8d847c0ba7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf90e15e95da247adf52a10c1d13458ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gaf90e15e95da247adf52a10c1d13458ef">SEMC_NANDCR0_PS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR0_PS_SHIFT)) &amp; SEMC_NANDCR0_PS_MASK)</td></tr>
<tr class="separator:gaf90e15e95da247adf52a10c1d13458ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd461170a2efe24a93d2f15c2cc9fa0c"><td class="memItemLeft" align="right" valign="top"><a id="gabd461170a2efe24a93d2f15c2cc9fa0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR0_BL_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:gabd461170a2efe24a93d2f15c2cc9fa0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46303f79dcddeceb1dfb9ce11ee62884"><td class="memItemLeft" align="right" valign="top"><a id="ga46303f79dcddeceb1dfb9ce11ee62884"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR0_BL_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga46303f79dcddeceb1dfb9ce11ee62884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ffbadedea7db8c2edc3f077e43f847a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga2ffbadedea7db8c2edc3f077e43f847a">SEMC_NANDCR0_BL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR0_BL_SHIFT)) &amp; SEMC_NANDCR0_BL_MASK)</td></tr>
<tr class="separator:ga2ffbadedea7db8c2edc3f077e43f847a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f21f5e6b3d12921fb4b53f524a1ff1f"><td class="memItemLeft" align="right" valign="top"><a id="ga1f21f5e6b3d12921fb4b53f524a1ff1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR0_EDO_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga1f21f5e6b3d12921fb4b53f524a1ff1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71296be08300e66365e457dda6932217"><td class="memItemLeft" align="right" valign="top"><a id="ga71296be08300e66365e457dda6932217"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR0_EDO_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga71296be08300e66365e457dda6932217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc9f1f34d4756d40ac454556899d4309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gafc9f1f34d4756d40ac454556899d4309">SEMC_NANDCR0_EDO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR0_EDO_SHIFT)) &amp; SEMC_NANDCR0_EDO_MASK)</td></tr>
<tr class="separator:gafc9f1f34d4756d40ac454556899d4309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1792cadb5eb03bba1758a8e9d0f14cde"><td class="memItemLeft" align="right" valign="top"><a id="ga1792cadb5eb03bba1758a8e9d0f14cde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR0_COL_MASK</b>&#160;&#160;&#160;(0x700U)</td></tr>
<tr class="separator:ga1792cadb5eb03bba1758a8e9d0f14cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63c9e63107889432a50c5cd842e6cf54"><td class="memItemLeft" align="right" valign="top"><a id="ga63c9e63107889432a50c5cd842e6cf54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR0_COL_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga63c9e63107889432a50c5cd842e6cf54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5aeda431a3fbf923bcbd35c418985be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gad5aeda431a3fbf923bcbd35c418985be">SEMC_NANDCR0_COL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR0_COL_SHIFT)) &amp; SEMC_NANDCR0_COL_MASK)</td></tr>
<tr class="separator:gad5aeda431a3fbf923bcbd35c418985be"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">NANDCR1 - NAND control register 1</h2></td></tr>
<tr class="memitem:ga2fd993e772ea8a1f969dcf841a5ca84f"><td class="memItemLeft" align="right" valign="top"><a id="ga2fd993e772ea8a1f969dcf841a5ca84f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR1_CES_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga2fd993e772ea8a1f969dcf841a5ca84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d85600f99e049cc5f93599289df8937"><td class="memItemLeft" align="right" valign="top"><a id="ga3d85600f99e049cc5f93599289df8937"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR1_CES_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3d85600f99e049cc5f93599289df8937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf41bebb99b6f8bc481d5f9e87216f918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gaf41bebb99b6f8bc481d5f9e87216f918">SEMC_NANDCR1_CES</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR1_CES_SHIFT)) &amp; SEMC_NANDCR1_CES_MASK)</td></tr>
<tr class="separator:gaf41bebb99b6f8bc481d5f9e87216f918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436b5bd3380fc268baf81b4ecde49624"><td class="memItemLeft" align="right" valign="top"><a id="ga436b5bd3380fc268baf81b4ecde49624"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR1_CEH_MASK</b>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:ga436b5bd3380fc268baf81b4ecde49624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d453c015e3d34d0c0b3c8a11943df0"><td class="memItemLeft" align="right" valign="top"><a id="ga25d453c015e3d34d0c0b3c8a11943df0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR1_CEH_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga25d453c015e3d34d0c0b3c8a11943df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb9cfb39abb6199722092677a3cb470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga6cb9cfb39abb6199722092677a3cb470">SEMC_NANDCR1_CEH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR1_CEH_SHIFT)) &amp; SEMC_NANDCR1_CEH_MASK)</td></tr>
<tr class="separator:ga6cb9cfb39abb6199722092677a3cb470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10bf9d1e960f8a989d62dd3ec06bf3dc"><td class="memItemLeft" align="right" valign="top"><a id="ga10bf9d1e960f8a989d62dd3ec06bf3dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR1_WEL_MASK</b>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:ga10bf9d1e960f8a989d62dd3ec06bf3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fca50edf7d2a5280e463a4aec701934"><td class="memItemLeft" align="right" valign="top"><a id="ga1fca50edf7d2a5280e463a4aec701934"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR1_WEL_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1fca50edf7d2a5280e463a4aec701934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ab47e0d11ed3ae4193f14b0ad0569c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga82ab47e0d11ed3ae4193f14b0ad0569c">SEMC_NANDCR1_WEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR1_WEL_SHIFT)) &amp; SEMC_NANDCR1_WEL_MASK)</td></tr>
<tr class="separator:ga82ab47e0d11ed3ae4193f14b0ad0569c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f1e9552470c202eb4f3c98caa3250d"><td class="memItemLeft" align="right" valign="top"><a id="ga12f1e9552470c202eb4f3c98caa3250d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR1_WEH_MASK</b>&#160;&#160;&#160;(0xF000U)</td></tr>
<tr class="separator:ga12f1e9552470c202eb4f3c98caa3250d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad824745cec9198be4de6bebcdaa86462"><td class="memItemLeft" align="right" valign="top"><a id="gad824745cec9198be4de6bebcdaa86462"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR1_WEH_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad824745cec9198be4de6bebcdaa86462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705c06116a48000fa5e3e98285c39180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga705c06116a48000fa5e3e98285c39180">SEMC_NANDCR1_WEH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR1_WEH_SHIFT)) &amp; SEMC_NANDCR1_WEH_MASK)</td></tr>
<tr class="separator:ga705c06116a48000fa5e3e98285c39180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa682e2f008f930cc4881604c167a4f"><td class="memItemLeft" align="right" valign="top"><a id="ga0aa682e2f008f930cc4881604c167a4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR1_REL_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:ga0aa682e2f008f930cc4881604c167a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9006d184f3153f77eb37f903f0f0074f"><td class="memItemLeft" align="right" valign="top"><a id="ga9006d184f3153f77eb37f903f0f0074f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR1_REL_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga9006d184f3153f77eb37f903f0f0074f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c68cf95c564d40e975ced8625e70317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga6c68cf95c564d40e975ced8625e70317">SEMC_NANDCR1_REL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR1_REL_SHIFT)) &amp; SEMC_NANDCR1_REL_MASK)</td></tr>
<tr class="separator:ga6c68cf95c564d40e975ced8625e70317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9c313deb0896fdfb0697e36621b208"><td class="memItemLeft" align="right" valign="top"><a id="ga4b9c313deb0896fdfb0697e36621b208"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR1_REH_MASK</b>&#160;&#160;&#160;(0xF00000U)</td></tr>
<tr class="separator:ga4b9c313deb0896fdfb0697e36621b208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb3bd4a48bc9f320f041dc83ad4122b"><td class="memItemLeft" align="right" valign="top"><a id="ga9bb3bd4a48bc9f320f041dc83ad4122b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR1_REH_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga9bb3bd4a48bc9f320f041dc83ad4122b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d964749d7c3e29bde7a7dc9c0c8f27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga42d964749d7c3e29bde7a7dc9c0c8f27">SEMC_NANDCR1_REH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR1_REH_SHIFT)) &amp; SEMC_NANDCR1_REH_MASK)</td></tr>
<tr class="separator:ga42d964749d7c3e29bde7a7dc9c0c8f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ebe7391d24302d8849fc942be7a45d2"><td class="memItemLeft" align="right" valign="top"><a id="ga1ebe7391d24302d8849fc942be7a45d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR1_TA_MASK</b>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:ga1ebe7391d24302d8849fc942be7a45d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbfd0ac2d0ca361530213a007be41a47"><td class="memItemLeft" align="right" valign="top"><a id="gafbfd0ac2d0ca361530213a007be41a47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR1_TA_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gafbfd0ac2d0ca361530213a007be41a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d72158ec0138ebff747057653e68698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga0d72158ec0138ebff747057653e68698">SEMC_NANDCR1_TA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR1_TA_SHIFT)) &amp; SEMC_NANDCR1_TA_MASK)</td></tr>
<tr class="separator:ga0d72158ec0138ebff747057653e68698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337696ae88710ce8ff53cba8afb8894d"><td class="memItemLeft" align="right" valign="top"><a id="ga337696ae88710ce8ff53cba8afb8894d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR1_CEITV_MASK</b>&#160;&#160;&#160;(0xF0000000U)</td></tr>
<tr class="separator:ga337696ae88710ce8ff53cba8afb8894d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cdc0efde9d265e45c8c8d6a1755bc47"><td class="memItemLeft" align="right" valign="top"><a id="ga1cdc0efde9d265e45c8c8d6a1755bc47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR1_CEITV_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga1cdc0efde9d265e45c8c8d6a1755bc47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba37729b5977755ff1274b087b115a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga8ba37729b5977755ff1274b087b115a5">SEMC_NANDCR1_CEITV</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR1_CEITV_SHIFT)) &amp; SEMC_NANDCR1_CEITV_MASK)</td></tr>
<tr class="separator:ga8ba37729b5977755ff1274b087b115a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">NANDCR2 - NAND control register 2</h2></td></tr>
<tr class="memitem:ga797f3db665541709537dd64290a556b4"><td class="memItemLeft" align="right" valign="top"><a id="ga797f3db665541709537dd64290a556b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR2_TWHR_MASK</b>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="separator:ga797f3db665541709537dd64290a556b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30941ac99835ad9d05494f7913a33d1"><td class="memItemLeft" align="right" valign="top"><a id="gaf30941ac99835ad9d05494f7913a33d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR2_TWHR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf30941ac99835ad9d05494f7913a33d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga529ca8554c126e19747c5cb1658dcaee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga529ca8554c126e19747c5cb1658dcaee">SEMC_NANDCR2_TWHR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR2_TWHR_SHIFT)) &amp; SEMC_NANDCR2_TWHR_MASK)</td></tr>
<tr class="separator:ga529ca8554c126e19747c5cb1658dcaee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26741c8549de30c98bbb6c0aa4145c9f"><td class="memItemLeft" align="right" valign="top"><a id="ga26741c8549de30c98bbb6c0aa4145c9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR2_TRHW_MASK</b>&#160;&#160;&#160;(0xFC0U)</td></tr>
<tr class="separator:ga26741c8549de30c98bbb6c0aa4145c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35bc891b0fca783b44a98d42847e714"><td class="memItemLeft" align="right" valign="top"><a id="gae35bc891b0fca783b44a98d42847e714"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR2_TRHW_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gae35bc891b0fca783b44a98d42847e714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398ca4da41f47097a9fafdeda68dfb8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga398ca4da41f47097a9fafdeda68dfb8b">SEMC_NANDCR2_TRHW</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR2_TRHW_SHIFT)) &amp; SEMC_NANDCR2_TRHW_MASK)</td></tr>
<tr class="separator:ga398ca4da41f47097a9fafdeda68dfb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da06fe3a305f973dd3df47c73c33fdb"><td class="memItemLeft" align="right" valign="top"><a id="ga6da06fe3a305f973dd3df47c73c33fdb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR2_TADL_MASK</b>&#160;&#160;&#160;(0x3F000U)</td></tr>
<tr class="separator:ga6da06fe3a305f973dd3df47c73c33fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadef836b9b434c6c5d771a7c069b2d70c"><td class="memItemLeft" align="right" valign="top"><a id="gadef836b9b434c6c5d771a7c069b2d70c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR2_TADL_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gadef836b9b434c6c5d771a7c069b2d70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede253faba24a0b874794bd0d47a17b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gaede253faba24a0b874794bd0d47a17b4">SEMC_NANDCR2_TADL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR2_TADL_SHIFT)) &amp; SEMC_NANDCR2_TADL_MASK)</td></tr>
<tr class="separator:gaede253faba24a0b874794bd0d47a17b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga810b8e15e74a583651d0978040708c95"><td class="memItemLeft" align="right" valign="top"><a id="ga810b8e15e74a583651d0978040708c95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR2_TRR_MASK</b>&#160;&#160;&#160;(0xFC0000U)</td></tr>
<tr class="separator:ga810b8e15e74a583651d0978040708c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf363fc4b1be39d2f9ed878af907422a2"><td class="memItemLeft" align="right" valign="top"><a id="gaf363fc4b1be39d2f9ed878af907422a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR2_TRR_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaf363fc4b1be39d2f9ed878af907422a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1a9faebf1aea9face8835231c59f5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga3e1a9faebf1aea9face8835231c59f5b">SEMC_NANDCR2_TRR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR2_TRR_SHIFT)) &amp; SEMC_NANDCR2_TRR_MASK)</td></tr>
<tr class="separator:ga3e1a9faebf1aea9face8835231c59f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0732a8ced58a13aa1b82db6364a858dc"><td class="memItemLeft" align="right" valign="top"><a id="ga0732a8ced58a13aa1b82db6364a858dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR2_TWB_MASK</b>&#160;&#160;&#160;(0x3F000000U)</td></tr>
<tr class="separator:ga0732a8ced58a13aa1b82db6364a858dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8b81ac07a5e82cec65b49ee6c4a726"><td class="memItemLeft" align="right" valign="top"><a id="ga1a8b81ac07a5e82cec65b49ee6c4a726"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR2_TWB_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga1a8b81ac07a5e82cec65b49ee6c4a726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8acdae1b2bfbd2129fa43d0440f0c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gaa8acdae1b2bfbd2129fa43d0440f0c4f">SEMC_NANDCR2_TWB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR2_TWB_SHIFT)) &amp; SEMC_NANDCR2_TWB_MASK)</td></tr>
<tr class="separator:gaa8acdae1b2bfbd2129fa43d0440f0c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">NANDCR3 - NAND control register 3</h2></td></tr>
<tr class="memitem:ga3be519b285262570e5602b3b91151010"><td class="memItemLeft" align="right" valign="top"><a id="ga3be519b285262570e5602b3b91151010"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR3_NDOPT1_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga3be519b285262570e5602b3b91151010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f0bd7bcc500f5351f1179852e756641"><td class="memItemLeft" align="right" valign="top"><a id="ga2f0bd7bcc500f5351f1179852e756641"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR3_NDOPT1_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2f0bd7bcc500f5351f1179852e756641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga083bca63a98119a7258e7736dc215460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga083bca63a98119a7258e7736dc215460">SEMC_NANDCR3_NDOPT1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR3_NDOPT1_SHIFT)) &amp; SEMC_NANDCR3_NDOPT1_MASK)</td></tr>
<tr class="separator:ga083bca63a98119a7258e7736dc215460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d262d57eb59fcd75b036f86066fdb3"><td class="memItemLeft" align="right" valign="top"><a id="ga57d262d57eb59fcd75b036f86066fdb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR3_NDOPT2_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga57d262d57eb59fcd75b036f86066fdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d02097766729d02bc9f7218931b01c7"><td class="memItemLeft" align="right" valign="top"><a id="ga0d02097766729d02bc9f7218931b01c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR3_NDOPT2_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga0d02097766729d02bc9f7218931b01c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1044a34884fafdc607e3ab18be855493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga1044a34884fafdc607e3ab18be855493">SEMC_NANDCR3_NDOPT2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR3_NDOPT2_SHIFT)) &amp; SEMC_NANDCR3_NDOPT2_MASK)</td></tr>
<tr class="separator:ga1044a34884fafdc607e3ab18be855493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ae0951714604ed092c3a7d12cffcb7"><td class="memItemLeft" align="right" valign="top"><a id="gad5ae0951714604ed092c3a7d12cffcb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR3_NDOPT3_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gad5ae0951714604ed092c3a7d12cffcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fd5d60b4182bdce0f84dbdf5d606bd"><td class="memItemLeft" align="right" valign="top"><a id="gae3fd5d60b4182bdce0f84dbdf5d606bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NANDCR3_NDOPT3_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae3fd5d60b4182bdce0f84dbdf5d606bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9188f8b2e3b7bdcfa1bf0380b9eb5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga5e9188f8b2e3b7bdcfa1bf0380b9eb5c">SEMC_NANDCR3_NDOPT3</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR3_NDOPT3_SHIFT)) &amp; SEMC_NANDCR3_NDOPT3_MASK)</td></tr>
<tr class="separator:ga5e9188f8b2e3b7bdcfa1bf0380b9eb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">NORCR0 - NOR control register 0</h2></td></tr>
<tr class="memitem:gabc677bb90dbf52d3c82b3e9bf35b6481"><td class="memItemLeft" align="right" valign="top"><a id="gabc677bb90dbf52d3c82b3e9bf35b6481"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR0_PS_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gabc677bb90dbf52d3c82b3e9bf35b6481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f69992083ee55448c0acfa6f09aa9cb"><td class="memItemLeft" align="right" valign="top"><a id="ga2f69992083ee55448c0acfa6f09aa9cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR0_PS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2f69992083ee55448c0acfa6f09aa9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b0845d7a05b1afff88b5809c8c207d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga83b0845d7a05b1afff88b5809c8c207d">SEMC_NORCR0_PS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR0_PS_SHIFT)) &amp; SEMC_NORCR0_PS_MASK)</td></tr>
<tr class="separator:ga83b0845d7a05b1afff88b5809c8c207d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac93b2d05e148a84ffd8c4f6380f15491"><td class="memItemLeft" align="right" valign="top"><a id="gac93b2d05e148a84ffd8c4f6380f15491"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR0_BL_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:gac93b2d05e148a84ffd8c4f6380f15491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab173ce0109cad1f045fce4b621ecdb5c"><td class="memItemLeft" align="right" valign="top"><a id="gab173ce0109cad1f045fce4b621ecdb5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR0_BL_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gab173ce0109cad1f045fce4b621ecdb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga464e494c69bf8ddb8788834ee93ab740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga464e494c69bf8ddb8788834ee93ab740">SEMC_NORCR0_BL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR0_BL_SHIFT)) &amp; SEMC_NORCR0_BL_MASK)</td></tr>
<tr class="separator:ga464e494c69bf8ddb8788834ee93ab740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd8209cf949f9739b3c64f6b794e412"><td class="memItemLeft" align="right" valign="top"><a id="gaafd8209cf949f9739b3c64f6b794e412"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR0_AM_MASK</b>&#160;&#160;&#160;(0x300U)</td></tr>
<tr class="separator:gaafd8209cf949f9739b3c64f6b794e412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4908b7f43a5767ad8860c3e5b0d9692d"><td class="memItemLeft" align="right" valign="top"><a id="ga4908b7f43a5767ad8860c3e5b0d9692d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR0_AM_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4908b7f43a5767ad8860c3e5b0d9692d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c88729aaa12045e3e55119c35a1e110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga6c88729aaa12045e3e55119c35a1e110">SEMC_NORCR0_AM</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR0_AM_SHIFT)) &amp; SEMC_NORCR0_AM_MASK)</td></tr>
<tr class="separator:ga6c88729aaa12045e3e55119c35a1e110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb538dc6cbea3e0064f4d576447d2f2d"><td class="memItemLeft" align="right" valign="top"><a id="gaeb538dc6cbea3e0064f4d576447d2f2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR0_ADVP_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:gaeb538dc6cbea3e0064f4d576447d2f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c5131f6a1c9cc7e7dd190d73078c43"><td class="memItemLeft" align="right" valign="top"><a id="ga62c5131f6a1c9cc7e7dd190d73078c43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR0_ADVP_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga62c5131f6a1c9cc7e7dd190d73078c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df27490c99b4655b3fcc70c46ba30d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga0df27490c99b4655b3fcc70c46ba30d1">SEMC_NORCR0_ADVP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR0_ADVP_SHIFT)) &amp; SEMC_NORCR0_ADVP_MASK)</td></tr>
<tr class="separator:ga0df27490c99b4655b3fcc70c46ba30d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab96175eef53b8dfd4a8318830c5662fa"><td class="memItemLeft" align="right" valign="top"><a id="gab96175eef53b8dfd4a8318830c5662fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR0_COL_MASK</b>&#160;&#160;&#160;(0xF000U)</td></tr>
<tr class="separator:gab96175eef53b8dfd4a8318830c5662fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd12a651c853cb7b9bd15564d2c9a7c7"><td class="memItemLeft" align="right" valign="top"><a id="gafd12a651c853cb7b9bd15564d2c9a7c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR0_COL_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gafd12a651c853cb7b9bd15564d2c9a7c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffc7ff182552269486cca24f237b7a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gaffc7ff182552269486cca24f237b7a2c">SEMC_NORCR0_COL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR0_COL_SHIFT)) &amp; SEMC_NORCR0_COL_MASK)</td></tr>
<tr class="separator:gaffc7ff182552269486cca24f237b7a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">NORCR1 - NOR control register 1</h2></td></tr>
<tr class="memitem:gafe97b2d03169639e4cad4736d423e092"><td class="memItemLeft" align="right" valign="top"><a id="gafe97b2d03169639e4cad4736d423e092"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR1_CES_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gafe97b2d03169639e4cad4736d423e092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c6febb71c6f8cdbfbc1380ad8d01f2b"><td class="memItemLeft" align="right" valign="top"><a id="ga6c6febb71c6f8cdbfbc1380ad8d01f2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR1_CES_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6c6febb71c6f8cdbfbc1380ad8d01f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24472d76a662bf598931b50f7283b5d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga24472d76a662bf598931b50f7283b5d5">SEMC_NORCR1_CES</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR1_CES_SHIFT)) &amp; SEMC_NORCR1_CES_MASK)</td></tr>
<tr class="separator:ga24472d76a662bf598931b50f7283b5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga981a8977693fe39c5d861f9c47ffc94c"><td class="memItemLeft" align="right" valign="top"><a id="ga981a8977693fe39c5d861f9c47ffc94c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR1_CEH_MASK</b>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:ga981a8977693fe39c5d861f9c47ffc94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga557c72dcc5ba46f7dff55117be78d580"><td class="memItemLeft" align="right" valign="top"><a id="ga557c72dcc5ba46f7dff55117be78d580"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR1_CEH_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga557c72dcc5ba46f7dff55117be78d580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f8e2af51a1b3547dcc73fcf57e3032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga98f8e2af51a1b3547dcc73fcf57e3032">SEMC_NORCR1_CEH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR1_CEH_SHIFT)) &amp; SEMC_NORCR1_CEH_MASK)</td></tr>
<tr class="separator:ga98f8e2af51a1b3547dcc73fcf57e3032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148f8f41b3b5d287c12e228b3bfaa0b9"><td class="memItemLeft" align="right" valign="top"><a id="ga148f8f41b3b5d287c12e228b3bfaa0b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR1_AS_MASK</b>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:ga148f8f41b3b5d287c12e228b3bfaa0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf01f9074ed909c0ea50ba4e9a8b20a1c"><td class="memItemLeft" align="right" valign="top"><a id="gaf01f9074ed909c0ea50ba4e9a8b20a1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR1_AS_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf01f9074ed909c0ea50ba4e9a8b20a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21fcf6b416eeba524233d50de6d8e4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga21fcf6b416eeba524233d50de6d8e4d2">SEMC_NORCR1_AS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR1_AS_SHIFT)) &amp; SEMC_NORCR1_AS_MASK)</td></tr>
<tr class="separator:ga21fcf6b416eeba524233d50de6d8e4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c8780938b28f7dc584e2668858a2d1"><td class="memItemLeft" align="right" valign="top"><a id="ga15c8780938b28f7dc584e2668858a2d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR1_AH_MASK</b>&#160;&#160;&#160;(0xF000U)</td></tr>
<tr class="separator:ga15c8780938b28f7dc584e2668858a2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe525b0e7c01974ec2d847529f955e09"><td class="memItemLeft" align="right" valign="top"><a id="gafe525b0e7c01974ec2d847529f955e09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR1_AH_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gafe525b0e7c01974ec2d847529f955e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada9ae96b05df0dafd6afa5dfed0ac246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gada9ae96b05df0dafd6afa5dfed0ac246">SEMC_NORCR1_AH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR1_AH_SHIFT)) &amp; SEMC_NORCR1_AH_MASK)</td></tr>
<tr class="separator:gada9ae96b05df0dafd6afa5dfed0ac246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33c359ebb45318b3bf27fb4f2901d669"><td class="memItemLeft" align="right" valign="top"><a id="ga33c359ebb45318b3bf27fb4f2901d669"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR1_WEL_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:ga33c359ebb45318b3bf27fb4f2901d669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaedc2b78b253f1514234f7c7bbaaad5e"><td class="memItemLeft" align="right" valign="top"><a id="gaaedc2b78b253f1514234f7c7bbaaad5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR1_WEL_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaaedc2b78b253f1514234f7c7bbaaad5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ec2e9b108dc9b806eaec79e2082c6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga5ec2e9b108dc9b806eaec79e2082c6ce">SEMC_NORCR1_WEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR1_WEL_SHIFT)) &amp; SEMC_NORCR1_WEL_MASK)</td></tr>
<tr class="separator:ga5ec2e9b108dc9b806eaec79e2082c6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5626ad378ef1d5fb3f52c7ec9f72987"><td class="memItemLeft" align="right" valign="top"><a id="gaa5626ad378ef1d5fb3f52c7ec9f72987"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR1_WEH_MASK</b>&#160;&#160;&#160;(0xF00000U)</td></tr>
<tr class="separator:gaa5626ad378ef1d5fb3f52c7ec9f72987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71e4343c682e5d008071d4b14f78151"><td class="memItemLeft" align="right" valign="top"><a id="gaa71e4343c682e5d008071d4b14f78151"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR1_WEH_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaa71e4343c682e5d008071d4b14f78151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a45ca8e72248e3672e9693f595bd12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga25a45ca8e72248e3672e9693f595bd12">SEMC_NORCR1_WEH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR1_WEH_SHIFT)) &amp; SEMC_NORCR1_WEH_MASK)</td></tr>
<tr class="separator:ga25a45ca8e72248e3672e9693f595bd12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a130aa64ad40d5fb6dd1c96875348e4"><td class="memItemLeft" align="right" valign="top"><a id="ga8a130aa64ad40d5fb6dd1c96875348e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR1_REL_MASK</b>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:ga8a130aa64ad40d5fb6dd1c96875348e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56450ea978d9baa941d8b1badd932aee"><td class="memItemLeft" align="right" valign="top"><a id="ga56450ea978d9baa941d8b1badd932aee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR1_REL_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga56450ea978d9baa941d8b1badd932aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f59f29e3af9e5557fb968c28164395d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga3f59f29e3af9e5557fb968c28164395d">SEMC_NORCR1_REL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR1_REL_SHIFT)) &amp; SEMC_NORCR1_REL_MASK)</td></tr>
<tr class="separator:ga3f59f29e3af9e5557fb968c28164395d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1a636756d0718bec7e571e95fbeaa27"><td class="memItemLeft" align="right" valign="top"><a id="gaf1a636756d0718bec7e571e95fbeaa27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR1_REH_MASK</b>&#160;&#160;&#160;(0xF0000000U)</td></tr>
<tr class="separator:gaf1a636756d0718bec7e571e95fbeaa27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf75e845824afd0ab879d18111cb3fc54"><td class="memItemLeft" align="right" valign="top"><a id="gaf75e845824afd0ab879d18111cb3fc54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR1_REH_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gaf75e845824afd0ab879d18111cb3fc54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53db40906e4e3314eb074571b9abbdc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga53db40906e4e3314eb074571b9abbdc3">SEMC_NORCR1_REH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR1_REH_SHIFT)) &amp; SEMC_NORCR1_REH_MASK)</td></tr>
<tr class="separator:ga53db40906e4e3314eb074571b9abbdc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">NORCR2 - NOR control register 2</h2></td></tr>
<tr class="memitem:gac98ca44c18466067ef5c85b440c9e241"><td class="memItemLeft" align="right" valign="top"><a id="gac98ca44c18466067ef5c85b440c9e241"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR2_WDS_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gac98ca44c18466067ef5c85b440c9e241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb9f0ce5108e149d210985dc6b0e049"><td class="memItemLeft" align="right" valign="top"><a id="ga0bb9f0ce5108e149d210985dc6b0e049"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR2_WDS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0bb9f0ce5108e149d210985dc6b0e049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a71ec51af1e4b22e91a209b05eac9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga21a71ec51af1e4b22e91a209b05eac9c">SEMC_NORCR2_WDS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR2_WDS_SHIFT)) &amp; SEMC_NORCR2_WDS_MASK)</td></tr>
<tr class="separator:ga21a71ec51af1e4b22e91a209b05eac9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa440aa279b3e1a7e28df490122238d73"><td class="memItemLeft" align="right" valign="top"><a id="gaa440aa279b3e1a7e28df490122238d73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR2_WDH_MASK</b>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:gaa440aa279b3e1a7e28df490122238d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63b48ee0a86b796da1190c0b2b64a2ac"><td class="memItemLeft" align="right" valign="top"><a id="ga63b48ee0a86b796da1190c0b2b64a2ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR2_WDH_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga63b48ee0a86b796da1190c0b2b64a2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f326a8b9677ef4c4c11bf588c73a13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga83f326a8b9677ef4c4c11bf588c73a13">SEMC_NORCR2_WDH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR2_WDH_SHIFT)) &amp; SEMC_NORCR2_WDH_MASK)</td></tr>
<tr class="separator:ga83f326a8b9677ef4c4c11bf588c73a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3943aabcf0914a9108b17e02ba588b81"><td class="memItemLeft" align="right" valign="top"><a id="ga3943aabcf0914a9108b17e02ba588b81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR2_TA_MASK</b>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:ga3943aabcf0914a9108b17e02ba588b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f30c370db6823effb6794d357615284"><td class="memItemLeft" align="right" valign="top"><a id="ga2f30c370db6823effb6794d357615284"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR2_TA_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2f30c370db6823effb6794d357615284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9cd80389f05bb5757d5e2ecd1f59440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gac9cd80389f05bb5757d5e2ecd1f59440">SEMC_NORCR2_TA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR2_TA_SHIFT)) &amp; SEMC_NORCR2_TA_MASK)</td></tr>
<tr class="separator:gac9cd80389f05bb5757d5e2ecd1f59440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a04fa03e06e9f808a541bf640de6505"><td class="memItemLeft" align="right" valign="top"><a id="ga4a04fa03e06e9f808a541bf640de6505"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR2_AWDH_MASK</b>&#160;&#160;&#160;(0xF000U)</td></tr>
<tr class="separator:ga4a04fa03e06e9f808a541bf640de6505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaba6ebf684f859b1fc4ac5cac3d1170"><td class="memItemLeft" align="right" valign="top"><a id="gaaaba6ebf684f859b1fc4ac5cac3d1170"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR2_AWDH_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaaaba6ebf684f859b1fc4ac5cac3d1170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d74c496786b77862cf6b4444896e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gaf0d74c496786b77862cf6b4444896e37">SEMC_NORCR2_AWDH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR2_AWDH_SHIFT)) &amp; SEMC_NORCR2_AWDH_MASK)</td></tr>
<tr class="separator:gaf0d74c496786b77862cf6b4444896e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd12ff160369da4f4d3f892751aa5496"><td class="memItemLeft" align="right" valign="top"><a id="gabd12ff160369da4f4d3f892751aa5496"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR2_LC_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:gabd12ff160369da4f4d3f892751aa5496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312c73e9308f1e16227b09c2fd1ebb4a"><td class="memItemLeft" align="right" valign="top"><a id="ga312c73e9308f1e16227b09c2fd1ebb4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR2_LC_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga312c73e9308f1e16227b09c2fd1ebb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0262ddc212dd8e7040eea2ef304c043c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga0262ddc212dd8e7040eea2ef304c043c">SEMC_NORCR2_LC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR2_LC_SHIFT)) &amp; SEMC_NORCR2_LC_MASK)</td></tr>
<tr class="separator:ga0262ddc212dd8e7040eea2ef304c043c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3b78baaa9a453fc3d77e00123ea45cc"><td class="memItemLeft" align="right" valign="top"><a id="gac3b78baaa9a453fc3d77e00123ea45cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR2_RD_MASK</b>&#160;&#160;&#160;(0xF00000U)</td></tr>
<tr class="separator:gac3b78baaa9a453fc3d77e00123ea45cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa9ef1b96aa36e535342b8ba5a2814db"><td class="memItemLeft" align="right" valign="top"><a id="gaaa9ef1b96aa36e535342b8ba5a2814db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR2_RD_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaaa9ef1b96aa36e535342b8ba5a2814db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68983f4c24566f2fe8a3e27a4a2b4f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga68983f4c24566f2fe8a3e27a4a2b4f4f">SEMC_NORCR2_RD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR2_RD_SHIFT)) &amp; SEMC_NORCR2_RD_MASK)</td></tr>
<tr class="separator:ga68983f4c24566f2fe8a3e27a4a2b4f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf11682466fcbc5393c3ddeab6fd9c191"><td class="memItemLeft" align="right" valign="top"><a id="gaf11682466fcbc5393c3ddeab6fd9c191"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR2_CEITV_MASK</b>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:gaf11682466fcbc5393c3ddeab6fd9c191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6749f2920e2bc652b5c62d51a8941634"><td class="memItemLeft" align="right" valign="top"><a id="ga6749f2920e2bc652b5c62d51a8941634"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_NORCR2_CEITV_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga6749f2920e2bc652b5c62d51a8941634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga218b407755a61208e2c61d8fd6c2e78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga218b407755a61208e2c61d8fd6c2e78b">SEMC_NORCR2_CEITV</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR2_CEITV_SHIFT)) &amp; SEMC_NORCR2_CEITV_MASK)</td></tr>
<tr class="separator:ga218b407755a61208e2c61d8fd6c2e78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SRAMCR0 - SRAM control register 0</h2></td></tr>
<tr class="memitem:gabb48119a36c68138953c131c74499556"><td class="memItemLeft" align="right" valign="top"><a id="gabb48119a36c68138953c131c74499556"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR0_PS_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gabb48119a36c68138953c131c74499556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68738f5ac3e08be5612e695f1cd850af"><td class="memItemLeft" align="right" valign="top"><a id="ga68738f5ac3e08be5612e695f1cd850af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR0_PS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga68738f5ac3e08be5612e695f1cd850af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1b954b860f432467b71381ab60c006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga4e1b954b860f432467b71381ab60c006">SEMC_SRAMCR0_PS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR0_PS_SHIFT)) &amp; SEMC_SRAMCR0_PS_MASK)</td></tr>
<tr class="separator:ga4e1b954b860f432467b71381ab60c006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd09710e9773210c0cdb2c1a1ca7e4d"><td class="memItemLeft" align="right" valign="top"><a id="ga4dd09710e9773210c0cdb2c1a1ca7e4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR0_BL_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:ga4dd09710e9773210c0cdb2c1a1ca7e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6301c973ce88eeb6b304a0fae16238df"><td class="memItemLeft" align="right" valign="top"><a id="ga6301c973ce88eeb6b304a0fae16238df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR0_BL_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga6301c973ce88eeb6b304a0fae16238df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63be6b1facdc59557446a7eec2027931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga63be6b1facdc59557446a7eec2027931">SEMC_SRAMCR0_BL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR0_BL_SHIFT)) &amp; SEMC_SRAMCR0_BL_MASK)</td></tr>
<tr class="separator:ga63be6b1facdc59557446a7eec2027931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab800f4fa88836e77c9d5c6c0c9b80ed7"><td class="memItemLeft" align="right" valign="top"><a id="gab800f4fa88836e77c9d5c6c0c9b80ed7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR0_AM_MASK</b>&#160;&#160;&#160;(0x300U)</td></tr>
<tr class="separator:gab800f4fa88836e77c9d5c6c0c9b80ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad151cd305e64300ce384f28645172459"><td class="memItemLeft" align="right" valign="top"><a id="gad151cd305e64300ce384f28645172459"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR0_AM_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad151cd305e64300ce384f28645172459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c19d8b499541498b755db3b8019fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gab2c19d8b499541498b755db3b8019fb1">SEMC_SRAMCR0_AM</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR0_AM_SHIFT)) &amp; SEMC_SRAMCR0_AM_MASK)</td></tr>
<tr class="separator:gab2c19d8b499541498b755db3b8019fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff9a4e64b67b16cefa13e98a6efc9076"><td class="memItemLeft" align="right" valign="top"><a id="gaff9a4e64b67b16cefa13e98a6efc9076"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR0_ADVP_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:gaff9a4e64b67b16cefa13e98a6efc9076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6914293081bc9ad3b466f71406a10aa4"><td class="memItemLeft" align="right" valign="top"><a id="ga6914293081bc9ad3b466f71406a10aa4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR0_ADVP_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga6914293081bc9ad3b466f71406a10aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cdf8f51ea010eb9a43a82d2de7c796e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga8cdf8f51ea010eb9a43a82d2de7c796e">SEMC_SRAMCR0_ADVP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR0_ADVP_SHIFT)) &amp; SEMC_SRAMCR0_ADVP_MASK)</td></tr>
<tr class="separator:ga8cdf8f51ea010eb9a43a82d2de7c796e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab22c371ecba3e2e2abcbfe8002730c"><td class="memItemLeft" align="right" valign="top"><a id="ga4ab22c371ecba3e2e2abcbfe8002730c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR0_COL_MASK</b>&#160;&#160;&#160;(0xF000U)</td></tr>
<tr class="separator:ga4ab22c371ecba3e2e2abcbfe8002730c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d5d52da7d99bde0f82604bd594917c"><td class="memItemLeft" align="right" valign="top"><a id="ga09d5d52da7d99bde0f82604bd594917c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR0_COL_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga09d5d52da7d99bde0f82604bd594917c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c565df1864070c6fda17c362a3f87d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga5c565df1864070c6fda17c362a3f87d7">SEMC_SRAMCR0_COL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR0_COL_SHIFT)) &amp; SEMC_SRAMCR0_COL_MASK)</td></tr>
<tr class="separator:ga5c565df1864070c6fda17c362a3f87d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SRAMCR1 - SRAM control register 1</h2></td></tr>
<tr class="memitem:gad96b64182559479056eadfd33c3d2ae6"><td class="memItemLeft" align="right" valign="top"><a id="gad96b64182559479056eadfd33c3d2ae6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR1_CES_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gad96b64182559479056eadfd33c3d2ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79aeb8393e180cc8ec6a00ed8dcff459"><td class="memItemLeft" align="right" valign="top"><a id="ga79aeb8393e180cc8ec6a00ed8dcff459"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR1_CES_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga79aeb8393e180cc8ec6a00ed8dcff459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa046417b1b941300ac9153e213b855d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gaa046417b1b941300ac9153e213b855d3">SEMC_SRAMCR1_CES</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR1_CES_SHIFT)) &amp; SEMC_SRAMCR1_CES_MASK)</td></tr>
<tr class="separator:gaa046417b1b941300ac9153e213b855d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5820c34bc33f8bfd9638b5e54213a3dc"><td class="memItemLeft" align="right" valign="top"><a id="ga5820c34bc33f8bfd9638b5e54213a3dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR1_CEH_MASK</b>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:ga5820c34bc33f8bfd9638b5e54213a3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11baa9500453302848d8dd6a6849171d"><td class="memItemLeft" align="right" valign="top"><a id="ga11baa9500453302848d8dd6a6849171d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR1_CEH_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga11baa9500453302848d8dd6a6849171d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf51670729faf49ce1396a877ec14afd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gaf51670729faf49ce1396a877ec14afd4">SEMC_SRAMCR1_CEH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR1_CEH_SHIFT)) &amp; SEMC_SRAMCR1_CEH_MASK)</td></tr>
<tr class="separator:gaf51670729faf49ce1396a877ec14afd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae584b0e1eeb19d0d09860971c390bdb7"><td class="memItemLeft" align="right" valign="top"><a id="gae584b0e1eeb19d0d09860971c390bdb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR1_AS_MASK</b>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:gae584b0e1eeb19d0d09860971c390bdb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6438d545faf0fb72bd42f20514944ee2"><td class="memItemLeft" align="right" valign="top"><a id="ga6438d545faf0fb72bd42f20514944ee2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR1_AS_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga6438d545faf0fb72bd42f20514944ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf25c58bd31924fd9d2cafeb0e79faf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gabf25c58bd31924fd9d2cafeb0e79faf2">SEMC_SRAMCR1_AS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR1_AS_SHIFT)) &amp; SEMC_SRAMCR1_AS_MASK)</td></tr>
<tr class="separator:gabf25c58bd31924fd9d2cafeb0e79faf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f4e6c758b538d4914517ee6e26f5a4"><td class="memItemLeft" align="right" valign="top"><a id="gab5f4e6c758b538d4914517ee6e26f5a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR1_AH_MASK</b>&#160;&#160;&#160;(0xF000U)</td></tr>
<tr class="separator:gab5f4e6c758b538d4914517ee6e26f5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2efcb1cced869da6b145beeab6e38f"><td class="memItemLeft" align="right" valign="top"><a id="ga3a2efcb1cced869da6b145beeab6e38f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR1_AH_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga3a2efcb1cced869da6b145beeab6e38f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0cd467ac3ccda6cc57a398735aee1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gab0cd467ac3ccda6cc57a398735aee1f5">SEMC_SRAMCR1_AH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR1_AH_SHIFT)) &amp; SEMC_SRAMCR1_AH_MASK)</td></tr>
<tr class="separator:gab0cd467ac3ccda6cc57a398735aee1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c9f2b827d7abe694013bcc735eb975"><td class="memItemLeft" align="right" valign="top"><a id="gae7c9f2b827d7abe694013bcc735eb975"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR1_WEL_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:gae7c9f2b827d7abe694013bcc735eb975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed20978c8062b8a332b4871f00b786fa"><td class="memItemLeft" align="right" valign="top"><a id="gaed20978c8062b8a332b4871f00b786fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR1_WEL_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaed20978c8062b8a332b4871f00b786fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5096808a83ade5d707dd848dcbee4cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga5096808a83ade5d707dd848dcbee4cb5">SEMC_SRAMCR1_WEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR1_WEL_SHIFT)) &amp; SEMC_SRAMCR1_WEL_MASK)</td></tr>
<tr class="separator:ga5096808a83ade5d707dd848dcbee4cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347a6d2c94d2067baa721e44ef5f4a2e"><td class="memItemLeft" align="right" valign="top"><a id="ga347a6d2c94d2067baa721e44ef5f4a2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR1_WEH_MASK</b>&#160;&#160;&#160;(0xF00000U)</td></tr>
<tr class="separator:ga347a6d2c94d2067baa721e44ef5f4a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14b525522a9cd48263b17ce2b5165d0b"><td class="memItemLeft" align="right" valign="top"><a id="ga14b525522a9cd48263b17ce2b5165d0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR1_WEH_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga14b525522a9cd48263b17ce2b5165d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230fb519f49c7091e985f90a6104ab5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga230fb519f49c7091e985f90a6104ab5b">SEMC_SRAMCR1_WEH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR1_WEH_SHIFT)) &amp; SEMC_SRAMCR1_WEH_MASK)</td></tr>
<tr class="separator:ga230fb519f49c7091e985f90a6104ab5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb37f80defc5aa077ad08462764794b0"><td class="memItemLeft" align="right" valign="top"><a id="gafb37f80defc5aa077ad08462764794b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR1_REL_MASK</b>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:gafb37f80defc5aa077ad08462764794b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb7109f97f2b8c707bf32e75ee00f47f"><td class="memItemLeft" align="right" valign="top"><a id="gaeb7109f97f2b8c707bf32e75ee00f47f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR1_REL_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaeb7109f97f2b8c707bf32e75ee00f47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf932da1fabe2dc040346b93b27fd112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gadf932da1fabe2dc040346b93b27fd112">SEMC_SRAMCR1_REL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR1_REL_SHIFT)) &amp; SEMC_SRAMCR1_REL_MASK)</td></tr>
<tr class="separator:gadf932da1fabe2dc040346b93b27fd112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d508f0389ed96ee7aa5e6088f2695a1"><td class="memItemLeft" align="right" valign="top"><a id="ga4d508f0389ed96ee7aa5e6088f2695a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR1_REH_MASK</b>&#160;&#160;&#160;(0xF0000000U)</td></tr>
<tr class="separator:ga4d508f0389ed96ee7aa5e6088f2695a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50db8396a447d07b5cd31f0bd3cb571"><td class="memItemLeft" align="right" valign="top"><a id="gaf50db8396a447d07b5cd31f0bd3cb571"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR1_REH_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gaf50db8396a447d07b5cd31f0bd3cb571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74738b1ca7840b42db14169aa97237a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga74738b1ca7840b42db14169aa97237a3">SEMC_SRAMCR1_REH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR1_REH_SHIFT)) &amp; SEMC_SRAMCR1_REH_MASK)</td></tr>
<tr class="separator:ga74738b1ca7840b42db14169aa97237a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SRAMCR2 - SRAM control register 2</h2></td></tr>
<tr class="memitem:ga1527f6557e004da668835cc4653d9e7b"><td class="memItemLeft" align="right" valign="top"><a id="ga1527f6557e004da668835cc4653d9e7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR2_WDS_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga1527f6557e004da668835cc4653d9e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e9ecd0bb7b234550f6590ced7ef5f2a"><td class="memItemLeft" align="right" valign="top"><a id="ga4e9ecd0bb7b234550f6590ced7ef5f2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR2_WDS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4e9ecd0bb7b234550f6590ced7ef5f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b9b443a5344c48015b131ddc87f7e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga2b9b443a5344c48015b131ddc87f7e07">SEMC_SRAMCR2_WDS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR2_WDS_SHIFT)) &amp; SEMC_SRAMCR2_WDS_MASK)</td></tr>
<tr class="separator:ga2b9b443a5344c48015b131ddc87f7e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3578a2ab218932ba5fbf4eca55dabb13"><td class="memItemLeft" align="right" valign="top"><a id="ga3578a2ab218932ba5fbf4eca55dabb13"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR2_WDH_MASK</b>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:ga3578a2ab218932ba5fbf4eca55dabb13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660fafe744554ecdcbdafe9078fa1777"><td class="memItemLeft" align="right" valign="top"><a id="ga660fafe744554ecdcbdafe9078fa1777"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR2_WDH_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga660fafe744554ecdcbdafe9078fa1777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf800fefa15ae48c7520daec6dfc82e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gaf800fefa15ae48c7520daec6dfc82e00">SEMC_SRAMCR2_WDH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR2_WDH_SHIFT)) &amp; SEMC_SRAMCR2_WDH_MASK)</td></tr>
<tr class="separator:gaf800fefa15ae48c7520daec6dfc82e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c452c6bdcdc7ce0ccdfe1d227650bd"><td class="memItemLeft" align="right" valign="top"><a id="gad2c452c6bdcdc7ce0ccdfe1d227650bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR2_TA_MASK</b>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:gad2c452c6bdcdc7ce0ccdfe1d227650bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36549cb2cd26e88c22edc684af822b99"><td class="memItemLeft" align="right" valign="top"><a id="ga36549cb2cd26e88c22edc684af822b99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR2_TA_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga36549cb2cd26e88c22edc684af822b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd91d2e20a38322aeb613d10e931dfd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gafd91d2e20a38322aeb613d10e931dfd5">SEMC_SRAMCR2_TA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR2_TA_SHIFT)) &amp; SEMC_SRAMCR2_TA_MASK)</td></tr>
<tr class="separator:gafd91d2e20a38322aeb613d10e931dfd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c08b35d37a5c7830eb334c7b7930a8"><td class="memItemLeft" align="right" valign="top"><a id="ga01c08b35d37a5c7830eb334c7b7930a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR2_AWDH_MASK</b>&#160;&#160;&#160;(0xF000U)</td></tr>
<tr class="separator:ga01c08b35d37a5c7830eb334c7b7930a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b69b928c2fd1a4b811bd1f6b7ff51dd"><td class="memItemLeft" align="right" valign="top"><a id="ga8b69b928c2fd1a4b811bd1f6b7ff51dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR2_AWDH_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8b69b928c2fd1a4b811bd1f6b7ff51dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c73e02111d899b9421e39702fa350af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga8c73e02111d899b9421e39702fa350af">SEMC_SRAMCR2_AWDH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR2_AWDH_SHIFT)) &amp; SEMC_SRAMCR2_AWDH_MASK)</td></tr>
<tr class="separator:ga8c73e02111d899b9421e39702fa350af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85532c374b48ee46555b1c0790fcbed"><td class="memItemLeft" align="right" valign="top"><a id="gae85532c374b48ee46555b1c0790fcbed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR2_LC_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:gae85532c374b48ee46555b1c0790fcbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9cb6f3223fc8e1241b56c8522bb8011"><td class="memItemLeft" align="right" valign="top"><a id="gaa9cb6f3223fc8e1241b56c8522bb8011"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR2_LC_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaa9cb6f3223fc8e1241b56c8522bb8011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429388504d9725aa65d6aad233246c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga429388504d9725aa65d6aad233246c1c">SEMC_SRAMCR2_LC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR2_LC_SHIFT)) &amp; SEMC_SRAMCR2_LC_MASK)</td></tr>
<tr class="separator:ga429388504d9725aa65d6aad233246c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f0048d0579a43cdab36a2fcc3e79fc"><td class="memItemLeft" align="right" valign="top"><a id="ga05f0048d0579a43cdab36a2fcc3e79fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR2_RD_MASK</b>&#160;&#160;&#160;(0xF00000U)</td></tr>
<tr class="separator:ga05f0048d0579a43cdab36a2fcc3e79fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8fdae9e176a4ccb549d1e12a1791c2"><td class="memItemLeft" align="right" valign="top"><a id="ga2d8fdae9e176a4ccb549d1e12a1791c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR2_RD_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga2d8fdae9e176a4ccb549d1e12a1791c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c0f81e5528527704ba17c7954f31f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga96c0f81e5528527704ba17c7954f31f9">SEMC_SRAMCR2_RD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR2_RD_SHIFT)) &amp; SEMC_SRAMCR2_RD_MASK)</td></tr>
<tr class="separator:ga96c0f81e5528527704ba17c7954f31f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bda0649ca099f9a52bb9b7f9514240b"><td class="memItemLeft" align="right" valign="top"><a id="ga1bda0649ca099f9a52bb9b7f9514240b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR2_CEITV_MASK</b>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:ga1bda0649ca099f9a52bb9b7f9514240b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edcce41bf2cfa008f15272029f4ef2a"><td class="memItemLeft" align="right" valign="top"><a id="ga5edcce41bf2cfa008f15272029f4ef2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_SRAMCR2_CEITV_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga5edcce41bf2cfa008f15272029f4ef2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga859ef402e3d9d41b3b34ff12082182e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga859ef402e3d9d41b3b34ff12082182e2">SEMC_SRAMCR2_CEITV</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR2_CEITV_SHIFT)) &amp; SEMC_SRAMCR2_CEITV_MASK)</td></tr>
<tr class="separator:ga859ef402e3d9d41b3b34ff12082182e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DBICR0 - DBI-B control register 0</h2></td></tr>
<tr class="memitem:gafa1292b99150c2ae7836db036bda7301"><td class="memItemLeft" align="right" valign="top"><a id="gafa1292b99150c2ae7836db036bda7301"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR0_PS_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gafa1292b99150c2ae7836db036bda7301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a653f80c44c30b57ccccf52bf7d678"><td class="memItemLeft" align="right" valign="top"><a id="ga72a653f80c44c30b57ccccf52bf7d678"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR0_PS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga72a653f80c44c30b57ccccf52bf7d678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70fd1e01cff752bc24d3ce7a0fc551cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga70fd1e01cff752bc24d3ce7a0fc551cf">SEMC_DBICR0_PS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR0_PS_SHIFT)) &amp; SEMC_DBICR0_PS_MASK)</td></tr>
<tr class="separator:ga70fd1e01cff752bc24d3ce7a0fc551cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66694e8a0415032a30584ee9d04515d0"><td class="memItemLeft" align="right" valign="top"><a id="ga66694e8a0415032a30584ee9d04515d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR0_BL_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:ga66694e8a0415032a30584ee9d04515d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga379730b50c75f8a11ad440414fd87041"><td class="memItemLeft" align="right" valign="top"><a id="ga379730b50c75f8a11ad440414fd87041"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR0_BL_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga379730b50c75f8a11ad440414fd87041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18482528799dc2e538e999dab367a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gad18482528799dc2e538e999dab367a71">SEMC_DBICR0_BL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR0_BL_SHIFT)) &amp; SEMC_DBICR0_BL_MASK)</td></tr>
<tr class="separator:gad18482528799dc2e538e999dab367a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e2f7f36cf1c2772347879faf8ef104"><td class="memItemLeft" align="right" valign="top"><a id="ga07e2f7f36cf1c2772347879faf8ef104"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR0_COL_MASK</b>&#160;&#160;&#160;(0xF000U)</td></tr>
<tr class="separator:ga07e2f7f36cf1c2772347879faf8ef104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4edaf19045e9f0a7e3f721eb5c060cf6"><td class="memItemLeft" align="right" valign="top"><a id="ga4edaf19045e9f0a7e3f721eb5c060cf6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR0_COL_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4edaf19045e9f0a7e3f721eb5c060cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c342eebe39d69332a162b178a297dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga22c342eebe39d69332a162b178a297dc">SEMC_DBICR0_COL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR0_COL_SHIFT)) &amp; SEMC_DBICR0_COL_MASK)</td></tr>
<tr class="separator:ga22c342eebe39d69332a162b178a297dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DBICR1 - DBI-B control register 1</h2></td></tr>
<tr class="memitem:ga91ff21f525012334d32ca4f867e224d4"><td class="memItemLeft" align="right" valign="top"><a id="ga91ff21f525012334d32ca4f867e224d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR1_CES_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:ga91ff21f525012334d32ca4f867e224d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5adbf2726bfe012b8c339c75e8d4da36"><td class="memItemLeft" align="right" valign="top"><a id="ga5adbf2726bfe012b8c339c75e8d4da36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR1_CES_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5adbf2726bfe012b8c339c75e8d4da36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8184b81a7def1a62321bd396ac5b4a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga8184b81a7def1a62321bd396ac5b4a28">SEMC_DBICR1_CES</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR1_CES_SHIFT)) &amp; SEMC_DBICR1_CES_MASK)</td></tr>
<tr class="separator:ga8184b81a7def1a62321bd396ac5b4a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf773007a1e8a8f20b8e0538c7ec7c5f"><td class="memItemLeft" align="right" valign="top"><a id="gacf773007a1e8a8f20b8e0538c7ec7c5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR1_CEH_MASK</b>&#160;&#160;&#160;(0xF0U)</td></tr>
<tr class="separator:gacf773007a1e8a8f20b8e0538c7ec7c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4fbd190d0dd44dcafbe1e16ed41f94a"><td class="memItemLeft" align="right" valign="top"><a id="gac4fbd190d0dd44dcafbe1e16ed41f94a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR1_CEH_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac4fbd190d0dd44dcafbe1e16ed41f94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6903a63cbf98ebe9df357079124e0cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga6903a63cbf98ebe9df357079124e0cd4">SEMC_DBICR1_CEH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR1_CEH_SHIFT)) &amp; SEMC_DBICR1_CEH_MASK)</td></tr>
<tr class="separator:ga6903a63cbf98ebe9df357079124e0cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab38b026508eb835b8b6bccb3d0b8d286"><td class="memItemLeft" align="right" valign="top"><a id="gab38b026508eb835b8b6bccb3d0b8d286"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR1_WEL_MASK</b>&#160;&#160;&#160;(0xF00U)</td></tr>
<tr class="separator:gab38b026508eb835b8b6bccb3d0b8d286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63018bfa0b42164933902de70f040e2"><td class="memItemLeft" align="right" valign="top"><a id="gac63018bfa0b42164933902de70f040e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR1_WEL_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gac63018bfa0b42164933902de70f040e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c71a54fa5808da273fb2c90d9959ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga1c71a54fa5808da273fb2c90d9959ebd">SEMC_DBICR1_WEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR1_WEL_SHIFT)) &amp; SEMC_DBICR1_WEL_MASK)</td></tr>
<tr class="separator:ga1c71a54fa5808da273fb2c90d9959ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736aa96c5bdbc4c470f272c5e11aa7d7"><td class="memItemLeft" align="right" valign="top"><a id="ga736aa96c5bdbc4c470f272c5e11aa7d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR1_WEH_MASK</b>&#160;&#160;&#160;(0xF000U)</td></tr>
<tr class="separator:ga736aa96c5bdbc4c470f272c5e11aa7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d240bd19ed0c473f0902b2fe4902106"><td class="memItemLeft" align="right" valign="top"><a id="ga4d240bd19ed0c473f0902b2fe4902106"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR1_WEH_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4d240bd19ed0c473f0902b2fe4902106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e4a57a091db9dca83ec24d3bb949e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga61e4a57a091db9dca83ec24d3bb949e8">SEMC_DBICR1_WEH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR1_WEH_SHIFT)) &amp; SEMC_DBICR1_WEH_MASK)</td></tr>
<tr class="separator:ga61e4a57a091db9dca83ec24d3bb949e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a03960651b7778baff4a38433358e6c"><td class="memItemLeft" align="right" valign="top"><a id="ga7a03960651b7778baff4a38433358e6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR1_REL_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:ga7a03960651b7778baff4a38433358e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84151dda01560ee0ae0a7e0adf0517aa"><td class="memItemLeft" align="right" valign="top"><a id="ga84151dda01560ee0ae0a7e0adf0517aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR1_REL_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga84151dda01560ee0ae0a7e0adf0517aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0b52df9807d6e524598960ddce1d732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gae0b52df9807d6e524598960ddce1d732">SEMC_DBICR1_REL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR1_REL_SHIFT)) &amp; SEMC_DBICR1_REL_MASK)</td></tr>
<tr class="separator:gae0b52df9807d6e524598960ddce1d732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923663e32e2f1da90b744b43159623bd"><td class="memItemLeft" align="right" valign="top"><a id="ga923663e32e2f1da90b744b43159623bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR1_REH_MASK</b>&#160;&#160;&#160;(0xF00000U)</td></tr>
<tr class="separator:ga923663e32e2f1da90b744b43159623bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c8669c214ab6f02765be82cbb1c724"><td class="memItemLeft" align="right" valign="top"><a id="gad4c8669c214ab6f02765be82cbb1c724"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR1_REH_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gad4c8669c214ab6f02765be82cbb1c724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36b32f6125d88993b06804aea71aacc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga36b32f6125d88993b06804aea71aacc7">SEMC_DBICR1_REH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR1_REH_SHIFT)) &amp; SEMC_DBICR1_REH_MASK)</td></tr>
<tr class="separator:ga36b32f6125d88993b06804aea71aacc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c6750e6e03bbbd55aa18c6662cae987"><td class="memItemLeft" align="right" valign="top"><a id="ga6c6750e6e03bbbd55aa18c6662cae987"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR1_CEITV_MASK</b>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:ga6c6750e6e03bbbd55aa18c6662cae987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfcd82ea7b6d164c391b6f4eb4d946ed"><td class="memItemLeft" align="right" valign="top"><a id="gabfcd82ea7b6d164c391b6f4eb4d946ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_DBICR1_CEITV_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gabfcd82ea7b6d164c391b6f4eb4d946ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8023cf8a4593fab3f5194ea74033e330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga8023cf8a4593fab3f5194ea74033e330">SEMC_DBICR1_CEITV</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR1_CEITV_SHIFT)) &amp; SEMC_DBICR1_CEITV_MASK)</td></tr>
<tr class="separator:ga8023cf8a4593fab3f5194ea74033e330"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IPCR0 - IP Command control register 0</h2></td></tr>
<tr class="memitem:ga1663c0dc6dbad7414ab56e030c19bb02"><td class="memItemLeft" align="right" valign="top"><a id="ga1663c0dc6dbad7414ab56e030c19bb02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCR0_SA_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga1663c0dc6dbad7414ab56e030c19bb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf65eaab31d827970dd0d68048128ae"><td class="memItemLeft" align="right" valign="top"><a id="gaecf65eaab31d827970dd0d68048128ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCR0_SA_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaecf65eaab31d827970dd0d68048128ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f5a4061bae4b93069fa1dd60e59b10b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga0f5a4061bae4b93069fa1dd60e59b10b">SEMC_IPCR0_SA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPCR0_SA_SHIFT)) &amp; SEMC_IPCR0_SA_MASK)</td></tr>
<tr class="separator:ga0f5a4061bae4b93069fa1dd60e59b10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IPCR1 - IP Command control register 1</h2></td></tr>
<tr class="memitem:gac1484033ddca50fac259d329dae9b22f"><td class="memItemLeft" align="right" valign="top"><a id="gac1484033ddca50fac259d329dae9b22f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCR1_DATSZ_MASK</b>&#160;&#160;&#160;(0x7U)</td></tr>
<tr class="separator:gac1484033ddca50fac259d329dae9b22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0e3837b6eba6027788cdaebb03ea96"><td class="memItemLeft" align="right" valign="top"><a id="ga9d0e3837b6eba6027788cdaebb03ea96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCR1_DATSZ_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9d0e3837b6eba6027788cdaebb03ea96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba4e7e67598c0b2d73bb2b1bafb8343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gafba4e7e67598c0b2d73bb2b1bafb8343">SEMC_IPCR1_DATSZ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPCR1_DATSZ_SHIFT)) &amp; SEMC_IPCR1_DATSZ_MASK)</td></tr>
<tr class="separator:gafba4e7e67598c0b2d73bb2b1bafb8343"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IPCR2 - IP Command control register 2</h2></td></tr>
<tr class="memitem:ga51c321eb3e3801e93958c33cd118f371"><td class="memItemLeft" align="right" valign="top"><a id="ga51c321eb3e3801e93958c33cd118f371"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCR2_BM0_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga51c321eb3e3801e93958c33cd118f371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab499d94cb3b8bdb7a49f046abf610d48"><td class="memItemLeft" align="right" valign="top"><a id="gab499d94cb3b8bdb7a49f046abf610d48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCR2_BM0_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab499d94cb3b8bdb7a49f046abf610d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cfebb5cd943d80a291ac13fa92fcda0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga6cfebb5cd943d80a291ac13fa92fcda0">SEMC_IPCR2_BM0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPCR2_BM0_SHIFT)) &amp; SEMC_IPCR2_BM0_MASK)</td></tr>
<tr class="separator:ga6cfebb5cd943d80a291ac13fa92fcda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f00fe49820fe21204406b727b21e103"><td class="memItemLeft" align="right" valign="top"><a id="ga1f00fe49820fe21204406b727b21e103"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCR2_BM1_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga1f00fe49820fe21204406b727b21e103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04aef18afe15adef41bb822ae6648d63"><td class="memItemLeft" align="right" valign="top"><a id="ga04aef18afe15adef41bb822ae6648d63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCR2_BM1_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga04aef18afe15adef41bb822ae6648d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30c95d97fa3608a40374414dc3ec8e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gae30c95d97fa3608a40374414dc3ec8e5">SEMC_IPCR2_BM1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPCR2_BM1_SHIFT)) &amp; SEMC_IPCR2_BM1_MASK)</td></tr>
<tr class="separator:gae30c95d97fa3608a40374414dc3ec8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd19f94772f3fe696eff3e6f676566b7"><td class="memItemLeft" align="right" valign="top"><a id="gacd19f94772f3fe696eff3e6f676566b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCR2_BM2_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gacd19f94772f3fe696eff3e6f676566b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28d7733f457b441f129a568889ba714"><td class="memItemLeft" align="right" valign="top"><a id="gaf28d7733f457b441f129a568889ba714"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCR2_BM2_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaf28d7733f457b441f129a568889ba714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6fea25b72ae709f8a80a08357ea9ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga9d6fea25b72ae709f8a80a08357ea9ad">SEMC_IPCR2_BM2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPCR2_BM2_SHIFT)) &amp; SEMC_IPCR2_BM2_MASK)</td></tr>
<tr class="separator:ga9d6fea25b72ae709f8a80a08357ea9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7a0e2e5fd6ead941f71bec789a2fe2"><td class="memItemLeft" align="right" valign="top"><a id="ga0e7a0e2e5fd6ead941f71bec789a2fe2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCR2_BM3_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga0e7a0e2e5fd6ead941f71bec789a2fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae14636b81f16fc4781a87b9ff3445d79"><td class="memItemLeft" align="right" valign="top"><a id="gae14636b81f16fc4781a87b9ff3445d79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCR2_BM3_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae14636b81f16fc4781a87b9ff3445d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff6afa2c9a3f8fc0f951e3d765c7206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga7ff6afa2c9a3f8fc0f951e3d765c7206">SEMC_IPCR2_BM3</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPCR2_BM3_SHIFT)) &amp; SEMC_IPCR2_BM3_MASK)</td></tr>
<tr class="separator:ga7ff6afa2c9a3f8fc0f951e3d765c7206"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IPCMD - IP Command Register</h2></td></tr>
<tr class="memitem:ga558358ec02e66f6dd637bfd1ed8dee5c"><td class="memItemLeft" align="right" valign="top"><a id="ga558358ec02e66f6dd637bfd1ed8dee5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCMD_CMD_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga558358ec02e66f6dd637bfd1ed8dee5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac516094c06b93a8e9254962110190650"><td class="memItemLeft" align="right" valign="top"><a id="gac516094c06b93a8e9254962110190650"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCMD_CMD_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac516094c06b93a8e9254962110190650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d4e4cc77277675230925ff81388e91"><td class="memItemLeft" align="right" valign="top"><a id="ga77d4e4cc77277675230925ff81388e91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCMD_CMD</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPCMD_CMD_SHIFT)) &amp; SEMC_IPCMD_CMD_MASK)</td></tr>
<tr class="separator:ga77d4e4cc77277675230925ff81388e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e04fa7d32dfe402fdb8d0f5df802bb0"><td class="memItemLeft" align="right" valign="top"><a id="ga1e04fa7d32dfe402fdb8d0f5df802bb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCMD_KEY_MASK</b>&#160;&#160;&#160;(0xFFFF0000U)</td></tr>
<tr class="separator:ga1e04fa7d32dfe402fdb8d0f5df802bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff09f2850f0c0fd1a8ae145ef26e31c"><td class="memItemLeft" align="right" valign="top"><a id="ga2ff09f2850f0c0fd1a8ae145ef26e31c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPCMD_KEY_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga2ff09f2850f0c0fd1a8ae145ef26e31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d2e44c9932255229351a7698f1ff1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#gab6d2e44c9932255229351a7698f1ff1f">SEMC_IPCMD_KEY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPCMD_KEY_SHIFT)) &amp; SEMC_IPCMD_KEY_MASK)</td></tr>
<tr class="separator:gab6d2e44c9932255229351a7698f1ff1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IPTXDAT - TX DATA register (for IP Command)</h2></td></tr>
<tr class="memitem:ga213e4ca10f296b99dfe7140d08391129"><td class="memItemLeft" align="right" valign="top"><a id="ga213e4ca10f296b99dfe7140d08391129"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPTXDAT_DAT_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga213e4ca10f296b99dfe7140d08391129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga902f3a14af23f2a0c176ee36728d109e"><td class="memItemLeft" align="right" valign="top"><a id="ga902f3a14af23f2a0c176ee36728d109e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPTXDAT_DAT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga902f3a14af23f2a0c176ee36728d109e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad4c4e0d0d573c2e914391978237c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gacad4c4e0d0d573c2e914391978237c5e">SEMC_IPTXDAT_DAT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPTXDAT_DAT_SHIFT)) &amp; SEMC_IPTXDAT_DAT_MASK)</td></tr>
<tr class="separator:gacad4c4e0d0d573c2e914391978237c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IPRXDAT - RX DATA register (for IP Command)</h2></td></tr>
<tr class="memitem:ga52fe2a853240dc21a381fbb88909fa7a"><td class="memItemLeft" align="right" valign="top"><a id="ga52fe2a853240dc21a381fbb88909fa7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPRXDAT_DAT_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga52fe2a853240dc21a381fbb88909fa7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67def54baab6730878bcac1e7c45e2d1"><td class="memItemLeft" align="right" valign="top"><a id="ga67def54baab6730878bcac1e7c45e2d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_IPRXDAT_DAT_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga67def54baab6730878bcac1e7c45e2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga889585d2e22670e5d1136c5ef3210679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#ga889585d2e22670e5d1136c5ef3210679">SEMC_IPRXDAT_DAT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPRXDAT_DAT_SHIFT)) &amp; SEMC_IPRXDAT_DAT_MASK)</td></tr>
<tr class="separator:ga889585d2e22670e5d1136c5ef3210679"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">STS0 - Status Register 0</h2></td></tr>
<tr class="memitem:ga9d573e7c3cbd70e647b74c2fe06f7652"><td class="memItemLeft" align="right" valign="top"><a id="ga9d573e7c3cbd70e647b74c2fe06f7652"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_STS0_IDLE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga9d573e7c3cbd70e647b74c2fe06f7652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86beeca6bf5b063cb8b4a24cd7d3a995"><td class="memItemLeft" align="right" valign="top"><a id="ga86beeca6bf5b063cb8b4a24cd7d3a995"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_STS0_IDLE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga86beeca6bf5b063cb8b4a24cd7d3a995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cee9b47be59adbc9ed0a4e082f666b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga4cee9b47be59adbc9ed0a4e082f666b9">SEMC_STS0_IDLE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_STS0_IDLE_SHIFT)) &amp; SEMC_STS0_IDLE_MASK)</td></tr>
<tr class="separator:ga4cee9b47be59adbc9ed0a4e082f666b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee02d7070bf4122fed76cb9eb29225d"><td class="memItemLeft" align="right" valign="top"><a id="ga4ee02d7070bf4122fed76cb9eb29225d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_STS0_NARDY_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga4ee02d7070bf4122fed76cb9eb29225d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87782523cce6aea348a98330761f7407"><td class="memItemLeft" align="right" valign="top"><a id="ga87782523cce6aea348a98330761f7407"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_STS0_NARDY_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga87782523cce6aea348a98330761f7407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10dca55599558ebb2aae9212e8c0d7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga10dca55599558ebb2aae9212e8c0d7a1">SEMC_STS0_NARDY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_STS0_NARDY_SHIFT)) &amp; SEMC_STS0_NARDY_MASK)</td></tr>
<tr class="separator:ga10dca55599558ebb2aae9212e8c0d7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">STS2 - Status Register 2</h2></td></tr>
<tr class="memitem:ga55e962e6173b09ccfa45c7346e923858"><td class="memItemLeft" align="right" valign="top"><a id="ga55e962e6173b09ccfa45c7346e923858"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_STS2_NDWRPEND_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga55e962e6173b09ccfa45c7346e923858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a21f54f366de0e92b51f74e8712c48c"><td class="memItemLeft" align="right" valign="top"><a id="ga9a21f54f366de0e92b51f74e8712c48c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_STS2_NDWRPEND_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga9a21f54f366de0e92b51f74e8712c48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b176d85c39e582ea1feb15009e43e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FLEXSPI__Register__Masks.html#ga61b176d85c39e582ea1feb15009e43e8">SEMC_STS2_NDWRPEND</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_STS2_NDWRPEND_SHIFT)) &amp; SEMC_STS2_NDWRPEND_MASK)</td></tr>
<tr class="separator:ga61b176d85c39e582ea1feb15009e43e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">STS12 - Status register 12</h2></td></tr>
<tr class="memitem:gab1cee3367b6dfed590ed2d47a98b0dae"><td class="memItemLeft" align="right" valign="top"><a id="gab1cee3367b6dfed590ed2d47a98b0dae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_STS12_NDADDR_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:gab1cee3367b6dfed590ed2d47a98b0dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8174f892eefd3fdfa661cd2046df0e4c"><td class="memItemLeft" align="right" valign="top"><a id="ga8174f892eefd3fdfa661cd2046df0e4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SEMC_STS12_NDADDR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8174f892eefd3fdfa661cd2046df0e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca27033323e8d7540ecdc8e1adc25985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SEMC__Register__Masks.html#gaca27033323e8d7540ecdc8e1adc25985">SEMC_STS12_NDADDR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_STS12_NDADDR_SHIFT)) &amp; SEMC_STS12_NDADDR_MASK)</td></tr>
<tr class="separator:gaca27033323e8d7540ecdc8e1adc25985"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga5c882e825fd8bc8875a880c7949b9673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c882e825fd8bc8875a880c7949b9673">&#9670;&nbsp;</a></span>SEMC_BMCR0_WAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_BMCR0_WAGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BMCR0_WAGE_SHIFT)) &amp; SEMC_BMCR0_WAGE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WAGE - Weight of AGE calculation. Each command in queue has an age signal to indicate its wait period. It is multiplied by WAGE to get weight score. </p>

</div>
</div>
<a id="ga721c320fdebeb85e4498a2502ed08108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga721c320fdebeb85e4498a2502ed08108">&#9670;&nbsp;</a></span>SEMC_BMCR0_WQOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_BMCR0_WQOS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BMCR0_WQOS_SHIFT)) &amp; SEMC_BMCR0_WQOS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WQOS - Weight of QOS calculation. AXI bus access has AxQOS signal set, which is used as a priority indicator for the associated write or read transaction. A higher value indicates a higher priority transaction. AxQOS is multiplied by WQOS to get weight score. </p>

</div>
</div>
<a id="ga02f1b959daccda41f1becdb2cf42a971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02f1b959daccda41f1becdb2cf42a971">&#9670;&nbsp;</a></span>SEMC_BMCR0_WRWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_BMCR0_WRWS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BMCR0_WRWS_SHIFT)) &amp; SEMC_BMCR0_WRWS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WRWS - Weight of slave hit with Read/Write Switch. This weight score is valid when queue command's slave is same as current executing command with read/write operation switch. </p>

</div>
</div>
<a id="ga10a55ae8c1a40dffa5373c70891ab45b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10a55ae8c1a40dffa5373c70891ab45b">&#9670;&nbsp;</a></span>SEMC_BMCR0_WSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_BMCR0_WSH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BMCR0_WSH_SHIFT)) &amp; SEMC_BMCR0_WSH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WSH - Weight of Slave Hit without read/write switch. This weight score is valid when queue command's slave is same as current executing command without read/write operation switch. </p>

</div>
</div>
<a id="gad2ea4f280bf0f6429b206e30696dab6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2ea4f280bf0f6429b206e30696dab6c">&#9670;&nbsp;</a></span>SEMC_BMCR1_WAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_BMCR1_WAGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BMCR1_WAGE_SHIFT)) &amp; SEMC_BMCR1_WAGE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WAGE - Weight of AGE calculation. Each command in queue has an age signal to indicate its wait period. It is multiplied by WAGE to get weight score. </p>

</div>
</div>
<a id="gaf5718be1991926a6971143b31da80c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5718be1991926a6971143b31da80c26">&#9670;&nbsp;</a></span>SEMC_BMCR1_WBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_BMCR1_WBR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BMCR1_WBR_SHIFT)) &amp; SEMC_BMCR1_WBR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WBR - Weight of Bank Rotation. This weight score is valid when queue command's bank is not same as current executing command. </p>

</div>
</div>
<a id="gadb1d6f876d03fca280d6ce5aa7dcaa4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb1d6f876d03fca280d6ce5aa7dcaa4a">&#9670;&nbsp;</a></span>SEMC_BMCR1_WPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_BMCR1_WPH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BMCR1_WPH_SHIFT)) &amp; SEMC_BMCR1_WPH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WPH - Weight of Page Hit. This weight score is valid when queue command's page hits current executing command. </p>

</div>
</div>
<a id="ga580f111cf94517c334f82976b0627700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga580f111cf94517c334f82976b0627700">&#9670;&nbsp;</a></span>SEMC_BMCR1_WQOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_BMCR1_WQOS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BMCR1_WQOS_SHIFT)) &amp; SEMC_BMCR1_WQOS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WQOS - Weight of QOS calculation. AXI bus access has AxQOS signal set, which is used as a priority indicator for the associated write or read transaction. A higher value indicates a higher priority transaction. AxQOS is multiplied by WQOS to get weight score. </p>

</div>
</div>
<a id="ga1c911c3f305666034a954522c13bd1ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c911c3f305666034a954522c13bd1ea">&#9670;&nbsp;</a></span>SEMC_BMCR1_WRWS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_BMCR1_WRWS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BMCR1_WRWS_SHIFT)) &amp; SEMC_BMCR1_WRWS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WRWS - Weight of slave hit without Read/Write Switch. This weight score is valid when queue command's read/write operation is same as current executing command. </p>

</div>
</div>
<a id="ga84a23d0711ec16c932016dbf2cbe97f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84a23d0711ec16c932016dbf2cbe97f3">&#9670;&nbsp;</a></span>SEMC_BR_BA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_BR_BA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BR_BA_SHIFT)) &amp; SEMC_BR_BA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BA - Base Address </p>

</div>
</div>
<a id="ga849ef3418ca677779d691327dfe6e7f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga849ef3418ca677779d691327dfe6e7f9">&#9670;&nbsp;</a></span>SEMC_BR_MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_BR_MS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BR_MS_SHIFT)) &amp; SEMC_BR_MS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MS - Memory size 0b00000..4KB 0b00001..8KB 0b00010..16KB 0b00011..32KB 0b00100..64KB 0b00101..128KB 0b00110..256KB 0b00111..512KB 0b01000..1MB 0b01001..2MB 0b01010..4MB 0b01011..8MB 0b01100..16MB 0b01101..32MB 0b01110..64MB 0b01111..128MB 0b10000..256MB 0b10001..512MB 0b10010..1GB 0b10011..2GB 0b10100-0b11111..4GB </p>

</div>
</div>
<a id="ga14f93b44fcaeb640d34b4fa046b2b8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14f93b44fcaeb640d34b4fa046b2b8c8">&#9670;&nbsp;</a></span>SEMC_BR_VLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_BR_VLD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_BR_VLD_SHIFT)) &amp; SEMC_BR_VLD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VLD - Valid </p>

</div>
</div>
<a id="gad18482528799dc2e538e999dab367a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad18482528799dc2e538e999dab367a71">&#9670;&nbsp;</a></span>SEMC_DBICR0_BL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_DBICR0_BL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR0_BL_SHIFT)) &amp; SEMC_DBICR0_BL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BL - Burst Length 0b000..1 0b001..2 0b010..4 0b011..8 0b100..16 0b101..32 0b110..64 0b111..64 </p>

</div>
</div>
<a id="ga22c342eebe39d69332a162b178a297dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22c342eebe39d69332a162b178a297dc">&#9670;&nbsp;</a></span>SEMC_DBICR0_COL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_DBICR0_COL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR0_COL_SHIFT)) &amp; SEMC_DBICR0_COL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COL - Column Address bit width 0b0000..12 Bits 0b0001..11 Bits 0b0010..10 Bits 0b0011..9 Bits 0b0100..8 Bits 0b0101..7 Bits 0b0110..6 Bits 0b0111..5 Bits 0b1000..4 Bits 0b1001..3 Bits 0b1010..2 Bits 0b1011..12 Bits 0b1100..12 Bits 0b1101..12 Bits 0b1110..12 Bits 0b1111..12 Bits </p>

</div>
</div>
<a id="ga70fd1e01cff752bc24d3ce7a0fc551cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70fd1e01cff752bc24d3ce7a0fc551cf">&#9670;&nbsp;</a></span>SEMC_DBICR0_PS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_DBICR0_PS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR0_PS_SHIFT)) &amp; SEMC_DBICR0_PS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PS - Port Size 0b0..8bit 0b1..16bit </p>

</div>
</div>
<a id="ga6903a63cbf98ebe9df357079124e0cd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6903a63cbf98ebe9df357079124e0cd4">&#9670;&nbsp;</a></span>SEMC_DBICR1_CEH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_DBICR1_CEH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR1_CEH_SHIFT)) &amp; SEMC_DBICR1_CEH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEH - CSX Hold Time </p>

</div>
</div>
<a id="ga8023cf8a4593fab3f5194ea74033e330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8023cf8a4593fab3f5194ea74033e330">&#9670;&nbsp;</a></span>SEMC_DBICR1_CEITV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_DBICR1_CEITV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR1_CEITV_SHIFT)) &amp; SEMC_DBICR1_CEITV_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEITV - CSX interval time </p>

</div>
</div>
<a id="ga8184b81a7def1a62321bd396ac5b4a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8184b81a7def1a62321bd396ac5b4a28">&#9670;&nbsp;</a></span>SEMC_DBICR1_CES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_DBICR1_CES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR1_CES_SHIFT)) &amp; SEMC_DBICR1_CES_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CES - CSX Setup Time </p>

</div>
</div>
<a id="ga36b32f6125d88993b06804aea71aacc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36b32f6125d88993b06804aea71aacc7">&#9670;&nbsp;</a></span>SEMC_DBICR1_REH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_DBICR1_REH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR1_REH_SHIFT)) &amp; SEMC_DBICR1_REH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REH - RDX High Time bit [3:0] </p>

</div>
</div>
<a id="gae0b52df9807d6e524598960ddce1d732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0b52df9807d6e524598960ddce1d732">&#9670;&nbsp;</a></span>SEMC_DBICR1_REL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_DBICR1_REL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR1_REL_SHIFT)) &amp; SEMC_DBICR1_REL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REL - RDX Low Time bit [3:0] </p>

</div>
</div>
<a id="ga61e4a57a091db9dca83ec24d3bb949e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61e4a57a091db9dca83ec24d3bb949e8">&#9670;&nbsp;</a></span>SEMC_DBICR1_WEH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_DBICR1_WEH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR1_WEH_SHIFT)) &amp; SEMC_DBICR1_WEH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WEH - WRX High Time </p>

</div>
</div>
<a id="ga1c71a54fa5808da273fb2c90d9959ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c71a54fa5808da273fb2c90d9959ebd">&#9670;&nbsp;</a></span>SEMC_DBICR1_WEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_DBICR1_WEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_DBICR1_WEL_SHIFT)) &amp; SEMC_DBICR1_WEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WEL - WRX Low Time </p>

</div>
</div>
<a id="ga0b68764a13e627f3f2e48acc2d5b06c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b68764a13e627f3f2e48acc2d5b06c6">&#9670;&nbsp;</a></span>SEMC_INTEN_AXIBUSERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_INTEN_AXIBUSERREN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_AXIBUSERREN_SHIFT)) &amp; SEMC_INTEN_AXIBUSERREN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AXIBUSERREN - AXI bus error interrupt enable 0b0..Interrupt is disabled 0b1..Interrupt is enabled </p>

</div>
</div>
<a id="ga65759368d22b0a7ab4c9c6ab0da15109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65759368d22b0a7ab4c9c6ab0da15109">&#9670;&nbsp;</a></span>SEMC_INTEN_AXICMDERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_INTEN_AXICMDERREN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_AXICMDERREN_SHIFT)) &amp; SEMC_INTEN_AXICMDERREN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AXICMDERREN - AXI command error interrupt enable 0b0..Interrupt is disabled 0b1..Interrupt is enabled </p>

</div>
</div>
<a id="ga42f843629cbd0576287391dcaca1146c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42f843629cbd0576287391dcaca1146c">&#9670;&nbsp;</a></span>SEMC_INTEN_IPCMDDONEEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_INTEN_IPCMDDONEEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_IPCMDDONEEN_SHIFT)) &amp; SEMC_INTEN_IPCMDDONEEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPCMDDONEEN - IP command done interrupt enable 0b0..Interrupt is disabled 0b1..Interrupt is enabled </p>

</div>
</div>
<a id="gac561d1149dadca10889e765edbe86b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac561d1149dadca10889e765edbe86b39">&#9670;&nbsp;</a></span>SEMC_INTEN_IPCMDERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_INTEN_IPCMDERREN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_IPCMDERREN_SHIFT)) &amp; SEMC_INTEN_IPCMDERREN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPCMDERREN - IP command error interrupt enable 0b0..Interrupt is disabled 0b1..Interrupt is enabled </p>

</div>
</div>
<a id="gaa3a877d71425fe5ee7a460e1126b8da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3a877d71425fe5ee7a460e1126b8da2">&#9670;&nbsp;</a></span>SEMC_INTEN_NDNOPENDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_INTEN_NDNOPENDEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_NDNOPENDEN_SHIFT)) &amp; SEMC_INTEN_NDNOPENDEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NDNOPENDEN - NAND no pending AXI access interrupt enable 0b0..Interrupt is disabled 0b1..Interrupt is enabled </p>

</div>
</div>
<a id="gaa561725677a487ec5f392dc9e1566168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa561725677a487ec5f392dc9e1566168">&#9670;&nbsp;</a></span>SEMC_INTEN_NDPAGEENDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_INTEN_NDPAGEENDEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTEN_NDPAGEENDEN_SHIFT)) &amp; SEMC_INTEN_NDPAGEENDEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NDPAGEENDEN - NAND page end interrupt enable 0b0..Interrupt is disabled 0b1..Interrupt is enabled </p>

</div>
</div>
<a id="ga79735fa8fc6ef6f1bbfbf68a31a9f480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79735fa8fc6ef6f1bbfbf68a31a9f480">&#9670;&nbsp;</a></span>SEMC_INTR_AXIBUSERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_INTR_AXIBUSERR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTR_AXIBUSERR_SHIFT)) &amp; SEMC_INTR_AXIBUSERR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AXIBUSERR - AXI bus error interrupt </p>

</div>
</div>
<a id="gacc304f557cd7d74e935e4cdff52608ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc304f557cd7d74e935e4cdff52608ec">&#9670;&nbsp;</a></span>SEMC_INTR_AXICMDERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_INTR_AXICMDERR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTR_AXICMDERR_SHIFT)) &amp; SEMC_INTR_AXICMDERR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AXICMDERR - AXI command error interrupt </p>

</div>
</div>
<a id="ga2483e6f455d3131471627621b63f0897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2483e6f455d3131471627621b63f0897">&#9670;&nbsp;</a></span>SEMC_INTR_IPCMDDONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_INTR_IPCMDDONE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTR_IPCMDDONE_SHIFT)) &amp; SEMC_INTR_IPCMDDONE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPCMDDONE - IP command normal done interrupt </p>

</div>
</div>
<a id="ga4c39900f65216d5e05a0252a9314a02e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c39900f65216d5e05a0252a9314a02e">&#9670;&nbsp;</a></span>SEMC_INTR_IPCMDERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_INTR_IPCMDERR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTR_IPCMDERR_SHIFT)) &amp; SEMC_INTR_IPCMDERR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPCMDERR - IP command error done interrupt </p>

</div>
</div>
<a id="gaaa0cd15e11c230429487ba11b3f68496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa0cd15e11c230429487ba11b3f68496">&#9670;&nbsp;</a></span>SEMC_INTR_NDNOPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_INTR_NDNOPEND</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTR_NDNOPEND_SHIFT)) &amp; SEMC_INTR_NDNOPEND_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NDNOPEND - NAND no pending AXI access interrupt </p>

</div>
</div>
<a id="ga20e0945ba8766a08805680158ebd7e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20e0945ba8766a08805680158ebd7e4d">&#9670;&nbsp;</a></span>SEMC_INTR_NDPAGEEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_INTR_NDPAGEEND</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_INTR_NDPAGEEND_SHIFT)) &amp; SEMC_INTR_NDPAGEEND_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NDPAGEEND - NAND page end interrupt </p>

</div>
</div>
<a id="ga1f0d7dcda4fa27acea1e182e5879c9d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0d7dcda4fa27acea1e182e5879c9d2">&#9670;&nbsp;</a></span>SEMC_IOCR_MUX_A8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_IOCR_MUX_A8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IOCR_MUX_A8_SHIFT)) &amp; SEMC_IOCR_MUX_A8_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MUX_A8 - SEMC_A8 output selection 0b000..SDRAM Address bit (A8) 0b001..NAND CE# 0b010..NOR CE# 0b011..PSRAM CE# 0b100..DBI CSX 0b101..SDRAM Address bit (A8) 0b110..SDRAM Address bit (A8) 0b111..SDRAM Address bit (A8) </p>

</div>
</div>
<a id="gab962a022dd192d1aefc824b8c6f9ea01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab962a022dd192d1aefc824b8c6f9ea01">&#9670;&nbsp;</a></span>SEMC_IOCR_MUX_CSX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_IOCR_MUX_CSX0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IOCR_MUX_CSX0_SHIFT)) &amp; SEMC_IOCR_MUX_CSX0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MUX_CSX0 - SEMC_CSX0 output selection 0b000..NOR/PSRAM Address bit 24 (A24) 0b001..SDRAM CS1 0b010..SDRAM CS2 0b011..SDRAM CS3 0b100..NAND CE# 0b101..NOR CE# 0b110..PSRAM CE# 0b111..DBI CSX </p>

</div>
</div>
<a id="gab298fe8e2351179db924203588a3ab2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab298fe8e2351179db924203588a3ab2a">&#9670;&nbsp;</a></span>SEMC_IOCR_MUX_CSX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_IOCR_MUX_CSX1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IOCR_MUX_CSX1_SHIFT)) &amp; SEMC_IOCR_MUX_CSX1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MUX_CSX1 - SEMC_CSX1 output selection 0b000..NOR/PSRAM Address bit 25 (A25) 0b001..SDRAM CS1 0b010..SDRAM CS2 0b011..SDRAM CS3 0b100..NAND CE# 0b101..NOR CE# 0b110..PSRAM CE# 0b111..DBI CSX </p>

</div>
</div>
<a id="gad4e3ad8e3e173766d62eca6be449783e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4e3ad8e3e173766d62eca6be449783e">&#9670;&nbsp;</a></span>SEMC_IOCR_MUX_CSX2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_IOCR_MUX_CSX2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IOCR_MUX_CSX2_SHIFT)) &amp; SEMC_IOCR_MUX_CSX2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MUX_CSX2 - SEMC_CSX2 output selection 0b000..NOR/PSRAM Address bit 26 (A26) 0b001..SDRAM CS1 0b010..SDRAM CS2 0b011..SDRAM CS3 0b100..NAND CE# 0b101..NOR CE# 0b110..PSRAM CE# 0b111..DBI CSX </p>

</div>
</div>
<a id="ga0a5c2d57ea7a90f6f2ed87d541c1c38b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a5c2d57ea7a90f6f2ed87d541c1c38b">&#9670;&nbsp;</a></span>SEMC_IOCR_MUX_CSX3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_IOCR_MUX_CSX3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IOCR_MUX_CSX3_SHIFT)) &amp; SEMC_IOCR_MUX_CSX3_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MUX_CSX3 - SEMC_CSX3 output selection 0b000..NOR/PSRAM Address bit 27 (A27) 0b001..SDRAM CS1 0b010..SDRAM CS2 0b011..SDRAM CS3 0b100..NAND CE# 0b101..NOR CE# 0b110..PSRAM CE# 0b111..DBI CSX </p>

</div>
</div>
<a id="gaa67192ef7d2fb3ceb9b73e843483d380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa67192ef7d2fb3ceb9b73e843483d380">&#9670;&nbsp;</a></span>SEMC_IOCR_MUX_RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_IOCR_MUX_RDY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IOCR_MUX_RDY_SHIFT)) &amp; SEMC_IOCR_MUX_RDY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MUX_RDY - SEMC_RDY function selection 0b000..NAND Ready/Wait# input 0b001..SDRAM CS1 0b010..SDRAM CS2 0b011..SDRAM CS3 0b100..NOR CE# 0b101..PSRAM CE# 0b110..DBI CSX 0b111..NOR/PSRAM Address bit 27 </p>

</div>
</div>
<a id="gab6d2e44c9932255229351a7698f1ff1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6d2e44c9932255229351a7698f1ff1f">&#9670;&nbsp;</a></span>SEMC_IPCMD_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_IPCMD_KEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPCMD_KEY_SHIFT)) &amp; SEMC_IPCMD_KEY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>KEY - This field should be written with 0xA55A when trigging an IP command. </p>

</div>
</div>
<a id="ga0f5a4061bae4b93069fa1dd60e59b10b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f5a4061bae4b93069fa1dd60e59b10b">&#9670;&nbsp;</a></span>SEMC_IPCR0_SA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_IPCR0_SA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPCR0_SA_SHIFT)) &amp; SEMC_IPCR0_SA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SA - Slave address </p>

</div>
</div>
<a id="gafba4e7e67598c0b2d73bb2b1bafb8343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafba4e7e67598c0b2d73bb2b1bafb8343">&#9670;&nbsp;</a></span>SEMC_IPCR1_DATSZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_IPCR1_DATSZ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPCR1_DATSZ_SHIFT)) &amp; SEMC_IPCR1_DATSZ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DATSZ - Data Size in Byte 0b000..4 0b001..1 0b010..2 0b011..3 0b100..4 0b101..4 0b110..4 0b111..4 </p>

</div>
</div>
<a id="ga6cfebb5cd943d80a291ac13fa92fcda0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cfebb5cd943d80a291ac13fa92fcda0">&#9670;&nbsp;</a></span>SEMC_IPCR2_BM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_IPCR2_BM0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPCR2_BM0_SHIFT)) &amp; SEMC_IPCR2_BM0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BM0 - Byte Mask for Byte 0 (IPTXD bit 7:0) 0b0..Byte Unmasked 0b1..Byte Masked </p>

</div>
</div>
<a id="gae30c95d97fa3608a40374414dc3ec8e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae30c95d97fa3608a40374414dc3ec8e5">&#9670;&nbsp;</a></span>SEMC_IPCR2_BM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_IPCR2_BM1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPCR2_BM1_SHIFT)) &amp; SEMC_IPCR2_BM1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BM1 - Byte Mask for Byte 1 (IPTXD bit 15:8) 0b0..Byte Unmasked 0b1..Byte Masked </p>

</div>
</div>
<a id="ga9d6fea25b72ae709f8a80a08357ea9ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d6fea25b72ae709f8a80a08357ea9ad">&#9670;&nbsp;</a></span>SEMC_IPCR2_BM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_IPCR2_BM2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPCR2_BM2_SHIFT)) &amp; SEMC_IPCR2_BM2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BM2 - Byte Mask for Byte 2 (IPTXD bit 23:16) 0b0..Byte Unmasked 0b1..Byte Masked </p>

</div>
</div>
<a id="ga7ff6afa2c9a3f8fc0f951e3d765c7206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ff6afa2c9a3f8fc0f951e3d765c7206">&#9670;&nbsp;</a></span>SEMC_IPCR2_BM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_IPCR2_BM3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPCR2_BM3_SHIFT)) &amp; SEMC_IPCR2_BM3_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BM3 - Byte Mask for Byte 3 (IPTXD bit 31:24) 0b0..Byte Unmasked 0b1..Byte Masked </p>

</div>
</div>
<a id="ga889585d2e22670e5d1136c5ef3210679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga889585d2e22670e5d1136c5ef3210679">&#9670;&nbsp;</a></span>SEMC_IPRXDAT_DAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_IPRXDAT_DAT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPRXDAT_DAT_SHIFT)) &amp; SEMC_IPRXDAT_DAT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAT - data </p>

</div>
</div>
<a id="gacad4c4e0d0d573c2e914391978237c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacad4c4e0d0d573c2e914391978237c5e">&#9670;&nbsp;</a></span>SEMC_IPTXDAT_DAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_IPTXDAT_DAT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_IPTXDAT_DAT_SHIFT)) &amp; SEMC_IPTXDAT_DAT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAT - data </p>

</div>
</div>
<a id="ga651bd70461d1aa93cbe17885aa7c163f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga651bd70461d1aa93cbe17885aa7c163f">&#9670;&nbsp;</a></span>SEMC_MCR_BTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_MCR_BTO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_MCR_BTO_SHIFT)) &amp; SEMC_MCR_BTO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BTO - Bus timeout cycles 0b00000..255*1 0b00001-0b11110..255*2 - 255*2^30 0b11111..255*2^31 </p>

</div>
</div>
<a id="gae5c675fb039c8b8e8098abbfa68b7c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5c675fb039c8b8e8098abbfa68b7c35">&#9670;&nbsp;</a></span>SEMC_MCR_CTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_MCR_CTO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_MCR_CTO_SHIFT)) &amp; SEMC_MCR_CTO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CTO - Command Execution timeout cycles </p>

</div>
</div>
<a id="gad9e5b020ed4331a92fee670512aa5612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9e5b020ed4331a92fee670512aa5612">&#9670;&nbsp;</a></span>SEMC_MCR_DQSMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_MCR_DQSMD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_MCR_DQSMD_SHIFT)) &amp; SEMC_MCR_DQSMD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DQSMD - DQS (read strobe) mode 0b0..Dummy read strobe loopbacked internally 0b1..Dummy read strobe loopbacked from DQS pad </p>

</div>
</div>
<a id="ga9e95fbacc1102dc7bc167800066aed95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e95fbacc1102dc7bc167800066aed95">&#9670;&nbsp;</a></span>SEMC_MCR_MDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_MCR_MDIS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_MCR_MDIS_SHIFT)) &amp; SEMC_MCR_MDIS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MDIS - Module Disable 0b0..Module enabled 0b1..Module disabled </p>

</div>
</div>
<a id="ga8c579f27d0877a384d278c4aec5582c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c579f27d0877a384d278c4aec5582c9">&#9670;&nbsp;</a></span>SEMC_MCR_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_MCR_SWRST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_MCR_SWRST_SHIFT)) &amp; SEMC_MCR_SWRST_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWRST - Software Reset </p>

</div>
</div>
<a id="ga6c5ae144386f00f11e7a7b4759a6b33c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c5ae144386f00f11e7a7b4759a6b33c">&#9670;&nbsp;</a></span>SEMC_MCR_WPOL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_MCR_WPOL0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_MCR_WPOL0_SHIFT)) &amp; SEMC_MCR_WPOL0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WPOL0 - WAIT/RDY# polarity for NOR/PSRAM 0b0..Active low 0b1..Active high </p>

</div>
</div>
<a id="gab32358e5df8015f59ca83cf00b40248a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab32358e5df8015f59ca83cf00b40248a">&#9670;&nbsp;</a></span>SEMC_MCR_WPOL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_MCR_WPOL1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_MCR_WPOL1_SHIFT)) &amp; SEMC_MCR_WPOL1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WPOL1 - WAIT/RDY# polarity for NAND 0b0..Active low 0b1..Active high </p>

</div>
</div>
<a id="ga2ffbadedea7db8c2edc3f077e43f847a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ffbadedea7db8c2edc3f077e43f847a">&#9670;&nbsp;</a></span>SEMC_NANDCR0_BL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR0_BL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR0_BL_SHIFT)) &amp; SEMC_NANDCR0_BL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BL - Burst Length 0b000..1 0b001..2 0b010..4 0b011..8 0b100..16 0b101..32 0b110..64 0b111..64 </p>

</div>
</div>
<a id="gad5aeda431a3fbf923bcbd35c418985be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5aeda431a3fbf923bcbd35c418985be">&#9670;&nbsp;</a></span>SEMC_NANDCR0_COL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR0_COL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR0_COL_SHIFT)) &amp; SEMC_NANDCR0_COL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COL - Column address bit number 0b000..16 0b001..15 0b010..14 0b011..13 0b100..12 0b101..11 0b110..10 0b111..9 </p>

</div>
</div>
<a id="gafc9f1f34d4756d40ac454556899d4309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc9f1f34d4756d40ac454556899d4309">&#9670;&nbsp;</a></span>SEMC_NANDCR0_EDO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR0_EDO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR0_EDO_SHIFT)) &amp; SEMC_NANDCR0_EDO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDO - EDO mode enabled 0b0..EDO mode disabled 0b1..EDO mode enabled </p>

</div>
</div>
<a id="gaf90e15e95da247adf52a10c1d13458ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf90e15e95da247adf52a10c1d13458ef">&#9670;&nbsp;</a></span>SEMC_NANDCR0_PS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR0_PS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR0_PS_SHIFT)) &amp; SEMC_NANDCR0_PS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PS - Port Size 0b0..8bit 0b1..16bit </p>

</div>
</div>
<a id="ga6cb9cfb39abb6199722092677a3cb470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cb9cfb39abb6199722092677a3cb470">&#9670;&nbsp;</a></span>SEMC_NANDCR1_CEH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR1_CEH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR1_CEH_SHIFT)) &amp; SEMC_NANDCR1_CEH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEH - CE hold time </p>

</div>
</div>
<a id="ga8ba37729b5977755ff1274b087b115a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ba37729b5977755ff1274b087b115a5">&#9670;&nbsp;</a></span>SEMC_NANDCR1_CEITV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR1_CEITV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR1_CEITV_SHIFT)) &amp; SEMC_NANDCR1_CEITV_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEITV - CE# interval time </p>

</div>
</div>
<a id="gaf41bebb99b6f8bc481d5f9e87216f918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf41bebb99b6f8bc481d5f9e87216f918">&#9670;&nbsp;</a></span>SEMC_NANDCR1_CES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR1_CES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR1_CES_SHIFT)) &amp; SEMC_NANDCR1_CES_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CES - CE setup time </p>

</div>
</div>
<a id="ga42d964749d7c3e29bde7a7dc9c0c8f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42d964749d7c3e29bde7a7dc9c0c8f27">&#9670;&nbsp;</a></span>SEMC_NANDCR1_REH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR1_REH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR1_REH_SHIFT)) &amp; SEMC_NANDCR1_REH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REH - RE# high time </p>

</div>
</div>
<a id="ga6c68cf95c564d40e975ced8625e70317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c68cf95c564d40e975ced8625e70317">&#9670;&nbsp;</a></span>SEMC_NANDCR1_REL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR1_REL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR1_REL_SHIFT)) &amp; SEMC_NANDCR1_REL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REL - RE# low time </p>

</div>
</div>
<a id="ga0d72158ec0138ebff747057653e68698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d72158ec0138ebff747057653e68698">&#9670;&nbsp;</a></span>SEMC_NANDCR1_TA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR1_TA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR1_TA_SHIFT)) &amp; SEMC_NANDCR1_TA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TA - Turnaround time </p>

</div>
</div>
<a id="ga705c06116a48000fa5e3e98285c39180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga705c06116a48000fa5e3e98285c39180">&#9670;&nbsp;</a></span>SEMC_NANDCR1_WEH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR1_WEH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR1_WEH_SHIFT)) &amp; SEMC_NANDCR1_WEH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WEH - WE# high time </p>

</div>
</div>
<a id="ga82ab47e0d11ed3ae4193f14b0ad0569c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82ab47e0d11ed3ae4193f14b0ad0569c">&#9670;&nbsp;</a></span>SEMC_NANDCR1_WEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR1_WEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR1_WEL_SHIFT)) &amp; SEMC_NANDCR1_WEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WEL - WE# low time </p>

</div>
</div>
<a id="gaede253faba24a0b874794bd0d47a17b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaede253faba24a0b874794bd0d47a17b4">&#9670;&nbsp;</a></span>SEMC_NANDCR2_TADL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR2_TADL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR2_TADL_SHIFT)) &amp; SEMC_NANDCR2_TADL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TADL - ALE to write data start wait time </p>

</div>
</div>
<a id="ga398ca4da41f47097a9fafdeda68dfb8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga398ca4da41f47097a9fafdeda68dfb8b">&#9670;&nbsp;</a></span>SEMC_NANDCR2_TRHW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR2_TRHW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR2_TRHW_SHIFT)) &amp; SEMC_NANDCR2_TRHW_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRHW - RE# high to WE# low wait time </p>

</div>
</div>
<a id="ga3e1a9faebf1aea9face8835231c59f5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e1a9faebf1aea9face8835231c59f5b">&#9670;&nbsp;</a></span>SEMC_NANDCR2_TRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR2_TRR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR2_TRR_SHIFT)) &amp; SEMC_NANDCR2_TRR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRR - Ready to RE# low wait time </p>

</div>
</div>
<a id="gaa8acdae1b2bfbd2129fa43d0440f0c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8acdae1b2bfbd2129fa43d0440f0c4f">&#9670;&nbsp;</a></span>SEMC_NANDCR2_TWB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR2_TWB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR2_TWB_SHIFT)) &amp; SEMC_NANDCR2_TWB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TWB - WE# high to busy wait time </p>

</div>
</div>
<a id="ga529ca8554c126e19747c5cb1658dcaee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga529ca8554c126e19747c5cb1658dcaee">&#9670;&nbsp;</a></span>SEMC_NANDCR2_TWHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR2_TWHR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR2_TWHR_SHIFT)) &amp; SEMC_NANDCR2_TWHR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TWHR - WE# high to RE# low wait time </p>

</div>
</div>
<a id="ga083bca63a98119a7258e7736dc215460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga083bca63a98119a7258e7736dc215460">&#9670;&nbsp;</a></span>SEMC_NANDCR3_NDOPT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR3_NDOPT1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR3_NDOPT1_SHIFT)) &amp; SEMC_NANDCR3_NDOPT1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NDOPT1 - NAND option bit 1 </p>

</div>
</div>
<a id="ga1044a34884fafdc607e3ab18be855493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1044a34884fafdc607e3ab18be855493">&#9670;&nbsp;</a></span>SEMC_NANDCR3_NDOPT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR3_NDOPT2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR3_NDOPT2_SHIFT)) &amp; SEMC_NANDCR3_NDOPT2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NDOPT2 - NAND option bit 2 </p>

</div>
</div>
<a id="ga5e9188f8b2e3b7bdcfa1bf0380b9eb5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e9188f8b2e3b7bdcfa1bf0380b9eb5c">&#9670;&nbsp;</a></span>SEMC_NANDCR3_NDOPT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NANDCR3_NDOPT3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NANDCR3_NDOPT3_SHIFT)) &amp; SEMC_NANDCR3_NDOPT3_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NDOPT3 - NAND option bit 3 </p>

</div>
</div>
<a id="ga0df27490c99b4655b3fcc70c46ba30d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0df27490c99b4655b3fcc70c46ba30d1">&#9670;&nbsp;</a></span>SEMC_NORCR0_ADVP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR0_ADVP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR0_ADVP_SHIFT)) &amp; SEMC_NORCR0_ADVP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADVP - ADV# polarity 0b0..ADV# is active low. 0b1..ADV# is active high. </p>

</div>
</div>
<a id="ga6c88729aaa12045e3e55119c35a1e110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c88729aaa12045e3e55119c35a1e110">&#9670;&nbsp;</a></span>SEMC_NORCR0_AM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR0_AM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR0_AM_SHIFT)) &amp; SEMC_NORCR0_AM_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AM - Address Mode 0b00..Address/Data MUX mode (ADMUX) 0b01..Advanced Address/Data MUX mode (AADM) 0b10..Reserved 0b11..Reserved </p>

</div>
</div>
<a id="ga464e494c69bf8ddb8788834ee93ab740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga464e494c69bf8ddb8788834ee93ab740">&#9670;&nbsp;</a></span>SEMC_NORCR0_BL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR0_BL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR0_BL_SHIFT)) &amp; SEMC_NORCR0_BL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BL - Burst Length 0b000..1 0b001..2 0b010..4 0b011..8 0b100..16 0b101..32 0b110..64 0b111..64 </p>

</div>
</div>
<a id="gaffc7ff182552269486cca24f237b7a2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffc7ff182552269486cca24f237b7a2c">&#9670;&nbsp;</a></span>SEMC_NORCR0_COL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR0_COL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR0_COL_SHIFT)) &amp; SEMC_NORCR0_COL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COL - Column Address bit width 0b0000..12 Bits 0b0001..11 Bits 0b0010..10 Bits 0b0011..9 Bits 0b0100..8 Bits 0b0101..7 Bits 0b0110..6 Bits 0b0111..5 Bits 0b1000..4 Bits 0b1001..3 Bits 0b1010..2 Bits 0b1011..12 Bits 0b1100..12 Bits 0b1101..12 Bits 0b1110..12 Bits 0b1111..12 Bits </p>

</div>
</div>
<a id="ga83b0845d7a05b1afff88b5809c8c207d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83b0845d7a05b1afff88b5809c8c207d">&#9670;&nbsp;</a></span>SEMC_NORCR0_PS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR0_PS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR0_PS_SHIFT)) &amp; SEMC_NORCR0_PS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PS - Port Size 0b0..8bit 0b1..16bit </p>

</div>
</div>
<a id="gada9ae96b05df0dafd6afa5dfed0ac246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada9ae96b05df0dafd6afa5dfed0ac246">&#9670;&nbsp;</a></span>SEMC_NORCR1_AH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR1_AH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR1_AH_SHIFT)) &amp; SEMC_NORCR1_AH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AH - Address hold time </p>

</div>
</div>
<a id="ga21fcf6b416eeba524233d50de6d8e4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21fcf6b416eeba524233d50de6d8e4d2">&#9670;&nbsp;</a></span>SEMC_NORCR1_AS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR1_AS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR1_AS_SHIFT)) &amp; SEMC_NORCR1_AS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AS - Address setup time </p>

</div>
</div>
<a id="ga98f8e2af51a1b3547dcc73fcf57e3032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98f8e2af51a1b3547dcc73fcf57e3032">&#9670;&nbsp;</a></span>SEMC_NORCR1_CEH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR1_CEH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR1_CEH_SHIFT)) &amp; SEMC_NORCR1_CEH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEH - CE hold time </p>

</div>
</div>
<a id="ga24472d76a662bf598931b50f7283b5d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24472d76a662bf598931b50f7283b5d5">&#9670;&nbsp;</a></span>SEMC_NORCR1_CES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR1_CES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR1_CES_SHIFT)) &amp; SEMC_NORCR1_CES_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CES - CE setup time </p>

</div>
</div>
<a id="ga53db40906e4e3314eb074571b9abbdc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53db40906e4e3314eb074571b9abbdc3">&#9670;&nbsp;</a></span>SEMC_NORCR1_REH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR1_REH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR1_REH_SHIFT)) &amp; SEMC_NORCR1_REH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REH - RE high time </p>

</div>
</div>
<a id="ga3f59f29e3af9e5557fb968c28164395d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f59f29e3af9e5557fb968c28164395d">&#9670;&nbsp;</a></span>SEMC_NORCR1_REL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR1_REL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR1_REL_SHIFT)) &amp; SEMC_NORCR1_REL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REL - RE low time </p>

</div>
</div>
<a id="ga25a45ca8e72248e3672e9693f595bd12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25a45ca8e72248e3672e9693f595bd12">&#9670;&nbsp;</a></span>SEMC_NORCR1_WEH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR1_WEH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR1_WEH_SHIFT)) &amp; SEMC_NORCR1_WEH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WEH - WE high time </p>

</div>
</div>
<a id="ga5ec2e9b108dc9b806eaec79e2082c6ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ec2e9b108dc9b806eaec79e2082c6ce">&#9670;&nbsp;</a></span>SEMC_NORCR1_WEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR1_WEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR1_WEL_SHIFT)) &amp; SEMC_NORCR1_WEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WEL - WE low time </p>

</div>
</div>
<a id="gaf0d74c496786b77862cf6b4444896e37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0d74c496786b77862cf6b4444896e37">&#9670;&nbsp;</a></span>SEMC_NORCR2_AWDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR2_AWDH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR2_AWDH_SHIFT)) &amp; SEMC_NORCR2_AWDH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AWDH - Address to write data hold time </p>

</div>
</div>
<a id="ga218b407755a61208e2c61d8fd6c2e78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga218b407755a61208e2c61d8fd6c2e78b">&#9670;&nbsp;</a></span>SEMC_NORCR2_CEITV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR2_CEITV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR2_CEITV_SHIFT)) &amp; SEMC_NORCR2_CEITV_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEITV - CE# interval time </p>

</div>
</div>
<a id="ga0262ddc212dd8e7040eea2ef304c043c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0262ddc212dd8e7040eea2ef304c043c">&#9670;&nbsp;</a></span>SEMC_NORCR2_LC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR2_LC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR2_LC_SHIFT)) &amp; SEMC_NORCR2_LC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LC - Latency count </p>

</div>
</div>
<a id="ga68983f4c24566f2fe8a3e27a4a2b4f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68983f4c24566f2fe8a3e27a4a2b4f4f">&#9670;&nbsp;</a></span>SEMC_NORCR2_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR2_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR2_RD_SHIFT)) &amp; SEMC_NORCR2_RD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RD - Read cycle time </p>

</div>
</div>
<a id="gac9cd80389f05bb5757d5e2ecd1f59440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9cd80389f05bb5757d5e2ecd1f59440">&#9670;&nbsp;</a></span>SEMC_NORCR2_TA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR2_TA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR2_TA_SHIFT)) &amp; SEMC_NORCR2_TA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TA - Turnaround time </p>

</div>
</div>
<a id="ga83f326a8b9677ef4c4c11bf588c73a13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83f326a8b9677ef4c4c11bf588c73a13">&#9670;&nbsp;</a></span>SEMC_NORCR2_WDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR2_WDH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR2_WDH_SHIFT)) &amp; SEMC_NORCR2_WDH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDH - Write Data hold time (WDH+1) cycle </p>

</div>
</div>
<a id="ga21a71ec51af1e4b22e91a209b05eac9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21a71ec51af1e4b22e91a209b05eac9c">&#9670;&nbsp;</a></span>SEMC_NORCR2_WDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_NORCR2_WDS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_NORCR2_WDS_SHIFT)) &amp; SEMC_NORCR2_WDS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDS - Write Data setup time (WDS+1) cycle </p>

</div>
</div>
<a id="ga9e67e5798137cb4f6dcef6eecc7919ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e67e5798137cb4f6dcef6eecc7919ca">&#9670;&nbsp;</a></span>SEMC_SDRAMCR0_BL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR0_BL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR0_BL_SHIFT)) &amp; SEMC_SDRAMCR0_BL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BL - Burst Length 0b000..1 0b001..2 0b010..4 0b011..8 0b100..8 0b101..8 0b110..8 0b111..8 </p>

</div>
</div>
<a id="ga2ab7f1fb326161ba55fb61a31c33b7cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ab7f1fb326161ba55fb61a31c33b7cf">&#9670;&nbsp;</a></span>SEMC_SDRAMCR0_CL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR0_CL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR0_CL_SHIFT)) &amp; SEMC_SDRAMCR0_CL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CL - CAS Latency 0b00..1 0b01..1 0b10..2 0b11..3 </p>

</div>
</div>
<a id="ga1cddff694df60583bedd0b6cf88de786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cddff694df60583bedd0b6cf88de786">&#9670;&nbsp;</a></span>SEMC_SDRAMCR0_COL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR0_COL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR0_COL_SHIFT)) &amp; SEMC_SDRAMCR0_COL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COL - Column address bit number 0b00..12 bit 0b01..11 bit 0b10..10 bit 0b11..9 bit </p>

</div>
</div>
<a id="ga7506dcd67fd396e91d8cd44c9954550e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7506dcd67fd396e91d8cd44c9954550e">&#9670;&nbsp;</a></span>SEMC_SDRAMCR0_PS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR0_PS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR0_PS_SHIFT)) &amp; SEMC_SDRAMCR0_PS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PS - Port Size 0b0..8bit 0b1..16bit </p>

</div>
</div>
<a id="ga03b107d4988a22995d6f49f55f8838f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03b107d4988a22995d6f49f55f8838f0">&#9670;&nbsp;</a></span>SEMC_SDRAMCR1_ACT2PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR1_ACT2PRE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR1_ACT2PRE_SHIFT)) &amp; SEMC_SDRAMCR1_ACT2PRE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACT2PRE - ACT to Precharge minimum time </p>

</div>
</div>
<a id="ga61745828eaa500440be563bc808e9dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61745828eaa500440be563bc808e9dae">&#9670;&nbsp;</a></span>SEMC_SDRAMCR1_ACT2RW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR1_ACT2RW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR1_ACT2RW_SHIFT)) &amp; SEMC_SDRAMCR1_ACT2RW_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACT2RW - ACT to Read/Write wait time </p>

</div>
</div>
<a id="ga16e93f6b8563e76cf4b7e5e523d6873f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16e93f6b8563e76cf4b7e5e523d6873f">&#9670;&nbsp;</a></span>SEMC_SDRAMCR1_CKEOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR1_CKEOFF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR1_CKEOFF_SHIFT)) &amp; SEMC_SDRAMCR1_CKEOFF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CKEOFF - CKE OFF minimum time </p>

</div>
</div>
<a id="gaae0221f7f47a4ab66c71c0c70de9e14c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae0221f7f47a4ab66c71c0c70de9e14c">&#9670;&nbsp;</a></span>SEMC_SDRAMCR1_PRE2ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR1_PRE2ACT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR1_PRE2ACT_SHIFT)) &amp; SEMC_SDRAMCR1_PRE2ACT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRE2ACT - PRECHARGE to ACT/Refresh wait time </p>

</div>
</div>
<a id="ga749f2309ad97e91b8f01e4673af36e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga749f2309ad97e91b8f01e4673af36e3c">&#9670;&nbsp;</a></span>SEMC_SDRAMCR1_RFRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR1_RFRC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR1_RFRC_SHIFT)) &amp; SEMC_SDRAMCR1_RFRC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RFRC - Refresh recovery time </p>

</div>
</div>
<a id="ga1dfdb74d017b49f92c01727afe3b574d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dfdb74d017b49f92c01727afe3b574d">&#9670;&nbsp;</a></span>SEMC_SDRAMCR1_WRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR1_WRC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR1_WRC_SHIFT)) &amp; SEMC_SDRAMCR1_WRC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WRC - Write recovery time </p>

</div>
</div>
<a id="gaa4af7864c934987769bde3808ee523e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4af7864c934987769bde3808ee523e7">&#9670;&nbsp;</a></span>SEMC_SDRAMCR2_ACT2ACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR2_ACT2ACT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR2_ACT2ACT_SHIFT)) &amp; SEMC_SDRAMCR2_ACT2ACT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACT2ACT - ACT to ACT wait time </p>

</div>
</div>
<a id="ga7582d3539b7f64a62923d0def384e4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7582d3539b7f64a62923d0def384e4a6">&#9670;&nbsp;</a></span>SEMC_SDRAMCR2_ITO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR2_ITO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR2_ITO_SHIFT)) &amp; SEMC_SDRAMCR2_ITO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ITO - SDRAM Idle timeout 0b00000000..IDLE timeout period is 256*Prescale period. 0b00000001-0b11111111..IDLE timeout period is ITO*Prescale period. </p>

</div>
</div>
<a id="ga1fbc63041cbf425dadc2951326c5e348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fbc63041cbf425dadc2951326c5e348">&#9670;&nbsp;</a></span>SEMC_SDRAMCR2_REF2REF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR2_REF2REF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR2_REF2REF_SHIFT)) &amp; SEMC_SDRAMCR2_REF2REF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REF2REF - Refresh to Refresh wait time </p>

</div>
</div>
<a id="ga4a76758880c4f343bce1df8cfd9993a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a76758880c4f343bce1df8cfd9993a4">&#9670;&nbsp;</a></span>SEMC_SDRAMCR2_SRRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR2_SRRC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR2_SRRC_SHIFT)) &amp; SEMC_SDRAMCR2_SRRC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRRC - Self Refresh Recovery time </p>

</div>
</div>
<a id="gaac72afe695d789f3d5bdf5a11e2e8b3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac72afe695d789f3d5bdf5a11e2e8b3e">&#9670;&nbsp;</a></span>SEMC_SDRAMCR3_PRESCALE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR3_PRESCALE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR3_PRESCALE_SHIFT)) &amp; SEMC_SDRAMCR3_PRESCALE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRESCALE - Prescaler timer period 0b00000000..256*16 clock cycles 0b00000001-0b11111111..PRESCALE*16 clock cycles </p>

</div>
</div>
<a id="ga055b06f71db4cf5d3aaa624e309b33a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga055b06f71db4cf5d3aaa624e309b33a4">&#9670;&nbsp;</a></span>SEMC_SDRAMCR3_REBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR3_REBL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR3_REBL_SHIFT)) &amp; SEMC_SDRAMCR3_REBL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REBL - Refresh burst length 0b000..1 0b001..2 0b010..3 0b011..4 0b100..5 0b101..6 0b110..7 0b111..8 </p>

</div>
</div>
<a id="ga0fed51039595b27395a675fede55f7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fed51039595b27395a675fede55f7c1">&#9670;&nbsp;</a></span>SEMC_SDRAMCR3_REN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR3_REN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR3_REN_SHIFT)) &amp; SEMC_SDRAMCR3_REN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REN - Refresh enable </p>

</div>
</div>
<a id="gac0279f13e27378cb831cf1bf95442b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0279f13e27378cb831cf1bf95442b9a">&#9670;&nbsp;</a></span>SEMC_SDRAMCR3_RT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR3_RT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR3_RT_SHIFT)) &amp; SEMC_SDRAMCR3_RT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RT - Refresh timer period 0b00000000..256*Prescaler period 0b00000001-0b11111111..RT*Prescaler period </p>

</div>
</div>
<a id="gac5ec0b17681487427ea18279d9d90d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5ec0b17681487427ea18279d9d90d6c">&#9670;&nbsp;</a></span>SEMC_SDRAMCR3_UT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SDRAMCR3_UT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SDRAMCR3_UT_SHIFT)) &amp; SEMC_SDRAMCR3_UT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UT - Refresh urgent threshold 0b00000000..256*Prescaler period 0b00000001-0b11111111..UT*Prescaler period </p>

</div>
</div>
<a id="ga8cdf8f51ea010eb9a43a82d2de7c796e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cdf8f51ea010eb9a43a82d2de7c796e">&#9670;&nbsp;</a></span>SEMC_SRAMCR0_ADVP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR0_ADVP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR0_ADVP_SHIFT)) &amp; SEMC_SRAMCR0_ADVP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADVP - ADV# polarity 0b0..ADV# is active low. 0b1..ADV# is active high. </p>

</div>
</div>
<a id="gab2c19d8b499541498b755db3b8019fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2c19d8b499541498b755db3b8019fb1">&#9670;&nbsp;</a></span>SEMC_SRAMCR0_AM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR0_AM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR0_AM_SHIFT)) &amp; SEMC_SRAMCR0_AM_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AM - Address Mode 0b00..Address/Data MUX mode (ADMUX) 0b01..Advanced Address/Data MUX mode (AADM) 0b10..Reserved 0b11..Reserved </p>

</div>
</div>
<a id="ga63be6b1facdc59557446a7eec2027931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63be6b1facdc59557446a7eec2027931">&#9670;&nbsp;</a></span>SEMC_SRAMCR0_BL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR0_BL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR0_BL_SHIFT)) &amp; SEMC_SRAMCR0_BL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BL - Burst Length 0b000..1 0b001..2 0b010..4 0b011..8 0b100..16 0b101..32 0b110..64 0b111..64 </p>

</div>
</div>
<a id="ga5c565df1864070c6fda17c362a3f87d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c565df1864070c6fda17c362a3f87d7">&#9670;&nbsp;</a></span>SEMC_SRAMCR0_COL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR0_COL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR0_COL_SHIFT)) &amp; SEMC_SRAMCR0_COL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COL - Column Address bit width 0b0000..12 Bits 0b0001..11 Bits 0b0010..10 Bits 0b0011..9 Bits 0b0100..8 Bits 0b0101..7 Bits 0b0110..6 Bits 0b0111..5 Bits 0b1000..4 Bits 0b1001..3 Bits 0b1010..2 Bits 0b1011..12 Bits 0b1100..12 Bits 0b1101..12 Bits 0b1110..12 Bits 0b1111..12 Bits </p>

</div>
</div>
<a id="ga4e1b954b860f432467b71381ab60c006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e1b954b860f432467b71381ab60c006">&#9670;&nbsp;</a></span>SEMC_SRAMCR0_PS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR0_PS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR0_PS_SHIFT)) &amp; SEMC_SRAMCR0_PS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PS - Port Size 0b0..8bit 0b1..16bit </p>

</div>
</div>
<a id="gab0cd467ac3ccda6cc57a398735aee1f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0cd467ac3ccda6cc57a398735aee1f5">&#9670;&nbsp;</a></span>SEMC_SRAMCR1_AH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR1_AH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR1_AH_SHIFT)) &amp; SEMC_SRAMCR1_AH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AH - Address hold time </p>

</div>
</div>
<a id="gabf25c58bd31924fd9d2cafeb0e79faf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf25c58bd31924fd9d2cafeb0e79faf2">&#9670;&nbsp;</a></span>SEMC_SRAMCR1_AS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR1_AS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR1_AS_SHIFT)) &amp; SEMC_SRAMCR1_AS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AS - Address setup time </p>

</div>
</div>
<a id="gaf51670729faf49ce1396a877ec14afd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf51670729faf49ce1396a877ec14afd4">&#9670;&nbsp;</a></span>SEMC_SRAMCR1_CEH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR1_CEH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR1_CEH_SHIFT)) &amp; SEMC_SRAMCR1_CEH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEH - CE hold time </p>

</div>
</div>
<a id="gaa046417b1b941300ac9153e213b855d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa046417b1b941300ac9153e213b855d3">&#9670;&nbsp;</a></span>SEMC_SRAMCR1_CES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR1_CES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR1_CES_SHIFT)) &amp; SEMC_SRAMCR1_CES_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CES - CE setup time </p>

</div>
</div>
<a id="ga74738b1ca7840b42db14169aa97237a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74738b1ca7840b42db14169aa97237a3">&#9670;&nbsp;</a></span>SEMC_SRAMCR1_REH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR1_REH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR1_REH_SHIFT)) &amp; SEMC_SRAMCR1_REH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REH - RE high time </p>

</div>
</div>
<a id="gadf932da1fabe2dc040346b93b27fd112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf932da1fabe2dc040346b93b27fd112">&#9670;&nbsp;</a></span>SEMC_SRAMCR1_REL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR1_REL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR1_REL_SHIFT)) &amp; SEMC_SRAMCR1_REL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REL - RE low time </p>

</div>
</div>
<a id="ga230fb519f49c7091e985f90a6104ab5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga230fb519f49c7091e985f90a6104ab5b">&#9670;&nbsp;</a></span>SEMC_SRAMCR1_WEH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR1_WEH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR1_WEH_SHIFT)) &amp; SEMC_SRAMCR1_WEH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WEH - WE high time </p>

</div>
</div>
<a id="ga5096808a83ade5d707dd848dcbee4cb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5096808a83ade5d707dd848dcbee4cb5">&#9670;&nbsp;</a></span>SEMC_SRAMCR1_WEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR1_WEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR1_WEL_SHIFT)) &amp; SEMC_SRAMCR1_WEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WEL - WE low time </p>

</div>
</div>
<a id="ga8c73e02111d899b9421e39702fa350af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c73e02111d899b9421e39702fa350af">&#9670;&nbsp;</a></span>SEMC_SRAMCR2_AWDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR2_AWDH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR2_AWDH_SHIFT)) &amp; SEMC_SRAMCR2_AWDH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AWDH - Address to write data hold time </p>

</div>
</div>
<a id="ga859ef402e3d9d41b3b34ff12082182e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga859ef402e3d9d41b3b34ff12082182e2">&#9670;&nbsp;</a></span>SEMC_SRAMCR2_CEITV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR2_CEITV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR2_CEITV_SHIFT)) &amp; SEMC_SRAMCR2_CEITV_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CEITV - CE# interval time </p>

</div>
</div>
<a id="ga429388504d9725aa65d6aad233246c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga429388504d9725aa65d6aad233246c1c">&#9670;&nbsp;</a></span>SEMC_SRAMCR2_LC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR2_LC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR2_LC_SHIFT)) &amp; SEMC_SRAMCR2_LC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LC - Latency count </p>

</div>
</div>
<a id="ga96c0f81e5528527704ba17c7954f31f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96c0f81e5528527704ba17c7954f31f9">&#9670;&nbsp;</a></span>SEMC_SRAMCR2_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR2_RD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR2_RD_SHIFT)) &amp; SEMC_SRAMCR2_RD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RD - Read cycle time </p>

</div>
</div>
<a id="gafd91d2e20a38322aeb613d10e931dfd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd91d2e20a38322aeb613d10e931dfd5">&#9670;&nbsp;</a></span>SEMC_SRAMCR2_TA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR2_TA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR2_TA_SHIFT)) &amp; SEMC_SRAMCR2_TA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TA - Turnaround time </p>

</div>
</div>
<a id="gaf800fefa15ae48c7520daec6dfc82e00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf800fefa15ae48c7520daec6dfc82e00">&#9670;&nbsp;</a></span>SEMC_SRAMCR2_WDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR2_WDH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR2_WDH_SHIFT)) &amp; SEMC_SRAMCR2_WDH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDH - Write Data hold time (WDH+1) cycle </p>

</div>
</div>
<a id="ga2b9b443a5344c48015b131ddc87f7e07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b9b443a5344c48015b131ddc87f7e07">&#9670;&nbsp;</a></span>SEMC_SRAMCR2_WDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_SRAMCR2_WDS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_SRAMCR2_WDS_SHIFT)) &amp; SEMC_SRAMCR2_WDS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDS - Write Data setup time (WDS+1) cycle </p>

</div>
</div>
<a id="ga4cee9b47be59adbc9ed0a4e082f666b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cee9b47be59adbc9ed0a4e082f666b9">&#9670;&nbsp;</a></span>SEMC_STS0_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_STS0_IDLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_STS0_IDLE_SHIFT)) &amp; SEMC_STS0_IDLE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IDLE - Indicating whether SEMC is in IDLE state. </p>

</div>
</div>
<a id="ga10dca55599558ebb2aae9212e8c0d7a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10dca55599558ebb2aae9212e8c0d7a1">&#9670;&nbsp;</a></span>SEMC_STS0_NARDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_STS0_NARDY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_STS0_NARDY_SHIFT)) &amp; SEMC_STS0_NARDY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NARDY - Indicating NAND device Ready/WAIT# pin level. 0b0..NAND device is not ready 0b1..NAND device is ready </p>

</div>
</div>
<a id="gaca27033323e8d7540ecdc8e1adc25985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca27033323e8d7540ecdc8e1adc25985">&#9670;&nbsp;</a></span>SEMC_STS12_NDADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_STS12_NDADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_STS12_NDADDR_SHIFT)) &amp; SEMC_STS12_NDADDR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NDADDR - This field indicating the last write address (AXI command) to NAND device (without base address in SEMC_BR4). </p>

</div>
</div>
<a id="ga61b176d85c39e582ea1feb15009e43e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61b176d85c39e582ea1feb15009e43e8">&#9670;&nbsp;</a></span>SEMC_STS2_NDWRPEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEMC_STS2_NDWRPEND</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SEMC_STS2_NDWRPEND_SHIFT)) &amp; SEMC_STS2_NDWRPEND_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NDWRPEND - This field indicating whether there is pending AXI command (write) to NAND device. 0b0..No pending 0b1..Pending </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
