<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head><title>CS-343 Computer Organization</title>

<meta http-equiv="Content-Type" content="text/html; charset=utf-8">

  <style type="text/css" media="screen">
      body
      {
        background:       #ffffcc;
        font-family:      sans-serif;
        color:            #606010;
        margin:           1em;
      }
  </style>
  <style type="text/css">
        p.block
        {
          background:     #c0ff80;
          margin-left:    2em;
          margin-right:   2em;
          padding:        1em;
          font-weight:    bold;
          color:          #000000;
        }
        tr.prev
        {
          color:                black;
          background-color:     #ffccff;
        }
        tr.this, td.this
        {
          color:                black;
          background-color:     #ccffcc;
        }
  </style>
</head>

<body>
<center>
<h1>CS-343 Computer Organization</h1>
<h2>Fall 2003
<br>Dr. Vickery</h2>
</center>

<h2><a href="./administrivia.html">Course Administration</a></h2>

<p>Click on the link above for information about the textbook for the
course, how grades will be computed, the policy on homework, etc.</p>

<h2>Check Grades</h2>

<p>Click the link below to see what grades I have recorded for you so
far this term.  You need to send me a "code word" to access your
grades.  See Homework Assignment 1 for details.</p>

<ul>
  <li><a href="./check_grades.html">Check My Grades</a>
</ul>

<p class="block">Grades become permanent two weeks after they are
posted, so be sure to check your grades regularly to be sure there
haven't been any mistakes.</p>


<hr>

<h2>Course Schedule</h2>

<p>Initially, the
table below shows what material I covered in this course last semester,
which you may use to get an idea of what we will be doing this term. 
Sections with a green background are accurate, but sections with a red
background are tentative or incomplete.  I will change the background
colors as the semester progresses and the table is updated.</p>


<table align="center" border="1" cellpadding="5" width="95%">

  <tr class="this">
    <th width="5%">Class<br>Number
    <th width="15%">Date
    <th width="45%">Topics
    <th width="35%">Assignments

  <tr class="this">
    <td valign="top" align="center">1
    <td valign="top" >September 3
    <td valign="top" >Course Introduction; Units of Measure.
    <td valign="top" ><b>Memorize: 
    <br>&nbsp;&nbsp;<a href="../Units_of_Measure.html">Units of
    Measure</a>
    <br>&nbsp;&nbsp;<a href="../Powers_of_Two.html">Powers of
    Two</a></b>
    <br><b>Review Appendix A through section A.10.</b> 

  <tr class="this">
    <td valign="top" align="center">2
    <td valign="top" >September 8
    <td valign="top" >Encoding audio information in binary.
    <ul>
        <li>Sound Pressure Level as a function of time.
        <li>Transducer (microphone) converts SPL to analog voltage.

        <li>Analog to Digital Converter (ADC) converts analog voltage to
        binary numbers.  Sampling rate determines maximum frequency
        captured; bits per sample determines accuracy of SPL recording.
        <li>Recreate sound by sending samples to a Digital to Analog
        Converter (DAC) and transducer (speaker).

        <li>Run the <a href="../../Audio_Sampling">Audio Sampling
        Laboratory</a> to help you visualize the effects of the
        sampling rate and bits per sample.
    </ul>

    <td valign="top" ><b>Read Section A.11</b>
    <br><b><a href="./Assignments/Assignment_01.html">Assignment
    1</a> Due</b> 

  <tr class="this">
    <td valign="top" align="center">3
    <td valign="top">September 10
    <td valign="top">Encoding visual information in binary: CRT images.
    <ul>
        <li>2D canvas of light colors and intensities.
        <li>Phosphors: compounds that emit light in response to energy
        from an electron beam.  Color (wavelength) and persistence
        depend on the compound; brightness depends on the intensity of
        the electron beam.

        <li>Pixel: A triad of three phosphor dots that emit red, green,
        and blue light (primary colors).  Three electron beams strike
        the three dots simultaneously with independently controlled
        intensities.  At normal viewing distances, the three dots blend
        into a single point of light.

        <li>Resolution: Number of columns and rows of pixels.  US
        television is 350 scan lines with 460 pixels per line; lowest
        standard computer monitor is 480 scan lines with 640 pixels per
        line.

        <li>Refresh cycle:  Electron beams scan all rows from top to
        bottom, each row from left to right.  Television refresh rate is
        30 frames per second interlaced (only half the lines are traced
        on each refresh cycle); computer monitors use refresh rates in
        the 60-80 Hz range using progressive scan (all lines are
        refreshed on each cycle).
        
        <li>Frame buffer: The memory that holds the binary values for
        each pixel.  For each pixel, three binary numbers are read from
        the frame buffer and passed through DACs to control the
        intensities of the three electron beams.

    </ul>
    <td valign="top" ><b>Read Appendix B, pages 501-508 (minimization)</b>
    <br><b>Review pages 469-470 (ripple-carry adder)</b>
    <br><b>Review Section 3.5.1, pages 76-78 (carry-lookahead logic)</b>

  <tr class="this">
    <td valign="top" align="center">4
    <td valign="top">September 15
    <td valign="top" >Review of Digital Logic Fundamentals: Encoding
    boolean values as voltages; noise margins; <i>propagation delay</i>
    (the time it takes a gate's output to change in response to changed
    value(s) at its input(s)); <i>fan-in</i> (the number of inputs to a
    gate); <i>fan-out</i> (the maximum number of loads to which an
    output may be connected while guaranteeing that the voltage on the
    output wire will not fall into the noise margin range.  Truth
    tables, minterms, and constructing a sum of products network from a
    truth table.

    <td valign="top" class="this"><b>Read Sections A.12 and A.13</b>
    <br><b><a href="./Assignments/Assignment_02.html">Assignment 2</a> Due</b>
    <br><a href="./Solutions/Assignment_02.html">Assignment 2 Solutions</a>

  <tr class="this">
    <td valign="top" align="center">5
    <td valign="top">September 17
    <td valign="top" >Algebraic and Karnaugh Map minimization of
    combinational networks.  Gate-input count as a measure of network
    complexity.  Combinational building blocks: full-adder,
    multiplexer, decoder.

    <td valign="top" ><b>Read Sections A.14 and A.15</b>

  <tr class="this">
    <td valign="top" align="center">6
    <td valign="top">September 22
    <td valign="top" >Combinational circuits compared to sequential
    circuits.  Unclocked and clocked R-S latches.  Synchronizing state
    changes with clock pulses.  Clock pulse terminology: on time, rising
    edge, leading edge, falling edge, trailing edge, period, and
    frequency.  Introduction to state diagrams; state changes (arcs)
    occur only when there is a clock pulse.
    <td valign="top"><b>Read / Review pages 99 through 120</b>
    <br><b><a href="./Assignments/Assignment_03.html">Assignment 3</a> Due</b>
    <br><a href="./Solutions/Assignment_03.html">Assignment 3 Solutions</a>

  <tr class="this">
    <td valign="top" align="center">7
    <td valign="top">September 24
    <td valign="top">Latches (level-sensitive circuits) compared to
    flip-flops (edge-sensitive circuits).  Note that the textbook
    explicitly uses "latch" and "flip-flop" interchangeably, which we do
    <i>not</i> do in this course.  For example, Figure A-46 in the text
    is a latch, not a flip-flop.  Use flip-flops whenever the
    state must change no more than once per clock pulse.  Three ways to
    construct flip-flops are (1) create a short pulse at the edge of the
    clock pulse using an AND gate and some buffers and/or inverters (not
    recommended), (2) use two latches in a master-slave configuration
    (Figure A-48 in the text), or (3) use the edge-triggered design
    given in Figure A-52 of the textbook.  Method 3 is "the standard"
    but we will not cover it in detail in this course.
    <br>Registers and register transfers.  Handel-C variables as
    register declarations.  Handel-C <i>par</i> and <i>seq</i> blocks.
    <td valign="top" >&nbsp;

  <tr class="this">
    <td valign="top" align="center">8
    <td valign="top">September 29
    <td valign="top">Flip-flop design: D and J-K compared.
    <br>Three-bit (modulo 8) up counter design.
    <br>State diagram for three-bit up counter.
    <br>Finite State Machine model: Combinational Logic, State Devices
    (latches and/or flip-flops) present state and next state
    connections; optional external inputs and external outputs.
    <td valign="top"><b><a
    href="./Assignments/Assignment_04.html">Assignment 4</a> Due</b>
    <br><a href="./Solutions/Assignment_04.html">Assignment 4
    Solution</a>
    <br>Download and experiment with the <a
    href="./Assignments/Earle_Latch.ckt">Earle Latch</a>.

<!-- Last term
    State Table: External Inputs; Present State; Next
    State; State Flip-flop Inputs; External Outputs.  Use excitation
    table to determine flip-flop inputs.
    <br>Counter design using T flip-flops.
    <br>Timer design using counter and controller.  Designing the
    controller as a FSM.
-->

  <tr class="this">
    <td valign="top" align="center">9
    <td valign="top">October 1
    <td valign="top" >FSM controllers and sequence detectors.
    <br>Characteristic and Excitation Tables.
    <br>Finite State Machine Models (Mealy and Moore), Using the Earle
    Latch in state machines and pipelines; state diagrams; state encoding
    ("encoded" or "one-hot").
    <td valign="top" >&nbsp;

  <tr class="this">
    <td valign="top" align="center">&nbsp;
    <td valign="top" >October 6
    <td colspan="2"><b>No Class</b> (Yom Kippur)

  <tr class="this">
    <td valign="top" align="center">10
    <td valign="top">October 7
    <br>(Tuesday)
    <td valign="top" >Finite State Machine design example (modulo 4
    up/down counter).  State diagram, state table, excitation tables,
    minimizing the combinational logic functions, drawing the the
    circuit diagram for the complete machine.
    <td valign="top" >&nbsp;

  <tr class="this">
    <td valign="top"align="center">11
    <td valign="top">October 8
    <td align="center" colspan="2"><b>*** First Exam ***</b>
    <br><a href="./2003_02_First_Exam.pdf">Last Semester's First Exam</a>

  <tr class="this">
    <td valign="top" align="center">&nbsp;
    <td valign="top" >October 13
    <td colspan="2"><b>No Class</b> (Columbus Day)

  <tr class="this">
    <td valign="top" align="center">12
    <td valign="top">October 15

    <td valign="top">Multiplexer review: block diagram for; using a mpx
    with n-1 control inputs to implement any function of n variables;
    using multiplexers to implement multi-function registers;
    application of multiplexers to FSM design.  Programmable Logic
    Devices: PLA, PAL, PROM, FPGA.  Hardware configuration using fuses
    or a shift register setting the control inputs to multiplexers. 
    Locations of fuse matrices in PLDs.
    <td valign="top" >&nbsp;

  <tr class="this">
    <td valign="top" align="center">13
    <td valign="top">October 20
    <td valign="top" >Schematic shorthand for fuse matrices;
    programming PLDs to implement logic functions.  Number of gates and
    fuses in PLDs of various configurations; restrictions on number of
    minterms in PLAs and PALs.  Using combinational logic as a read
    only memory (PROM).  ROM, RAM, and WOM read/write operations. 
    Two's Complement review: Negative weight of sign bit; sign
    extension.  Programming logic functions using PLDs; number of
    gates and fuses in PLDs of various sizes; restrictions on number of
    minterms in PLAs and PALs.
    <td valign="top" >&nbsp;

  <tr class="this">
    <td valign="top" align="center">14
    <td valign="top">October 22
    <td valign="top" >The von Neumann Architecture: Input, Output,
    Instruction Memory, Operand Memory, Computation, Decision Making. 
    Definition of RAM; same RAM used for Instruction Memory and Operand
    Memory (buffer overrun exploits).  Central Processing Unit (CPU)
    provides Computation (ALU), Decision Making (control unit), as well
    as local storage (registers).  Instruction Set Architectures
    (ISAs): complex = instructions that try to match high level
    language constructs, variable length instructions, many addressing
    modes (IBM S/370, VAX, Intel Architecture); reduced = fixed length
    instructions, simple memory accesses, fast clock traded off against
    more instructions per program (SPARC, PowerPC, etc.).  The
    Fetch-Execute cycle as a FSM and expressed as an <a
    href="../html/Fetch_Execute.java.html">algorithm</a>.  
    <td valign="top" ><b>Read Chapter 6</b>

  <tr class="this">
    <td valign="top" align="center">15
    <td valign="top">October 27
    <td valign="top">The CPU datapath: registers, busses, and ALU. 
    Propagation delays in the busses and ALU determine the maximum clock
    speed.  Control Unit manages the datapath.  Simple ALU design
    (Problem 6.1).
    <td valign="top"><b><a
    href="./Assignments/Assignment_05.html">Assignment 5</a> Due</b>
    <br><a href="./Solutions/Assignment_05.html">Solution</a>

  <tr class="this">
    <td valign="top" align="center">16
    <td valign="top"ls>October 29
    <td valign="top">Control Unit inputs (instruction register; clock;
    feedback from ALU; interrupt requests) and outputs (which registers
    go to A and B busses, which register gets result from C bus; ALU
    function code; memory read/write control).  Design of a two's
    complement parallel adder/subtracter.  Design of ALU.  Computing
    Carry, oVerflow, Negative, and Zero condition code bits.
    <td valign="top">&nbsp;

  <tr class="this">
    <td valign="top" >&nbsp;
    <td valign="top" >November 3
    <td align="center" colspan="2"><b>*** Last Day to Drop ***</b>

  <tr class="this">
    <td valign="top" align="center">17
    <td valign="top">November 3
    <td valign="top">ALU design for the ARC Datapath, including
    condition code logic.
    <td valign="top"><b><a
    href="./Assignments/Assignment_06.html">Assignment 6</a> Due</b>
    <br><a href="./Solutions/Assignment_06.html">Solution</a>
<!--
    <a href="./ARC_CU_FSM.pdf">Class Notes</a>
 -->
  <tr class="this">
    <td valign="top" align="center">18
    <td valign="top">November 5
    <td valign="top">Algorithms for instruction fetch and execution of
    <i>addcc</i>.  Register-to-bus connection by means of multiplexers.
    <td valign="top" >&nbsp;

  <tr class="this">
    <td valign="top" class="this" align="center">19
    <td valign="top" class="this" >November 10
    <td valign="top" >ARC Control Word Sequences for ISA Fetch-execute
    cycle.
    <td valign="top"><b><a
    href="./Assignments/Assignment_07.html">Assignment 7</a> Due</b>
    <br><a href="./Solutions/Assignment_07.html">Solution</a>

  <tr class="this">
    <td valign="top" align="center">20
    <td valign="top">November 12
    <td align="center" colspan="2"><b>*** Exam 2 ***</b>
    <br><a href="./2003_02_Second_Exam.pdf">Last Semester's Second Exam</a>

  <tr class="this">
    <td valign="top" align="center">21
    <td valign="top">November 17
    <td valign="top">ARC CPU Simulation: Classes ALU, Memory, Registers,
    and Register_Numbers.
    <td valign="top">&nbsp;

  <tr class="this">
    <td valign="top" align="center">22
    <td valign="top">November 19
    <td valign="top">ARC CPU Simulation: Classes IR and ARC_Simulator.
    <td valign="top">&nbsp;

  <tr class="this">
    <td valign="top" align="center">23
    <td valign="top">November 24
    <td valign="top">ARC CPU Simulation: Demo and code review. 
    Control information needed for each clock cycle.  Implementation of
    bus control logic.
    <td valign="top">&nbsp;

  <tr class="this">
    <td valign="top"align="center">24
    <td valign="top">November 26
    <td valign="top">Microprogrammed Control Unit design: Fetch, decode,
    <i>addcc</i>.  Microinstruction fiedls.  Selecting the next
    microinstruction; the <i>cond</i> and <i>jump address</i> fields.
    <td valign="top" ><b><a
    href="./Assignments/Assignment_08.html">Assignment 8</a> Due</b>
    <br><b><a href="./Solutions/Assignment_08.html">Solution</a></b>

<a name="now"></a>

  <tr class="this">
    <td valign="top" align="center">25
    <td valign="top">December 1
    <td valign="top">Microprogrammed Control Unit design continued. The
    <i>st</i> control sequence.  Counting clock cycles for microcode
    control sequences.
    <td valign="top">&nbsp;

  <tr class="this">
    <td valign="top">26
    <td valign="top">December 3
    <td valign="top">Microprogrammed control unit design compared to
    state machine design.
    <td valign="top" >&nbsp;

  <tr class="this">
    <td valign="top" align="center">27
    <td valign="top">December 8
    <td valign="top" >Memory Hierarchy; cache concepts; bandwidth; bus
    hierarchy; I/O system concepts.
    <td valign="top" >&nbsp;

  <tr class="this">
    <td valign="top" align="center"
    <td valign="top">December 10
    <td valign="top">Polled and Interrupt Driven I/O with a UART
    device controller.
    <td valign="top" ><b><a
    href="./Assignments/Assignment_09.html">Assignment 9</b>
    <br><a href="./Solutions/Assignment_09.html">Solution</a>

  <tr class="this">
    <td valign="top" align="center">&nbsp;
    <td valign="top" >December 18
    <td valign="top" align="center" colspan="2"><b>*** Final Exam ***
    <br>11:00am to 1:00 pm, SB-141</b>
    <br><a href="./2003-02_Final_Exam.pdf">Last Semester's Final
    Exam</a>

</table>

<hr>
<p>
 <a href="http://jigsaw.w3.org/css-validator/">
  <img style="border:0;width:88px;height:31px"
       src="../vcss.bmp" 
       alt="Valid CSS!">
 </a>
 <a href="http://validator.w3.org/check/referer">
   <img height=31 alt="Valid HTML 4.0!" src="../vh40.png"
        width=88 
        border=0></a>
</p>
<hr></body></html>
