
FLASH_RUN/flyless.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008cc0  08000000  08000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  08008cc0  08008cc0  00010cc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000280  08008cc8  08008cc8  00010cc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         000005a0  20000000  08008f48  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00002a30  200005a0  080094e8  000185a0  2**3
                  ALLOC
  5 ._usrstack    00000100  20002fd0  20002fd0  000185a0  2**0
                  CONTENTS
  6 .comment      0000002a  00000000  00000000  000186a0  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000fd0  00000000  00000000  000186ca  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00002558  00000000  00000000  0001969a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000bdd4  00000000  00000000  0001bbf2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002ac8  00000000  00000000  000279c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00005c68  00000000  00000000  0002a48e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002f1c  00000000  00000000  000300f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00004674  00000000  00000000  00033014  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000057fe  00000000  00000000  00037688  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_pubtypes 000011fd  00000000  00000000  0003ce86  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000f60  00000000  00000000  0003e083  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .ARM.attributes 00000031  00000000  00000000  0003efe3  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <g_pfnVectors>:
 8000000:	00 50 00 20 35 22 00 08 ad 02 00 08 af 02 00 08     .P. 5"..........
 8000010:	b1 02 00 08 b3 02 00 08 b5 02 00 08 00 00 00 00     ................
	...
 800002c:	f9 1f 00 08 b7 02 00 08 00 00 00 00 a5 20 00 08     ............. ..
 800003c:	e1 20 00 08 4d 22 00 08 4d 22 00 08 4d 22 00 08     . ..M"..M"..M"..
 800004c:	4d 22 00 08 4d 22 00 08 4d 22 00 08 4d 22 00 08     M"..M"..M"..M"..
 800005c:	4d 22 00 08 4d 22 00 08 4d 22 00 08 4d 22 00 08     M"..M"..M"..M"..
 800006c:	4d 22 00 08 4d 22 00 08 4d 22 00 08 4d 22 00 08     M"..M"..M"..M"..
 800007c:	4d 22 00 08 4d 22 00 08 4d 22 00 08 4d 22 00 08     M"..M"..M"..M"..
 800008c:	4d 22 00 08 4d 22 00 08 4d 22 00 08 4d 22 00 08     M"..M"..M"..M"..
 800009c:	4d 22 00 08 4d 22 00 08 4d 22 00 08 4d 22 00 08     M"..M"..M"..M"..
 80000ac:	4d 22 00 08 4d 22 00 08 4d 22 00 08 4d 22 00 08     M"..M"..M"..M"..
 80000bc:	45 06 00 08 4d 22 00 08 4d 22 00 08 19 07 00 08     E...M"..M"......
 80000cc:	4d 22 00 08 4d 22 00 08 39 0a 00 08 4d 22 00 08     M"..M"..9...M"..
 80000dc:	4d 22 00 08 4d 22 00 08 4d 22 00 08 4d 22 00 08     M"..M"..M"..M"..
	...
 8000108:	5f f8 08 f1                                         _...

0800010c <SetClock>:
	while(1);
}


void SetClock()
{
 800010c:	b510      	push	{r4, lr}

	RCC_DeInit();
 800010e:	f001 f9d9 	bl	80014c4 <RCC_DeInit>

	FLASH_SetLatency(FLASH_Latency_2);
 8000112:	2002      	movs	r0, #2
 8000114:	f001 fab6 	bl	8001684 <FLASH_SetLatency>

	RCC_HCLKConfig(RCC_SYSCLK_Div1);	/* 64MHz */
 8000118:	2000      	movs	r0, #0
 800011a:	f001 fa1d 	bl	8001558 <RCC_HCLKConfig>
	RCC_PCLK1Config(RCC_HCLK_Div2);		/* 32MHz */
 800011e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000122:	f001 fa23 	bl	800156c <RCC_PCLK1Config>
	RCC_PCLK2Config(RCC_HCLK_Div1);		/* 64MHz */
 8000126:	2000      	movs	r0, #0
 8000128:	f001 fa2a 	bl	8001580 <RCC_PCLK2Config>


	RCC_HSICmd(ENABLE);
 800012c:	2001      	movs	r0, #1
 800012e:	f001 f9e9 	bl	8001504 <RCC_HSICmd>
	RCC_PLLCmd(DISABLE);
 8000132:	2000      	movs	r0, #0
 8000134:	f001 f9f8 	bl	8001528 <RCC_PLLCmd>
	RCC_PLLConfig(RCC_PLLSource_HSI_Div2,RCC_PLLMul_16); /* Sysclock 64MHz */
 8000138:	2000      	movs	r0, #0
 800013a:	f44f 1160 	mov.w	r1, #3670016	; 0x380000
 800013e:	f001 f9e7 	bl	8001510 <RCC_PLLConfig>
	RCC_PLLCmd(ENABLE);
 8000142:	2001      	movs	r0, #1
 8000144:	f001 f9f0 	bl	8001528 <RCC_PLLCmd>

	while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET);
 8000148:	2039      	movs	r0, #57	; 0x39
 800014a:	f001 fa87 	bl	800165c <RCC_GetFlagStatus>
 800014e:	2800      	cmp	r0, #0
 8000150:	d0fa      	beq.n	8000148 <SetClock+0x3c>

	RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8000152:	2002      	movs	r0, #2
 8000154:	f001 f9ee 	bl	8001534 <RCC_SYSCLKConfig>

	while (RCC_GetSYSCLKSource() != 0x08);
 8000158:	f001 f9f6 	bl	8001548 <RCC_GetSYSCLKSource>
 800015c:	2808      	cmp	r0, #8
 800015e:	d1fb      	bne.n	8000158 <SetClock+0x4c>

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2 | RCC_APB1Periph_I2C1 ,ENABLE);
 8000160:	2101      	movs	r1, #1
 8000162:	4805      	ldr	r0, [pc, #20]	; (8000178 <SetClock+0x6c>)
 8000164:	f001 fa6e 	bl	8001644 <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC | RCC_APB2Periph_AFIO | RCC_APB2Periph_SPI1 | RCC_APB2Periph_USART1 ,ENABLE);
 8000168:	f245 001d 	movw	r0, #20509	; 0x501d
 800016c:	2101      	movs	r1, #1
}
 800016e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);

	while (RCC_GetSYSCLKSource() != 0x08);

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2 | RCC_APB1Periph_I2C1 ,ENABLE);
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC | RCC_APB2Periph_AFIO | RCC_APB2Periph_SPI1 | RCC_APB2Periph_USART1 ,ENABLE);
 8000172:	f001 ba5b 	b.w	800162c <RCC_APB2PeriphClockCmd>
 8000176:	bf00      	nop
 8000178:	00200001 	.word	0x00200001

0800017c <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 800017c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Hardware Init */
	/* Init clock system to 64MHz from internal RC-oscillator */

	SystemInit();
 800017e:	f002 f86b 	bl	8002258 <SystemInit>
	SetClock();
 8000182:	f7ff ffc3 	bl	800010c <SetClock>

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1); /* defined State for NVIC Setup */
 8000186:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 800018a:	f001 fc33 	bl	80019f4 <NVIC_PriorityGroupConfig>
	
	/* Init LEDs and setup Blinktime to 1/2 second */
	LED_Init();
 800018e:	f000 fbe3 	bl	8000958 <LED_Init>


static inline void global_data_reset(void)
{

	global_data.acc_off.x = 0;
 8000192:	4b37      	ldr	r3, [pc, #220]	; (8000270 <main+0xf4>)
 8000194:	2200      	movs	r2, #0

	global_data.acc_raw.x = 0;
	global_data.acc_raw.y = 0;
	global_data.acc_raw.z = 0;

	global_data.acc_g.x = 0;
 8000196:	2100      	movs	r1, #0


static inline void global_data_reset(void)
{

	global_data.acc_off.x = 0;
 8000198:	829a      	strh	r2, [r3, #20]
	global_data.acc_off.y = 0;
 800019a:	82da      	strh	r2, [r3, #22]
	global_data.acc_off.z = 0;
 800019c:	831a      	strh	r2, [r3, #24]

	global_data.acc_raw.x = 0;
 800019e:	835a      	strh	r2, [r3, #26]
	global_data.acc_raw.y = 0;
 80001a0:	839a      	strh	r2, [r3, #28]
	global_data.acc_raw.z = 0;
 80001a2:	83da      	strh	r2, [r3, #30]

	global_data.acc_g.x = 0;
	global_data.acc_g.y = 0;
	global_data.acc_g.z = 0;

	global_data.gyro_raw.x = 0;
 80001a4:	859a      	strh	r2, [r3, #44]	; 0x2c
	global_data.gyro_raw.y = 0;
 80001a6:	85da      	strh	r2, [r3, #46]	; 0x2e
	global_data.gyro_raw.z = 0;
 80001a8:	861a      	strh	r2, [r3, #48]	; 0x30
	global_data.gyro_rad.x = 0;
	global_data.gyro_rad.y = 0;
	global_data.gyro_rad.z = 0;
	global_data.gyro_temp_raw = 0;
 80001aa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	global_data.gyro_temp = 0;

	global_data.pressure_raw = 0;
 80001ae:	649a      	str	r2, [r3, #72]	; 0x48
	global_data.pressure_pasc = 0;
 80001b0:	64da      	str	r2, [r3, #76]	; 0x4c
	global_data.pressure_ground = 0;
 80001b2:	651a      	str	r2, [r3, #80]	; 0x50
	global_data.pressure_diff = 0;
 80001b4:	655a      	str	r2, [r3, #84]	; 0x54

	global_data.magnet_raw.x = 0;
 80001b6:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
	global_data.magnet_raw.y = 0;
 80001ba:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
	global_data.magnet_raw.z = 0;
 80001be:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

	global_data.pid_output = 0;
 80001c2:	661a      	str	r2, [r3, #96]	; 0x60
	global_data.pid_ist = 0;
 80001c4:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
	global_data.pid_soll = 100;
 80001c8:	2264      	movs	r2, #100	; 0x64

	global_data.acc_raw.x = 0;
	global_data.acc_raw.y = 0;
	global_data.acc_raw.z = 0;

	global_data.acc_g.x = 0;
 80001ca:	6219      	str	r1, [r3, #32]
	global_data.acc_g.y = 0;
 80001cc:	6259      	str	r1, [r3, #36]	; 0x24
	global_data.acc_g.z = 0;
 80001ce:	6299      	str	r1, [r3, #40]	; 0x28

	global_data.gyro_raw.x = 0;
	global_data.gyro_raw.y = 0;
	global_data.gyro_raw.z = 0;
	global_data.gyro_rad.x = 0;
 80001d0:	6359      	str	r1, [r3, #52]	; 0x34
	global_data.gyro_rad.y = 0;
 80001d2:	6399      	str	r1, [r3, #56]	; 0x38
	global_data.gyro_rad.z = 0;
 80001d4:	63d9      	str	r1, [r3, #60]	; 0x3c
	global_data.gyro_temp_raw = 0;
	global_data.gyro_temp = 0;
 80001d6:	6459      	str	r1, [r3, #68]	; 0x44
	global_data.magnet_raw.y = 0;
	global_data.magnet_raw.z = 0;

	global_data.pid_output = 0;
	global_data.pid_ist = 0;
	global_data.pid_soll = 100;
 80001d8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
	/* reset global data values */
	global_data_reset();


	/* UART Init */
	UART_Protocol_Init();
 80001dc:	f000 fbe2 	bl	80009a4 <UART_Protocol_Init>
	UART_Puts((uint8_t* )"UUART: OK\r\n");
 80001e0:	4824      	ldr	r0, [pc, #144]	; (8000274 <main+0xf8>)
 80001e2:	f000 fbc9 	bl	8000978 <UART_Puts>

	/* ADXL345 Init */
	if(ADXL_SPI_Setup() != SUCCESS)
 80001e6:	f000 f993 	bl	8000510 <ADXL_SPI_Setup>
 80001ea:	2801      	cmp	r0, #1
	{
		UART_Puts((uint8_t* )"ADXL: FAILED\r\n");
 80001ec:	bf14      	ite	ne
 80001ee:	4822      	ldrne	r0, [pc, #136]	; (8000278 <main+0xfc>)
	}else
	{
		UART_Puts((uint8_t* )"ADXL: OK\r\n");
 80001f0:	4822      	ldreq	r0, [pc, #136]	; (800027c <main+0x100>)
 80001f2:	f000 fbc1 	bl	8000978 <UART_Puts>
	}

	/* ITG 3200 Init */
	/* no Fail-Check implemented */
	ITG_I2C_Setup();
 80001f6:	f000 fb53 	bl	80008a0 <ITG_I2C_Setup>
	//ITG_RefOffset(&global_data.param[PARAM_GYRO_OFF_X]);

	UART_Puts((uint8_t* )"ITG 3200: OK\r\n");
 80001fa:	4821      	ldr	r0, [pc, #132]	; (8000280 <main+0x104>)


	/* Create Tasks and start the scheduler */
	UART_Puts((uint8_t* )"Now starting the scheduler!\r\n");

	xTaskCreate( KALMAN_Task, 	( signed char * ) "KALMAN"	, configMINIMAL_STACK_SIZE * 2	,( void * ) NULL, tskKALMAN_PRIORITY 	, NULL );
 80001fc:	2400      	movs	r4, #0
	/* ITG 3200 Init */
	/* no Fail-Check implemented */
	ITG_I2C_Setup();
	//ITG_RefOffset(&global_data.param[PARAM_GYRO_OFF_X]);

	UART_Puts((uint8_t* )"ITG 3200: OK\r\n");
 80001fe:	f000 fbbb 	bl	8000978 <UART_Puts>


	SERVO_Init();
 8000202:	f000 fc35 	bl	8000a70 <SERVO_Init>


	/* Create Tasks and start the scheduler */
	UART_Puts((uint8_t* )"Now starting the scheduler!\r\n");
 8000206:	481f      	ldr	r0, [pc, #124]	; (8000284 <main+0x108>)
 8000208:	f000 fbb6 	bl	8000978 <UART_Puts>

	xTaskCreate( KALMAN_Task, 	( signed char * ) "KALMAN"	, configMINIMAL_STACK_SIZE * 2	,( void * ) NULL, tskKALMAN_PRIORITY 	, NULL );
 800020c:	2503      	movs	r5, #3
 800020e:	491e      	ldr	r1, [pc, #120]	; (8000288 <main+0x10c>)
 8000210:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000214:	4623      	mov	r3, r4
 8000216:	481d      	ldr	r0, [pc, #116]	; (800028c <main+0x110>)
	xTaskCreate( PROTOCOL_Task, ( signed char * ) "PROT"	, configMINIMAL_STACK_SIZE * 2	,( void * ) NULL, tskPROTOCOL_PRIORITY 	, NULL );
 8000218:	2601      	movs	r6, #1


	/* Create Tasks and start the scheduler */
	UART_Puts((uint8_t* )"Now starting the scheduler!\r\n");

	xTaskCreate( KALMAN_Task, 	( signed char * ) "KALMAN"	, configMINIMAL_STACK_SIZE * 2	,( void * ) NULL, tskKALMAN_PRIORITY 	, NULL );
 800021a:	9500      	str	r5, [sp, #0]
 800021c:	9401      	str	r4, [sp, #4]
 800021e:	9402      	str	r4, [sp, #8]
 8000220:	9403      	str	r4, [sp, #12]
 8000222:	f001 fc67 	bl	8001af4 <xTaskGenericCreate>
	xTaskCreate( PROTOCOL_Task, ( signed char * ) "PROT"	, configMINIMAL_STACK_SIZE * 2	,( void * ) NULL, tskPROTOCOL_PRIORITY 	, NULL );
 8000226:	491a      	ldr	r1, [pc, #104]	; (8000290 <main+0x114>)
 8000228:	f44f 7280 	mov.w	r2, #256	; 0x100
 800022c:	4623      	mov	r3, r4
 800022e:	4819      	ldr	r0, [pc, #100]	; (8000294 <main+0x118>)
 8000230:	9600      	str	r6, [sp, #0]
 8000232:	9401      	str	r4, [sp, #4]
 8000234:	9402      	str	r4, [sp, #8]
 8000236:	9403      	str	r4, [sp, #12]
 8000238:	f001 fc5c 	bl	8001af4 <xTaskGenericCreate>
	xTaskCreate( LED_Task, 	  	( signed char * ) "LED"   	, configMINIMAL_STACK_SIZE 		,( void * ) NULL, tskLED_PRIORITY    	, NULL );
 800023c:	4916      	ldr	r1, [pc, #88]	; (8000298 <main+0x11c>)
 800023e:	2280      	movs	r2, #128	; 0x80
 8000240:	4623      	mov	r3, r4
 8000242:	4816      	ldr	r0, [pc, #88]	; (800029c <main+0x120>)
 8000244:	9600      	str	r6, [sp, #0]
 8000246:	9401      	str	r4, [sp, #4]
 8000248:	9402      	str	r4, [sp, #8]
 800024a:	9403      	str	r4, [sp, #12]
 800024c:	f001 fc52 	bl	8001af4 <xTaskGenericCreate>
	xTaskCreate( CONTROL_Task, 	( signed char * ) "CTRL"   	, configMINIMAL_STACK_SIZE 		,( void * ) NULL, tskCONTROL_PRIORITY   , NULL );
 8000250:	4913      	ldr	r1, [pc, #76]	; (80002a0 <main+0x124>)
 8000252:	2280      	movs	r2, #128	; 0x80
 8000254:	4623      	mov	r3, r4
 8000256:	4813      	ldr	r0, [pc, #76]	; (80002a4 <main+0x128>)
 8000258:	9500      	str	r5, [sp, #0]
 800025a:	9401      	str	r4, [sp, #4]
 800025c:	9402      	str	r4, [sp, #8]
 800025e:	9403      	str	r4, [sp, #12]
 8000260:	f001 fc48 	bl	8001af4 <xTaskGenericCreate>

	vTaskStartScheduler();
 8000264:	f001 fd20 	bl	8001ca8 <vTaskStartScheduler>

	UART_Puts((uint8_t* )"\r\nFailed! U have a problem!");
 8000268:	480f      	ldr	r0, [pc, #60]	; (80002a8 <main+0x12c>)
 800026a:	f000 fb85 	bl	8000978 <UART_Puts>
 800026e:	e7fe      	b.n	800026e <main+0xf2>
 8000270:	20002f14 	.word	0x20002f14
 8000274:	08008cc8 	.word	0x08008cc8
 8000278:	08008cd4 	.word	0x08008cd4
 800027c:	08008ce3 	.word	0x08008ce3
 8000280:	08008cee 	.word	0x08008cee
 8000284:	08008cfd 	.word	0x08008cfd
 8000288:	08008d1b 	.word	0x08008d1b
 800028c:	08000dd1 	.word	0x08000dd1
 8000290:	08008d22 	.word	0x08008d22
 8000294:	08000fe9 	.word	0x08000fe9
 8000298:	08008d27 	.word	0x08008d27
 800029c:	08000ff9 	.word	0x08000ff9
 80002a0:	08008d2b 	.word	0x08008d2b
 80002a4:	08001031 	.word	0x08001031
 80002a8:	08008d30 	.word	0x08008d30

080002ac <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 80002ac:	4770      	bx	lr

080002ae <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80002ae:	e7fe      	b.n	80002ae <HardFault_Handler>

080002b0 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80002b0:	e7fe      	b.n	80002b0 <MemManage_Handler>

080002b2 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80002b2:	e7fe      	b.n	80002b2 <BusFault_Handler>

080002b4 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80002b4:	e7fe      	b.n	80002b4 <UsageFault_Handler>

080002b6 <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
}
 80002b6:	4770      	bx	lr

080002b8 <_kill>:
extern int errno;

int _kill(int pid, int sig)
{
	pid = pid; sig = sig; /* avoid warnings */
	errno = EINVAL;
 80002b8:	4b02      	ldr	r3, [pc, #8]	; (80002c4 <_kill+0xc>)
 80002ba:	2216      	movs	r2, #22
 80002bc:	601a      	str	r2, [r3, #0]
	return -1;
}
 80002be:	f04f 30ff 	mov.w	r0, #4294967295
 80002c2:	4770      	bx	lr
 80002c4:	20002fcc 	.word	0x20002fcc

080002c8 <_exit>:

void _exit(int status)
{
 80002c8:	e7fe      	b.n	80002c8 <_exit>

080002ca <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80002ca:	2001      	movs	r0, #1
 80002cc:	4770      	bx	lr

080002ce <get_stack_top>:
	return (char*) heap_end;
}

char* get_stack_top(void)
{
	return (char*) __get_MSP();
 80002ce:	f001 bfbe 	b.w	800224e <__get_MSP>
	...

080002d4 <_sbrk>:
caddr_t _sbrk(int incr)
{
	char *prev_heap_end;
#if SBRK_VERBOSE
#endif
	if (heap_end == 0) {
 80002d4:	4b0a      	ldr	r3, [pc, #40]	; (8000300 <_sbrk+0x2c>)
	return (char*) __get_MSP();
	//return (char*) __get_PSP();
}

caddr_t _sbrk(int incr)
{
 80002d6:	b570      	push	{r4, r5, r6, lr}
	char *prev_heap_end;
#if SBRK_VERBOSE
#endif
	if (heap_end == 0) {
 80002d8:	681a      	ldr	r2, [r3, #0]
	return (char*) __get_MSP();
	//return (char*) __get_PSP();
}

caddr_t _sbrk(int incr)
{
 80002da:	4606      	mov	r6, r0
	char *prev_heap_end;
#if SBRK_VERBOSE
#endif
	if (heap_end == 0) {
 80002dc:	b90a      	cbnz	r2, 80002e2 <_sbrk+0xe>
		heap_end = &_end;
 80002de:	4a09      	ldr	r2, [pc, #36]	; (8000304 <_sbrk+0x30>)
 80002e0:	601a      	str	r2, [r3, #0]
	}
	prev_heap_end = heap_end;
 80002e2:	681c      	ldr	r4, [r3, #0]
#if 1
	if (heap_end + incr > get_stack_top()) {
 80002e4:	f7ff fff3 	bl	80002ce <get_stack_top>
 80002e8:	19a3      	adds	r3, r4, r6
 80002ea:	4298      	cmp	r0, r3
#if SBRK_VERBOSE
#endif
	if (heap_end == 0) {
		heap_end = &_end;
	}
	prev_heap_end = heap_end;
 80002ec:	4d04      	ldr	r5, [pc, #16]	; (8000300 <_sbrk+0x2c>)
#if 1
	if (heap_end + incr > get_stack_top()) {
 80002ee:	d201      	bcs.n	80002f4 <_sbrk+0x20>
		abort();
 80002f0:	f001 ffd2 	bl	8002298 <abort>
	}
#endif
	heap_end += incr;
 80002f4:	682b      	ldr	r3, [r5, #0]
	return (caddr_t) prev_heap_end;
}
 80002f6:	4620      	mov	r0, r4
#if 1
	if (heap_end + incr > get_stack_top()) {
		abort();
	}
#endif
	heap_end += incr;
 80002f8:	199e      	adds	r6, r3, r6
 80002fa:	602e      	str	r6, [r5, #0]
	return (caddr_t) prev_heap_end;
}
 80002fc:	bd70      	pop	{r4, r5, r6, pc}
 80002fe:	bf00      	nop
 8000300:	200005a0 	.word	0x200005a0
 8000304:	20002fd0 	.word	0x20002fd0

08000308 <pid_Init>:
{
  // Start values for PID controller
  pid->sumError = 0;
  pid->lastProcessValue = 0;
  // Tuning constants for PID loop
  pid->P_Factor = p_factor;
 8000308:	8118      	strh	r0, [r3, #8]
  pid->I_Factor = i_factor;
  pid->D_Factor = d_factor;
 800030a:	819a      	strh	r2, [r3, #12]
  // Limits to avoid overflow
  pid->maxError = MAX_INT / (pid->P_Factor + 1);
 800030c:	3001      	adds	r0, #1
 800030e:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8000312:	fb92 f0f0 	sdiv	r0, r2, r0
  // Start values for PID controller
  pid->sumError = 0;
  pid->lastProcessValue = 0;
  // Tuning constants for PID loop
  pid->P_Factor = p_factor;
  pid->I_Factor = i_factor;
 8000316:	8159      	strh	r1, [r3, #10]
  pid->D_Factor = d_factor;
  // Limits to avoid overflow
  pid->maxError = MAX_INT / (pid->P_Factor + 1);
  pid->maxSumError = MAX_I_TERM / (pid->I_Factor + 1);
 8000318:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800031c:	3101      	adds	r1, #1
 *  \param d_factor  Derivate term.
 *  \param pid  Struct with PID status.
 */
void pid_Init(int16_t p_factor, int16_t i_factor, int16_t d_factor, struct PID_DATA *pid)
// Set up PID controller parameters
{
 800031e:	b510      	push	{r4, lr}
  pid->P_Factor = p_factor;
  pid->I_Factor = i_factor;
  pid->D_Factor = d_factor;
  // Limits to avoid overflow
  pid->maxError = MAX_INT / (pid->P_Factor + 1);
  pid->maxSumError = MAX_I_TERM / (pid->I_Factor + 1);
 8000320:	fb92 f1f1 	sdiv	r1, r2, r1
 */
void pid_Init(int16_t p_factor, int16_t i_factor, int16_t d_factor, struct PID_DATA *pid)
// Set up PID controller parameters
{
  // Start values for PID controller
  pid->sumError = 0;
 8000324:	2400      	movs	r4, #0
 8000326:	605c      	str	r4, [r3, #4]
  pid->lastProcessValue = 0;
 8000328:	801c      	strh	r4, [r3, #0]
  // Tuning constants for PID loop
  pid->P_Factor = p_factor;
  pid->I_Factor = i_factor;
  pid->D_Factor = d_factor;
  // Limits to avoid overflow
  pid->maxError = MAX_INT / (pid->P_Factor + 1);
 800032a:	81d8      	strh	r0, [r3, #14]
  pid->maxSumError = MAX_I_TERM / (pid->I_Factor + 1);
 800032c:	6119      	str	r1, [r3, #16]
}
 800032e:	bd10      	pop	{r4, pc}

08000330 <pid_Controller>:
int16_t pid_Controller(int16_t setPoint, int16_t processValue, struct PID_DATA *pid_st)
{
  int16_t error, p_term, d_term;
  int32_t i_term, ret, temp;

  error = setPoint - processValue;
 8000330:	1a40      	subs	r0, r0, r1
 8000332:	b280      	uxth	r0, r0
 *  \param setPoint  Desired value.
 *  \param processValue  Measured value.
 *  \param pid_st  PID status struct.
 */
int16_t pid_Controller(int16_t setPoint, int16_t processValue, struct PID_DATA *pid_st)
{
 8000334:	b530      	push	{r4, r5, lr}
  int16_t error, p_term, d_term;
  int32_t i_term, ret, temp;

  error = setPoint - processValue;
 8000336:	b283      	uxth	r3, r0

  // Calculate Pterm and limit error overflow
  if (error > pid_st->maxError){
 8000338:	f9b2 500e 	ldrsh.w	r5, [r2, #14]
 800033c:	b21c      	sxth	r4, r3
 800033e:	42ac      	cmp	r4, r5
 8000340:	dc06      	bgt.n	8000350 <pid_Controller+0x20>
    p_term = MAX_INT;
  }
  else if (error < -pid_st->maxError){
 8000342:	426d      	negs	r5, r5
 8000344:	42ac      	cmp	r4, r5
 8000346:	db06      	blt.n	8000356 <pid_Controller+0x26>
    p_term = -MAX_INT;
  }
  else{
    p_term = pid_st->P_Factor * error;
 8000348:	8914      	ldrh	r4, [r2, #8]
 800034a:	4360      	muls	r0, r4
 800034c:	b280      	uxth	r0, r0
 800034e:	e004      	b.n	800035a <pid_Controller+0x2a>

  error = setPoint - processValue;

  // Calculate Pterm and limit error overflow
  if (error > pid_st->maxError){
    p_term = MAX_INT;
 8000350:	f647 70ff 	movw	r0, #32767	; 0x7fff
 8000354:	e001      	b.n	800035a <pid_Controller+0x2a>
  }
  else if (error < -pid_st->maxError){
    p_term = -MAX_INT;
 8000356:	f248 0001 	movw	r0, #32769	; 0x8001
  else{
    p_term = pid_st->P_Factor * error;
  }

  // Calculate Iterm and limit integral runaway
  temp = pid_st->sumError + error;
 800035a:	6854      	ldr	r4, [r2, #4]
 800035c:	b21b      	sxth	r3, r3
 800035e:	191b      	adds	r3, r3, r4
  if(temp > pid_st->maxSumError){
 8000360:	6914      	ldr	r4, [r2, #16]
 8000362:	42a3      	cmp	r3, r4
 8000364:	dd03      	ble.n	800036e <pid_Controller+0x3e>
    i_term = MAX_I_TERM;
    pid_st->sumError = pid_st->maxSumError;
 8000366:	6054      	str	r4, [r2, #4]
  }

  // Calculate Iterm and limit integral runaway
  temp = pid_st->sumError + error;
  if(temp > pid_st->maxSumError){
    i_term = MAX_I_TERM;
 8000368:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800036c:	e009      	b.n	8000382 <pid_Controller+0x52>
    pid_st->sumError = pid_st->maxSumError;
  }
  else if(temp < -pid_st->maxSumError){
 800036e:	4264      	negs	r4, r4
 8000370:	42a3      	cmp	r3, r4
 8000372:	da02      	bge.n	800037a <pid_Controller+0x4a>
    i_term = -MAX_I_TERM;
    pid_st->sumError = -pid_st->maxSumError;
 8000374:	6054      	str	r4, [r2, #4]
  if(temp > pid_st->maxSumError){
    i_term = MAX_I_TERM;
    pid_st->sumError = pid_st->maxSumError;
  }
  else if(temp < -pid_st->maxSumError){
    i_term = -MAX_I_TERM;
 8000376:	4b0f      	ldr	r3, [pc, #60]	; (80003b4 <pid_Controller+0x84>)
 8000378:	e003      	b.n	8000382 <pid_Controller+0x52>
    pid_st->sumError = -pid_st->maxSumError;
  }
  else{
    pid_st->sumError = temp;
    i_term = pid_st->I_Factor * pid_st->sumError;
 800037a:	f9b2 400a 	ldrsh.w	r4, [r2, #10]
  else if(temp < -pid_st->maxSumError){
    i_term = -MAX_I_TERM;
    pid_st->sumError = -pid_st->maxSumError;
  }
  else{
    pid_st->sumError = temp;
 800037e:	6053      	str	r3, [r2, #4]
    i_term = pid_st->I_Factor * pid_st->sumError;
 8000380:	4363      	muls	r3, r4
  }

  // Calculate Dterm
  d_term = pid_st->D_Factor * (pid_st->lastProcessValue - processValue);
 8000382:	f9b2 4000 	ldrsh.w	r4, [r2]
 8000386:	8995      	ldrh	r5, [r2, #12]
 8000388:	1a64      	subs	r4, r4, r1
 800038a:	436c      	muls	r4, r5

  pid_st->lastProcessValue = processValue;
 800038c:	8011      	strh	r1, [r2, #0]

  ret = (p_term + i_term + d_term) / SCALING_FACTOR;
 800038e:	b200      	sxth	r0, r0
 8000390:	b222      	sxth	r2, r4
 8000392:	1880      	adds	r0, r0, r2
 8000394:	18c3      	adds	r3, r0, r3
 8000396:	bf48      	it	mi
 8000398:	337f      	addmi	r3, #127	; 0x7f
 800039a:	4a07      	ldr	r2, [pc, #28]	; (80003b8 <pid_Controller+0x88>)
 800039c:	11db      	asrs	r3, r3, #7
 800039e:	4293      	cmp	r3, r2
 80003a0:	bfac      	ite	ge
 80003a2:	4618      	movge	r0, r3
 80003a4:	4610      	movlt	r0, r2
  }
  else if(ret < -MAX_INT){
    ret = -MAX_INT;
  }

  return((int16_t)ret);
 80003a6:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80003aa:	4290      	cmp	r0, r2
 80003ac:	bfa8      	it	ge
 80003ae:	4610      	movge	r0, r2
}
 80003b0:	b200      	sxth	r0, r0
 80003b2:	bd30      	pop	{r4, r5, pc}
 80003b4:	c0000001 	.word	0xc0000001
 80003b8:	ffff8001 	.word	0xffff8001

080003bc <ADXL_Clr_Rcv_Buf>:
	 */
	ADXL_CS_HIGH;
}

void ADXL_Clr_Rcv_Buf()
{
 80003bc:	b510      	push	{r4, lr}
	/*
	 * Clears the receive buffer or we would get overrun errors
	 */
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
 80003be:	4805      	ldr	r0, [pc, #20]	; (80003d4 <ADXL_Clr_Rcv_Buf+0x18>)
 80003c0:	2101      	movs	r1, #1
 80003c2:	f000 ffb2 	bl	800132a <SPI_I2S_GetFlagStatus>
 80003c6:	2800      	cmp	r0, #0
 80003c8:	d0f9      	beq.n	80003be <ADXL_Clr_Rcv_Buf+0x2>
	SPI_I2S_ReceiveData(SPI1);
 80003ca:	4802      	ldr	r0, [pc, #8]	; (80003d4 <ADXL_Clr_Rcv_Buf+0x18>)
}
 80003cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
{
	/*
	 * Clears the receive buffer or we would get overrun errors
	 */
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
	SPI_I2S_ReceiveData(SPI1);
 80003d0:	f000 bfa8 	b.w	8001324 <SPI_I2S_ReceiveData>
 80003d4:	40013000 	.word	0x40013000

080003d8 <ADXL_ReadSeq>:
	return data;
}


void ADXL_ReadSeq(uint8_t reg,uint8_t *data,uint8_t count)
{
 80003d8:	b570      	push	{r4, r5, r6, lr}
 80003da:	4606      	mov	r6, r0
 80003dc:	460c      	mov	r4, r1
	uint8_t i = 0;

	/*
	 * select the ADXL345
	 */
	ADXL_CS_LOW;
 80003de:	481a      	ldr	r0, [pc, #104]	; (8000448 <ADXL_ReadSeq+0x70>)
 80003e0:	2110      	movs	r1, #16
	return data;
}


void ADXL_ReadSeq(uint8_t reg,uint8_t *data,uint8_t count)
{
 80003e2:	4615      	mov	r5, r2
	uint8_t i = 0;

	/*
	 * select the ADXL345
	 */
	ADXL_CS_LOW;
 80003e4:	2200      	movs	r2, #0
 80003e6:	f000 feb6 	bl	8001156 <GPIO_WriteBit>

	/*
	 * send register address including Read-Bit and Multible Bytes-Bit
	 */
	SPI_I2S_SendData(SPI1, ADXL_R | ADXL_MB | reg);
 80003ea:	4818      	ldr	r0, [pc, #96]	; (800044c <ADXL_ReadSeq+0x74>)
 80003ec:	f046 01c0 	orr.w	r1, r6, #192	; 0xc0
 80003f0:	f000 ff96 	bl	8001320 <SPI_I2S_SendData>
	/*
	 * clr receive buffer
	 */
	ADXL_Clr_Rcv_Buf();
 80003f4:	f7ff ffe2 	bl	80003bc <ADXL_Clr_Rcv_Buf>
	/*
	 * wait for finish
	 */
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET);
 80003f8:	4814      	ldr	r0, [pc, #80]	; (800044c <ADXL_ReadSeq+0x74>)
 80003fa:	2102      	movs	r1, #2
 80003fc:	f000 ff95 	bl	800132a <SPI_I2S_GetFlagStatus>
 8000400:	2800      	cmp	r0, #0
 8000402:	d0f9      	beq.n	80003f8 <ADXL_ReadSeq+0x20>
 8000404:	2600      	movs	r6, #0
 8000406:	e010      	b.n	800042a <ADXL_ReadSeq+0x52>
	/*
	 * read all data
	 */
	while(i < count)
	{
		SPI_I2S_SendData(SPI1, 0xFF);
 8000408:	4810      	ldr	r0, [pc, #64]	; (800044c <ADXL_ReadSeq+0x74>)
 800040a:	21ff      	movs	r1, #255	; 0xff
 800040c:	f000 ff88 	bl	8001320 <SPI_I2S_SendData>
		while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
 8000410:	480e      	ldr	r0, [pc, #56]	; (800044c <ADXL_ReadSeq+0x74>)
 8000412:	2101      	movs	r1, #1
 8000414:	f000 ff89 	bl	800132a <SPI_I2S_GetFlagStatus>
 8000418:	2800      	cmp	r0, #0
 800041a:	d0f9      	beq.n	8000410 <ADXL_ReadSeq+0x38>
		*data = SPI_I2S_ReceiveData(SPI1);
 800041c:	480b      	ldr	r0, [pc, #44]	; (800044c <ADXL_ReadSeq+0x74>)
 800041e:	f000 ff81 	bl	8001324 <SPI_I2S_ReceiveData>
		data++;
		i++;
 8000422:	3601      	adds	r6, #1
	 */
	while(i < count)
	{
		SPI_I2S_SendData(SPI1, 0xFF);
		while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
		*data = SPI_I2S_ReceiveData(SPI1);
 8000424:	f804 0b01 	strb.w	r0, [r4], #1
		data++;
		i++;
 8000428:	b2f6      	uxtb	r6, r6
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET);

	/*
	 * read all data
	 */
	while(i < count)
 800042a:	42ae      	cmp	r6, r5
 800042c:	d3ec      	bcc.n	8000408 <ADXL_ReadSeq+0x30>
		while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
		*data = SPI_I2S_ReceiveData(SPI1);
		data++;
		i++;
	}
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET);
 800042e:	2180      	movs	r1, #128	; 0x80
 8000430:	4806      	ldr	r0, [pc, #24]	; (800044c <ADXL_ReadSeq+0x74>)
 8000432:	f000 ff7a 	bl	800132a <SPI_I2S_GetFlagStatus>
 8000436:	2801      	cmp	r0, #1
 8000438:	d0f9      	beq.n	800042e <ADXL_ReadSeq+0x56>
	/*
	 * deselect the ADXL345
	 */
	ADXL_CS_HIGH;
 800043a:	4803      	ldr	r0, [pc, #12]	; (8000448 <ADXL_ReadSeq+0x70>)
 800043c:	2110      	movs	r1, #16
 800043e:	2201      	movs	r2, #1
}
 8000440:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	}
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET);
	/*
	 * deselect the ADXL345
	 */
	ADXL_CS_HIGH;
 8000444:	f000 be87 	b.w	8001156 <GPIO_WriteBit>
 8000448:	40010800 	.word	0x40010800
 800044c:	40013000 	.word	0x40013000

08000450 <ADXL_ReadByte>:
	 */
	ADXL_CS_HIGH;
}

uint8_t ADXL_ReadByte(uint8_t reg)
{
 8000450:	b510      	push	{r4, lr}
	uint8_t data;

	/*
	 * select the ADXL345
	 */
	ADXL_CS_LOW;
 8000452:	2110      	movs	r1, #16
	 */
	ADXL_CS_HIGH;
}

uint8_t ADXL_ReadByte(uint8_t reg)
{
 8000454:	4604      	mov	r4, r0
	uint8_t data;

	/*
	 * select the ADXL345
	 */
	ADXL_CS_LOW;
 8000456:	2200      	movs	r2, #0
 8000458:	4815      	ldr	r0, [pc, #84]	; (80004b0 <ADXL_ReadByte+0x60>)
 800045a:	f000 fe7c 	bl	8001156 <GPIO_WriteBit>
	/*
	 * write the register address with the READ bit
	 */
	SPI_I2S_SendData(SPI1, ADXL_R | reg);
 800045e:	4815      	ldr	r0, [pc, #84]	; (80004b4 <ADXL_ReadByte+0x64>)
 8000460:	f044 0180 	orr.w	r1, r4, #128	; 0x80
 8000464:	f000 ff5c 	bl	8001320 <SPI_I2S_SendData>
	/*
	 * clr receive buffer
	 */
	ADXL_Clr_Rcv_Buf();
 8000468:	f7ff ffa8 	bl	80003bc <ADXL_Clr_Rcv_Buf>
	/*
	 * wait for finish
	 */
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET);
 800046c:	4811      	ldr	r0, [pc, #68]	; (80004b4 <ADXL_ReadByte+0x64>)
 800046e:	2102      	movs	r1, #2
 8000470:	f000 ff5b 	bl	800132a <SPI_I2S_GetFlagStatus>
 8000474:	2800      	cmp	r0, #0
 8000476:	d0f9      	beq.n	800046c <ADXL_ReadByte+0x1c>
	/*
	 * send dummy byte for the clocks!
	 */
	SPI_I2S_SendData(SPI1, 0xFF);
 8000478:	480e      	ldr	r0, [pc, #56]	; (80004b4 <ADXL_ReadByte+0x64>)
 800047a:	21ff      	movs	r1, #255	; 0xff
 800047c:	f000 ff50 	bl	8001320 <SPI_I2S_SendData>
	/*
	 * wait for finish
	 */
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
 8000480:	480c      	ldr	r0, [pc, #48]	; (80004b4 <ADXL_ReadByte+0x64>)
 8000482:	2101      	movs	r1, #1
 8000484:	f000 ff51 	bl	800132a <SPI_I2S_GetFlagStatus>
 8000488:	2800      	cmp	r0, #0
 800048a:	d0f9      	beq.n	8000480 <ADXL_ReadByte+0x30>
	/*
	 * read the received data from the register
	 */
	data = SPI_I2S_ReceiveData(SPI1);
 800048c:	4809      	ldr	r0, [pc, #36]	; (80004b4 <ADXL_ReadByte+0x64>)
 800048e:	f000 ff49 	bl	8001324 <SPI_I2S_ReceiveData>
 8000492:	b2c4      	uxtb	r4, r0
	/*
	 * wait for finish
	 */
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET);
 8000494:	2180      	movs	r1, #128	; 0x80
 8000496:	4807      	ldr	r0, [pc, #28]	; (80004b4 <ADXL_ReadByte+0x64>)
 8000498:	f000 ff47 	bl	800132a <SPI_I2S_GetFlagStatus>
 800049c:	2801      	cmp	r0, #1
 800049e:	d0f9      	beq.n	8000494 <ADXL_ReadByte+0x44>
	/*
	 * deselect the ADXL345
	 */
	ADXL_CS_HIGH;
 80004a0:	4803      	ldr	r0, [pc, #12]	; (80004b0 <ADXL_ReadByte+0x60>)
 80004a2:	2110      	movs	r1, #16
 80004a4:	2201      	movs	r2, #1
 80004a6:	f000 fe56 	bl	8001156 <GPIO_WriteBit>

	return data;
}
 80004aa:	4620      	mov	r0, r4
 80004ac:	bd10      	pop	{r4, pc}
 80004ae:	bf00      	nop
 80004b0:	40010800 	.word	0x40010800
 80004b4:	40013000 	.word	0x40013000

080004b8 <ADXL_Write>:
	 */
	return SUCCESS;
}

void ADXL_Write(uint8_t reg, uint8_t byte)
{
 80004b8:	b570      	push	{r4, r5, r6, lr}
	/*
	 * select the ADXL345
	 */
	ADXL_CS_LOW;
 80004ba:	2200      	movs	r2, #0
	 */
	return SUCCESS;
}

void ADXL_Write(uint8_t reg, uint8_t byte)
{
 80004bc:	4605      	mov	r5, r0
 80004be:	460c      	mov	r4, r1
	/*
	 * select the ADXL345
	 */
	ADXL_CS_LOW;
 80004c0:	4811      	ldr	r0, [pc, #68]	; (8000508 <ADXL_Write+0x50>)
 80004c2:	2110      	movs	r1, #16
 80004c4:	f000 fe47 	bl	8001156 <GPIO_WriteBit>
	/*
	 * write the register address
	 */
	SPI_I2S_SendData(SPI1, ADXL_W | reg);
 80004c8:	4810      	ldr	r0, [pc, #64]	; (800050c <ADXL_Write+0x54>)
 80004ca:	4629      	mov	r1, r5
 80004cc:	f000 ff28 	bl	8001320 <SPI_I2S_SendData>
	/*
	 * clr receive buffer
	 */
	ADXL_Clr_Rcv_Buf();
 80004d0:	f7ff ff74 	bl	80003bc <ADXL_Clr_Rcv_Buf>
	/*
	 * wait for finish
	 */
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET);
 80004d4:	480d      	ldr	r0, [pc, #52]	; (800050c <ADXL_Write+0x54>)
 80004d6:	2102      	movs	r1, #2
 80004d8:	f000 ff27 	bl	800132a <SPI_I2S_GetFlagStatus>
 80004dc:	2800      	cmp	r0, #0
 80004de:	d0f9      	beq.n	80004d4 <ADXL_Write+0x1c>
	/*
	 * send the data
	 */
	SPI_I2S_SendData(SPI1, byte);
 80004e0:	480a      	ldr	r0, [pc, #40]	; (800050c <ADXL_Write+0x54>)
 80004e2:	4621      	mov	r1, r4
 80004e4:	f000 ff1c 	bl	8001320 <SPI_I2S_SendData>
	/*
	 * clr receive buffer
	 */
	ADXL_Clr_Rcv_Buf();
 80004e8:	f7ff ff68 	bl	80003bc <ADXL_Clr_Rcv_Buf>
	/*
	 * wait for finish
	 */
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET);
 80004ec:	2180      	movs	r1, #128	; 0x80
 80004ee:	4807      	ldr	r0, [pc, #28]	; (800050c <ADXL_Write+0x54>)
 80004f0:	f000 ff1b 	bl	800132a <SPI_I2S_GetFlagStatus>
 80004f4:	2801      	cmp	r0, #1
 80004f6:	d0f9      	beq.n	80004ec <ADXL_Write+0x34>
	/*
	 * deselect the ADXL345
	 */
	ADXL_CS_HIGH;
 80004f8:	4803      	ldr	r0, [pc, #12]	; (8000508 <ADXL_Write+0x50>)
 80004fa:	2110      	movs	r1, #16
 80004fc:	2201      	movs	r2, #1
}
 80004fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	 */
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) == SET);
	/*
	 * deselect the ADXL345
	 */
	ADXL_CS_HIGH;
 8000502:	f000 be28 	b.w	8001156 <GPIO_WriteBit>
 8000506:	bf00      	nop
 8000508:	40010800 	.word	0x40010800
 800050c:	40013000 	.word	0x40013000

08000510 <ADXL_SPI_Setup>:
 */
#define ADXL_CS_HIGH	GPIO_WriteBit(GPIOA,GPIO_Pin_4,Bit_SET);


ErrorStatus ADXL_SPI_Setup(void)
{
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	b087      	sub	sp, #28


	/*
	 * Chipselect
	 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 8000514:	2310      	movs	r3, #16
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000516:	2403      	movs	r4, #3
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
  	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000518:	4838      	ldr	r0, [pc, #224]	; (80005fc <ADXL_SPI_Setup+0xec>)
 800051a:	a905      	add	r1, sp, #20


	/*
	 * Chipselect
	 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 800051c:	f8ad 3014 	strh.w	r3, [sp, #20]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000520:	f88d 3017 	strb.w	r3, [sp, #23]

	/*
	 * Chipselect
	 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000524:	f88d 4016 	strb.w	r4, [sp, #22]
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
  	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000528:	f000 fdc2 	bl	80010b0 <GPIO_Init>

  	/*
  	 * MISO
  	 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 ;
 800052c:	2340      	movs	r3, #64	; 0x40
 800052e:	f8ad 3014 	strh.w	r3, [sp, #20]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
  	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000532:	4832      	ldr	r0, [pc, #200]	; (80005fc <ADXL_SPI_Setup+0xec>)
  	/*
  	 * MISO
  	 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000534:	2304      	movs	r3, #4
  	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000536:	a905      	add	r1, sp, #20
  	/*
  	 * MOSI and Clock
  	 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_7;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000538:	2518      	movs	r5, #24
  	/*
  	 * MISO
  	 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800053a:	f88d 3017 	strb.w	r3, [sp, #23]

  	/*
  	 * MISO
  	 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800053e:	f88d 4016 	strb.w	r4, [sp, #22]
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
  	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000542:	f000 fdb5 	bl	80010b0 <GPIO_Init>

  	/*
  	 * MOSI and Clock
  	 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_7;
 8000546:	23a0      	movs	r3, #160	; 0xa0
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000548:	482c      	ldr	r0, [pc, #176]	; (80005fc <ADXL_SPI_Setup+0xec>)
 800054a:	a905      	add	r1, sp, #20
  	GPIO_Init(GPIOA, &GPIO_InitStructure);

  	/*
  	 * MOSI and Clock
  	 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_7;
 800054c:	f8ad 3014 	strh.w	r3, [sp, #20]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000550:	f88d 4016 	strb.w	r4, [sp, #22]
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000554:	f88d 5017 	strb.w	r5, [sp, #23]
  	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000558:	f000 fdaa 	bl	80010b0 <GPIO_Init>

  	/*
  	 * Interrupt lines
  	 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14 | GPIO_Pin_15 ;
 800055c:	f24c 0300 	movw	r3, #49152	; 0xc000
 8000560:	f8ad 3014 	strh.w	r3, [sp, #20]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
  	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000564:	4826      	ldr	r0, [pc, #152]	; (8000600 <ADXL_SPI_Setup+0xf0>)
  	/*
  	 * Interrupt lines
  	 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14 | GPIO_Pin_15 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8000566:	2348      	movs	r3, #72	; 0x48
  	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000568:	a905      	add	r1, sp, #20
  	/*
  	 * Interrupt lines
  	 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14 | GPIO_Pin_15 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 800056a:	f88d 3017 	strb.w	r3, [sp, #23]

  	/*
  	 * Interrupt lines
  	 */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14 | GPIO_Pin_15 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800056e:	f88d 4016 	strb.w	r4, [sp, #22]
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
  	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000572:	f000 fd9d 	bl	80010b0 <GPIO_Init>

  	/*
  	 * SPI Config
  	 */
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8000576:	2300      	movs	r3, #0
 8000578:	f8ad 3000 	strh.w	r3, [sp]
  	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 800057c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000580:	f8ad 3002 	strh.w	r3, [sp, #2]
  	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8000584:	2300      	movs	r3, #0
 8000586:	f8ad 3004 	strh.w	r3, [sp, #4]
  	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 800058a:	2302      	movs	r3, #2
 800058c:	f8ad 3006 	strh.w	r3, [sp, #6]
  	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 8000590:	2301      	movs	r3, #1
 8000592:	f8ad 3008 	strh.w	r3, [sp, #8]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8000596:	f44f 7300 	mov.w	r3, #512	; 0x200
 800059a:	f8ad 300a 	strh.w	r3, [sp, #10]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 800059e:	2300      	movs	r3, #0
 80005a0:	f8ad 300e 	strh.w	r3, [sp, #14]
  	SPI_InitStructure.SPI_CRCPolynomial = 7;
  	SPI_Init(SPI1, &SPI_InitStructure);
 80005a4:	4817      	ldr	r0, [pc, #92]	; (8000604 <ADXL_SPI_Setup+0xf4>)
  	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
  	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
  	SPI_InitStructure.SPI_CRCPolynomial = 7;
 80005a6:	2307      	movs	r3, #7
  	SPI_Init(SPI1, &SPI_InitStructure);
 80005a8:	4669      	mov	r1, sp
  	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
  	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
  	SPI_InitStructure.SPI_CRCPolynomial = 7;
 80005aa:	f8ad 3010 	strh.w	r3, [sp, #16]
  	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
  	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
  	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
  	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
 80005ae:	f8ad 500c 	strh.w	r5, [sp, #12]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
  	SPI_InitStructure.SPI_CRCPolynomial = 7;
  	SPI_Init(SPI1, &SPI_InitStructure);
 80005b2:	f000 fe87 	bl	80012c4 <SPI_Init>

  	/*
  	 * start the interface
  	 */
   	SPI_Cmd(SPI1,ENABLE);
 80005b6:	2101      	movs	r1, #1
 80005b8:	4812      	ldr	r0, [pc, #72]	; (8000604 <ADXL_SPI_Setup+0xf4>)
 80005ba:	f000 fea4 	bl	8001306 <SPI_Cmd>

   	/*
   	 * check if the DEVID is matching 0xE5 (taken from the datasheet)
   	 * if not stop everything and return an error!
   	 */
   	if( ADXL_ReadByte(DEVID) != 0xE5) return ERROR;
 80005be:	2000      	movs	r0, #0
 80005c0:	f7ff ff46 	bl	8000450 <ADXL_ReadByte>
 80005c4:	28e5      	cmp	r0, #229	; 0xe5
 80005c6:	d115      	bne.n	80005f4 <ADXL_SPI_Setup+0xe4>

   	/*
   	 * power up the sensor and switch to the right dataformat
   	 */
	ADXL_Write(POWER_CTL,0x08);
 80005c8:	38b8      	subs	r0, #184	; 0xb8
 80005ca:	2108      	movs	r1, #8
 80005cc:	f7ff ff74 	bl	80004b8 <ADXL_Write>
	ADXL_Write(DATA_FORMAT,0x0B);
 80005d0:	2031      	movs	r0, #49	; 0x31
 80005d2:	210b      	movs	r1, #11
 80005d4:	f7ff ff70 	bl	80004b8 <ADXL_Write>

	/*
	 * add offset values to the output of the ADXL345...(all handled by the device itself
	 */
	ADXL_Write(OFSX,X_OFF);
 80005d8:	201e      	movs	r0, #30
 80005da:	21ff      	movs	r1, #255	; 0xff
 80005dc:	f7ff ff6c 	bl	80004b8 <ADXL_Write>
	ADXL_Write(OFSY,Y_OFF);
 80005e0:	201f      	movs	r0, #31
 80005e2:	21fa      	movs	r1, #250	; 0xfa
 80005e4:	f7ff ff68 	bl	80004b8 <ADXL_Write>
	ADXL_Write(OFSZ,Z_OFF);
 80005e8:	2020      	movs	r0, #32
 80005ea:	2106      	movs	r1, #6
 80005ec:	f7ff ff64 	bl	80004b8 <ADXL_Write>

	/*
	 * everything went fine
	 */
	return SUCCESS;
 80005f0:	2001      	movs	r0, #1
 80005f2:	e000      	b.n	80005f6 <ADXL_SPI_Setup+0xe6>

   	/*
   	 * check if the DEVID is matching 0xE5 (taken from the datasheet)
   	 * if not stop everything and return an error!
   	 */
   	if( ADXL_ReadByte(DEVID) != 0xE5) return ERROR;
 80005f4:	2000      	movs	r0, #0

	/*
	 * everything went fine
	 */
	return SUCCESS;
}
 80005f6:	b007      	add	sp, #28
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	bf00      	nop
 80005fc:	40010800 	.word	0x40010800
 8000600:	40011000 	.word	0x40011000
 8000604:	40013000 	.word	0x40013000

08000608 <ADXL_GetACC>:
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
	SPI_I2S_ReceiveData(SPI1);
}

void ADXL_GetACC(int16_vect3* acc)
{
 8000608:	b513      	push	{r0, r1, r4, lr}
	uint8_t raw_data[6];

	/*
	 * get 6 bytes! X,Y,Z
	 */
	ADXL_ReadSeq(DATAX0,raw_data,6);
 800060a:	2206      	movs	r2, #6
	while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE) == RESET);
	SPI_I2S_ReceiveData(SPI1);
}

void ADXL_GetACC(int16_vect3* acc)
{
 800060c:	4604      	mov	r4, r0
	uint8_t raw_data[6];

	/*
	 * get 6 bytes! X,Y,Z
	 */
	ADXL_ReadSeq(DATAX0,raw_data,6);
 800060e:	4669      	mov	r1, sp
 8000610:	2032      	movs	r0, #50	; 0x32
 8000612:	f7ff fee1 	bl	80003d8 <ADXL_ReadSeq>

	/*
	 * add LOW-Byte to HIGH-Byte
	 */
	acc->x = (raw_data[1]<<8) | (raw_data[0]);
 8000616:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800061a:	f89d 3000 	ldrb.w	r3, [sp]
 800061e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000622:	8023      	strh	r3, [r4, #0]
	acc->y = (raw_data[3]<<8) | (raw_data[2]);
 8000624:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8000628:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800062c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000630:	8063      	strh	r3, [r4, #2]
	acc->z = (raw_data[5]<<8) | (raw_data[4]);
 8000632:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8000636:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800063a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800063e:	80a3      	strh	r3, [r4, #4]

}
 8000640:	bd1c      	pop	{r2, r3, r4, pc}
	...

08000644 <I2C1_EV_IRQHandler>:

uint8_t TX_ID = 0;
uint8_t RX_ID = 0;

void I2C1_EV_IRQHandler()
{
 8000644:	b510      	push	{r4, lr}
	/*
	 * state machine for the whole I2C events
	 */
	switch (I2C_GetLastEvent(I2C1))
 8000646:	482c      	ldr	r0, [pc, #176]	; (80006f8 <I2C1_EV_IRQHandler+0xb4>)
 8000648:	f000 ff21 	bl	800148e <I2C_GetLastEvent>
 800064c:	4b2b      	ldr	r3, [pc, #172]	; (80006fc <I2C1_EV_IRQHandler+0xb8>)
 800064e:	4298      	cmp	r0, r3
 8000650:	d041      	beq.n	80006d6 <I2C1_EV_IRQHandler+0x92>
 8000652:	d806      	bhi.n	8000662 <I2C1_EV_IRQHandler+0x1e>
 8000654:	3b3f      	subs	r3, #63	; 0x3f
 8000656:	4298      	cmp	r0, r3
 8000658:	d00a      	beq.n	8000670 <I2C1_EV_IRQHandler+0x2c>
 800065a:	3301      	adds	r3, #1
 800065c:	4298      	cmp	r0, r3
 800065e:	d149      	bne.n	80006f4 <I2C1_EV_IRQHandler+0xb0>
 8000660:	e042      	b.n	80006e8 <I2C1_EV_IRQHandler+0xa4>
 8000662:	4b27      	ldr	r3, [pc, #156]	; (8000700 <I2C1_EV_IRQHandler+0xbc>)
 8000664:	4298      	cmp	r0, r3
 8000666:	d016      	beq.n	8000696 <I2C1_EV_IRQHandler+0x52>
 8000668:	3302      	adds	r3, #2
 800066a:	4298      	cmp	r0, r3
 800066c:	d142      	bne.n	80006f4 <I2C1_EV_IRQHandler+0xb0>
 800066e:	e019      	b.n	80006a4 <I2C1_EV_IRQHandler+0x60>
		 */
		case I2C_EVENT_MASTER_MODE_SELECT:
			/*
			 * we want to transmit a single byte
			 */
			if(ITG3200_DIR == TX)
 8000670:	4b24      	ldr	r3, [pc, #144]	; (8000704 <I2C1_EV_IRQHandler+0xc0>)
 8000672:	781a      	ldrb	r2, [r3, #0]
 8000674:	b162      	cbz	r2, 8000690 <I2C1_EV_IRQHandler+0x4c>
				I2C_Send7bitAddress(I2C1, ITGADDRESS, I2C_Direction_Transmitter);
			/*
			 * we want to read a register value
			 * first step is TRANSMITTING the register address then RECEIVE the data
 			 */
			}else if(ITG3200_DIR == TXREG)
 8000676:	781a      	ldrb	r2, [r3, #0]
 8000678:	2a02      	cmp	r2, #2
 800067a:	d106      	bne.n	800068a <I2C1_EV_IRQHandler+0x46>
			{
				I2C_Send7bitAddress(I2C1, ITGADDRESS, I2C_Direction_Transmitter);
 800067c:	481e      	ldr	r0, [pc, #120]	; (80006f8 <I2C1_EV_IRQHandler+0xb4>)
 800067e:	21d0      	movs	r1, #208	; 0xd0
 8000680:	3a02      	subs	r2, #2
		case I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED:
			I2C_GenerateSTOP(I2C1,ENABLE);
		break;

	}
}
 8000682:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			 * we want to read a register value
			 * first step is TRANSMITTING the register address then RECEIVE the data
 			 */
			}else if(ITG3200_DIR == TXREG)
			{
				I2C_Send7bitAddress(I2C1, ITGADDRESS, I2C_Direction_Transmitter);
 8000686:	f000 befa 	b.w	800147e <I2C_Send7bitAddress>
			/*
			 * we want to receive something
			 */
			}else if(ITG3200_DIR == RX)
 800068a:	781a      	ldrb	r2, [r3, #0]
 800068c:	2a01      	cmp	r2, #1
 800068e:	d131      	bne.n	80006f4 <I2C1_EV_IRQHandler+0xb0>
			{
				I2C_Send7bitAddress(I2C1, ITGADDRESS, I2C_Direction_Receiver);
 8000690:	4819      	ldr	r0, [pc, #100]	; (80006f8 <I2C1_EV_IRQHandler+0xb4>)
 8000692:	21d0      	movs	r1, #208	; 0xd0
 8000694:	e7f5      	b.n	8000682 <I2C1_EV_IRQHandler+0x3e>
			 */
		case I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED:
			/*
			 * Send Register adress
			 */
			I2C_SendData(I2C1, ITG3200_REGISTER);
 8000696:	4b1c      	ldr	r3, [pc, #112]	; (8000708 <I2C1_EV_IRQHandler+0xc4>)
 8000698:	4817      	ldr	r0, [pc, #92]	; (80006f8 <I2C1_EV_IRQHandler+0xb4>)
 800069a:	7819      	ldrb	r1, [r3, #0]
		case I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED:
			I2C_GenerateSTOP(I2C1,ENABLE);
		break;

	}
}
 800069c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			 */
		case I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED:
			/*
			 * Send Register adress
			 */
			I2C_SendData(I2C1, ITG3200_REGISTER);
 80006a0:	f000 bee8 	b.w	8001474 <I2C_SendData>
			 */
		case I2C_EVENT_MASTER_BYTE_TRANSMITTED:
			/*
			 * Send the Data to write and generate STOP event
			 */
			if(ITG3200_DIR == TX)
 80006a4:	4b17      	ldr	r3, [pc, #92]	; (8000704 <I2C1_EV_IRQHandler+0xc0>)
 80006a6:	781c      	ldrb	r4, [r3, #0]
 80006a8:	b95c      	cbnz	r4, 80006c2 <I2C1_EV_IRQHandler+0x7e>
			{
				I2C_SendData(I2C1, ITG3200_TX_DATA);
 80006aa:	4b18      	ldr	r3, [pc, #96]	; (800070c <I2C1_EV_IRQHandler+0xc8>)
 80006ac:	4812      	ldr	r0, [pc, #72]	; (80006f8 <I2C1_EV_IRQHandler+0xb4>)
 80006ae:	7819      	ldrb	r1, [r3, #0]
 80006b0:	f000 fee0 	bl	8001474 <I2C_SendData>
				I2C_GenerateSTOP(I2C1,ENABLE);
 80006b4:	4810      	ldr	r0, [pc, #64]	; (80006f8 <I2C1_EV_IRQHandler+0xb4>)
 80006b6:	2101      	movs	r1, #1
 80006b8:	f000 fec4 	bl	8001444 <I2C_GenerateSTOP>
				ITG3200_BLOCKED = 0;
 80006bc:	4b14      	ldr	r3, [pc, #80]	; (8000710 <I2C1_EV_IRQHandler+0xcc>)
 80006be:	701c      	strb	r4, [r3, #0]
 80006c0:	bd10      	pop	{r4, pc}
			/*
			 * Generate second start and switch to receiver mode
			 */
			}else if(ITG3200_DIR == TXREG)
 80006c2:	781a      	ldrb	r2, [r3, #0]
 80006c4:	2a02      	cmp	r2, #2
 80006c6:	d115      	bne.n	80006f4 <I2C1_EV_IRQHandler+0xb0>
			{
				ITG3200_DIR = RX;
				I2C_GenerateSTART(I2C1,ENABLE);
 80006c8:	480b      	ldr	r0, [pc, #44]	; (80006f8 <I2C1_EV_IRQHandler+0xb4>)
			/*
			 * Generate second start and switch to receiver mode
			 */
			}else if(ITG3200_DIR == TXREG)
			{
				ITG3200_DIR = RX;
 80006ca:	2101      	movs	r1, #1
 80006cc:	7019      	strb	r1, [r3, #0]
		case I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED:
			I2C_GenerateSTOP(I2C1,ENABLE);
		break;

	}
}
 80006ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			 * Generate second start and switch to receiver mode
			 */
			}else if(ITG3200_DIR == TXREG)
			{
				ITG3200_DIR = RX;
				I2C_GenerateSTART(I2C1,ENABLE);
 80006d2:	f000 beaa 	b.w	800142a <I2C_GenerateSTART>

			/*
			 * we received a byte...
			 */
		case I2C_EVENT_MASTER_BYTE_RECEIVED:
			ITG3200_RX_DATA = I2C_ReceiveData(I2C1);
 80006d6:	4808      	ldr	r0, [pc, #32]	; (80006f8 <I2C1_EV_IRQHandler+0xb4>)
 80006d8:	f000 fece 	bl	8001478 <I2C_ReceiveData>
 80006dc:	4b0d      	ldr	r3, [pc, #52]	; (8000714 <I2C1_EV_IRQHandler+0xd0>)
			ITG3200_BLOCKED = 0;
 80006de:	2200      	movs	r2, #0

			/*
			 * we received a byte...
			 */
		case I2C_EVENT_MASTER_BYTE_RECEIVED:
			ITG3200_RX_DATA = I2C_ReceiveData(I2C1);
 80006e0:	7018      	strb	r0, [r3, #0]
			ITG3200_BLOCKED = 0;
 80006e2:	4b0b      	ldr	r3, [pc, #44]	; (8000710 <I2C1_EV_IRQHandler+0xcc>)
 80006e4:	701a      	strb	r2, [r3, #0]
 80006e6:	bd10      	pop	{r4, pc}
		break;
			/*
			 * we switched the mode
			 */
		case I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED:
			I2C_GenerateSTOP(I2C1,ENABLE);
 80006e8:	4803      	ldr	r0, [pc, #12]	; (80006f8 <I2C1_EV_IRQHandler+0xb4>)
 80006ea:	2101      	movs	r1, #1
		break;

	}
}
 80006ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		break;
			/*
			 * we switched the mode
			 */
		case I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED:
			I2C_GenerateSTOP(I2C1,ENABLE);
 80006f0:	f000 bea8 	b.w	8001444 <I2C_GenerateSTOP>
 80006f4:	bd10      	pop	{r4, pc}
 80006f6:	bf00      	nop
 80006f8:	40005400 	.word	0x40005400
 80006fc:	00030040 	.word	0x00030040
 8000700:	00070082 	.word	0x00070082
 8000704:	20002f7c 	.word	0x20002f7c
 8000708:	200005a5 	.word	0x200005a5
 800070c:	200005a6 	.word	0x200005a6
 8000710:	200005a7 	.word	0x200005a7
 8000714:	200005a4 	.word	0x200005a4

08000718 <I2C2_ER_IRQHandler>:

/*
 * dummey irq handler
 */
void I2C2_ER_IRQHandler(void)
{
 8000718:	b510      	push	{r4, lr}
  if (I2C_GetITStatus(I2C1, I2C_IT_AF))
 800071a:	4806      	ldr	r0, [pc, #24]	; (8000734 <I2C2_ER_IRQHandler+0x1c>)
 800071c:	4906      	ldr	r1, [pc, #24]	; (8000738 <I2C2_ER_IRQHandler+0x20>)
 800071e:	f000 febe 	bl	800149e <I2C_GetITStatus>
 8000722:	b128      	cbz	r0, 8000730 <I2C2_ER_IRQHandler+0x18>
  {
    I2C_ClearITPendingBit(I2C1, I2C_IT_AF);
 8000724:	4803      	ldr	r0, [pc, #12]	; (8000734 <I2C2_ER_IRQHandler+0x1c>)
 8000726:	4904      	ldr	r1, [pc, #16]	; (8000738 <I2C2_ER_IRQHandler+0x20>)
  }
}
 8000728:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 */
void I2C2_ER_IRQHandler(void)
{
  if (I2C_GetITStatus(I2C1, I2C_IT_AF))
  {
    I2C_ClearITPendingBit(I2C1, I2C_IT_AF);
 800072c:	f000 bec5 	b.w	80014ba <I2C_ClearITPendingBit>
 8000730:	bd10      	pop	{r4, pc}
 8000732:	bf00      	nop
 8000734:	40005400 	.word	0x40005400
 8000738:	01000400 	.word	0x01000400

0800073c <ITG_Write>:
  }
}

void ITG_Write(uint8_t reg, uint8_t data)
{
 800073c:	b538      	push	{r3, r4, r5, lr}
	/*
	 * check if I2C interace is in use
	 */
	if(ITG3200_BLOCKED == 0)
 800073e:	4c09      	ldr	r4, [pc, #36]	; (8000764 <ITG_Write+0x28>)
 8000740:	7822      	ldrb	r2, [r4, #0]
 8000742:	b95a      	cbnz	r2, 800075c <ITG_Write+0x20>
		ITG3200_BLOCKED = 1; // block it

		/*
		 * fill the global buffer
		 */
		ITG3200_REGISTER = reg;
 8000744:	4d08      	ldr	r5, [pc, #32]	; (8000768 <ITG_Write+0x2c>)
	/*
	 * check if I2C interace is in use
	 */
	if(ITG3200_BLOCKED == 0)
	{
		ITG3200_BLOCKED = 1; // block it
 8000746:	2301      	movs	r3, #1
 8000748:	7023      	strb	r3, [r4, #0]

		/*
		 * fill the global buffer
		 */
		ITG3200_REGISTER = reg;
 800074a:	7028      	strb	r0, [r5, #0]
		ITG3200_DIR = TX;
 800074c:	4807      	ldr	r0, [pc, #28]	; (800076c <ITG_Write+0x30>)
 800074e:	7002      	strb	r2, [r0, #0]
		ITG3200_TX_DATA = data;
 8000750:	4a07      	ldr	r2, [pc, #28]	; (8000770 <ITG_Write+0x34>)
		/*
		 * start the transmitting
		 */
		I2C_GenerateSTART(I2C1,ENABLE);
 8000752:	4808      	ldr	r0, [pc, #32]	; (8000774 <ITG_Write+0x38>)
		/*
		 * fill the global buffer
		 */
		ITG3200_REGISTER = reg;
		ITG3200_DIR = TX;
		ITG3200_TX_DATA = data;
 8000754:	7011      	strb	r1, [r2, #0]
		/*
		 * start the transmitting
		 */
		I2C_GenerateSTART(I2C1,ENABLE);
 8000756:	4619      	mov	r1, r3
 8000758:	f000 fe67 	bl	800142a <I2C_GenerateSTART>
	}
	/*
	 * wait till finished
	 */
	while(ITG3200_BLOCKED == 1);
 800075c:	7823      	ldrb	r3, [r4, #0]
 800075e:	2b01      	cmp	r3, #1
 8000760:	d0fc      	beq.n	800075c <ITG_Write+0x20>
}
 8000762:	bd38      	pop	{r3, r4, r5, pc}
 8000764:	200005a7 	.word	0x200005a7
 8000768:	200005a5 	.word	0x200005a5
 800076c:	20002f7c 	.word	0x20002f7c
 8000770:	200005a6 	.word	0x200005a6
 8000774:	40005400 	.word	0x40005400

08000778 <ITG_Read>:

uint8_t ITG_Read(uint8_t reg)
{
 8000778:	b510      	push	{r4, lr}
	/*
	 * check if I2C interface is in use
	 */
	if(ITG3200_BLOCKED == 0)
 800077a:	4c09      	ldr	r4, [pc, #36]	; (80007a0 <ITG_Read+0x28>)
 800077c:	7823      	ldrb	r3, [r4, #0]
 800077e:	b94b      	cbnz	r3, 8000794 <ITG_Read+0x1c>
	{
		ITG3200_BLOCKED = 1;	// block it
		/*
		 * fill global buffers
		 */
		ITG3200_REGISTER = reg;
 8000780:	4b08      	ldr	r3, [pc, #32]	; (80007a4 <ITG_Read+0x2c>)
	/*
	 * check if I2C interface is in use
	 */
	if(ITG3200_BLOCKED == 0)
	{
		ITG3200_BLOCKED = 1;	// block it
 8000782:	2101      	movs	r1, #1
 8000784:	7021      	strb	r1, [r4, #0]
		/*
		 * fill global buffers
		 */
		ITG3200_REGISTER = reg;
 8000786:	7018      	strb	r0, [r3, #0]
		ITG3200_DIR = TXREG;
 8000788:	4b07      	ldr	r3, [pc, #28]	; (80007a8 <ITG_Read+0x30>)
 800078a:	2202      	movs	r2, #2
 800078c:	701a      	strb	r2, [r3, #0]
		I2C_GenerateSTART(I2C1,ENABLE);
 800078e:	4807      	ldr	r0, [pc, #28]	; (80007ac <ITG_Read+0x34>)
 8000790:	f000 fe4b 	bl	800142a <I2C_GenerateSTART>
	}
	/*
	 * wait till finished
	 */
 	while(ITG3200_BLOCKED == 1);
 8000794:	7823      	ldrb	r3, [r4, #0]
 8000796:	2b01      	cmp	r3, #1
 8000798:	d0fc      	beq.n	8000794 <ITG_Read+0x1c>
 	/*
 	 * return data
 	 */
	return ITG3200_RX_DATA;
 800079a:	4b05      	ldr	r3, [pc, #20]	; (80007b0 <ITG_Read+0x38>)
 800079c:	7818      	ldrb	r0, [r3, #0]
}
 800079e:	bd10      	pop	{r4, pc}
 80007a0:	200005a7 	.word	0x200005a7
 80007a4:	200005a5 	.word	0x200005a5
 80007a8:	20002f7c 	.word	0x20002f7c
 80007ac:	40005400 	.word	0x40005400
 80007b0:	200005a4 	.word	0x200005a4

080007b4 <ITG_GetRate>:
{
	return ITG3200_BLOCKED;
}

void ITG_GetRate(int16_vect3* rate)
{
 80007b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80007b8:	4604      	mov	r4, r0
	int16_t data[3];

	/*
	 * read all values
	 */
	data[0]  = (ITG_Read(GYRO_XOUT_H) << 8);
 80007ba:	201d      	movs	r0, #29
 80007bc:	f7ff ffdc 	bl	8000778 <ITG_Read>
 80007c0:	4683      	mov	fp, r0
	data[0] |=  ITG_Read(GYRO_XOUT_L);
 80007c2:	201e      	movs	r0, #30
 80007c4:	f7ff ffd8 	bl	8000778 <ITG_Read>
 80007c8:	4682      	mov	sl, r0

	data[1]  = (ITG_Read(GYRO_YOUT_H) << 8);
 80007ca:	201f      	movs	r0, #31
 80007cc:	f7ff ffd4 	bl	8000778 <ITG_Read>
 80007d0:	4681      	mov	r9, r0
	data[1] |=  ITG_Read(GYRO_YOUT_L);
 80007d2:	2020      	movs	r0, #32
 80007d4:	f7ff ffd0 	bl	8000778 <ITG_Read>
 80007d8:	4680      	mov	r8, r0

	data[2]  = (ITG_Read(GYRO_ZOUT_H) << 8);
 80007da:	2021      	movs	r0, #33	; 0x21
 80007dc:	f7ff ffcc 	bl	8000778 <ITG_Read>
 80007e0:	4607      	mov	r7, r0
	data[2] |=  ITG_Read(GYRO_ZOUT_L);
 80007e2:	2022      	movs	r0, #34	; 0x22
 80007e4:	f7ff ffc8 	bl	8000778 <ITG_Read>

	rate->x = data[0] + gyro_offset->x;
 80007e8:	4b13      	ldr	r3, [pc, #76]	; (8000838 <ITG_GetRate+0x84>)

	/*
	 * read all values
	 */
	data[0]  = (ITG_Read(GYRO_XOUT_H) << 8);
	data[0] |=  ITG_Read(GYRO_XOUT_L);
 80007ea:	ea4a 2a0b 	orr.w	sl, sl, fp, lsl #8
	data[1] |=  ITG_Read(GYRO_YOUT_L);

	data[2]  = (ITG_Read(GYRO_ZOUT_H) << 8);
	data[2] |=  ITG_Read(GYRO_ZOUT_L);

	rate->x = data[0] + gyro_offset->x;
 80007ee:	681d      	ldr	r5, [r3, #0]

	data[1]  = (ITG_Read(GYRO_YOUT_H) << 8);
	data[1] |=  ITG_Read(GYRO_YOUT_L);

	data[2]  = (ITG_Read(GYRO_ZOUT_H) << 8);
	data[2] |=  ITG_Read(GYRO_ZOUT_L);
 80007f0:	4606      	mov	r6, r0

	rate->x = data[0] + gyro_offset->x;
 80007f2:	fa0f f08a 	sxth.w	r0, sl
 80007f6:	f007 fca1 	bl	800813c <__aeabi_i2f>
 80007fa:	6829      	ldr	r1, [r5, #0]
 80007fc:	f007 fbea 	bl	8007fd4 <__addsf3>
 8000800:	f007 feb6 	bl	8008570 <__aeabi_f2iz>
	 */
	data[0]  = (ITG_Read(GYRO_XOUT_H) << 8);
	data[0] |=  ITG_Read(GYRO_XOUT_L);

	data[1]  = (ITG_Read(GYRO_YOUT_H) << 8);
	data[1] |=  ITG_Read(GYRO_YOUT_L);
 8000804:	ea48 2809 	orr.w	r8, r8, r9, lsl #8

	data[2]  = (ITG_Read(GYRO_ZOUT_H) << 8);
	data[2] |=  ITG_Read(GYRO_ZOUT_L);

	rate->x = data[0] + gyro_offset->x;
 8000808:	8020      	strh	r0, [r4, #0]
	rate->y = data[1] + gyro_offset->y;
 800080a:	fa0f f088 	sxth.w	r0, r8
 800080e:	f007 fc95 	bl	800813c <__aeabi_i2f>
 8000812:	6869      	ldr	r1, [r5, #4]
 8000814:	f007 fbde 	bl	8007fd4 <__addsf3>
 8000818:	f007 feaa 	bl	8008570 <__aeabi_f2iz>

	data[1]  = (ITG_Read(GYRO_YOUT_H) << 8);
	data[1] |=  ITG_Read(GYRO_YOUT_L);

	data[2]  = (ITG_Read(GYRO_ZOUT_H) << 8);
	data[2] |=  ITG_Read(GYRO_ZOUT_L);
 800081c:	ea46 2607 	orr.w	r6, r6, r7, lsl #8

	rate->x = data[0] + gyro_offset->x;
	rate->y = data[1] + gyro_offset->y;
 8000820:	8060      	strh	r0, [r4, #2]
	rate->z = data[2] + gyro_offset->z;
 8000822:	b230      	sxth	r0, r6
 8000824:	f007 fc8a 	bl	800813c <__aeabi_i2f>
 8000828:	68a9      	ldr	r1, [r5, #8]
 800082a:	f007 fbd3 	bl	8007fd4 <__addsf3>
 800082e:	f007 fe9f 	bl	8008570 <__aeabi_f2iz>
 8000832:	80a0      	strh	r0, [r4, #4]

}
 8000834:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000838:	20002f80 	.word	0x20002f80
 800083c:	00000000 	.word	0x00000000

08000840 <ITG_GetRAD>:

void ITG_GetRAD(int16_vect3 rate_raw, float_vect3* rate_rad)
{
 8000840:	b513      	push	{r0, r1, r4, lr}
 8000842:	466b      	mov	r3, sp
 8000844:	e883 0003 	stmia.w	r3, {r0, r1}
	/*
	 * calculate values in rad/s
	 */
	rate_rad->x	= (rate_raw.x) * 0.0012139;	  // to /s -> / 14.375 //
 8000848:	f9bd 0000 	ldrsh.w	r0, [sp]
	rate->z = data[2] + gyro_offset->z;

}

void ITG_GetRAD(int16_vect3 rate_raw, float_vect3* rate_rad)
{
 800084c:	4614      	mov	r4, r2
	/*
	 * calculate values in rad/s
	 */
	rate_rad->x	= (rate_raw.x) * 0.0012139;	  // to /s -> / 14.375 //
 800084e:	f007 f843 	bl	80078d8 <__aeabi_i2d>
 8000852:	a311      	add	r3, pc, #68	; (adr r3, 8000898 <ITG_GetRAD+0x58>)
 8000854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000858:	f007 f8a4 	bl	80079a4 <__aeabi_dmul>
 800085c:	f007 fb64 	bl	8007f28 <__aeabi_d2f>
 8000860:	6020      	str	r0, [r4, #0]
	rate_rad->y	= (rate_raw.y) * 0.0012139;	  // to rad/s ->  (x / 14.375) * 0.01745 //
 8000862:	f9bd 0002 	ldrsh.w	r0, [sp, #2]
 8000866:	f007 f837 	bl	80078d8 <__aeabi_i2d>
 800086a:	a30b      	add	r3, pc, #44	; (adr r3, 8000898 <ITG_GetRAD+0x58>)
 800086c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000870:	f007 f898 	bl	80079a4 <__aeabi_dmul>
 8000874:	f007 fb58 	bl	8007f28 <__aeabi_d2f>
 8000878:	6060      	str	r0, [r4, #4]
	rate_rad->z = (rate_raw.z) * 0.0012139;	  // == x * 0.0012139 //
 800087a:	f9bd 0004 	ldrsh.w	r0, [sp, #4]
 800087e:	f007 f82b 	bl	80078d8 <__aeabi_i2d>
 8000882:	a305      	add	r3, pc, #20	; (adr r3, 8000898 <ITG_GetRAD+0x58>)
 8000884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000888:	f007 f88c 	bl	80079a4 <__aeabi_dmul>
 800088c:	f007 fb4c 	bl	8007f28 <__aeabi_d2f>
 8000890:	60a0      	str	r0, [r4, #8]

}
 8000892:	bd1c      	pop	{r2, r3, r4, pc}
 8000894:	f3af 8000 	nop.w
 8000898:	333d442e 	.word	0x333d442e
 800089c:	3f53e377 	.word	0x3f53e377

080008a0 <ITG_I2C_Setup>:
	gyro_offset = offset;
}


void ITG_I2C_Setup()
{
 80008a0:	b570      	push	{r4, r5, r6, lr}

	uint16_t i;



    I2C_Cmd(I2C1, ENABLE);
 80008a2:	2101      	movs	r1, #1
	gyro_offset = offset;
}


void ITG_I2C_Setup()
{
 80008a4:	b086      	sub	sp, #24

	uint16_t i;



    I2C_Cmd(I2C1, ENABLE);
 80008a6:	4829      	ldr	r0, [pc, #164]	; (800094c <ITG_I2C_Setup+0xac>)
 80008a8:	f000 fdb2 	bl	8001410 <I2C_Cmd>
  	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
  	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 80008ac:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 80008b0:	f8ad 3006 	strh.w	r3, [sp, #6]
  	I2C_InitStructure.I2C_OwnAddress1 = OWNADDRESS;
 80008b4:	2330      	movs	r3, #48	; 0x30
 80008b6:	f8ad 3008 	strh.w	r3, [sp, #8]
  	I2C_InitStructure.I2C_Ack = I2C_Ack_Disable;
  	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 80008ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80008be:	f8ad 300c 	strh.w	r3, [sp, #12]
  	I2C_InitStructure.I2C_ClockSpeed = I2C_SPEED;
 80008c2:	4b23      	ldr	r3, [pc, #140]	; (8000950 <ITG_I2C_Setup+0xb0>)
 80008c4:	a906      	add	r1, sp, #24
	uint16_t i;



    I2C_Cmd(I2C1, ENABLE);
  	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 80008c6:	2400      	movs	r4, #0
  	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
  	I2C_InitStructure.I2C_OwnAddress1 = OWNADDRESS;
  	I2C_InitStructure.I2C_Ack = I2C_Ack_Disable;
  	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
  	I2C_InitStructure.I2C_ClockSpeed = I2C_SPEED;
 80008c8:	f841 3d18 	str.w	r3, [r1, #-24]!
  	I2C_Init(I2C1, &I2C_InitStructure);
 80008cc:	481f      	ldr	r0, [pc, #124]	; (800094c <ITG_I2C_Setup+0xac>)
 80008ce:	4669      	mov	r1, sp
	uint16_t i;



    I2C_Cmd(I2C1, ENABLE);
  	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 80008d0:	f8ad 4004 	strh.w	r4, [sp, #4]
  	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
  	I2C_InitStructure.I2C_OwnAddress1 = OWNADDRESS;
  	I2C_InitStructure.I2C_Ack = I2C_Ack_Disable;
 80008d4:	f8ad 400a 	strh.w	r4, [sp, #10]
  	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
  	I2C_InitStructure.I2C_ClockSpeed = I2C_SPEED;
  	I2C_Init(I2C1, &I2C_InitStructure);
 80008d8:	f000 fd2e 	bl	8001338 <I2C_Init>
	I2C_ITConfig(I2C1, I2C_IT_EVT | I2C_IT_BUF, ENABLE);
 80008dc:	2201      	movs	r2, #1
 80008de:	481b      	ldr	r0, [pc, #108]	; (800094c <ITG_I2C_Setup+0xac>)
 80008e0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80008e4:	f000 fdbb 	bl	800145e <I2C_ITConfig>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 80008e8:	23c0      	movs	r3, #192	; 0xc0
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
  	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80008ea:	a905      	add	r1, sp, #20
  	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
  	I2C_InitStructure.I2C_ClockSpeed = I2C_SPEED;
  	I2C_Init(I2C1, &I2C_InitStructure);
	I2C_ITConfig(I2C1, I2C_IT_EVT | I2C_IT_BUF, ENABLE);

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 80008ec:	f8ad 3014 	strh.w	r3, [sp, #20]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80008f0:	2603      	movs	r6, #3
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 80008f2:	231c      	movs	r3, #28
  	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80008f4:	4817      	ldr	r0, [pc, #92]	; (8000954 <ITG_I2C_Setup+0xb4>)
  	I2C_Init(I2C1, &I2C_InitStructure);
	I2C_ITConfig(I2C1, I2C_IT_EVT | I2C_IT_BUF, ENABLE);

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
 80008f6:	f88d 3017 	strb.w	r3, [sp, #23]
  	I2C_InitStructure.I2C_ClockSpeed = I2C_SPEED;
  	I2C_Init(I2C1, &I2C_InitStructure);
	I2C_ITConfig(I2C1, I2C_IT_EVT | I2C_IT_BUF, ENABLE);

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80008fa:	f88d 6016 	strb.w	r6, [sp, #22]
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
  	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80008fe:	f000 fbd7 	bl	80010b0 <GPIO_Init>

    NVIC_InitStructure.NVIC_IRQChannel = I2C1_EV_IRQn;
 8000902:	231f      	movs	r3, #31
 8000904:	f88d 3010 	strb.w	r3, [sp, #16]
 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3;
  	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  	NVIC_Init(&NVIC_InitStructure);
 8000908:	a804      	add	r0, sp, #16
  	GPIO_Init(GPIOB, &GPIO_InitStructure);

    NVIC_InitStructure.NVIC_IRQChannel = I2C1_EV_IRQn;
 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3;
  	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800090a:	3b1e      	subs	r3, #30
 800090c:	f88d 3013 	strb.w	r3, [sp, #19]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD;
  	GPIO_Init(GPIOB, &GPIO_InitStructure);

    NVIC_InitStructure.NVIC_IRQChannel = I2C1_EV_IRQn;
 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3;
 8000910:	f88d 6011 	strb.w	r6, [sp, #17]
  	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000914:	f88d 4012 	strb.w	r4, [sp, #18]
  	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  	NVIC_Init(&NVIC_InitStructure);
 8000918:	f001 f876 	bl	8001a08 <NVIC_Init>


	ITG_Write(PWR_MGM, 0x80);
 800091c:	203e      	movs	r0, #62	; 0x3e
 800091e:	2180      	movs	r1, #128	; 0x80
 8000920:	f7ff ff0c 	bl	800073c <ITG_Write>
	for(i = 0;i<9999;i++);
	ITG_Write(SMPLRT_DIV, 0x00);
 8000924:	2015      	movs	r0, #21
 8000926:	4621      	mov	r1, r4
 8000928:	f7ff ff08 	bl	800073c <ITG_Write>
	for(i = 0;i<9999;i++);
	ITG_Write(DLPF_FS, 0x1E);
 800092c:	2016      	movs	r0, #22
 800092e:	211e      	movs	r1, #30
 8000930:	f7ff ff04 	bl	800073c <ITG_Write>
	for(i = 0;i<9999;i++);
	ITG_Write(INT_CFG, 0x00);
 8000934:	2017      	movs	r0, #23
 8000936:	4621      	mov	r1, r4
 8000938:	f7ff ff00 	bl	800073c <ITG_Write>
	for(i = 0;i<9999;i++);
	ITG_Write(PWR_MGM, 0x00);
 800093c:	203e      	movs	r0, #62	; 0x3e
 800093e:	4621      	mov	r1, r4
	uint16_t i;



    I2C_Cmd(I2C1, ENABLE);
  	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 8000940:	4625      	mov	r5, r4
	for(i = 0;i<9999;i++);
	ITG_Write(DLPF_FS, 0x1E);
	for(i = 0;i<9999;i++);
	ITG_Write(INT_CFG, 0x00);
	for(i = 0;i<9999;i++);
	ITG_Write(PWR_MGM, 0x00);
 8000942:	f7ff fefb 	bl	800073c <ITG_Write>
	for(i = 0;i<9999;i++);
}
 8000946:	b006      	add	sp, #24
 8000948:	bd70      	pop	{r4, r5, r6, pc}
 800094a:	bf00      	nop
 800094c:	40005400 	.word	0x40005400
 8000950:	000186a0 	.word	0x000186a0
 8000954:	40010c00 	.word	0x40010c00

08000958 <LED_Init>:
#include "led.h"



void LED_Init()
{
 8000958:	b507      	push	{r0, r1, r2, lr}
	GPIO_InitTypeDef GPIO_InitStructure;



	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 800095a:	2314      	movs	r3, #20
 800095c:	f88d 3007 	strb.w	r3, [sp, #7]
 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
  	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000960:	4804      	ldr	r0, [pc, #16]	; (8000974 <LED_Init+0x1c>)
	GPIO_InitTypeDef GPIO_InitStructure;



	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 8000962:	3b11      	subs	r3, #17
  	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000964:	a901      	add	r1, sp, #4
	GPIO_InitTypeDef GPIO_InitStructure;



	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_OD;
 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 8000966:	f8ad 3004 	strh.w	r3, [sp, #4]
  	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800096a:	f88d 3006 	strb.w	r3, [sp, #6]
  	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800096e:	f000 fb9f 	bl	80010b0 <GPIO_Init>

}
 8000972:	bd0e      	pop	{r1, r2, r3, pc}
 8000974:	40010c00 	.word	0x40010c00

08000978 <UART_Puts>:
		while (USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET);
		i++;
	}
}
void UART_Puts(uint8_t* c)
{
 8000978:	b538      	push	{r3, r4, r5, lr}
 800097a:	4605      	mov	r5, r0
	uint8_t i = 0;
 800097c:	2400      	movs	r4, #0

	while(c[i] != 0x0)
 800097e:	e00a      	b.n	8000996 <UART_Puts+0x1e>
	{
		USART_SendData(USART1, (uint8_t) c[i]);
 8000980:	4807      	ldr	r0, [pc, #28]	; (80009a0 <UART_Puts+0x28>)
 8000982:	f000 fc71 	bl	8001268 <USART_SendData>
		while (USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET);
 8000986:	4806      	ldr	r0, [pc, #24]	; (80009a0 <UART_Puts+0x28>)
 8000988:	2140      	movs	r1, #64	; 0x40
 800098a:	f000 fc75 	bl	8001278 <USART_GetFlagStatus>
 800098e:	2800      	cmp	r0, #0
 8000990:	d0f9      	beq.n	8000986 <UART_Puts+0xe>
		i++;
 8000992:	3401      	adds	r4, #1
 8000994:	b2e4      	uxtb	r4, r4
}
void UART_Puts(uint8_t* c)
{
	uint8_t i = 0;

	while(c[i] != 0x0)
 8000996:	5d29      	ldrb	r1, [r5, r4]
 8000998:	2900      	cmp	r1, #0
 800099a:	d1f1      	bne.n	8000980 <UART_Puts+0x8>
	{
		USART_SendData(USART1, (uint8_t) c[i]);
		while (USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET);
		i++;
	}
}
 800099c:	bd38      	pop	{r3, r4, r5, pc}
 800099e:	bf00      	nop
 80009a0:	40013800 	.word	0x40013800

080009a4 <UART_Protocol_Init>:


void UART_Protocol_Init()
{
 80009a4:	b530      	push	{r4, r5, lr}


	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80009a6:	2318      	movs	r3, #24
	}
}


void UART_Protocol_Init()
{
 80009a8:	b087      	sub	sp, #28


	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80009aa:	f88d 3013 	strb.w	r3, [sp, #19]
 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80009ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009b2:	f8ad 3010 	strh.w	r3, [sp, #16]
  	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80009b6:	a904      	add	r1, sp, #16
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
  	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80009b8:	2303      	movs	r3, #3
  	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80009ba:	481d      	ldr	r0, [pc, #116]	; (8000a30 <UART_Protocol_Init+0x8c>)
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
  	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80009bc:	f88d 3012 	strb.w	r3, [sp, #18]
  	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80009c0:	f000 fb76 	bl	80010b0 <GPIO_Init>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80009c4:	2304      	movs	r3, #4
  	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
  	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80009c6:	a904      	add	r1, sp, #16
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
  	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_Init(GPIOA, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80009c8:	f88d 3013 	strb.w	r3, [sp, #19]
  	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
  	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80009cc:	4818      	ldr	r0, [pc, #96]	; (8000a30 <UART_Protocol_Init+0x8c>)
 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
  	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_Init(GPIOA, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
  	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80009ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
  	GPIO_Init(GPIOA, &GPIO_InitStructure);

	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009d2:	2500      	movs	r5, #0
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009d4:	2401      	movs	r4, #1
 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
  	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_Init(GPIOA, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
  	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80009d6:	f8ad 3010 	strh.w	r3, [sp, #16]
  	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80009da:	f000 fb69 	bl	80010b0 <GPIO_Init>

	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
 80009de:	2325      	movs	r3, #37	; 0x25
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009e0:	a805      	add	r0, sp, #20

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
  	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
  	GPIO_Init(GPIOA, &GPIO_InitStructure);

	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
 80009e2:	f88d 3014 	strb.w	r3, [sp, #20]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009e6:	f88d 5016 	strb.w	r5, [sp, #22]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009ea:	f88d 4017 	strb.w	r4, [sp, #23]
	NVIC_Init(&NVIC_InitStructure);
 80009ee:	f001 f80b 	bl	8001a08 <NVIC_Init>

	USART_InitStructure.USART_BaudRate = 115200;
 80009f2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80009f6:	9300      	str	r3, [sp, #0]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

	USART_Init(USART1, &USART_InitStructure);
 80009f8:	4669      	mov	r1, sp
	USART_InitStructure.USART_BaudRate = 115200;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80009fa:	230c      	movs	r3, #12

	USART_Init(USART1, &USART_InitStructure);
 80009fc:	480d      	ldr	r0, [pc, #52]	; (8000a34 <UART_Protocol_Init+0x90>)
	USART_InitStructure.USART_BaudRate = 115200;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80009fe:	f8ad 300a 	strh.w	r3, [sp, #10]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	USART_InitStructure.USART_BaudRate = 115200;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8000a02:	f8ad 5004 	strh.w	r5, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8000a06:	f8ad 5006 	strh.w	r5, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8000a0a:	f8ad 5008 	strh.w	r5, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000a0e:	f8ad 500c 	strh.w	r5, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

	USART_Init(USART1, &USART_InitStructure);
 8000a12:	f000 fba5 	bl	8001160 <USART_Init>
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8000a16:	4807      	ldr	r0, [pc, #28]	; (8000a34 <UART_Protocol_Init+0x90>)
 8000a18:	f240 5125 	movw	r1, #1317	; 0x525
 8000a1c:	4622      	mov	r2, r4
 8000a1e:	f000 fc08 	bl	8001232 <USART_ITConfig>
	USART_Cmd(USART1, ENABLE);
 8000a22:	4804      	ldr	r0, [pc, #16]	; (8000a34 <UART_Protocol_Init+0x90>)
 8000a24:	4621      	mov	r1, r4
 8000a26:	f000 fbf7 	bl	8001218 <USART_Cmd>

}
 8000a2a:	b007      	add	sp, #28
 8000a2c:	bd30      	pop	{r4, r5, pc}
 8000a2e:	bf00      	nop
 8000a30:	40010800 	.word	0x40010800
 8000a34:	40013800 	.word	0x40013800

08000a38 <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 8000a38:	b538      	push	{r3, r4, r5, lr}
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)
 8000a3a:	480a      	ldr	r0, [pc, #40]	; (8000a64 <USART1_IRQHandler+0x2c>)
 8000a3c:	f240 5125 	movw	r1, #1317	; 0x525
 8000a40:	f000 fc20 	bl	8001284 <USART_GetITStatus>
 8000a44:	b168      	cbz	r0, 8000a62 <USART1_IRQHandler+0x2a>
	  {
		RX_Buffer[RX_Insert] = USART_ReceiveData(USART1);
 8000a46:	4c08      	ldr	r4, [pc, #32]	; (8000a68 <USART1_IRQHandler+0x30>)
 8000a48:	4806      	ldr	r0, [pc, #24]	; (8000a64 <USART1_IRQHandler+0x2c>)
 8000a4a:	7825      	ldrb	r5, [r4, #0]
 8000a4c:	f000 fc10 	bl	8001270 <USART_ReceiveData>
 8000a50:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <USART1_IRQHandler+0x34>)
		RX_Insert = (RX_Insert + 1)%255;
 8000a52:	22ff      	movs	r2, #255	; 0xff

void USART1_IRQHandler(void)
{
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)
	  {
		RX_Buffer[RX_Insert] = USART_ReceiveData(USART1);
 8000a54:	5558      	strb	r0, [r3, r5]
		RX_Insert = (RX_Insert + 1)%255;
 8000a56:	7823      	ldrb	r3, [r4, #0]
 8000a58:	3301      	adds	r3, #1
 8000a5a:	fb93 f2f2 	sdiv	r2, r3, r2
 8000a5e:	189b      	adds	r3, r3, r2
 8000a60:	7023      	strb	r3, [r4, #0]
 8000a62:	bd38      	pop	{r3, r4, r5, pc}
 8000a64:	40013800 	.word	0x40013800
 8000a68:	20002f84 	.word	0x20002f84
 8000a6c:	20002f85 	.word	0x20002f85

08000a70 <SERVO_Init>:
#include "stm32f10x_conf.h"
#include "uart.h"


void SERVO_Init(void)
{
 8000a70:	b530      	push	{r4, r5, lr}
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	TIM_OCInitTypeDef  TIM_OCInitStructure;

	GPIO_InitTypeDef 	GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3;
 8000a72:	230f      	movs	r3, #15
#include "stm32f10x_conf.h"
#include "uart.h"


void SERVO_Init(void)
{
 8000a74:	b089      	sub	sp, #36	; 0x24
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	TIM_OCInitTypeDef  TIM_OCInitStructure;

	GPIO_InitTypeDef 	GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3;
 8000a76:	f8ad 301c 	strh.w	r3, [sp, #28]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000a7a:	2303      	movs	r3, #3
 8000a7c:	f88d 301e 	strb.w	r3, [sp, #30]
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000a80:	a907      	add	r1, sp, #28

	GPIO_InitTypeDef 	GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000a82:	3315      	adds	r3, #21
  	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000a84:	482a      	ldr	r0, [pc, #168]	; (8000b30 <SERVO_Init+0xc0>)

	GPIO_InitTypeDef 	GPIO_InitStructure;

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000a86:	f88d 301f 	strb.w	r3, [sp, #31]
  	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000a8a:	f000 fb11 	bl	80010b0 <GPIO_Init>

  	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_Prescaler   	= 19 ; /* 64MHz/ (19 + 1) = 3.2MHz */
 8000a8e:	2313      	movs	r3, #19
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  	GPIO_Init(GPIOA, &GPIO_InitStructure);

  	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8000a90:	2500      	movs	r5, #0
	TIM_TimeBaseStructure.TIM_Prescaler   	= 19 ; /* 64MHz/ (19 + 1) = 3.2MHz */
 8000a92:	f8ad 3010 	strh.w	r3, [sp, #16]
	TIM_TimeBaseStructure.TIM_Period 	 	= 16000; /* calculated Value would be 16000 * 1/(64MHz/20) = 0.005ms, cause of internal clock we have to modify it a little bit*/
	TIM_TimeBaseStructure.TIM_CounterMode 	= TIM_CounterMode_Up;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000a96:	a904      	add	r1, sp, #16
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  	GPIO_Init(GPIOA, &GPIO_InitStructure);

  	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_Prescaler   	= 19 ; /* 64MHz/ (19 + 1) = 3.2MHz */
	TIM_TimeBaseStructure.TIM_Period 	 	= 16000; /* calculated Value would be 16000 * 1/(64MHz/20) = 0.005ms, cause of internal clock we have to modify it a little bit*/
 8000a98:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
	TIM_TimeBaseStructure.TIM_CounterMode 	= TIM_CounterMode_Up;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000a9c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  	GPIO_Init(GPIOA, &GPIO_InitStructure);

  	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_Prescaler   	= 19 ; /* 64MHz/ (19 + 1) = 3.2MHz */
	TIM_TimeBaseStructure.TIM_Period 	 	= 16000; /* calculated Value would be 16000 * 1/(64MHz/20) = 0.005ms, cause of internal clock we have to modify it a little bit*/
 8000aa0:	f8ad 3014 	strh.w	r3, [sp, #20]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
  	GPIO_Init(GPIOA, &GPIO_InitStructure);

  	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8000aa4:	f8ad 5016 	strh.w	r5, [sp, #22]
	TIM_TimeBaseStructure.TIM_Prescaler   	= 19 ; /* 64MHz/ (19 + 1) = 3.2MHz */
	TIM_TimeBaseStructure.TIM_Period 	 	= 16000; /* calculated Value would be 16000 * 1/(64MHz/20) = 0.005ms, cause of internal clock we have to modify it a little bit*/
	TIM_TimeBaseStructure.TIM_CounterMode 	= TIM_CounterMode_Up;
 8000aa8:	f8ad 5012 	strh.w	r5, [sp, #18]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000aac:	f000 fdf4 	bl	8001698 <TIM_TimeBaseInit>

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000ab0:	2360      	movs	r3, #96	; 0x60
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000ab2:	2401      	movs	r4, #1
	TIM_TimeBaseStructure.TIM_Period 	 	= 16000; /* calculated Value would be 16000 * 1/(64MHz/20) = 0.005ms, cause of internal clock we have to modify it a little bit*/
	TIM_TimeBaseStructure.TIM_CounterMode 	= TIM_CounterMode_Up;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000ab4:	f8ad 3000 	strh.w	r3, [sp]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = 4800;		/* 1.5ms */
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;

	TIM_OC1Init(TIM2, &TIM_OCInitStructure);
 8000ab8:	4669      	mov	r1, sp

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = 4800;		/* 1.5ms */
 8000aba:	f44f 5396 	mov.w	r3, #4800	; 0x12c0
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;

	TIM_OC1Init(TIM2, &TIM_OCInitStructure);
 8000abe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = 4800;		/* 1.5ms */
 8000ac2:	f8ad 3006 	strh.w	r3, [sp, #6]
	TIM_TimeBaseStructure.TIM_CounterMode 	= TIM_CounterMode_Up;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000ac6:	f8ad 4002 	strh.w	r4, [sp, #2]
	TIM_OCInitStructure.TIM_Pulse = 4800;		/* 1.5ms */
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8000aca:	f8ad 5008 	strh.w	r5, [sp, #8]

	TIM_OC1Init(TIM2, &TIM_OCInitStructure);
 8000ace:	f000 fe39 	bl	8001744 <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8000ad2:	2108      	movs	r1, #8
 8000ad4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000ad8:	f000 ff66 	bl	80019a8 <TIM_OC1PreloadConfig>

	TIM_OC2Init(TIM2, &TIM_OCInitStructure);
 8000adc:	4669      	mov	r1, sp
 8000ade:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000ae2:	f000 fe81 	bl	80017e8 <TIM_OC2Init>
	TIM_OC2PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8000ae6:	2108      	movs	r1, #8
 8000ae8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000aec:	f000 ff65 	bl	80019ba <TIM_OC2PreloadConfig>

	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
 8000af0:	4669      	mov	r1, sp
 8000af2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000af6:	f000 febf 	bl	8001878 <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8000afa:	2108      	movs	r1, #8
 8000afc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000b00:	f000 ff65 	bl	80019ce <TIM_OC3PreloadConfig>

	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8000b04:	4669      	mov	r1, sp
 8000b06:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000b0a:	f000 fefb 	bl	8001904 <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8000b0e:	2108      	movs	r1, #8
 8000b10:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000b14:	f000 ff64 	bl	80019e0 <TIM_OC4PreloadConfig>

	TIM_ARRPreloadConfig(TIM2, ENABLE);
 8000b18:	4621      	mov	r1, r4
 8000b1a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000b1e:	f000 ff36 	bl	800198e <TIM_ARRPreloadConfig>
	TIM_Cmd(TIM2, ENABLE);
 8000b22:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000b26:	4621      	mov	r1, r4
 8000b28:	f000 ff24 	bl	8001974 <TIM_Cmd>
}
 8000b2c:	b009      	add	sp, #36	; 0x24
 8000b2e:	bd30      	pop	{r4, r5, pc}
 8000b30:	40010800 	.word	0x40010800

08000b34 <fast_atan2>:
 ** @param x argument.
 ** @param y argument.
 ** @return Approximation of @c atan2(x).
 **/
static inline float fast_atan2(float y, float x)
{
 8000b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b36:	460c      	mov	r4, r1
 ** @param x argument.
 ** @return @c abs(x)
 **/
static inline float fast_abs(float x)
{
	return (x >= 0) ? x : -x;
 8000b38:	2100      	movs	r1, #0
 ** @param x argument.
 ** @param y argument.
 ** @return Approximation of @c atan2(x).
 **/
static inline float fast_atan2(float y, float x)
{
 8000b3a:	4606      	mov	r6, r0
 ** @param x argument.
 ** @return @c abs(x)
 **/
static inline float fast_abs(float x)
{
	return (x >= 0) ? x : -x;
 8000b3c:	f007 fd04 	bl	8008548 <__aeabi_fcmpge>
 8000b40:	b910      	cbnz	r0, 8000b48 <fast_atan2+0x14>
 8000b42:	f106 4000 	add.w	r0, r6, #2147483648	; 0x80000000
 8000b46:	e000      	b.n	8000b4a <fast_atan2+0x16>
 8000b48:	4630      	mov	r0, r6
	 */

	float angle, r;
	const float c3 = 0.1821;
	const float c1 = 0.9675;
	float abs_y = fast_abs(y) + (float) (1e-10);
 8000b4a:	4921      	ldr	r1, [pc, #132]	; (8000bd0 <fast_atan2+0x9c>)
 8000b4c:	f007 fa42 	bl	8007fd4 <__addsf3>

	if (x >= 0)
 8000b50:	2100      	movs	r1, #0
	 */

	float angle, r;
	const float c3 = 0.1821;
	const float c1 = 0.9675;
	float abs_y = fast_abs(y) + (float) (1e-10);
 8000b52:	4605      	mov	r5, r0

	if (x >= 0)
 8000b54:	4620      	mov	r0, r4
 8000b56:	f007 fcf7 	bl	8008548 <__aeabi_fcmpge>
 8000b5a:	b178      	cbz	r0, 8000b7c <fast_atan2+0x48>
	{
		r = (x - abs_y) / (x + abs_y);
 8000b5c:	4629      	mov	r1, r5
 8000b5e:	4620      	mov	r0, r4
 8000b60:	f007 fa36 	bl	8007fd0 <__aeabi_fsub>
 8000b64:	4629      	mov	r1, r5
 8000b66:	4607      	mov	r7, r0
 8000b68:	4620      	mov	r0, r4
 8000b6a:	f007 fa33 	bl	8007fd4 <__addsf3>
 8000b6e:	4601      	mov	r1, r0
 8000b70:	4638      	mov	r0, r7
 8000b72:	f007 fbeb 	bl	800834c <__aeabi_fdiv>
		angle = (float) (PI / 4.0);
 8000b76:	4d17      	ldr	r5, [pc, #92]	; (8000bd4 <fast_atan2+0xa0>)
	const float c1 = 0.9675;
	float abs_y = fast_abs(y) + (float) (1e-10);

	if (x >= 0)
	{
		r = (x - abs_y) / (x + abs_y);
 8000b78:	4604      	mov	r4, r0
 8000b7a:	e00e      	b.n	8000b9a <fast_atan2+0x66>
		angle = (float) (PI / 4.0);
	}
	else
	{
		r = (x + abs_y) / (abs_y - x);
 8000b7c:	4629      	mov	r1, r5
 8000b7e:	4620      	mov	r0, r4
 8000b80:	f007 fa28 	bl	8007fd4 <__addsf3>
 8000b84:	4621      	mov	r1, r4
 8000b86:	4607      	mov	r7, r0
 8000b88:	4628      	mov	r0, r5
 8000b8a:	f007 fa21 	bl	8007fd0 <__aeabi_fsub>
 8000b8e:	4601      	mov	r1, r0
 8000b90:	4638      	mov	r0, r7
 8000b92:	f007 fbdb 	bl	800834c <__aeabi_fdiv>
		angle = (float) (3 * PI / 4.0);
 8000b96:	4d10      	ldr	r5, [pc, #64]	; (8000bd8 <fast_atan2+0xa4>)
		r = (x - abs_y) / (x + abs_y);
		angle = (float) (PI / 4.0);
	}
	else
	{
		r = (x + abs_y) / (abs_y - x);
 8000b98:	4604      	mov	r4, r0
		angle = (float) (3 * PI / 4.0);
	}
	angle += (c3 * r * r - c1) * r;
 8000b9a:	4620      	mov	r0, r4
 8000b9c:	490f      	ldr	r1, [pc, #60]	; (8000bdc <fast_atan2+0xa8>)
 8000b9e:	f007 fb21 	bl	80081e4 <__aeabi_fmul>
 8000ba2:	4621      	mov	r1, r4
 8000ba4:	f007 fb1e 	bl	80081e4 <__aeabi_fmul>
 8000ba8:	490d      	ldr	r1, [pc, #52]	; (8000be0 <fast_atan2+0xac>)
 8000baa:	f007 fa11 	bl	8007fd0 <__aeabi_fsub>
 8000bae:	4621      	mov	r1, r4
 8000bb0:	f007 fb18 	bl	80081e4 <__aeabi_fmul>
 8000bb4:	4601      	mov	r1, r0
 8000bb6:	4628      	mov	r0, r5
 8000bb8:	f007 fa0c 	bl	8007fd4 <__addsf3>
	return (y < 0) ? -angle : angle;
 8000bbc:	2100      	movs	r1, #0
	else
	{
		r = (x + abs_y) / (abs_y - x);
		angle = (float) (3 * PI / 4.0);
	}
	angle += (c3 * r * r - c1) * r;
 8000bbe:	4604      	mov	r4, r0
	return (y < 0) ? -angle : angle;
 8000bc0:	4630      	mov	r0, r6
 8000bc2:	f007 fcad 	bl	8008520 <__aeabi_fcmplt>
 8000bc6:	b108      	cbz	r0, 8000bcc <fast_atan2+0x98>
 8000bc8:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
}
 8000bcc:	4620      	mov	r0, r4
 8000bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000bd0:	2edbe6ff 	.word	0x2edbe6ff
 8000bd4:	3f490fdb 	.word	0x3f490fdb
 8000bd8:	4016cbe4 	.word	0x4016cbe4
 8000bdc:	3e3a786c 	.word	0x3e3a786c
 8000be0:	3f77ae14 	.word	0x3f77ae14

08000be4 <attitude_observer_init>:
static float_vect3 state_accel;
static float_vect3 state_magnet;

void attitude_observer_init(float_vect3 init_state_accel,
		float_vect3 init_state_magnet)
{
 8000be4:	b082      	sub	sp, #8
 8000be6:	b530      	push	{r4, r5, lr}
 8000be8:	b085      	sub	sp, #20
 8000bea:	ac01      	add	r4, sp, #4
 8000bec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000bf0:	ad08      	add	r5, sp, #32
 8000bf2:	f845 3f04 	str.w	r3, [r5, #4]!
	state_accel = init_state_accel;
 8000bf6:	4b07      	ldr	r3, [pc, #28]	; (8000c14 <attitude_observer_init+0x30>)
 8000bf8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000bfc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	state_magnet = init_state_magnet;
 8000c00:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c04:	4b04      	ldr	r3, [pc, #16]	; (8000c18 <attitude_observer_init+0x34>)
 8000c06:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
 8000c0a:	b005      	add	sp, #20
 8000c0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8000c10:	b002      	add	sp, #8
 8000c12:	4770      	bx	lr
 8000c14:	200005b4 	.word	0x200005b4
 8000c18:	200005a8 	.word	0x200005a8

08000c1c <attitude_observer_predict>:

void attitude_observer_predict(float_vect3 gyros)
{
 8000c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c20:	b085      	sub	sp, #20
 8000c22:	ab01      	add	r3, sp, #4
 8000c24:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float w1 = TS * gyros.x;
 8000c28:	4924      	ldr	r1, [pc, #144]	; (8000cbc <attitude_observer_predict+0xa0>)
 8000c2a:	9801      	ldr	r0, [sp, #4]
 8000c2c:	f007 fada 	bl	80081e4 <__aeabi_fmul>
	float w2 = TS * gyros.y;
 8000c30:	4922      	ldr	r1, [pc, #136]	; (8000cbc <attitude_observer_predict+0xa0>)
	state_magnet = init_state_magnet;
}

void attitude_observer_predict(float_vect3 gyros)
{
	float w1 = TS * gyros.x;
 8000c32:	4680      	mov	r8, r0
	float w2 = TS * gyros.y;
 8000c34:	9802      	ldr	r0, [sp, #8]
 8000c36:	f007 fad5 	bl	80081e4 <__aeabi_fmul>
	float w3 = TS * gyros.z;
 8000c3a:	4920      	ldr	r1, [pc, #128]	; (8000cbc <attitude_observer_predict+0xa0>)
}

void attitude_observer_predict(float_vect3 gyros)
{
	float w1 = TS * gyros.x;
	float w2 = TS * gyros.y;
 8000c3c:	4681      	mov	r9, r0
	float w3 = TS * gyros.z;
 8000c3e:	9803      	ldr	r0, [sp, #12]
 8000c40:	f007 fad0 	bl	80081e4 <__aeabi_fmul>

	//Predict accel Vector
	float x = state_accel.x + w3 * state_accel.y - w2 * state_accel.z;
 8000c44:	4c1e      	ldr	r4, [pc, #120]	; (8000cc0 <attitude_observer_predict+0xa4>)

void attitude_observer_predict(float_vect3 gyros)
{
	float w1 = TS * gyros.x;
	float w2 = TS * gyros.y;
	float w3 = TS * gyros.z;
 8000c46:	4682      	mov	sl, r0

	//Predict accel Vector
	float x = state_accel.x + w3 * state_accel.y - w2 * state_accel.z;
 8000c48:	6866      	ldr	r6, [r4, #4]
 8000c4a:	6827      	ldr	r7, [r4, #0]
 8000c4c:	4631      	mov	r1, r6
 8000c4e:	f007 fac9 	bl	80081e4 <__aeabi_fmul>
 8000c52:	4601      	mov	r1, r0
 8000c54:	4638      	mov	r0, r7
 8000c56:	f007 f9bd 	bl	8007fd4 <__addsf3>
 8000c5a:	68a5      	ldr	r5, [r4, #8]
 8000c5c:	4683      	mov	fp, r0
 8000c5e:	4629      	mov	r1, r5
 8000c60:	4648      	mov	r0, r9
 8000c62:	f007 fabf 	bl	80081e4 <__aeabi_fmul>
 8000c66:	4601      	mov	r1, r0
 8000c68:	4658      	mov	r0, fp
 8000c6a:	f007 f9b1 	bl	8007fd0 <__aeabi_fsub>
	float y = -w3 * state_accel.x + state_accel.y + w1 * state_accel.z;
 8000c6e:	4639      	mov	r1, r7
	float z = w2 * state_accel.x - w1 * state_accel.y + state_accel.z;
	state_accel.x = x;
 8000c70:	6020      	str	r0, [r4, #0]
	float w2 = TS * gyros.y;
	float w3 = TS * gyros.z;

	//Predict accel Vector
	float x = state_accel.x + w3 * state_accel.y - w2 * state_accel.z;
	float y = -w3 * state_accel.x + state_accel.y + w1 * state_accel.z;
 8000c72:	f10a 4000 	add.w	r0, sl, #2147483648	; 0x80000000
 8000c76:	f007 fab5 	bl	80081e4 <__aeabi_fmul>
 8000c7a:	4631      	mov	r1, r6
 8000c7c:	f007 f9aa 	bl	8007fd4 <__addsf3>
 8000c80:	4629      	mov	r1, r5
 8000c82:	4682      	mov	sl, r0
 8000c84:	4640      	mov	r0, r8
 8000c86:	f007 faad 	bl	80081e4 <__aeabi_fmul>
 8000c8a:	4601      	mov	r1, r0
 8000c8c:	4650      	mov	r0, sl
 8000c8e:	f007 f9a1 	bl	8007fd4 <__addsf3>
	float z = w2 * state_accel.x - w1 * state_accel.y + state_accel.z;
 8000c92:	4639      	mov	r1, r7
	state_accel.x = x;
	state_accel.y = y;
 8000c94:	6060      	str	r0, [r4, #4]
	float w3 = TS * gyros.z;

	//Predict accel Vector
	float x = state_accel.x + w3 * state_accel.y - w2 * state_accel.z;
	float y = -w3 * state_accel.x + state_accel.y + w1 * state_accel.z;
	float z = w2 * state_accel.x - w1 * state_accel.y + state_accel.z;
 8000c96:	4648      	mov	r0, r9
 8000c98:	f007 faa4 	bl	80081e4 <__aeabi_fmul>
 8000c9c:	4631      	mov	r1, r6
 8000c9e:	4607      	mov	r7, r0
 8000ca0:	4640      	mov	r0, r8
 8000ca2:	f007 fa9f 	bl	80081e4 <__aeabi_fmul>
 8000ca6:	4601      	mov	r1, r0
 8000ca8:	4638      	mov	r0, r7
 8000caa:	f007 f991 	bl	8007fd0 <__aeabi_fsub>
 8000cae:	4629      	mov	r1, r5
 8000cb0:	f007 f990 	bl	8007fd4 <__addsf3>
	state_accel.x = x;
	state_accel.y = y;
	state_accel.z = z;
 8000cb4:	60a0      	str	r0, [r4, #8]
//	z = w2 * state_magnet.x - w1 * state_magnet.y + state_magnet.z;

//	state_magnet.x = x;
//	state_magnet.y = y;
//	state_magnet.z = z;
}
 8000cb6:	b005      	add	sp, #20
 8000cb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cbc:	3ba3d70a 	.word	0x3ba3d70a
 8000cc0:	200005b4 	.word	0x200005b4
 8000cc4:	00000000 	.word	0x00000000

08000cc8 <attitude_observer_correct_accel>:



void attitude_observer_correct_accel(int16_vect3 accel)
{
 8000cc8:	b573      	push	{r0, r1, r4, r5, r6, lr}
	state_accel.x = state_accel.x * (1.0f
 8000cca:	4e33      	ldr	r6, [pc, #204]	; (8000d98 <attitude_observer_correct_accel+0xd0>)
}



void attitude_observer_correct_accel(int16_vect3 accel)
{
 8000ccc:	466b      	mov	r3, sp
 8000cce:	e883 0003 	stmia.w	r3, {r0, r1}
	state_accel.x = state_accel.x * (1.0f
 8000cd2:	6830      	ldr	r0, [r6, #0]
 8000cd4:	f006 fe12 	bl	80078fc <__aeabi_f2d>
 8000cd8:	a32b      	add	r3, pc, #172	; (adr r3, 8000d88 <attitude_observer_correct_accel+0xc0>)
 8000cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cde:	f006 fe61 	bl	80079a4 <__aeabi_dmul>
 8000ce2:	4604      	mov	r4, r0
			- 0.0033)
			+ 0.0033 * (float) accel.x;
 8000ce4:	f9bd 0000 	ldrsh.w	r0, [sp]



void attitude_observer_correct_accel(int16_vect3 accel)
{
	state_accel.x = state_accel.x * (1.0f
 8000ce8:	460d      	mov	r5, r1
			- 0.0033)
			+ 0.0033 * (float) accel.x;
 8000cea:	f007 fa27 	bl	800813c <__aeabi_i2f>
 8000cee:	f006 fe05 	bl	80078fc <__aeabi_f2d>
 8000cf2:	a327      	add	r3, pc, #156	; (adr r3, 8000d90 <attitude_observer_correct_accel+0xc8>)
 8000cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cf8:	f006 fe54 	bl	80079a4 <__aeabi_dmul>
 8000cfc:	4602      	mov	r2, r0
 8000cfe:	460b      	mov	r3, r1
 8000d00:	4620      	mov	r0, r4
 8000d02:	4629      	mov	r1, r5
 8000d04:	f006 fc9c 	bl	8007640 <__adddf3>



void attitude_observer_correct_accel(int16_vect3 accel)
{
	state_accel.x = state_accel.x * (1.0f
 8000d08:	f007 f90e 	bl	8007f28 <__aeabi_d2f>
 8000d0c:	6030      	str	r0, [r6, #0]
			- 0.0033)
			+ 0.0033 * (float) accel.x;
	state_accel.y = state_accel.y * (1.0f
 8000d0e:	6870      	ldr	r0, [r6, #4]
 8000d10:	f006 fdf4 	bl	80078fc <__aeabi_f2d>
 8000d14:	a31c      	add	r3, pc, #112	; (adr r3, 8000d88 <attitude_observer_correct_accel+0xc0>)
 8000d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d1a:	f006 fe43 	bl	80079a4 <__aeabi_dmul>
 8000d1e:	4604      	mov	r4, r0
			- 0.0033)
			+ 0.0033 * (float) accel.y;
 8000d20:	f9bd 0002 	ldrsh.w	r0, [sp, #2]
void attitude_observer_correct_accel(int16_vect3 accel)
{
	state_accel.x = state_accel.x * (1.0f
			- 0.0033)
			+ 0.0033 * (float) accel.x;
	state_accel.y = state_accel.y * (1.0f
 8000d24:	460d      	mov	r5, r1
			- 0.0033)
			+ 0.0033 * (float) accel.y;
 8000d26:	f007 fa09 	bl	800813c <__aeabi_i2f>
 8000d2a:	f006 fde7 	bl	80078fc <__aeabi_f2d>
 8000d2e:	a318      	add	r3, pc, #96	; (adr r3, 8000d90 <attitude_observer_correct_accel+0xc8>)
 8000d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d34:	f006 fe36 	bl	80079a4 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4620      	mov	r0, r4
 8000d3e:	4629      	mov	r1, r5
 8000d40:	f006 fc7e 	bl	8007640 <__adddf3>
void attitude_observer_correct_accel(int16_vect3 accel)
{
	state_accel.x = state_accel.x * (1.0f
			- 0.0033)
			+ 0.0033 * (float) accel.x;
	state_accel.y = state_accel.y * (1.0f
 8000d44:	f007 f8f0 	bl	8007f28 <__aeabi_d2f>
 8000d48:	6070      	str	r0, [r6, #4]
			- 0.0033)
			+ 0.0033 * (float) accel.y;
	state_accel.z = state_accel.z * (1.0f
 8000d4a:	68b0      	ldr	r0, [r6, #8]
 8000d4c:	f006 fdd6 	bl	80078fc <__aeabi_f2d>
 8000d50:	a30d      	add	r3, pc, #52	; (adr r3, 8000d88 <attitude_observer_correct_accel+0xc0>)
 8000d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d56:	f006 fe25 	bl	80079a4 <__aeabi_dmul>
 8000d5a:	4604      	mov	r4, r0
			- 0.0033)
			+ 0.0033 * (float) accel.z;
 8000d5c:	f9bd 0004 	ldrsh.w	r0, [sp, #4]
			- 0.0033)
			+ 0.0033 * (float) accel.x;
	state_accel.y = state_accel.y * (1.0f
			- 0.0033)
			+ 0.0033 * (float) accel.y;
	state_accel.z = state_accel.z * (1.0f
 8000d60:	460d      	mov	r5, r1
			- 0.0033)
			+ 0.0033 * (float) accel.z;
 8000d62:	f007 f9eb 	bl	800813c <__aeabi_i2f>
 8000d66:	f006 fdc9 	bl	80078fc <__aeabi_f2d>
 8000d6a:	a309      	add	r3, pc, #36	; (adr r3, 8000d90 <attitude_observer_correct_accel+0xc8>)
 8000d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d70:	f006 fe18 	bl	80079a4 <__aeabi_dmul>
 8000d74:	4602      	mov	r2, r0
 8000d76:	460b      	mov	r3, r1
 8000d78:	4620      	mov	r0, r4
 8000d7a:	4629      	mov	r1, r5
 8000d7c:	f006 fc60 	bl	8007640 <__adddf3>
			- 0.0033)
			+ 0.0033 * (float) accel.x;
	state_accel.y = state_accel.y * (1.0f
			- 0.0033)
			+ 0.0033 * (float) accel.y;
	state_accel.z = state_accel.z * (1.0f
 8000d80:	f007 f8d2 	bl	8007f28 <__aeabi_d2f>
 8000d84:	60b0      	str	r0, [r6, #8]
			- 0.0033)
			+ 0.0033 * (float) accel.z;
}
 8000d86:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
 8000d88:	65fd8adb 	.word	0x65fd8adb
 8000d8c:	3fefe4f7 	.word	0x3fefe4f7
 8000d90:	02752546 	.word	0x02752546
 8000d94:	3f6b089a 	.word	0x3f6b089a
 8000d98:	200005b4 	.word	0x200005b4
 8000d9c:	f3af 8000 	nop.w

08000da0 <attitude_observer_get_angles>:
//			+ K_MAGNET * (float) magnet.y;
//	state_magnet.z = state_magnet.z * (1.0f-K_MAGNET)
//			+ K_MAGNET * (float) magnet.z;
}

void attitude_observer_get_angles(float_vect3* angles){
 8000da0:	b570      	push	{r4, r5, r6, lr}

	angles->x = fast_atan2(-state_accel.y, -state_accel.z);
 8000da2:	4c0a      	ldr	r4, [pc, #40]	; (8000dcc <attitude_observer_get_angles+0x2c>)
//			+ K_MAGNET * (float) magnet.y;
//	state_magnet.z = state_magnet.z * (1.0f-K_MAGNET)
//			+ K_MAGNET * (float) magnet.z;
}

void attitude_observer_get_angles(float_vect3* angles){
 8000da4:	4605      	mov	r5, r0

	angles->x = fast_atan2(-state_accel.y, -state_accel.z);
 8000da6:	68a6      	ldr	r6, [r4, #8]
 8000da8:	6860      	ldr	r0, [r4, #4]
 8000daa:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8000dae:	4631      	mov	r1, r6
 8000db0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8000db4:	f7ff febe 	bl	8000b34 <fast_atan2>
 8000db8:	6028      	str	r0, [r5, #0]
	angles->y = fast_atan2(-state_accel.x, -state_accel.z);
 8000dba:	6820      	ldr	r0, [r4, #0]
 8000dbc:	4631      	mov	r1, r6
 8000dbe:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8000dc2:	f7ff feb7 	bl	8000b34 <fast_atan2>
 8000dc6:	6068      	str	r0, [r5, #4]
//	angles->z = atan2(x, y);

	//mavlink_msg_debug_send(MAVLINK_COMM_0, 66, atan2(x, y));
	//mavlink_msg_debug_send(MAVLINK_COMM_0, 60, x);
	//mavlink_msg_debug_send(MAVLINK_COMM_0, 61, y);
}
 8000dc8:	bd70      	pop	{r4, r5, r6, pc}
 8000dca:	bf00      	nop
 8000dcc:	200005b4 	.word	0x200005b4

08000dd0 <KALMAN_Task>:

#define DELAY			( 5 / portTICK_RATE_MS)


void KALMAN_Task( void *pvParameters )
{
 8000dd0:	b510      	push	{r4, lr}


    float_vect3 init_state_accel;
  	float_vect3 init_state_mag;

  	init_state_accel.x = 0;
 8000dd2:	2300      	movs	r3, #0

#define DELAY			( 5 / portTICK_RATE_MS)


void KALMAN_Task( void *pvParameters )
{
 8000dd4:	b088      	sub	sp, #32


    float_vect3 init_state_accel;
  	float_vect3 init_state_mag;

  	init_state_accel.x = 0;
 8000dd6:	9305      	str	r3, [sp, #20]
  	init_state_accel.y = 0;
 8000dd8:	9306      	str	r3, [sp, #24]
  	init_state_accel.z = 0;
 8000dda:	9307      	str	r3, [sp, #28]

  	init_state_mag.x = 1;
 8000ddc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
  	init_state_mag.y = 1;
 8000de0:	9303      	str	r3, [sp, #12]
  	init_state_mag.z = 1;
 8000de2:	9304      	str	r3, [sp, #16]

  	init_state_accel.x = 0;
  	init_state_accel.y = 0;
  	init_state_accel.z = 0;

  	init_state_mag.x = 1;
 8000de4:	9302      	str	r3, [sp, #8]
  	init_state_mag.y = 1;
  	init_state_mag.z = 1;

  	attitude_observer_init(init_state_accel, init_state_mag);
 8000de6:	ab03      	add	r3, sp, #12
 8000de8:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000dec:	466b      	mov	r3, sp
 8000dee:	e883 0003 	stmia.w	r3, {r0, r1}
 8000df2:	aa05      	add	r2, sp, #20
 8000df4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000df8:	ca07      	ldmia	r2, {r0, r1, r2}
 8000dfa:	f7ff fef3 	bl	8000be4 <attitude_observer_init>
	{
		vTaskDelay(DELAY);


		ITG_GetRate(&global_data.gyro_raw);
		ITG_GetRAD(global_data.gyro_raw,&global_data.gyro_rad);
 8000dfe:	4c12      	ldr	r4, [pc, #72]	; (8000e48 <KALMAN_Task+0x78>)

  	attitude_observer_init(init_state_accel, init_state_mag);

	while(1)
	{
		vTaskDelay(DELAY);
 8000e00:	2005      	movs	r0, #5
 8000e02:	f001 f863 	bl	8001ecc <vTaskDelay>


		ITG_GetRate(&global_data.gyro_raw);
 8000e06:	4811      	ldr	r0, [pc, #68]	; (8000e4c <KALMAN_Task+0x7c>)
 8000e08:	f7ff fcd4 	bl	80007b4 <ITG_GetRate>
		ITG_GetRAD(global_data.gyro_raw,&global_data.gyro_rad);
 8000e0c:	f104 032c 	add.w	r3, r4, #44	; 0x2c
 8000e10:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000e14:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8000e18:	f7ff fd12 	bl	8000840 <ITG_GetRAD>
		ADXL_GetACC(&global_data.acc_raw);
 8000e1c:	f104 001a 	add.w	r0, r4, #26
 8000e20:	f7ff fbf2 	bl	8000608 <ADXL_GetACC>

		attitude_observer_predict(global_data.gyro_rad);
 8000e24:	f104 0334 	add.w	r3, r4, #52	; 0x34
 8000e28:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000e2c:	f7ff fef6 	bl	8000c1c <attitude_observer_predict>
		attitude_observer_correct_accel(global_data.acc_raw);
 8000e30:	8b63      	ldrh	r3, [r4, #26]
 8000e32:	8ba0      	ldrh	r0, [r4, #28]
 8000e34:	8be1      	ldrh	r1, [r4, #30]
 8000e36:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e3a:	f7ff ff45 	bl	8000cc8 <attitude_observer_correct_accel>
		attitude_observer_get_angles(&global_data.attitude);
 8000e3e:	1d20      	adds	r0, r4, #4
 8000e40:	f7ff ffae 	bl	8000da0 <attitude_observer_get_angles>
 8000e44:	e7db      	b.n	8000dfe <KALMAN_Task+0x2e>
 8000e46:	bf00      	nop
 8000e48:	20002f14 	.word	0x20002f14
 8000e4c:	20002f40 	.word	0x20002f40

08000e50 <put_logview>:




void put_logview()
{
 8000e50:	b510      	push	{r4, lr}

	char pid_output[5] = "";
	char pid_ist[5] = "";

	UART_Puts((uint8_t* )"$1;1;;");
	sprintf(x,"%0.2f;",  global_data.acc_g.x);
 8000e52:	4c5f      	ldr	r4, [pc, #380]	; (8000fd0 <put_logview+0x180>)




void put_logview()
{
 8000e54:	b094      	sub	sp, #80	; 0x50
	char roll[5] = "";
 8000e56:	2300      	movs	r3, #0
	char angle_y[5] = "";

	char pid_output[5] = "";
	char pid_ist[5] = "";

	UART_Puts((uint8_t* )"$1;1;;");
 8000e58:	485e      	ldr	r0, [pc, #376]	; (8000fd4 <put_logview+0x184>)



void put_logview()
{
	char roll[5] = "";
 8000e5a:	9312      	str	r3, [sp, #72]	; 0x48
 8000e5c:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
	char nick[5] = "";
 8000e60:	9310      	str	r3, [sp, #64]	; 0x40
 8000e62:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	char yaw[5]  = "";
 8000e66:	930e      	str	r3, [sp, #56]	; 0x38
 8000e68:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c

	char x[5] = "";
 8000e6c:	930c      	str	r3, [sp, #48]	; 0x30
 8000e6e:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
	char y[5] = "";
 8000e72:	930a      	str	r3, [sp, #40]	; 0x28
 8000e74:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
	char z[5] = "";
 8000e78:	9308      	str	r3, [sp, #32]
 8000e7a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24

	char angle_x[5] = "";
 8000e7e:	9306      	str	r3, [sp, #24]
 8000e80:	f88d 301c 	strb.w	r3, [sp, #28]
	char angle_y[5] = "";
 8000e84:	9304      	str	r3, [sp, #16]
 8000e86:	f88d 3014 	strb.w	r3, [sp, #20]

	char pid_output[5] = "";
 8000e8a:	9302      	str	r3, [sp, #8]
 8000e8c:	f88d 300c 	strb.w	r3, [sp, #12]
	char pid_ist[5] = "";
 8000e90:	9300      	str	r3, [sp, #0]
 8000e92:	f88d 3004 	strb.w	r3, [sp, #4]

	UART_Puts((uint8_t* )"$1;1;;");
 8000e96:	f7ff fd6f 	bl	8000978 <UART_Puts>
	sprintf(x,"%0.2f;",  global_data.acc_g.x);
 8000e9a:	6a20      	ldr	r0, [r4, #32]
 8000e9c:	f006 fd2e 	bl	80078fc <__aeabi_f2d>
 8000ea0:	4602      	mov	r2, r0
 8000ea2:	460b      	mov	r3, r1
 8000ea4:	a80c      	add	r0, sp, #48	; 0x30
 8000ea6:	494c      	ldr	r1, [pc, #304]	; (8000fd8 <put_logview+0x188>)
 8000ea8:	f001 fbe4 	bl	8002674 <sprintf>
	UART_Puts((uint8_t*)x); //x
 8000eac:	a80c      	add	r0, sp, #48	; 0x30
 8000eae:	f7ff fd63 	bl	8000978 <UART_Puts>
	sprintf(y,"%0.2f;",  global_data.acc_g.y);
 8000eb2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8000eb4:	f006 fd22 	bl	80078fc <__aeabi_f2d>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	460b      	mov	r3, r1
 8000ebc:	a80a      	add	r0, sp, #40	; 0x28
 8000ebe:	4946      	ldr	r1, [pc, #280]	; (8000fd8 <put_logview+0x188>)
 8000ec0:	f001 fbd8 	bl	8002674 <sprintf>
	UART_Puts((uint8_t*)y); //y
 8000ec4:	a80a      	add	r0, sp, #40	; 0x28
 8000ec6:	f7ff fd57 	bl	8000978 <UART_Puts>
	sprintf(z,"%0.2f;",  global_data.acc_g.z);
 8000eca:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000ecc:	f006 fd16 	bl	80078fc <__aeabi_f2d>
 8000ed0:	4602      	mov	r2, r0
 8000ed2:	460b      	mov	r3, r1
 8000ed4:	a808      	add	r0, sp, #32
 8000ed6:	4940      	ldr	r1, [pc, #256]	; (8000fd8 <put_logview+0x188>)
 8000ed8:	f001 fbcc 	bl	8002674 <sprintf>
	UART_Puts((uint8_t*)z); //z
 8000edc:	a808      	add	r0, sp, #32
 8000ede:	f7ff fd4b 	bl	8000978 <UART_Puts>
	sprintf(roll,"%0.2f;",  global_data.gyro_rad.x);
 8000ee2:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8000ee4:	f006 fd0a 	bl	80078fc <__aeabi_f2d>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	460b      	mov	r3, r1
 8000eec:	a812      	add	r0, sp, #72	; 0x48
 8000eee:	493a      	ldr	r1, [pc, #232]	; (8000fd8 <put_logview+0x188>)
 8000ef0:	f001 fbc0 	bl	8002674 <sprintf>
	UART_Puts((uint8_t*)roll); //roll
 8000ef4:	a812      	add	r0, sp, #72	; 0x48
 8000ef6:	f7ff fd3f 	bl	8000978 <UART_Puts>
	sprintf(nick,"%0.2f;",  global_data.gyro_rad.y);
 8000efa:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000efc:	f006 fcfe 	bl	80078fc <__aeabi_f2d>
 8000f00:	4602      	mov	r2, r0
 8000f02:	460b      	mov	r3, r1
 8000f04:	a810      	add	r0, sp, #64	; 0x40
 8000f06:	4934      	ldr	r1, [pc, #208]	; (8000fd8 <put_logview+0x188>)
 8000f08:	f001 fbb4 	bl	8002674 <sprintf>
	UART_Puts((uint8_t*)nick); //nick
 8000f0c:	a810      	add	r0, sp, #64	; 0x40
 8000f0e:	f7ff fd33 	bl	8000978 <UART_Puts>
	sprintf(yaw,"%0.2f;",  global_data.gyro_rad.z);
 8000f12:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8000f14:	f006 fcf2 	bl	80078fc <__aeabi_f2d>
 8000f18:	4602      	mov	r2, r0
 8000f1a:	460b      	mov	r3, r1
 8000f1c:	a80e      	add	r0, sp, #56	; 0x38
 8000f1e:	492e      	ldr	r1, [pc, #184]	; (8000fd8 <put_logview+0x188>)
 8000f20:	f001 fba8 	bl	8002674 <sprintf>
	UART_Puts((uint8_t*)yaw); //yaw
 8000f24:	a80e      	add	r0, sp, #56	; 0x38
 8000f26:	f7ff fd27 	bl	8000978 <UART_Puts>
	sprintf(angle_x,"%0.2f;",  ((global_data.attitude.x * 57.295) - 0.6)*3 );
 8000f2a:	6860      	ldr	r0, [r4, #4]
 8000f2c:	f006 fce6 	bl	80078fc <__aeabi_f2d>
 8000f30:	a321      	add	r3, pc, #132	; (adr r3, 8000fb8 <put_logview+0x168>)
 8000f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f36:	f006 fd35 	bl	80079a4 <__aeabi_dmul>
 8000f3a:	a321      	add	r3, pc, #132	; (adr r3, 8000fc0 <put_logview+0x170>)
 8000f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f40:	f006 fb7c 	bl	800763c <__aeabi_dsub>
 8000f44:	2200      	movs	r2, #0
 8000f46:	4b25      	ldr	r3, [pc, #148]	; (8000fdc <put_logview+0x18c>)
 8000f48:	f006 fd2c 	bl	80079a4 <__aeabi_dmul>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	460b      	mov	r3, r1
 8000f50:	a806      	add	r0, sp, #24
 8000f52:	4921      	ldr	r1, [pc, #132]	; (8000fd8 <put_logview+0x188>)
 8000f54:	f001 fb8e 	bl	8002674 <sprintf>
	UART_Puts((uint8_t*)angle_x);
 8000f58:	a806      	add	r0, sp, #24
 8000f5a:	f7ff fd0d 	bl	8000978 <UART_Puts>
	sprintf(angle_y,"%0.2f;",  ((global_data.attitude.y * 57.295) - 4.58));
 8000f5e:	68a0      	ldr	r0, [r4, #8]
 8000f60:	f006 fccc 	bl	80078fc <__aeabi_f2d>
 8000f64:	a314      	add	r3, pc, #80	; (adr r3, 8000fb8 <put_logview+0x168>)
 8000f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f6a:	f006 fd1b 	bl	80079a4 <__aeabi_dmul>
 8000f6e:	a316      	add	r3, pc, #88	; (adr r3, 8000fc8 <put_logview+0x178>)
 8000f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f74:	f006 fb62 	bl	800763c <__aeabi_dsub>
 8000f78:	460b      	mov	r3, r1
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	4916      	ldr	r1, [pc, #88]	; (8000fd8 <put_logview+0x188>)
 8000f7e:	a804      	add	r0, sp, #16
 8000f80:	f001 fb78 	bl	8002674 <sprintf>
	UART_Puts((uint8_t*)angle_y);
 8000f84:	a804      	add	r0, sp, #16
 8000f86:	f7ff fcf7 	bl	8000978 <UART_Puts>


	sprintf(pid_output,"%u;",  global_data.pid_output);
 8000f8a:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8000f8c:	4914      	ldr	r1, [pc, #80]	; (8000fe0 <put_logview+0x190>)
 8000f8e:	a802      	add	r0, sp, #8
 8000f90:	f001 fb70 	bl	8002674 <sprintf>
	UART_Puts((uint8_t*)pid_output);
 8000f94:	a802      	add	r0, sp, #8
 8000f96:	f7ff fcef 	bl	8000978 <UART_Puts>
	sprintf(pid_ist,"%u;",  global_data.pid_soll);
 8000f9a:	4911      	ldr	r1, [pc, #68]	; (8000fe0 <put_logview+0x190>)
 8000f9c:	f8b4 2066 	ldrh.w	r2, [r4, #102]	; 0x66
 8000fa0:	4668      	mov	r0, sp
 8000fa2:	f001 fb67 	bl	8002674 <sprintf>
	UART_Puts((uint8_t*)pid_ist);
 8000fa6:	4668      	mov	r0, sp
 8000fa8:	f7ff fce6 	bl	8000978 <UART_Puts>

	UART_Puts((uint8_t* )"0\r\n");
 8000fac:	480d      	ldr	r0, [pc, #52]	; (8000fe4 <put_logview+0x194>)
 8000fae:	f7ff fce3 	bl	8000978 <UART_Puts>
}
 8000fb2:	b014      	add	sp, #80	; 0x50
 8000fb4:	bd10      	pop	{r4, pc}
 8000fb6:	bf00      	nop
 8000fb8:	8f5c28f6 	.word	0x8f5c28f6
 8000fbc:	404ca5c2 	.word	0x404ca5c2
 8000fc0:	33333333 	.word	0x33333333
 8000fc4:	3fe33333 	.word	0x3fe33333
 8000fc8:	851eb852 	.word	0x851eb852
 8000fcc:	401251eb 	.word	0x401251eb
 8000fd0:	20002f14 	.word	0x20002f14
 8000fd4:	08008d4c 	.word	0x08008d4c
 8000fd8:	08008d53 	.word	0x08008d53
 8000fdc:	40080000 	.word	0x40080000
 8000fe0:	08008d5a 	.word	0x08008d5a
 8000fe4:	08008d5e 	.word	0x08008d5e

08000fe8 <PROTOCOL_Task>:




void PROTOCOL_Task( void *pvParameters )
{
 8000fe8:	b508      	push	{r3, lr}
	while(1)
	{
		vTaskDelay( 1 / portTICK_RATE_MS);
 8000fea:	2001      	movs	r0, #1
 8000fec:	f000 ff6e 	bl	8001ecc <vTaskDelay>
		put_logview();
 8000ff0:	f7ff ff2e 	bl	8000e50 <put_logview>
 8000ff4:	e7f9      	b.n	8000fea <PROTOCOL_Task+0x2>
	...

08000ff8 <LED_Task>:
#include "led.h"
#include "led_task.h"
#include "uart.h"

void LED_Task( void *pvParameters )
{
 8000ff8:	b510      	push	{r4, lr}
	uint8_t toggle = 0;
 8000ffa:	2400      	movs	r4, #0
	while(1)
	{
		vTaskDelay(ONE_SECOND);
 8000ffc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001000:	f000 ff64 	bl	8001ecc <vTaskDelay>
		if(toggle == 1)
 8001004:	b144      	cbz	r4, 8001018 <LED_Task+0x20>
		{

			GPIO_ResetBits(GPIOB,GPIO_Pin_1);
 8001006:	2102      	movs	r1, #2
 8001008:	4808      	ldr	r0, [pc, #32]	; (800102c <LED_Task+0x34>)
 800100a:	f000 f8a2 	bl	8001152 <GPIO_ResetBits>
			GPIO_SetBits(GPIOB,GPIO_Pin_0);
 800100e:	4807      	ldr	r0, [pc, #28]	; (800102c <LED_Task+0x34>)
 8001010:	4621      	mov	r1, r4
 8001012:	f000 f89c 	bl	800114e <GPIO_SetBits>
 8001016:	e7f0      	b.n	8000ffa <LED_Task+0x2>
			toggle = 0;
		}
		else if(toggle == 0)
		{
			GPIO_ResetBits(GPIOB,GPIO_Pin_0);
 8001018:	4804      	ldr	r0, [pc, #16]	; (800102c <LED_Task+0x34>)
 800101a:	2101      	movs	r1, #1
 800101c:	f000 f899 	bl	8001152 <GPIO_ResetBits>
			GPIO_SetBits(GPIOB,GPIO_Pin_1);
 8001020:	4802      	ldr	r0, [pc, #8]	; (800102c <LED_Task+0x34>)
 8001022:	2102      	movs	r1, #2
 8001024:	f000 f893 	bl	800114e <GPIO_SetBits>
			toggle = 1;
 8001028:	2401      	movs	r4, #1
 800102a:	e7e7      	b.n	8000ffc <LED_Task+0x4>
 800102c:	40010c00 	.word	0x40010c00

08001030 <CONTROL_Task>:
#define K_D     0.00


struct PID_DATA pidData;

void CONTROL_Task( void *pvParameters ){
 8001030:	b510      	push	{r4, lr}

	int16_t ref, meas;
	pid_Init(K_P * SCALING_FACTOR, K_I * SCALING_FACTOR , K_D * SCALING_FACTOR , &pidData);
 8001032:	204c      	movs	r0, #76	; 0x4c
 8001034:	2133      	movs	r1, #51	; 0x33
 8001036:	2200      	movs	r2, #0
 8001038:	4b19      	ldr	r3, [pc, #100]	; (80010a0 <CONTROL_Task+0x70>)
 800103a:	f7ff f965 	bl	8000308 <pid_Init>

	while(1){
		vTaskDelay( 10 / portTICK_RATE_MS);

		ref  = (int16_t) (((global_data.attitude.x * 57.295) - 0.6) * 3) + 512;
 800103e:	4c19      	ldr	r4, [pc, #100]	; (80010a4 <CONTROL_Task+0x74>)

	int16_t ref, meas;
	pid_Init(K_P * SCALING_FACTOR, K_I * SCALING_FACTOR , K_D * SCALING_FACTOR , &pidData);

	while(1){
		vTaskDelay( 10 / portTICK_RATE_MS);
 8001040:	200a      	movs	r0, #10
 8001042:	f000 ff43 	bl	8001ecc <vTaskDelay>

		ref  = (int16_t) (((global_data.attitude.x * 57.295) - 0.6) * 3) + 512;
 8001046:	6860      	ldr	r0, [r4, #4]
 8001048:	f006 fc58 	bl	80078fc <__aeabi_f2d>
 800104c:	a310      	add	r3, pc, #64	; (adr r3, 8001090 <CONTROL_Task+0x60>)
 800104e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001052:	f006 fca7 	bl	80079a4 <__aeabi_dmul>
 8001056:	a310      	add	r3, pc, #64	; (adr r3, 8001098 <CONTROL_Task+0x68>)
 8001058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800105c:	f006 faee 	bl	800763c <__aeabi_dsub>
 8001060:	2200      	movs	r2, #0
 8001062:	4b11      	ldr	r3, [pc, #68]	; (80010a8 <CONTROL_Task+0x78>)
 8001064:	f006 fc9e 	bl	80079a4 <__aeabi_dmul>
 8001068:	f006 ff36 	bl	8007ed8 <__aeabi_d2iz>
 800106c:	f500 7000 	add.w	r0, r0, #512	; 0x200
 8001070:	b280      	uxth	r0, r0
		global_data.pid_soll = ref;
 8001072:	f8a4 0066 	strh.w	r0, [r4, #102]	; 0x66
		meas = global_data.pid_ist;
		global_data.pid_output = pid_Controller(ref, meas, &pidData);
 8001076:	f9b4 1064 	ldrsh.w	r1, [r4, #100]	; 0x64
 800107a:	b200      	sxth	r0, r0
 800107c:	4a08      	ldr	r2, [pc, #32]	; (80010a0 <CONTROL_Task+0x70>)
 800107e:	f7ff f957 	bl	8000330 <pid_Controller>
 8001082:	6620      	str	r0, [r4, #96]	; 0x60
		global_data.pid_ist = global_data.pid_output;
 8001084:	f8a4 0064 	strh.w	r0, [r4, #100]	; 0x64
 8001088:	e7d9      	b.n	800103e <CONTROL_Task+0xe>
 800108a:	bf00      	nop
 800108c:	f3af 8000 	nop.w
 8001090:	8f5c28f6 	.word	0x8f5c28f6
 8001094:	404ca5c2 	.word	0x404ca5c2
 8001098:	33333333 	.word	0x33333333
 800109c:	3fe33333 	.word	0x3fe33333
 80010a0:	20002fb8 	.word	0x20002fb8
 80010a4:	20002f14 	.word	0x20002f14
 80010a8:	40080000 	.word	0x40080000
 80010ac:	f3af 8000 	nop.w

080010b0 <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80010b0:	78cb      	ldrb	r3, [r1, #3]
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *   contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80010b2:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 80010b4:	f013 0f10 	tst.w	r3, #16
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80010b8:	f003 020f 	and.w	r2, r3, #15
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80010bc:	880e      	ldrh	r6, [r1, #0]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80010be:	bf1c      	itt	ne
 80010c0:	788b      	ldrbne	r3, [r1, #2]
 80010c2:	431a      	orrne	r2, r3
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80010c4:	f016 0fff 	tst.w	r6, #255	; 0xff
 80010c8:	d01d      	beq.n	8001106 <GPIO_Init+0x56>
  {
    tmpreg = GPIOx->CRL;
 80010ca:	6804      	ldr	r4, [r0, #0]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80010cc:	2300      	movs	r3, #0
    {
      pos = ((uint32_t)0x01) << pinpos;
 80010ce:	2701      	movs	r7, #1
 80010d0:	409f      	lsls	r7, r3
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80010d2:	ea07 0506 	and.w	r5, r7, r6
      if (currentpin == pos)
 80010d6:	42bd      	cmp	r5, r7
 80010d8:	d111      	bne.n	80010fe <GPIO_Init+0x4e>
      {
        pos = pinpos << 2;
 80010da:	009f      	lsls	r7, r3, #2
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80010dc:	f04f 0c0f 	mov.w	ip, #15
 80010e0:	fa0c fc07 	lsl.w	ip, ip, r7
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80010e4:	fa12 f707 	lsls.w	r7, r2, r7
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 80010e8:	ea24 040c 	bic.w	r4, r4, ip
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80010ec:	433c      	orrs	r4, r7
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80010ee:	78cf      	ldrb	r7, [r1, #3]
 80010f0:	2f28      	cmp	r7, #40	; 0x28
 80010f2:	d101      	bne.n	80010f8 <GPIO_Init+0x48>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80010f4:	6145      	str	r5, [r0, #20]
 80010f6:	e002      	b.n	80010fe <GPIO_Init+0x4e>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80010f8:	2f48      	cmp	r7, #72	; 0x48
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 80010fa:	bf08      	it	eq
 80010fc:	6105      	streq	r5, [r0, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80010fe:	3301      	adds	r3, #1
 8001100:	2b08      	cmp	r3, #8
 8001102:	d1e4      	bne.n	80010ce <GPIO_Init+0x1e>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8001104:	6004      	str	r4, [r0, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8001106:	880e      	ldrh	r6, [r1, #0]
 8001108:	2eff      	cmp	r6, #255	; 0xff
 800110a:	d91f      	bls.n	800114c <GPIO_Init+0x9c>
  {
    tmpreg = GPIOx->CRH;
 800110c:	6844      	ldr	r4, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800110e:	2300      	movs	r3, #0
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *   contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
 8001110:	f103 0508 	add.w	r5, r3, #8
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8001114:	2701      	movs	r7, #1
 8001116:	40af      	lsls	r7, r5
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8001118:	ea07 0506 	and.w	r5, r7, r6
      if (currentpin == pos)
 800111c:	42bd      	cmp	r5, r7
 800111e:	d111      	bne.n	8001144 <GPIO_Init+0x94>
      {
        pos = pinpos << 2;
 8001120:	009f      	lsls	r7, r3, #2
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8001122:	f04f 0c0f 	mov.w	ip, #15
 8001126:	fa0c fc07 	lsl.w	ip, ip, r7
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800112a:	fa12 f707 	lsls.w	r7, r2, r7
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 800112e:	ea24 040c 	bic.w	r4, r4, ip
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001132:	433c      	orrs	r4, r7
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001134:	78cf      	ldrb	r7, [r1, #3]
 8001136:	2f28      	cmp	r7, #40	; 0x28
 8001138:	d101      	bne.n	800113e <GPIO_Init+0x8e>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800113a:	6145      	str	r5, [r0, #20]
 800113c:	e002      	b.n	8001144 <GPIO_Init+0x94>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800113e:	2f48      	cmp	r7, #72	; 0x48
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8001140:	bf08      	it	eq
 8001142:	6105      	streq	r5, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001144:	3301      	adds	r3, #1
 8001146:	2b08      	cmp	r3, #8
 8001148:	d1e2      	bne.n	8001110 <GPIO_Init+0x60>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 800114a:	6044      	str	r4, [r0, #4]
 800114c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800114e <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 800114e:	6101      	str	r1, [r0, #16]
}
 8001150:	4770      	bx	lr

08001152 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8001152:	6141      	str	r1, [r0, #20]
}
 8001154:	4770      	bx	lr

08001156 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8001156:	b10a      	cbz	r2, 800115c <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001158:	6101      	str	r1, [r0, #16]
 800115a:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 800115c:	6141      	str	r1, [r0, #20]
 800115e:	4770      	bx	lr

08001160 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *   that contains the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001160:	b530      	push	{r4, r5, lr}
  }

  usartxbase = (uint32_t)USARTx;

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001162:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001164:	88ca      	ldrh	r2, [r1, #6]
  usartxbase = (uint32_t)USARTx;

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8001166:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800116a:	041b      	lsls	r3, r3, #16
 800116c:	0c1b      	lsrs	r3, r3, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800116e:	4313      	orrs	r3, r2
 8001170:	8203      	strh	r3, [r0, #16]
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *   that contains the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001172:	460d      	mov	r5, r1
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001174:	8983      	ldrh	r3, [r0, #12]
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001176:	8909      	ldrh	r1, [r1, #8]
 8001178:	88aa      	ldrh	r2, [r5, #4]
  USARTx->CR2 = (uint16_t)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 800117a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800117e:	ea41 0202 	orr.w	r2, r1, r2
 8001182:	8969      	ldrh	r1, [r5, #10]
  USARTx->CR2 = (uint16_t)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001184:	f023 030c 	bic.w	r3, r3, #12
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001188:	430a      	orrs	r2, r1
  USARTx->CR2 = (uint16_t)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 800118a:	041b      	lsls	r3, r3, #16
 800118c:	0c1b      	lsrs	r3, r3, #16
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800118e:	b292      	uxth	r2, r2
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001190:	ea42 0303 	orr.w	r3, r2, r3
 8001194:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001196:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001198:	89aa      	ldrh	r2, [r5, #12]
  USARTx->CR1 = (uint16_t)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 800119a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800119e:	041b      	lsls	r3, r3, #16
 80011a0:	0c1b      	lsrs	r3, r3, #16
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *   that contains the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80011a2:	b087      	sub	sp, #28
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80011a4:	4313      	orrs	r3, r2
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *   that contains the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80011a6:	4604      	mov	r4, r0
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80011a8:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80011aa:	a801      	add	r0, sp, #4
 80011ac:	f000 f9f2 	bl	8001594 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 80011b0:	4b18      	ldr	r3, [pc, #96]	; (8001214 <USART_Init+0xb4>)
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80011b2:	89a2      	ldrh	r2, [r4, #12]
  USARTx->CR3 = (uint16_t)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 80011b4:	429c      	cmp	r4, r3
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80011b6:	b212      	sxth	r2, r2
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80011b8:	bf0c      	ite	eq
 80011ba:	9b04      	ldreq	r3, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80011bc:	9b03      	ldrne	r3, [sp, #12]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80011be:	2a00      	cmp	r2, #0
 80011c0:	f04f 0119 	mov.w	r1, #25
 80011c4:	682a      	ldr	r2, [r5, #0]
 80011c6:	da02      	bge.n	80011ce <USART_Init+0x6e>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80011c8:	4359      	muls	r1, r3
 80011ca:	0052      	lsls	r2, r2, #1
 80011cc:	e001      	b.n	80011d2 <USART_Init+0x72>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80011ce:	4359      	muls	r1, r3
 80011d0:	0092      	lsls	r2, r2, #2
  }
  tmpreg = (integerdivider / 100) << 4;
 80011d2:	2364      	movs	r3, #100	; 0x64
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80011d4:	fbb1 f1f2 	udiv	r1, r1, r2
  }
  tmpreg = (integerdivider / 100) << 4;
 80011d8:	fbb1 f2f3 	udiv	r2, r1, r3
 80011dc:	0112      	lsls	r2, r2, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80011de:	0910      	lsrs	r0, r2, #4
 80011e0:	fb03 1110 	mls	r1, r3, r0, r1

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80011e4:	89a0      	ldrh	r0, [r4, #12]
 80011e6:	b200      	sxth	r0, r0
 80011e8:	2800      	cmp	r0, #0
 80011ea:	da06      	bge.n	80011fa <USART_Init+0x9a>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80011ec:	00c9      	lsls	r1, r1, #3
 80011ee:	3132      	adds	r1, #50	; 0x32
 80011f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80011f4:	f003 0307 	and.w	r3, r3, #7
 80011f8:	e005      	b.n	8001206 <USART_Init+0xa6>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80011fa:	0109      	lsls	r1, r1, #4
 80011fc:	3132      	adds	r1, #50	; 0x32
 80011fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8001202:	f003 030f 	and.w	r3, r3, #15
 8001206:	ea43 0202 	orr.w	r2, r3, r2
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 800120a:	b292      	uxth	r2, r2
 800120c:	8122      	strh	r2, [r4, #8]
}
 800120e:	b007      	add	sp, #28
 8001210:	bd30      	pop	{r4, r5, pc}
 8001212:	bf00      	nop
 8001214:	40013800 	.word	0x40013800

08001218 <USART_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001218:	b121      	cbz	r1, 8001224 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800121a:	8983      	ldrh	r3, [r0, #12]
 800121c:	b29b      	uxth	r3, r3
 800121e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001222:	e004      	b.n	800122e <USART_Cmd+0x16>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8001224:	8983      	ldrh	r3, [r0, #12]
 8001226:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800122a:	041b      	lsls	r3, r3, #16
 800122c:	0c1b      	lsrs	r3, r3, #16
 800122e:	8183      	strh	r3, [r0, #12]
 8001230:	4770      	bx	lr

08001232 <USART_ITConfig>:
  }   
  
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001232:	b2cb      	uxtb	r3, r1
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001234:	b510      	push	{r4, lr}
  }   
  
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001236:	095b      	lsrs	r3, r3, #5

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 8001238:	2401      	movs	r4, #1

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 800123a:	f001 011f 	and.w	r1, r1, #31
  itmask = (((uint32_t)0x01) << itpos);
 800123e:	fa14 f101 	lsls.w	r1, r4, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001242:	42a3      	cmp	r3, r4
 8001244:	d101      	bne.n	800124a <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8001246:	300c      	adds	r0, #12
 8001248:	e004      	b.n	8001254 <USART_ITConfig+0x22>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800124a:	2b02      	cmp	r3, #2
 800124c:	d101      	bne.n	8001252 <USART_ITConfig+0x20>
  {
    usartxbase += 0x10;
 800124e:	3010      	adds	r0, #16
 8001250:	e000      	b.n	8001254 <USART_ITConfig+0x22>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001252:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
 8001254:	b11a      	cbz	r2, 800125e <USART_ITConfig+0x2c>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001256:	6803      	ldr	r3, [r0, #0]
 8001258:	ea43 0101 	orr.w	r1, r3, r1
 800125c:	e002      	b.n	8001264 <USART_ITConfig+0x32>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800125e:	6803      	ldr	r3, [r0, #0]
 8001260:	ea23 0101 	bic.w	r1, r3, r1
 8001264:	6001      	str	r1, [r0, #0]
 8001266:	bd10      	pop	{r4, pc}

08001268 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001268:	05c9      	lsls	r1, r1, #23
 800126a:	0dc9      	lsrs	r1, r1, #23
 800126c:	8081      	strh	r1, [r0, #4]
}
 800126e:	4770      	bx	lr

08001270 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001270:	8880      	ldrh	r0, [r0, #4]
}
 8001272:	05c0      	lsls	r0, r0, #23
 8001274:	0dc0      	lsrs	r0, r0, #23
 8001276:	4770      	bx	lr

08001278 <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001278:	8803      	ldrh	r3, [r0, #0]
  {
    bitstatus = SET;
 800127a:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800127c:	bf0c      	ite	eq
 800127e:	2000      	moveq	r0, #0
 8001280:	2001      	movne	r0, #1
 8001282:	4770      	bx	lr

08001284 <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001284:	b510      	push	{r4, lr}
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001286:	b2cc      	uxtb	r4, r1
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 8001288:	2201      	movs	r2, #1
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800128a:	0964      	lsrs	r4, r4, #5
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 800128c:	f001 031f 	and.w	r3, r1, #31
  itmask = (uint32_t)0x01 << itmask;
 8001290:	409a      	lsls	r2, r3
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001292:	2c01      	cmp	r4, #1
 8001294:	d101      	bne.n	800129a <USART_GetITStatus+0x16>
  {
    itmask &= USARTx->CR1;
 8001296:	8983      	ldrh	r3, [r0, #12]
 8001298:	e003      	b.n	80012a2 <USART_GetITStatus+0x1e>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800129a:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 800129c:	bf0c      	ite	eq
 800129e:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80012a0:	8a83      	ldrhne	r3, [r0, #20]
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	ea02 0303 	and.w	r3, r2, r3
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 80012a8:	8802      	ldrh	r2, [r0, #0]
 80012aa:	b292      	uxth	r2, r2
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80012ac:	b143      	cbz	r3, 80012c0 <USART_GetITStatus+0x3c>
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
 80012ae:	0a09      	lsrs	r1, r1, #8
  bitpos = (uint32_t)0x01 << bitpos;
 80012b0:	2301      	movs	r3, #1
 80012b2:	fa13 f101 	lsls.w	r1, r3, r1
  *     @arg USART_IT_NE:   Noise Error interrupt
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
 80012b6:	4211      	tst	r1, r2
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
  {
    bitstatus = SET;
 80012b8:	bf0c      	ite	eq
 80012ba:	2000      	moveq	r0, #0
 80012bc:	2001      	movne	r0, #1
 80012be:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 80012c0:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 80012c2:	bd10      	pop	{r4, pc}

080012c4 <SPI_Init>:
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80012c4:	880b      	ldrh	r3, [r1, #0]
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *   contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 80012c6:	b510      	push	{r4, lr}
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80012c8:	884c      	ldrh	r4, [r1, #2]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 80012ca:	8802      	ldrh	r2, [r0, #0]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80012cc:	ea44 0303 	orr.w	r3, r4, r3
 80012d0:	888c      	ldrh	r4, [r1, #4]

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 80012d2:	f402 5241 	and.w	r2, r2, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80012d6:	4323      	orrs	r3, r4
 80012d8:	88cc      	ldrh	r4, [r1, #6]
 80012da:	4323      	orrs	r3, r4
 80012dc:	890c      	ldrh	r4, [r1, #8]
 80012de:	4323      	orrs	r3, r4
 80012e0:	894c      	ldrh	r4, [r1, #10]
 80012e2:	4323      	orrs	r3, r4
 80012e4:	898c      	ldrh	r4, [r1, #12]
 80012e6:	4323      	orrs	r3, r4
 80012e8:	89cc      	ldrh	r4, [r1, #14]
 80012ea:	4323      	orrs	r3, r4
 80012ec:	ea42 0303 	orr.w	r3, r2, r3
 80012f0:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 80012f2:	8003      	strh	r3, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 80012f4:	8b83      	ldrh	r3, [r0, #28]
 80012f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80012fa:	041b      	lsls	r3, r3, #16
 80012fc:	0c1b      	lsrs	r3, r3, #16
 80012fe:	8383      	strh	r3, [r0, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8001300:	8a0b      	ldrh	r3, [r1, #16]
 8001302:	8203      	strh	r3, [r0, #16]
}
 8001304:	bd10      	pop	{r4, pc}

08001306 <SPI_Cmd>:
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001306:	b121      	cbz	r1, 8001312 <SPI_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8001308:	8803      	ldrh	r3, [r0, #0]
 800130a:	b29b      	uxth	r3, r3
 800130c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001310:	e004      	b.n	800131c <SPI_Cmd+0x16>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 8001312:	8803      	ldrh	r3, [r0, #0]
 8001314:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001318:	041b      	lsls	r3, r3, #16
 800131a:	0c1b      	lsrs	r3, r3, #16
 800131c:	8003      	strh	r3, [r0, #0]
 800131e:	4770      	bx	lr

08001320 <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8001320:	8181      	strh	r1, [r0, #12]
}
 8001322:	4770      	bx	lr

08001324 <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8001324:	8980      	ldrh	r0, [r0, #12]
}
 8001326:	b280      	uxth	r0, r0
 8001328:	4770      	bx	lr

0800132a <SPI_I2S_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800132a:	8903      	ldrh	r3, [r0, #8]
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800132c:	4219      	tst	r1, r3
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 800132e:	bf0c      	ite	eq
 8001330:	2000      	moveq	r0, #0
 8001332:	2001      	movne	r0, #1
 8001334:	4770      	bx	lr
	...

08001338 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8001338:	b5f0      	push	{r4, r5, r6, r7, lr}
 800133a:	b087      	sub	sp, #28
 800133c:	4604      	mov	r4, r0
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 800133e:	8886      	ldrh	r6, [r0, #4]
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8001340:	a801      	add	r0, sp, #4
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8001342:	460d      	mov	r5, r1
  tmpreg &= CR2_FREQ_Reset;
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8001344:	4f30      	ldr	r7, [pc, #192]	; (8001408 <I2C_Init+0xd0>)
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8001346:	f000 f925 	bl	8001594 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 800134a:	9803      	ldr	r0, [sp, #12]

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 800134c:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
 8001350:	0436      	lsls	r6, r6, #16
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8001352:	fbb0 f7f7 	udiv	r7, r0, r7

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 8001356:	0c36      	lsrs	r6, r6, #16
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8001358:	b2bf      	uxth	r7, r7
  tmpreg |= freqrange;
 800135a:	ea47 0606 	orr.w	r6, r7, r6
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 800135e:	80a6      	strh	r6, [r4, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8001360:	8821      	ldrh	r1, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8001362:	682a      	ldr	r2, [r5, #0]
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8001364:	f021 0101 	bic.w	r1, r1, #1
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8001368:	4b28      	ldr	r3, [pc, #160]	; (800140c <I2C_Init+0xd4>)
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 800136a:	0409      	lsls	r1, r1, #16
 800136c:	0c09      	lsrs	r1, r1, #16
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 800136e:	429a      	cmp	r2, r3
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8001370:	8021      	strh	r1, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8001372:	d80a      	bhi.n	800138a <I2C_Init+0x52>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 8001374:	0053      	lsls	r3, r2, #1
 8001376:	fbb0 f3f3 	udiv	r3, r0, r3
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 800137a:	3701      	adds	r7, #1

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 800137c:	b29b      	uxth	r3, r3
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 800137e:	b2bf      	uxth	r7, r7
 8001380:	8427      	strh	r7, [r4, #32]
    {
      /* Set minimum allowed value */
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 8001382:	2b03      	cmp	r3, #3
 8001384:	bf98      	it	ls
 8001386:	2304      	movls	r3, #4
 8001388:	e022      	b.n	80013d0 <I2C_Init+0x98>
    I2Cx->TRISE = freqrange + 1; 
  }
  /* Configure speed in fast mode */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 800138a:	88e9      	ldrh	r1, [r5, #6]
 800138c:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 8001390:	4299      	cmp	r1, r3
 8001392:	d105      	bne.n	80013a0 <I2C_Init+0x68>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8001394:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001398:	fbb0 f3f2 	udiv	r3, r0, r2
 800139c:	b29b      	uxth	r3, r3
 800139e:	e006      	b.n	80013ae <I2C_Init+0x76>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 80013a0:	2319      	movs	r3, #25
 80013a2:	4353      	muls	r3, r2
 80013a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80013a8:	b29b      	uxth	r3, r3
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 80013aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    }

    /* Test if CCR value is under 0x1*/
    if ((result & CCR_CCR_Set) == 0)
 80013ae:	051a      	lsls	r2, r3, #20
 80013b0:	0d12      	lsrs	r2, r2, #20
 80013b2:	b90a      	cbnz	r2, 80013b8 <I2C_Init+0x80>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 80013b4:	f043 0301 	orr.w	r3, r3, #1
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | CCR_FS_Set);
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 80013b8:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80013bc:	4357      	muls	r7, r2
 80013be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80013c2:	fb97 f7f2 	sdiv	r7, r7, r2
 80013c6:	3701      	adds	r7, #1
 80013c8:	b2bf      	uxth	r7, r7
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | CCR_FS_Set);
 80013ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 80013ce:	8427      	strh	r7, [r4, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 80013d0:	83a3      	strh	r3, [r4, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 80013d2:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 80013d4:	8969      	ldrh	r1, [r5, #10]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 80013d6:	b29b      	uxth	r3, r3
 80013d8:	f043 0301 	orr.w	r3, r3, #1
 80013dc:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 80013de:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 80013e0:	88aa      	ldrh	r2, [r5, #4]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 80013e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80013e6:	f023 030a 	bic.w	r3, r3, #10
 80013ea:	041b      	lsls	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 80013ec:	ea41 0202 	orr.w	r2, r1, r2

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 80013f0:	0c1b      	lsrs	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 80013f2:	4313      	orrs	r3, r2
 80013f4:	b29b      	uxth	r3, r3
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 80013f6:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 80013f8:	892a      	ldrh	r2, [r5, #8]
 80013fa:	89ab      	ldrh	r3, [r5, #12]
 80013fc:	ea42 0303 	orr.w	r3, r2, r3
 8001400:	b29b      	uxth	r3, r3
 8001402:	8123      	strh	r3, [r4, #8]
}
 8001404:	b007      	add	sp, #28
 8001406:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001408:	000f4240 	.word	0x000f4240
 800140c:	000186a0 	.word	0x000186a0

08001410 <I2C_Cmd>:
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001410:	b121      	cbz	r1, 800141c <I2C_Cmd+0xc>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 8001412:	8803      	ldrh	r3, [r0, #0]
 8001414:	b29b      	uxth	r3, r3
 8001416:	f043 0301 	orr.w	r3, r3, #1
 800141a:	e004      	b.n	8001426 <I2C_Cmd+0x16>
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
 800141c:	8803      	ldrh	r3, [r0, #0]
 800141e:	f023 0301 	bic.w	r3, r3, #1
 8001422:	041b      	lsls	r3, r3, #16
 8001424:	0c1b      	lsrs	r3, r3, #16
 8001426:	8003      	strh	r3, [r0, #0]
 8001428:	4770      	bx	lr

0800142a <I2C_GenerateSTART>:
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800142a:	b121      	cbz	r1, 8001436 <I2C_GenerateSTART+0xc>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 800142c:	8803      	ldrh	r3, [r0, #0]
 800142e:	b29b      	uxth	r3, r3
 8001430:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001434:	e004      	b.n	8001440 <I2C_GenerateSTART+0x16>
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
 8001436:	8803      	ldrh	r3, [r0, #0]
 8001438:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800143c:	041b      	lsls	r3, r3, #16
 800143e:	0c1b      	lsrs	r3, r3, #16
 8001440:	8003      	strh	r3, [r0, #0]
 8001442:	4770      	bx	lr

08001444 <I2C_GenerateSTOP>:
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001444:	b121      	cbz	r1, 8001450 <I2C_GenerateSTOP+0xc>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 8001446:	8803      	ldrh	r3, [r0, #0]
 8001448:	b29b      	uxth	r3, r3
 800144a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800144e:	e004      	b.n	800145a <I2C_GenerateSTOP+0x16>
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
 8001450:	8803      	ldrh	r3, [r0, #0]
 8001452:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001456:	041b      	lsls	r3, r3, #16
 8001458:	0c1b      	lsrs	r3, r3, #16
 800145a:	8003      	strh	r3, [r0, #0]
 800145c:	4770      	bx	lr

0800145e <I2C_ITConfig>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
 800145e:	b11a      	cbz	r2, 8001468 <I2C_ITConfig+0xa>
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8001460:	8883      	ldrh	r3, [r0, #4]
 8001462:	b29b      	uxth	r3, r3
 8001464:	4319      	orrs	r1, r3
 8001466:	e003      	b.n	8001470 <I2C_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 8001468:	8883      	ldrh	r3, [r0, #4]
 800146a:	b29b      	uxth	r3, r3
 800146c:	ea23 0101 	bic.w	r1, r3, r1
 8001470:	8081      	strh	r1, [r0, #4]
 8001472:	4770      	bx	lr

08001474 <I2C_SendData>:
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 8001474:	8201      	strh	r1, [r0, #16]
}
 8001476:	4770      	bx	lr

08001478 <I2C_ReceiveData>:
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 8001478:	8a00      	ldrh	r0, [r0, #16]
}
 800147a:	b2c0      	uxtb	r0, r0
 800147c:	4770      	bx	lr

0800147e <I2C_Send7bitAddress>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 800147e:	b112      	cbz	r2, 8001486 <I2C_Send7bitAddress+0x8>
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
 8001480:	f041 0101 	orr.w	r1, r1, #1
 8001484:	e001      	b.n	800148a <I2C_Send7bitAddress+0xc>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
 8001486:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  }
  /* Send the address */
  I2Cx->DR = Address;
 800148a:	8201      	strh	r1, [r0, #16]
}
 800148c:	4770      	bx	lr

0800148e <I2C_GetLastEvent>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 800148e:	8a83      	ldrh	r3, [r0, #20]
  flag2 = I2Cx->SR2;
 8001490:	8b00      	ldrh	r0, [r0, #24]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8001492:	b29b      	uxth	r3, r3
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 8001494:	ea43 4000 	orr.w	r0, r3, r0, lsl #16

  /* Return status */
  return lastevent;
}
 8001498:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800149c:	4770      	bx	lr

0800149e <I2C_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;
 800149e:	8883      	ldrh	r3, [r0, #4]
  
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 80014a0:	8a80      	ldrh	r0, [r0, #20]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;
 80014a2:	b29b      	uxth	r3, r3
  
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;
 80014a4:	b280      	uxth	r0, r0

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 80014a6:	4008      	ands	r0, r1
 80014a8:	d006      	beq.n	80014b8 <I2C_GetITStatus+0x1a>
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;
 80014aa:	f001 61e0 	and.w	r1, r1, #117440512	; 0x7000000
  *     @arg I2C_IT_ADDR: Address sent flag (Master mode) ADSL
  *                       Address matched flag (Slave mode)ENDAD
  *     @arg I2C_IT_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_IT (SET or RESET).
  */
ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
 80014ae:	ea13 4111 	ands.w	r1, r3, r1, lsr #16

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
  {
    /* I2C_IT is set */
    bitstatus = SET;
 80014b2:	bf0c      	ite	eq
 80014b4:	2000      	moveq	r0, #0
 80014b6:	2001      	movne	r0, #1
    /* I2C_IT is reset */
    bitstatus = RESET;
  }
  /* Return the I2C_IT status */
  return  bitstatus;
}
 80014b8:	4770      	bx	lr

080014ba <I2C_ClearITPendingBit>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_IT(I2C_IT));
  /* Get the I2C flag position */
  flagpos = I2C_IT & FLAG_Mask;
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 80014ba:	43c9      	mvns	r1, r1
 80014bc:	b289      	uxth	r1, r1
 80014be:	8281      	strh	r1, [r0, #20]
}
 80014c0:	4770      	bx	lr
	...

080014c4 <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80014c4:	4b0d      	ldr	r3, [pc, #52]	; (80014fc <RCC_DeInit+0x38>)
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	f042 0201 	orr.w	r2, r2, #1
 80014cc:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80014ce:	6859      	ldr	r1, [r3, #4]
 80014d0:	4a0b      	ldr	r2, [pc, #44]	; (8001500 <RCC_DeInit+0x3c>)
 80014d2:	ea01 0202 	and.w	r2, r1, r2
 80014d6:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80014de:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80014e2:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80014ea:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80014ec:	685a      	ldr	r2, [r3, #4]
 80014ee:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80014f2:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80014f4:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80014f8:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
 80014fa:	4770      	bx	lr
 80014fc:	40021000 	.word	0x40021000
 8001500:	f8ff0000 	.word	0xf8ff0000

08001504 <RCC_HSICmd>:
  */
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8001504:	4b01      	ldr	r3, [pc, #4]	; (800150c <RCC_HSICmd+0x8>)
 8001506:	6018      	str	r0, [r3, #0]
}
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	42420000 	.word	0x42420000

08001510 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8001510:	4b04      	ldr	r3, [pc, #16]	; (8001524 <RCC_PLLConfig+0x14>)
 8001512:	685a      	ldr	r2, [r3, #4]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8001514:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8001518:	ea40 0202 	orr.w	r2, r0, r2
 800151c:	430a      	orrs	r2, r1
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800151e:	605a      	str	r2, [r3, #4]
}
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	40021000 	.word	0x40021000

08001528 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8001528:	4b01      	ldr	r3, [pc, #4]	; (8001530 <RCC_PLLCmd+0x8>)
 800152a:	6018      	str	r0, [r3, #0]
}
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	42420060 	.word	0x42420060

08001534 <RCC_SYSCLKConfig>:
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 8001534:	4b03      	ldr	r3, [pc, #12]	; (8001544 <RCC_SYSCLKConfig+0x10>)
 8001536:	685a      	ldr	r2, [r3, #4]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8001538:	f022 0203 	bic.w	r2, r2, #3
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 800153c:	ea40 0202 	orr.w	r2, r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001540:	605a      	str	r2, [r3, #4]
}
 8001542:	4770      	bx	lr
 8001544:	40021000 	.word	0x40021000

08001548 <RCC_GetSYSCLKSource>:
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 8001548:	4b02      	ldr	r3, [pc, #8]	; (8001554 <RCC_GetSYSCLKSource+0xc>)
 800154a:	6858      	ldr	r0, [r3, #4]
}
 800154c:	f000 000c 	and.w	r0, r0, #12
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	40021000 	.word	0x40021000

08001558 <RCC_HCLKConfig>:
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 8001558:	4b03      	ldr	r3, [pc, #12]	; (8001568 <RCC_HCLKConfig+0x10>)
 800155a:	685a      	ldr	r2, [r3, #4]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 800155c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8001560:	ea40 0202 	orr.w	r2, r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001564:	605a      	str	r2, [r3, #4]
}
 8001566:	4770      	bx	lr
 8001568:	40021000 	.word	0x40021000

0800156c <RCC_PCLK1Config>:
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 800156c:	4b03      	ldr	r3, [pc, #12]	; (800157c <RCC_PCLK1Config+0x10>)
 800156e:	685a      	ldr	r2, [r3, #4]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8001570:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8001574:	ea40 0202 	orr.w	r2, r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001578:	605a      	str	r2, [r3, #4]
}
 800157a:	4770      	bx	lr
 800157c:	40021000 	.word	0x40021000

08001580 <RCC_PCLK2Config>:
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8001580:	4b03      	ldr	r3, [pc, #12]	; (8001590 <RCC_PCLK2Config+0x10>)
 8001582:	685a      	ldr	r2, [r3, #4]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8001584:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8001588:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800158c:	605a      	str	r2, [r3, #4]
}
 800158e:	4770      	bx	lr
 8001590:	40021000 	.word	0x40021000

08001594 <RCC_GetClocksFreq>:
  * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
  *   the clocks frequencies.
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001594:	b510      	push	{r4, lr}
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8001596:	4b20      	ldr	r3, [pc, #128]	; (8001618 <RCC_GetClocksFreq+0x84>)
 8001598:	685a      	ldr	r2, [r3, #4]
 800159a:	f002 020c 	and.w	r2, r2, #12
  
  switch (tmp)
 800159e:	2a04      	cmp	r2, #4
 80015a0:	d001      	beq.n	80015a6 <RCC_GetClocksFreq+0x12>
 80015a2:	2a08      	cmp	r2, #8
 80015a4:	d002      	beq.n	80015ac <RCC_GetClocksFreq+0x18>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 80015a6:	4b1d      	ldr	r3, [pc, #116]	; (800161c <RCC_GetClocksFreq+0x88>)
 80015a8:	6003      	str	r3, [r0, #0]
      break;
 80015aa:	e011      	b.n	80015d0 <RCC_GetClocksFreq+0x3c>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80015ac:	685a      	ldr	r2, [r3, #4]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80015ae:	6859      	ldr	r1, [r3, #4]
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80015b0:	f402 1270 	and.w	r2, r2, #3932160	; 0x3c0000
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80015b4:	0c92      	lsrs	r2, r2, #18
 80015b6:	3202      	adds	r2, #2
      
      if (pllsource == 0x00)
 80015b8:	f411 3f80 	tst.w	r1, #65536	; 0x10000
 80015bc:	d003      	beq.n	80015c6 <RCC_GetClocksFreq+0x32>
       prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       RCC_Clocks->SYSCLK_Frequency = (HSE_Value / prediv1factor) * pllmull; 
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80015c4:	d001      	beq.n	80015ca <RCC_GetClocksFreq+0x36>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 80015c6:	4b16      	ldr	r3, [pc, #88]	; (8001620 <RCC_GetClocksFreq+0x8c>)
 80015c8:	e000      	b.n	80015cc <RCC_GetClocksFreq+0x38>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 80015ca:	4b14      	ldr	r3, [pc, #80]	; (800161c <RCC_GetClocksFreq+0x88>)
 80015cc:	435a      	muls	r2, r3
 80015ce:	6002      	str	r2, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80015d0:	4b11      	ldr	r3, [pc, #68]	; (8001618 <RCC_GetClocksFreq+0x84>)
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80015d2:	4914      	ldr	r1, [pc, #80]	; (8001624 <RCC_GetClocksFreq+0x90>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80015d4:	685a      	ldr	r2, [r3, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80015d6:	6804      	ldr	r4, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80015d8:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
  tmp = tmp >> 4;
 80015dc:	0912      	lsrs	r2, r2, #4
  presc = APBAHBPrescTable[tmp];
 80015de:	5c8a      	ldrb	r2, [r1, r2]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80015e0:	fa34 f202 	lsrs.w	r2, r4, r2
 80015e4:	6042      	str	r2, [r0, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80015e6:	685c      	ldr	r4, [r3, #4]
 80015e8:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  tmp = tmp >> 8;
 80015ec:	0a24      	lsrs	r4, r4, #8
  presc = APBAHBPrescTable[tmp];
 80015ee:	5d0c      	ldrb	r4, [r1, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80015f0:	fa32 f404 	lsrs.w	r4, r2, r4
 80015f4:	6084      	str	r4, [r0, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80015f6:	685c      	ldr	r4, [r3, #4]
 80015f8:	f404 5460 	and.w	r4, r4, #14336	; 0x3800
  tmp = tmp >> 11;
 80015fc:	0ae4      	lsrs	r4, r4, #11
  presc = APBAHBPrescTable[tmp];
 80015fe:	5d09      	ldrb	r1, [r1, r4]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001600:	40ca      	lsrs	r2, r1
 8001602:	60c2      	str	r2, [r0, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8001604:	685b      	ldr	r3, [r3, #4]
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];
 8001606:	4908      	ldr	r1, [pc, #32]	; (8001628 <RCC_GetClocksFreq+0x94>)
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8001608:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  tmp = tmp >> 14;
 800160c:	0b9b      	lsrs	r3, r3, #14
  presc = ADCPrescTable[tmp];
 800160e:	5ccb      	ldrb	r3, [r1, r3]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8001610:	fbb2 f2f3 	udiv	r2, r2, r3
 8001614:	6102      	str	r2, [r0, #16]
}
 8001616:	bd10      	pop	{r4, pc}
 8001618:	40021000 	.word	0x40021000
 800161c:	007a1200 	.word	0x007a1200
 8001620:	003d0900 	.word	0x003d0900
 8001624:	20000004 	.word	0x20000004
 8001628:	20000000 	.word	0x20000000

0800162c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800162c:	4b04      	ldr	r3, [pc, #16]	; (8001640 <RCC_APB2PeriphClockCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800162e:	b111      	cbz	r1, 8001636 <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001630:	699a      	ldr	r2, [r3, #24]
 8001632:	4310      	orrs	r0, r2
 8001634:	e002      	b.n	800163c <RCC_APB2PeriphClockCmd+0x10>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001636:	699a      	ldr	r2, [r3, #24]
 8001638:	ea22 0000 	bic.w	r0, r2, r0
 800163c:	6198      	str	r0, [r3, #24]
 800163e:	4770      	bx	lr
 8001640:	40021000 	.word	0x40021000

08001644 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001644:	4b04      	ldr	r3, [pc, #16]	; (8001658 <RCC_APB1PeriphClockCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001646:	b111      	cbz	r1, 800164e <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001648:	69da      	ldr	r2, [r3, #28]
 800164a:	4310      	orrs	r0, r2
 800164c:	e002      	b.n	8001654 <RCC_APB1PeriphClockCmd+0x10>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800164e:	69da      	ldr	r2, [r3, #28]
 8001650:	ea22 0000 	bic.w	r0, r2, r0
 8001654:	61d8      	str	r0, [r3, #28]
 8001656:	4770      	bx	lr
 8001658:	40021000 	.word	0x40021000

0800165c <RCC_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 800165c:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 800165e:	2b01      	cmp	r3, #1
 8001660:	4a07      	ldr	r2, [pc, #28]	; (8001680 <RCC_GetFlagStatus+0x24>)
 8001662:	d101      	bne.n	8001668 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 8001664:	6813      	ldr	r3, [r2, #0]
 8001666:	e003      	b.n	8001670 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8001668:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 800166a:	bf0c      	ite	eq
 800166c:	6a13      	ldreq	r3, [r2, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 800166e:	6a53      	ldrne	r3, [r2, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
 8001670:	f000 001f 	and.w	r0, r0, #31
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8001674:	fa33 f000 	lsrs.w	r0, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8001678:	f000 0001 	and.w	r0, r0, #1
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	40021000 	.word	0x40021000

08001684 <FLASH_SetLatency>:
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 8001684:	4b03      	ldr	r3, [pc, #12]	; (8001694 <FLASH_SetLatency+0x10>)
 8001686:	681a      	ldr	r2, [r3, #0]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
 8001688:	f002 0238 	and.w	r2, r2, #56	; 0x38
  tmpreg |= FLASH_Latency;
 800168c:	ea40 0202 	orr.w	r2, r0, r2
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 8001690:	601a      	str	r2, [r3, #0]
}
 8001692:	4770      	bx	lr
 8001694:	40022000 	.word	0x40022000

08001698 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8001698:	4a20      	ldr	r2, [pc, #128]	; (800171c <TIM_TimeBaseInit+0x84>)
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800169a:	8803      	ldrh	r3, [r0, #0]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 800169c:	4290      	cmp	r0, r2
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800169e:	b29b      	uxth	r3, r3

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 80016a0:	d00e      	beq.n	80016c0 <TIM_TimeBaseInit+0x28>
 80016a2:	4a1f      	ldr	r2, [pc, #124]	; (8001720 <TIM_TimeBaseInit+0x88>)
 80016a4:	4290      	cmp	r0, r2
 80016a6:	d00b      	beq.n	80016c0 <TIM_TimeBaseInit+0x28>
 80016a8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80016ac:	d008      	beq.n	80016c0 <TIM_TimeBaseInit+0x28>
 80016ae:	4a1d      	ldr	r2, [pc, #116]	; (8001724 <TIM_TimeBaseInit+0x8c>)
 80016b0:	4290      	cmp	r0, r2
 80016b2:	d005      	beq.n	80016c0 <TIM_TimeBaseInit+0x28>
 80016b4:	4a1c      	ldr	r2, [pc, #112]	; (8001728 <TIM_TimeBaseInit+0x90>)
 80016b6:	4290      	cmp	r0, r2
 80016b8:	d002      	beq.n	80016c0 <TIM_TimeBaseInit+0x28>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80016ba:	4a1c      	ldr	r2, [pc, #112]	; (800172c <TIM_TimeBaseInit+0x94>)
 80016bc:	4290      	cmp	r0, r2
 80016be:	d106      	bne.n	80016ce <TIM_TimeBaseInit+0x36>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 80016c0:	f64f 728f 	movw	r2, #65423	; 0xff8f
 80016c4:	ea03 0202 	and.w	r2, r3, r2
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80016c8:	884b      	ldrh	r3, [r1, #2]
 80016ca:	ea42 0303 	orr.w	r3, r2, r3
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80016ce:	4a18      	ldr	r2, [pc, #96]	; (8001730 <TIM_TimeBaseInit+0x98>)
 80016d0:	4290      	cmp	r0, r2
 80016d2:	d009      	beq.n	80016e8 <TIM_TimeBaseInit+0x50>
 80016d4:	4a17      	ldr	r2, [pc, #92]	; (8001734 <TIM_TimeBaseInit+0x9c>)
 80016d6:	4290      	cmp	r0, r2
 80016d8:	d006      	beq.n	80016e8 <TIM_TimeBaseInit+0x50>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80016da:	f64f 42ff 	movw	r2, #64767	; 0xfcff
 80016de:	ea03 0202 	and.w	r2, r3, r2
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80016e2:	88cb      	ldrh	r3, [r1, #6]
 80016e4:	ea42 0303 	orr.w	r3, r2, r3
  }

  TIMx->CR1 = tmpcr1;
 80016e8:	8003      	strh	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80016ea:	888b      	ldrh	r3, [r1, #4]
 80016ec:	8583      	strh	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80016ee:	880b      	ldrh	r3, [r1, #0]
 80016f0:	8503      	strh	r3, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 80016f2:	4b0a      	ldr	r3, [pc, #40]	; (800171c <TIM_TimeBaseInit+0x84>)
 80016f4:	4298      	cmp	r0, r3
 80016f6:	d00b      	beq.n	8001710 <TIM_TimeBaseInit+0x78>
 80016f8:	4b09      	ldr	r3, [pc, #36]	; (8001720 <TIM_TimeBaseInit+0x88>)
 80016fa:	4298      	cmp	r0, r3
 80016fc:	d008      	beq.n	8001710 <TIM_TimeBaseInit+0x78>
 80016fe:	4b0e      	ldr	r3, [pc, #56]	; (8001738 <TIM_TimeBaseInit+0xa0>)
 8001700:	4298      	cmp	r0, r3
 8001702:	d005      	beq.n	8001710 <TIM_TimeBaseInit+0x78>
 8001704:	4b0d      	ldr	r3, [pc, #52]	; (800173c <TIM_TimeBaseInit+0xa4>)
 8001706:	4298      	cmp	r0, r3
 8001708:	d002      	beq.n	8001710 <TIM_TimeBaseInit+0x78>
 800170a:	4b0d      	ldr	r3, [pc, #52]	; (8001740 <TIM_TimeBaseInit+0xa8>)
 800170c:	4298      	cmp	r0, r3
 800170e:	d101      	bne.n	8001714 <TIM_TimeBaseInit+0x7c>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001710:	7a0b      	ldrb	r3, [r1, #8]
 8001712:	8603      	strh	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8001714:	2301      	movs	r3, #1
 8001716:	8283      	strh	r3, [r0, #20]
}
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	40012c00 	.word	0x40012c00
 8001720:	40013400 	.word	0x40013400
 8001724:	40000400 	.word	0x40000400
 8001728:	40000800 	.word	0x40000800
 800172c:	40000c00 	.word	0x40000c00
 8001730:	40001000 	.word	0x40001000
 8001734:	40001400 	.word	0x40001400
 8001738:	40014000 	.word	0x40014000
 800173c:	40014400 	.word	0x40014400
 8001740:	40014800 	.word	0x40014800

08001744 <TIM_OC1Init>:
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 8001744:	8c03      	ldrh	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001746:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 8001748:	f023 0301 	bic.w	r3, r3, #1
 800174c:	041b      	lsls	r3, r3, #16
 800174e:	0c1b      	lsrs	r3, r3, #16
 8001750:	8403      	strh	r3, [r0, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001752:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001754:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001756:	8b02      	ldrh	r2, [r0, #24]
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001758:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 800175a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 800175e:	0412      	lsls	r2, r2, #16
 8001760:	0c12      	lsrs	r2, r2, #16

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001762:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001764:	884e      	ldrh	r6, [r1, #2]
 8001766:	890d      	ldrh	r5, [r1, #8]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8001768:	f023 0302 	bic.w	r3, r3, #2
 800176c:	041b      	lsls	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800176e:	ea46 0505 	orr.w	r5, r6, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8001772:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001774:	b2ad      	uxth	r5, r5
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8001776:	ea45 0303 	orr.w	r3, r5, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 800177a:	4d16      	ldr	r5, [pc, #88]	; (80017d4 <TIM_OC1Init+0x90>)
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800177c:	b2a4      	uxth	r4, r4
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 800177e:	42a8      	cmp	r0, r5
 8001780:	d00b      	beq.n	800179a <TIM_OC1Init+0x56>
 8001782:	4d15      	ldr	r5, [pc, #84]	; (80017d8 <TIM_OC1Init+0x94>)
 8001784:	42a8      	cmp	r0, r5
 8001786:	d008      	beq.n	800179a <TIM_OC1Init+0x56>
 8001788:	4d14      	ldr	r5, [pc, #80]	; (80017dc <TIM_OC1Init+0x98>)
 800178a:	42a8      	cmp	r0, r5
 800178c:	d005      	beq.n	800179a <TIM_OC1Init+0x56>
 800178e:	4d14      	ldr	r5, [pc, #80]	; (80017e0 <TIM_OC1Init+0x9c>)
 8001790:	42a8      	cmp	r0, r5
 8001792:	d002      	beq.n	800179a <TIM_OC1Init+0x56>
     (TIMx == TIM16)|| (TIMx == TIM17))
 8001794:	4d13      	ldr	r5, [pc, #76]	; (80017e4 <TIM_OC1Init+0xa0>)
 8001796:	42a8      	cmp	r0, r5
 8001798:	d115      	bne.n	80017c6 <TIM_OC1Init+0x82>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 800179a:	f64f 75f7 	movw	r5, #65527	; 0xfff7
 800179e:	ea03 0505 	and.w	r5, r3, r5
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80017a2:	894b      	ldrh	r3, [r1, #10]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80017a4:	89ce      	ldrh	r6, [r1, #14]
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80017a6:	431d      	orrs	r5, r3
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 80017a8:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 80017ac:	ea05 0303 	and.w	r3, r5, r3
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80017b0:	888d      	ldrh	r5, [r1, #4]
 80017b2:	432b      	orrs	r3, r5
    
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 80017b4:	f64f 45ff 	movw	r5, #64767	; 0xfcff
 80017b8:	ea04 0505 	and.w	r5, r4, r5
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80017bc:	898c      	ldrh	r4, [r1, #12]
 80017be:	ea46 0404 	orr.w	r4, r6, r4
 80017c2:	b2a4      	uxth	r4, r4
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80017c4:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80017c6:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80017c8:	8302      	strh	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 80017ca:	88ca      	ldrh	r2, [r1, #6]
 80017cc:	8682      	strh	r2, [r0, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80017ce:	8403      	strh	r3, [r0, #32]
}
 80017d0:	bd70      	pop	{r4, r5, r6, pc}
 80017d2:	bf00      	nop
 80017d4:	40012c00 	.word	0x40012c00
 80017d8:	40013400 	.word	0x40013400
 80017dc:	40014000 	.word	0x40014000
 80017e0:	40014400 	.word	0x40014400
 80017e4:	40014800 	.word	0x40014800

080017e8 <TIM_OC2Init>:
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 80017e8:	8c03      	ldrh	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80017ea:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 80017ec:	f023 0310 	bic.w	r3, r3, #16
 80017f0:	041b      	lsls	r3, r3, #16
 80017f2:	0c1b      	lsrs	r3, r3, #16
 80017f4:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80017f6:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80017f8:	8882      	ldrh	r2, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80017fa:	8b04      	ldrh	r4, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80017fc:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 80017fe:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
 8001802:	0424      	lsls	r4, r4, #16
 8001804:	0c24      	lsrs	r4, r4, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 8001806:	f023 0320 	bic.w	r3, r3, #32
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800180a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 800180e:	041b      	lsls	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8001810:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 8001812:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8001814:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8001818:	884d      	ldrh	r5, [r1, #2]
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800181a:	b292      	uxth	r2, r2
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800181c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001820:	4d13      	ldr	r5, [pc, #76]	; (8001870 <TIM_OC2Init+0x88>)
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001822:	b2a4      	uxth	r4, r4
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001824:	42a8      	cmp	r0, r5
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8001826:	b29b      	uxth	r3, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001828:	d002      	beq.n	8001830 <TIM_OC2Init+0x48>
 800182a:	4d12      	ldr	r5, [pc, #72]	; (8001874 <TIM_OC2Init+0x8c>)
 800182c:	42a8      	cmp	r0, r5
 800182e:	d119      	bne.n	8001864 <TIM_OC2Init+0x7c>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 8001830:	f64f 757f 	movw	r5, #65407	; 0xff7f
 8001834:	ea03 0505 	and.w	r5, r3, r5
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8001838:	894b      	ldrh	r3, [r1, #10]
 800183a:	ea45 1503 	orr.w	r5, r5, r3, lsl #4
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 800183e:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8001842:	ea05 0303 	and.w	r3, r5, r3
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8001846:	888d      	ldrh	r5, [r1, #4]
 8001848:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 800184c:	f24f 35ff 	movw	r5, #62463	; 0xf3ff
 8001850:	ea02 0505 	and.w	r5, r2, r5
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8001854:	898a      	ldrh	r2, [r1, #12]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8001856:	b29b      	uxth	r3, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8001858:	ea45 0582 	orr.w	r5, r5, r2, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800185c:	89ca      	ldrh	r2, [r1, #14]
 800185e:	ea45 0282 	orr.w	r2, r5, r2, lsl #2
 8001862:	b292      	uxth	r2, r2
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001864:	8082      	strh	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8001866:	88ca      	ldrh	r2, [r1, #6]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001868:	8304      	strh	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 800186a:	8702      	strh	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800186c:	8403      	strh	r3, [r0, #32]
}
 800186e:	bd30      	pop	{r4, r5, pc}
 8001870:	40012c00 	.word	0x40012c00
 8001874:	40013400 	.word	0x40013400

08001878 <TIM_OC3Init>:
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 8001878:	8c03      	ldrh	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800187a:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 800187c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001880:	041b      	lsls	r3, r3, #16
 8001882:	0c1b      	lsrs	r3, r3, #16
 8001884:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001886:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001888:	8882      	ldrh	r2, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800188a:	8b84      	ldrh	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800188c:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 800188e:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 8001892:	0424      	lsls	r4, r4, #16
 8001894:	0c24      	lsrs	r4, r4, #16
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8001896:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800189a:	041b      	lsls	r3, r3, #16
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800189c:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800189e:	890d      	ldrh	r5, [r1, #8]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 80018a0:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80018a2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80018a6:	884d      	ldrh	r5, [r1, #2]
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80018a8:	b292      	uxth	r2, r2
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80018aa:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80018ae:	4d13      	ldr	r5, [pc, #76]	; (80018fc <TIM_OC3Init+0x84>)
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80018b0:	b29b      	uxth	r3, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80018b2:	42a8      	cmp	r0, r5
 80018b4:	d002      	beq.n	80018bc <TIM_OC3Init+0x44>
 80018b6:	4d12      	ldr	r5, [pc, #72]	; (8001900 <TIM_OC3Init+0x88>)
 80018b8:	42a8      	cmp	r0, r5
 80018ba:	d119      	bne.n	80018f0 <TIM_OC3Init+0x78>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 80018bc:	f24f 75ff 	movw	r5, #63487	; 0xf7ff
 80018c0:	ea03 0505 	and.w	r5, r3, r5
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80018c4:	894b      	ldrh	r3, [r1, #10]
 80018c6:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 80018ca:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 80018ce:	ea05 0303 	and.w	r3, r5, r3
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80018d2:	888d      	ldrh	r5, [r1, #4]
 80018d4:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 80018d8:	f64c 75ff 	movw	r5, #53247	; 0xcfff
 80018dc:	ea02 0505 	and.w	r5, r2, r5
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80018e0:	898a      	ldrh	r2, [r1, #12]
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80018e2:	b29b      	uxth	r3, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80018e4:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80018e8:	89ca      	ldrh	r2, [r1, #14]
 80018ea:	ea45 1202 	orr.w	r2, r5, r2, lsl #4
 80018ee:	b292      	uxth	r2, r2
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80018f0:	8082      	strh	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80018f2:	88ca      	ldrh	r2, [r1, #6]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80018f4:	8384      	strh	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80018f6:	8782      	strh	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80018f8:	8403      	strh	r3, [r0, #32]
}
 80018fa:	bd30      	pop	{r4, r5, pc}
 80018fc:	40012c00 	.word	0x40012c00
 8001900:	40013400 	.word	0x40013400

08001904 <TIM_OC4Init>:
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 8001904:	8c03      	ldrh	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *   that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001906:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 8001908:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800190c:	041b      	lsls	r3, r3, #16
 800190e:	0c1b      	lsrs	r3, r3, #16
 8001910:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001912:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001914:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001916:	8b82      	ldrh	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001918:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 800191a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 800191e:	0412      	lsls	r2, r2, #16
 8001920:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 8001922:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001926:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 800192a:	041b      	lsls	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800192c:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 800192e:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8001930:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8001934:	884d      	ldrh	r5, [r1, #2]
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001936:	b2a4      	uxth	r4, r4
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8001938:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800193c:	4d0b      	ldr	r5, [pc, #44]	; (800196c <TIM_OC4Init+0x68>)
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800193e:	b292      	uxth	r2, r2
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001940:	42a8      	cmp	r0, r5
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8001942:	b29b      	uxth	r3, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001944:	d002      	beq.n	800194c <TIM_OC4Init+0x48>
 8001946:	4d0a      	ldr	r5, [pc, #40]	; (8001970 <TIM_OC4Init+0x6c>)
 8001948:	42a8      	cmp	r0, r5
 800194a:	d107      	bne.n	800195c <TIM_OC4Init+0x58>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 800194c:	f64b 75ff 	movw	r5, #49151	; 0xbfff
 8001950:	ea04 0505 	and.w	r5, r4, r5
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8001954:	898c      	ldrh	r4, [r1, #12]
 8001956:	ea45 1484 	orr.w	r4, r5, r4, lsl #6
 800195a:	b2a4      	uxth	r4, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800195c:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800195e:	8382      	strh	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8001960:	88ca      	ldrh	r2, [r1, #6]
 8001962:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001966:	8403      	strh	r3, [r0, #32]
}
 8001968:	bd30      	pop	{r4, r5, pc}
 800196a:	bf00      	nop
 800196c:	40012c00 	.word	0x40012c00
 8001970:	40013400 	.word	0x40013400

08001974 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001974:	b121      	cbz	r1, 8001980 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001976:	8803      	ldrh	r3, [r0, #0]
 8001978:	b29b      	uxth	r3, r3
 800197a:	f043 0301 	orr.w	r3, r3, #1
 800197e:	e004      	b.n	800198a <TIM_Cmd+0x16>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8001980:	8803      	ldrh	r3, [r0, #0]
 8001982:	f023 0301 	bic.w	r3, r3, #1
 8001986:	041b      	lsls	r3, r3, #16
 8001988:	0c1b      	lsrs	r3, r3, #16
 800198a:	8003      	strh	r3, [r0, #0]
 800198c:	4770      	bx	lr

0800198e <TIM_ARRPreloadConfig>:
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800198e:	b121      	cbz	r1, 800199a <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8001990:	8803      	ldrh	r3, [r0, #0]
 8001992:	b29b      	uxth	r3, r3
 8001994:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001998:	e004      	b.n	80019a4 <TIM_ARRPreloadConfig+0x16>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 800199a:	8803      	ldrh	r3, [r0, #0]
 800199c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80019a0:	041b      	lsls	r3, r3, #16
 80019a2:	0c1b      	lsrs	r3, r3, #16
 80019a4:	8003      	strh	r3, [r0, #0]
 80019a6:	4770      	bx	lr

080019a8 <TIM_OC1PreloadConfig>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 80019a8:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 80019aa:	f023 0308 	bic.w	r3, r3, #8
 80019ae:	041b      	lsls	r3, r3, #16
 80019b0:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 80019b2:	ea41 0303 	orr.w	r3, r1, r3
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80019b6:	8303      	strh	r3, [r0, #24]
}
 80019b8:	4770      	bx	lr

080019ba <TIM_OC2PreloadConfig>:
{
  uint16_t tmpccmr1 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 80019ba:	8b03      	ldrh	r3, [r0, #24]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 80019bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80019c0:	041b      	lsls	r3, r3, #16
 80019c2:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 80019c4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80019c8:	b29b      	uxth	r3, r3
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80019ca:	8303      	strh	r3, [r0, #24]
}
 80019cc:	4770      	bx	lr

080019ce <TIM_OC3PreloadConfig>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 80019ce:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 80019d0:	f023 0308 	bic.w	r3, r3, #8
 80019d4:	041b      	lsls	r3, r3, #16
 80019d6:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80019d8:	ea41 0303 	orr.w	r3, r1, r3
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80019dc:	8383      	strh	r3, [r0, #28]
}
 80019de:	4770      	bx	lr

080019e0 <TIM_OC4PreloadConfig>:
{
  uint16_t tmpccmr2 = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 80019e0:	8b83      	ldrh	r3, [r0, #28]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 80019e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80019e6:	041b      	lsls	r3, r3, #16
 80019e8:	0c1b      	lsrs	r3, r3, #16
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 80019ea:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80019ee:	b29b      	uxth	r3, r3
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80019f0:	8383      	strh	r3, [r0, #28]
}
 80019f2:	4770      	bx	lr

080019f4 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80019f4:	f040 60be 	orr.w	r0, r0, #99614720	; 0x5f00000
 80019f8:	4b02      	ldr	r3, [pc, #8]	; (8001a04 <NVIC_PriorityGroupConfig+0x10>)
 80019fa:	f440 2020 	orr.w	r0, r0, #655360	; 0xa0000
 80019fe:	60d8      	str	r0, [r3, #12]
}
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	e000ed00 	.word	0xe000ed00

08001a08 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001a08:	78c3      	ldrb	r3, [r0, #3]
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *   the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8001a0a:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001a0c:	b1eb      	cbz	r3, 8001a4a <NVIC_Init+0x42>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8001a0e:	4b15      	ldr	r3, [pc, #84]	; (8001a64 <NVIC_Init+0x5c>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001a10:	7841      	ldrb	r1, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8001a12:	68db      	ldr	r3, [r3, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8001a14:	7884      	ldrb	r4, [r0, #2]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8001a16:	43db      	mvns	r3, r3
 8001a18:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001a1c:	0a1b      	lsrs	r3, r3, #8
    tmppre = (0x4 - tmppriority);
 8001a1e:	f1c3 0204 	rsb	r2, r3, #4
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001a22:	4091      	lsls	r1, r2
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8001a24:	220f      	movs	r2, #15
 8001a26:	40da      	lsrs	r2, r3

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8001a28:	4022      	ands	r2, r4
 8001a2a:	430a      	orrs	r2, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8001a2c:	4b0e      	ldr	r3, [pc, #56]	; (8001a68 <NVIC_Init+0x60>)
 8001a2e:	7801      	ldrb	r1, [r0, #0]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    tmppriority = tmppriority << 0x04;
 8001a30:	0112      	lsls	r2, r2, #4
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8001a32:	18cb      	adds	r3, r1, r3
 8001a34:	b2d2      	uxtb	r2, r2
 8001a36:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001a3a:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001a3c:	2201      	movs	r2, #1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001a3e:	0959      	lsrs	r1, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001a40:	f003 031f 	and.w	r3, r3, #31
 8001a44:	fa12 f303 	lsls.w	r3, r2, r3
 8001a48:	e007      	b.n	8001a5a <NVIC_Init+0x52>
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001a4a:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001a4c:	2201      	movs	r2, #1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001a4e:	0959      	lsrs	r1, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001a50:	f003 031f 	and.w	r3, r3, #31
 8001a54:	fa12 f303 	lsls.w	r3, r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001a58:	3120      	adds	r1, #32
 8001a5a:	4a03      	ldr	r2, [pc, #12]	; (8001a68 <NVIC_Init+0x60>)
 8001a5c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8001a60:	bd10      	pop	{r4, pc}
 8001a62:	bf00      	nop
 8001a64:	e000ed00 	.word	0xe000ed00
 8001a68:	e000e100 	.word	0xe000e100

08001a6c <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
 8001a6c:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001a70:	f04f 32ff 	mov.w	r2, #4294967295
 8001a74:	6082      	str	r2, [r0, #8]
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
 8001a76:	6043      	str	r3, [r0, #4]
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
 8001a78:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
 8001a7a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = 0;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	6003      	str	r3, [r0, #0]
}
 8001a80:	4770      	bx	lr

08001a82 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001a82:	2300      	movs	r3, #0
 8001a84:	6103      	str	r3, [r0, #16]
}
 8001a86:	4770      	bx	lr

08001a88 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
 8001a88:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
 8001a8a:	685a      	ldr	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
 8001a8c:	608b      	str	r3, [r1, #8]
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;

	pxNewListItem->pxNext = pxIndex->pxNext;
 8001a8e:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
 8001a90:	685a      	ldr	r2, [r3, #4]
 8001a92:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
 8001a94:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
 8001a96:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001a98:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8001a9a:	6803      	ldr	r3, [r0, #0]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	6003      	str	r3, [r0, #0]
}
 8001aa0:	4770      	bx	lr

08001aa2 <vListInsert>:
{
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
 8001aa2:	680a      	ldr	r2, [r1, #0]
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
 8001aa4:	b510      	push	{r4, lr}
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as 
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the 
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001aa6:	f1b2 3fff 	cmp.w	r2, #4294967295
 8001aaa:	d101      	bne.n	8001ab0 <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001aac:	6903      	ldr	r3, [r0, #16]
 8001aae:	e007      	b.n	8001ac0 <vListInsert+0x1e>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips. 
		**********************************************************************/
		
		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8001ab0:	f100 0308 	add.w	r3, r0, #8
 8001ab4:	e000      	b.n	8001ab8 <vListInsert+0x16>
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	685c      	ldr	r4, [r3, #4]
 8001aba:	6824      	ldr	r4, [r4, #0]
 8001abc:	4294      	cmp	r4, r2
 8001abe:	d9fa      	bls.n	8001ab6 <vListInsert+0x14>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001ac0:	685a      	ldr	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIterator;
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001ac2:	6108      	str	r0, [r1, #16]
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
 8001ac4:	6091      	str	r1, [r2, #8]
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001ac6:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
	pxNewListItem->pxPrevious = pxIterator;
 8001ac8:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
 8001aca:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001acc:	6803      	ldr	r3, [r0, #0]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	6003      	str	r3, [r0, #0]
}
 8001ad2:	bd10      	pop	{r4, pc}

08001ad4 <vListRemove>:

void vListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001ad4:	6843      	ldr	r3, [r0, #4]
 8001ad6:	6882      	ldr	r2, [r0, #8]
 8001ad8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001ada:	6882      	ldr	r2, [r0, #8]
 8001adc:	6053      	str	r3, [r2, #4]
	
	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
 8001ade:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001ae0:	6859      	ldr	r1, [r3, #4]
 8001ae2:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001ae4:	bf08      	it	eq
 8001ae6:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
 8001ae8:	2200      	movs	r2, #0
 8001aea:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	3a01      	subs	r2, #1
 8001af0:	601a      	str	r2, [r3, #0]
}
 8001af2:	4770      	bx	lr

08001af4 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
 8001af4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001af8:	4682      	mov	sl, r0
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
 8001afa:	2048      	movs	r0, #72	; 0x48
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
 8001afc:	460d      	mov	r5, r1
 8001afe:	4614      	mov	r4, r2
 8001b00:	4699      	mov	r9, r3
 8001b02:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8001b04:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8001b08:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
 8001b0c:	f000 fafa 	bl	8002104 <pvPortMalloc>

	if( pxNewTCB != NULL )
 8001b10:	4606      	mov	r6, r0
 8001b12:	2800      	cmp	r0, #0
 8001b14:	f000 80a1 	beq.w	8001c5a <xTaskGenericCreate+0x166>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
 8001b18:	f1bb 0f00 	cmp.w	fp, #0
 8001b1c:	d103      	bne.n	8001b26 <xTaskGenericCreate+0x32>
 8001b1e:	00a0      	lsls	r0, r4, #2
 8001b20:	f000 faf0 	bl	8002104 <pvPortMalloc>
 8001b24:	4683      	mov	fp, r0
 8001b26:	f8c6 b030 	str.w	fp, [r6, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
 8001b2a:	f1bb 0f00 	cmp.w	fp, #0
 8001b2e:	d103      	bne.n	8001b38 <xTaskGenericCreate+0x44>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
 8001b30:	4630      	mov	r0, r6
 8001b32:	f000 fb3f 	bl	80021b4 <vPortFree>
 8001b36:	e090      	b.n	8001c5a <xTaskGenericCreate+0x166>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, tskSTACK_FILL_BYTE, usStackDepth * sizeof( portSTACK_TYPE ) );
 8001b38:	00a2      	lsls	r2, r4, #2
 8001b3a:	4658      	mov	r0, fp
 8001b3c:	21a5      	movs	r1, #165	; 0xa5
 8001b3e:	f000 fc5b 	bl	80023f8 <memset>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
 8001b42:	6b33      	ldr	r3, [r6, #48]	; 0x30
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
 8001b44:	4629      	mov	r1, r5
 8001b46:	2210      	movs	r2, #16
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
 8001b48:	3c01      	subs	r4, #1
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
 8001b4a:	f106 0034 	add.w	r0, r6, #52	; 0x34
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
 8001b4e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = '\0';
 8001b52:	2f04      	cmp	r7, #4
 8001b54:	bf34      	ite	cc
 8001b56:	46bb      	movcc	fp, r7
 8001b58:	f04f 0b04 	movcs.w	fp, #4
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
 8001b5c:	f000 fdb2 	bl	80026c4 <strncpy>
	{
		pxTCB->uxBasePriority = uxPriority;
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8001b60:	1d35      	adds	r5, r6, #4
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = '\0';
 8001b62:	2300      	movs	r3, #0
 8001b64:	f886 3043 	strb.w	r3, [r6, #67]	; 0x43
	{
		pxTCB->uxBasePriority = uxPriority;
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8001b68:	4628      	mov	r0, r5
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - 1;
	}

	pxTCB->uxPriority = uxPriority;
 8001b6a:	f8c6 b02c 	str.w	fp, [r6, #44]	; 0x2c
	{
		pxTCB->uxBasePriority = uxPriority;
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8001b6e:	f7ff ff88 	bl	8001a82 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 8001b72:	f106 0018 	add.w	r0, r6, #24
 8001b76:	f7ff ff84 	bl	8001a82 <vListInitialiseItem>
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( unsigned long ) pxTopOfStack ) & ( ( unsigned long ) ~portBYTE_ALIGNMENT_MASK  ) );
 8001b7a:	f024 0407 	bic.w	r4, r4, #7
	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
 8001b7e:	f1cb 0305 	rsb	r3, fp, #5
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
	vListInitialiseItem( &( pxTCB->xEventListItem ) );

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8001b82:	6136      	str	r6, [r6, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
 8001b84:	61b3      	str	r3, [r6, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 8001b86:	6276      	str	r6, [r6, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001b88:	4620      	mov	r0, r4
 8001b8a:	4651      	mov	r1, sl
 8001b8c:	464a      	mov	r2, r9
 8001b8e:	f000 fa23 	bl	8001fd8 <pxPortInitialiseStack>
 8001b92:	6030      	str	r0, [r6, #0]
		}
		#endif

		if( ( void * ) pxCreatedTask != NULL )
 8001b94:	f1b8 0f00 	cmp.w	r8, #0
 8001b98:	d001      	beq.n	8001b9e <xTaskGenericCreate+0xaa>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
 8001b9a:	f8c8 6000 	str.w	r6, [r8]
		}
		
		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		portENTER_CRITICAL();
 8001b9e:	f000 fa69 	bl	8002074 <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 8001ba2:	4b33      	ldr	r3, [pc, #204]	; (8001c70 <xTaskGenericCreate+0x17c>)
			if( pxCurrentTCB == NULL )
 8001ba4:	4c33      	ldr	r4, [pc, #204]	; (8001c74 <xTaskGenericCreate+0x180>)
		
		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		portENTER_CRITICAL();
		{
			uxCurrentNumberOfTasks++;
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 8001c9c <xTaskGenericCreate+0x1a8>
 8001bac:	3201      	adds	r2, #1
 8001bae:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
 8001bb0:	6822      	ldr	r2, [r4, #0]
 8001bb2:	bb42      	cbnz	r2, 8001c06 <xTaskGenericCreate+0x112>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 8001bb4:	6026      	str	r6, [r4, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d12c      	bne.n	8001c16 <xTaskGenericCreate+0x122>
 8001bbc:	4690      	mov	r8, r2
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
 8001bbe:	2014      	movs	r0, #20
 8001bc0:	fb00 9008 	mla	r0, r0, r8, r9

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_PRIORITIES; uxPriority++ )
 8001bc4:	f108 0801 	add.w	r8, r8, #1
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
 8001bc8:	f7ff ff50 	bl	8001a6c <vListInitialise>

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_PRIORITIES; uxPriority++ )
 8001bcc:	f1b8 0f05 	cmp.w	r8, #5
 8001bd0:	d1f5      	bne.n	8001bbe <xTaskGenericCreate+0xca>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
 8001bd2:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 8001ca0 <xTaskGenericCreate+0x1ac>
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
 8001bd6:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 8001ca4 <xTaskGenericCreate+0x1b0>
	for( uxPriority = 0; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
 8001bda:	4650      	mov	r0, sl
 8001bdc:	f7ff ff46 	bl	8001a6c <vListInitialise>
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
 8001be0:	4640      	mov	r0, r8
 8001be2:	f7ff ff43 	bl	8001a6c <vListInitialise>
	vListInitialise( ( xList * ) &xPendingReadyList );
 8001be6:	4824      	ldr	r0, [pc, #144]	; (8001c78 <xTaskGenericCreate+0x184>)
 8001be8:	f7ff ff40 	bl	8001a6c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
 8001bec:	4823      	ldr	r0, [pc, #140]	; (8001c7c <xTaskGenericCreate+0x188>)
 8001bee:	f7ff ff3d 	bl	8001a6c <vListInitialise>
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
 8001bf2:	4823      	ldr	r0, [pc, #140]	; (8001c80 <xTaskGenericCreate+0x18c>)
 8001bf4:	f7ff ff3a 	bl	8001a6c <vListInitialise>
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8001bf8:	4b22      	ldr	r3, [pc, #136]	; (8001c84 <xTaskGenericCreate+0x190>)
 8001bfa:	f8c3 a000 	str.w	sl, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001bfe:	4b22      	ldr	r3, [pc, #136]	; (8001c88 <xTaskGenericCreate+0x194>)
 8001c00:	f8c3 8000 	str.w	r8, [r3]
 8001c04:	e007      	b.n	8001c16 <xTaskGenericCreate+0x122>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 8001c06:	4b21      	ldr	r3, [pc, #132]	; (8001c8c <xTaskGenericCreate+0x198>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	b923      	cbnz	r3, 8001c16 <xTaskGenericCreate+0x122>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 8001c0c:	6823      	ldr	r3, [r4, #0]
 8001c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c10:	42bb      	cmp	r3, r7
					{
						pxCurrentTCB = pxNewTCB;
 8001c12:	bf98      	it	ls
 8001c14:	6026      	strls	r6, [r4, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
 8001c16:	4a1e      	ldr	r2, [pc, #120]	; (8001c90 <xTaskGenericCreate+0x19c>)
 8001c18:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8001c1a:	6811      	ldr	r1, [r2, #0]
 8001c1c:	428b      	cmp	r3, r1
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
 8001c1e:	bf88      	it	hi
 8001c20:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
 8001c22:	4a1c      	ldr	r2, [pc, #112]	; (8001c94 <xTaskGenericCreate+0x1a0>)
 8001c24:	6811      	ldr	r1, [r2, #0]
 8001c26:	6471      	str	r1, [r6, #68]	; 0x44
			}
			#endif
			uxTaskNumber++;
 8001c28:	3101      	adds	r1, #1
 8001c2a:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
 8001c2c:	4a1a      	ldr	r2, [pc, #104]	; (8001c98 <xTaskGenericCreate+0x1a4>)
 8001c2e:	6811      	ldr	r1, [r2, #0]
 8001c30:	428b      	cmp	r3, r1
 8001c32:	bf88      	it	hi
 8001c34:	6013      	strhi	r3, [r2, #0]
 8001c36:	2014      	movs	r0, #20
 8001c38:	fb00 9003 	mla	r0, r0, r3, r9
 8001c3c:	4629      	mov	r1, r5
 8001c3e:	f7ff ff23 	bl	8001a88 <vListInsertEnd>

			xReturn = pdPASS;
			traceTASK_CREATE( pxNewTCB );
		}
		portEXIT_CRITICAL();
 8001c42:	f000 fa23 	bl	800208c <vPortExitCritical>
		traceTASK_CREATE_FAILED( pxNewTCB );
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
 8001c46:	4b11      	ldr	r3, [pc, #68]	; (8001c8c <xTaskGenericCreate+0x198>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	b153      	cbz	r3, 8001c62 <xTaskGenericCreate+0x16e>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 8001c4c:	6823      	ldr	r3, [r4, #0]
 8001c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c50:	42bb      	cmp	r3, r7
 8001c52:	d209      	bcs.n	8001c68 <xTaskGenericCreate+0x174>
			{
				portYIELD_WITHIN_API();
 8001c54:	f000 fa06 	bl	8002064 <vPortYieldFromISR>
 8001c58:	e003      	b.n	8001c62 <xTaskGenericCreate+0x16e>
		}
		portEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001c5a:	f04f 30ff 	mov.w	r0, #4294967295
 8001c5e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
 8001c62:	2001      	movs	r0, #1
 8001c64:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c68:	2001      	movs	r0, #1
			}
		}
	}

	return xReturn;
}
 8001c6a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c6e:	bf00      	nop
 8001c70:	20000688 	.word	0x20000688
 8001c74:	20000670 	.word	0x20000670
 8001c78:	200005c0 	.word	0x200005c0
 8001c7c:	20000648 	.word	0x20000648
 8001c80:	20000674 	.word	0x20000674
 8001c84:	20000660 	.word	0x20000660
 8001c88:	20000644 	.word	0x20000644
 8001c8c:	20000664 	.word	0x20000664
 8001c90:	200006c8 	.word	0x200006c8
 8001c94:	200006b4 	.word	0x200006b4
 8001c98:	200005d4 	.word	0x200005d4
 8001c9c:	200005e0 	.word	0x200005e0
 8001ca0:	2000068c 	.word	0x2000068c
 8001ca4:	200006a0 	.word	0x200006a0

08001ca8 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
 8001ca8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
portBASE_TYPE xReturn;

	/* Add the idle task at the lowest priority. */
	xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), ( xTaskHandle * ) NULL );
 8001caa:	2400      	movs	r4, #0
 8001cac:	2280      	movs	r2, #128	; 0x80
 8001cae:	4623      	mov	r3, r4
 8001cb0:	480c      	ldr	r0, [pc, #48]	; (8001ce4 <vTaskStartScheduler+0x3c>)
 8001cb2:	490d      	ldr	r1, [pc, #52]	; (8001ce8 <vTaskStartScheduler+0x40>)
 8001cb4:	9400      	str	r4, [sp, #0]
 8001cb6:	9401      	str	r4, [sp, #4]
 8001cb8:	9402      	str	r4, [sp, #8]
 8001cba:	9403      	str	r4, [sp, #12]
 8001cbc:	f7ff ff1a 	bl	8001af4 <xTaskGenericCreate>

	if( xReturn == pdPASS )
 8001cc0:	2801      	cmp	r0, #1
void vTaskStartScheduler( void )
{
portBASE_TYPE xReturn;

	/* Add the idle task at the lowest priority. */
	xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), ( xTaskHandle * ) NULL );
 8001cc2:	4603      	mov	r3, r0

	if( xReturn == pdPASS )
 8001cc4:	d10c      	bne.n	8001ce0 <vTaskStartScheduler+0x38>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
 8001cc6:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 8001cca:	f380 8811 	msr	BASEPRI, r0

		xSchedulerRunning = pdTRUE;
 8001cce:	4a07      	ldr	r2, [pc, #28]	; (8001cec <vTaskStartScheduler+0x44>)
 8001cd0:	6013      	str	r3, [r2, #0]
		xTickCount = ( portTickType ) 0;
 8001cd2:	4b07      	ldr	r3, [pc, #28]	; (8001cf0 <vTaskStartScheduler+0x48>)
 8001cd4:	601c      	str	r4, [r3, #0]
		else
		{
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}
}
 8001cd6:	b004      	add	sp, #16
 8001cd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() )
 8001cdc:	f000 b9a4 	b.w	8002028 <xPortStartScheduler>
		else
		{
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}
}
 8001ce0:	b004      	add	sp, #16
 8001ce2:	bd10      	pop	{r4, pc}
 8001ce4:	08001e69 	.word	0x08001e69
 8001ce8:	08008d74 	.word	0x08008d74
 8001cec:	20000664 	.word	0x20000664
 8001cf0:	200005dc 	.word	0x200005dc

08001cf4 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
 8001cf4:	4b02      	ldr	r3, [pc, #8]	; (8001d00 <vTaskSuspendAll+0xc>)
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	3201      	adds	r2, #1
 8001cfa:	601a      	str	r2, [r3, #0]
}
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	200006b8 	.word	0x200006b8

08001d04 <vTaskIncrementTick>:
 * documented in task.h
 *----------------------------------------------------------*/


void vTaskIncrementTick( void )
{
 8001d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 8001d06:	4b1f      	ldr	r3, [pc, #124]	; (8001d84 <vTaskIncrementTick+0x80>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d135      	bne.n	8001d7a <vTaskIncrementTick+0x76>
	{
		++xTickCount;
 8001d0e:	4d1e      	ldr	r5, [pc, #120]	; (8001d88 <vTaskIncrementTick+0x84>)
 8001d10:	4c1e      	ldr	r4, [pc, #120]	; (8001d8c <vTaskIncrementTick+0x88>)
 8001d12:	682b      	ldr	r3, [r5, #0]
 8001d14:	3301      	adds	r3, #1
 8001d16:	602b      	str	r3, [r5, #0]
		if( xTickCount == ( portTickType ) 0 )
 8001d18:	682b      	ldr	r3, [r5, #0]
 8001d1a:	bb23      	cbnz	r3, 8001d66 <vTaskIncrementTick+0x62>

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			pxTemp = pxDelayedTaskList;
			pxDelayedTaskList = pxOverflowDelayedTaskList;
 8001d1c:	4b1c      	ldr	r3, [pc, #112]	; (8001d90 <vTaskIncrementTick+0x8c>)
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			pxTemp = pxDelayedTaskList;
 8001d1e:	6822      	ldr	r2, [r4, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
 8001d20:	6819      	ldr	r1, [r3, #0]
 8001d22:	6021      	str	r1, [r4, #0]
			pxOverflowDelayedTaskList = pxTemp;
 8001d24:	601a      	str	r2, [r3, #0]
			xNumOfOverflows++;
 8001d26:	4b1b      	ldr	r3, [pc, #108]	; (8001d94 <vTaskIncrementTick+0x90>)
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	3201      	adds	r2, #1
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	e01a      	b.n	8001d66 <vTaskIncrementTick+0x62>
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
 8001d30:	682a      	ldr	r2, [r5, #0]
 8001d32:	6873      	ldr	r3, [r6, #4]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d324      	bcc.n	8001d82 <vTaskIncrementTick+0x7e>
 8001d38:	1d37      	adds	r7, r6, #4
 8001d3a:	4638      	mov	r0, r7
 8001d3c:	f7ff feca 	bl	8001ad4 <vListRemove>
 8001d40:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8001d42:	b11b      	cbz	r3, 8001d4c <vTaskIncrementTick+0x48>
 8001d44:	f106 0018 	add.w	r0, r6, #24
 8001d48:	f7ff fec4 	bl	8001ad4 <vListRemove>
 8001d4c:	4a12      	ldr	r2, [pc, #72]	; (8001d98 <vTaskIncrementTick+0x94>)
 8001d4e:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8001d50:	6811      	ldr	r1, [r2, #0]
 8001d52:	428b      	cmp	r3, r1
 8001d54:	bf88      	it	hi
 8001d56:	6013      	strhi	r3, [r2, #0]
 8001d58:	4a10      	ldr	r2, [pc, #64]	; (8001d9c <vTaskIncrementTick+0x98>)
 8001d5a:	2014      	movs	r0, #20
 8001d5c:	fb00 2003 	mla	r0, r0, r3, r2
 8001d60:	4639      	mov	r1, r7
 8001d62:	f7ff fe91 	bl	8001a88 <vListInsertEnd>
 8001d66:	6823      	ldr	r3, [r4, #0]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	b153      	cbz	r3, 8001d82 <vTaskIncrementTick+0x7e>
 8001d6c:	4b07      	ldr	r3, [pc, #28]	; (8001d8c <vTaskIncrementTick+0x88>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	68db      	ldr	r3, [r3, #12]
 8001d72:	68de      	ldr	r6, [r3, #12]
 8001d74:	2e00      	cmp	r6, #0
 8001d76:	d1db      	bne.n	8001d30 <vTaskIncrementTick+0x2c>
 8001d78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else
	{
		++uxMissedTicks;
 8001d7a:	4b09      	ldr	r3, [pc, #36]	; (8001da0 <vTaskIncrementTick+0x9c>)
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	3201      	adds	r2, #1
 8001d80:	601a      	str	r2, [r3, #0]
 8001d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d84:	200006b8 	.word	0x200006b8
 8001d88:	200005dc 	.word	0x200005dc
 8001d8c:	20000660 	.word	0x20000660
 8001d90:	20000644 	.word	0x20000644
 8001d94:	200006c4 	.word	0x200006c4
 8001d98:	200005d4 	.word	0x200005d4
 8001d9c:	200005e0 	.word	0x200005e0
 8001da0:	200006bc 	.word	0x200006bc

08001da4 <xTaskResumeAll>:
	++uxSchedulerSuspended;
}
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
 8001da4:	b570      	push	{r4, r5, r6, lr}
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	portENTER_CRITICAL();
 8001da6:	f000 f965 	bl	8002074 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001daa:	4b27      	ldr	r3, [pc, #156]	; (8001e48 <xTaskResumeAll+0xa4>)
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	3a01      	subs	r2, #1
 8001db0:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 8001db2:	681d      	ldr	r5, [r3, #0]
 8001db4:	2d00      	cmp	r5, #0
 8001db6:	d141      	bne.n	8001e3c <xTaskResumeAll+0x98>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0 )
 8001db8:	4b24      	ldr	r3, [pc, #144]	; (8001e4c <xTaskResumeAll+0xa8>)
 8001dba:	681c      	ldr	r4, [r3, #0]
 8001dbc:	b9e4      	cbnz	r4, 8001df8 <xTaskResumeAll+0x54>
 8001dbe:	e03e      	b.n	8001e3e <xTaskResumeAll+0x9a>
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( ( pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) ) ) != NULL )
				{
					vListRemove( &( pxTCB->xEventListItem ) );
					vListRemove( &( pxTCB->xGenericListItem ) );
 8001dc0:	1d26      	adds	r6, r4, #4

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( ( pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) ) ) != NULL )
				{
					vListRemove( &( pxTCB->xEventListItem ) );
 8001dc2:	f104 0018 	add.w	r0, r4, #24
 8001dc6:	f7ff fe85 	bl	8001ad4 <vListRemove>
					vListRemove( &( pxTCB->xGenericListItem ) );
 8001dca:	4630      	mov	r0, r6
 8001dcc:	f7ff fe82 	bl	8001ad4 <vListRemove>
					prvAddTaskToReadyQueue( pxTCB );
 8001dd0:	4a1f      	ldr	r2, [pc, #124]	; (8001e50 <xTaskResumeAll+0xac>)
 8001dd2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001dd4:	6811      	ldr	r1, [r2, #0]
 8001dd6:	428b      	cmp	r3, r1
 8001dd8:	bf88      	it	hi
 8001dda:	6013      	strhi	r3, [r2, #0]
 8001ddc:	4a1d      	ldr	r2, [pc, #116]	; (8001e54 <xTaskResumeAll+0xb0>)
 8001dde:	2014      	movs	r0, #20
 8001de0:	fb00 2003 	mla	r0, r0, r3, r2
 8001de4:	4631      	mov	r1, r6
 8001de6:	f7ff fe4f 	bl	8001a88 <vListInsertEnd>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001dea:	4b1b      	ldr	r3, [pc, #108]	; (8001e58 <xTaskResumeAll+0xb4>)
 8001dec:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
 8001df2:	429a      	cmp	r2, r3
 8001df4:	bf28      	it	cs
 8001df6:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( ( pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) ) ) != NULL )
 8001df8:	4b18      	ldr	r3, [pc, #96]	; (8001e5c <xTaskResumeAll+0xb8>)
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	b11a      	cbz	r2, 8001e06 <xTaskResumeAll+0x62>
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	68dc      	ldr	r4, [r3, #12]
 8001e02:	2c00      	cmp	r4, #0
 8001e04:	d1dc      	bne.n	8001dc0 <xTaskResumeAll+0x1c>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
 8001e06:	4e16      	ldr	r6, [pc, #88]	; (8001e60 <xTaskResumeAll+0xbc>)
 8001e08:	6834      	ldr	r4, [r6, #0]
 8001e0a:	b92c      	cbnz	r4, 8001e18 <xTaskResumeAll+0x74>
 8001e0c:	e009      	b.n	8001e22 <xTaskResumeAll+0x7e>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
					{
						vTaskIncrementTick();
 8001e0e:	f7ff ff79 	bl	8001d04 <vTaskIncrementTick>
						--uxMissedTicks;
 8001e12:	6823      	ldr	r3, [r4, #0]
 8001e14:	3b01      	subs	r3, #1
 8001e16:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
 8001e18:	6833      	ldr	r3, [r6, #0]
 8001e1a:	4c11      	ldr	r4, [pc, #68]	; (8001e60 <xTaskResumeAll+0xbc>)
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d1f6      	bne.n	8001e0e <xTaskResumeAll+0x6a>
 8001e20:	e005      	b.n	8001e2e <xTaskResumeAll+0x8a>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
 8001e22:	2d01      	cmp	r5, #1
 8001e24:	d003      	beq.n	8001e2e <xTaskResumeAll+0x8a>
 8001e26:	4b0f      	ldr	r3, [pc, #60]	; (8001e64 <xTaskResumeAll+0xc0>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d107      	bne.n	8001e3e <xTaskResumeAll+0x9a>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
 8001e2e:	4b0d      	ldr	r3, [pc, #52]	; (8001e64 <xTaskResumeAll+0xc0>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
 8001e34:	f000 f916 	bl	8002064 <vPortYieldFromISR>
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
 8001e38:	2401      	movs	r4, #1
 8001e3a:	e000      	b.n	8001e3e <xTaskResumeAll+0x9a>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
 8001e3c:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	portEXIT_CRITICAL();
 8001e3e:	f000 f925 	bl	800208c <vPortExitCritical>

	return xAlreadyYielded;
}
 8001e42:	4620      	mov	r0, r4
 8001e44:	bd70      	pop	{r4, r5, r6, pc}
 8001e46:	bf00      	nop
 8001e48:	200006b8 	.word	0x200006b8
 8001e4c:	20000688 	.word	0x20000688
 8001e50:	200005d4 	.word	0x200005d4
 8001e54:	200005e0 	.word	0x200005e0
 8001e58:	20000670 	.word	0x20000670
 8001e5c:	200005c0 	.word	0x200005c0
 8001e60:	200006bc 	.word	0x200006bc
 8001e64:	20000668 	.word	0x20000668

08001e68 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001e68:	b570      	push	{r4, r5, r6, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
 8001e6a:	4d14      	ldr	r5, [pc, #80]	; (8001ebc <prvIdleTask+0x54>)
 8001e6c:	682b      	ldr	r3, [r5, #0]
 8001e6e:	b1f3      	cbz	r3, 8001eae <prvIdleTask+0x46>
		{
			vTaskSuspendAll();
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8001e70:	4e13      	ldr	r6, [pc, #76]	; (8001ec0 <prvIdleTask+0x58>)

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
		{
			vTaskSuspendAll();
 8001e72:	f7ff ff3f 	bl	8001cf4 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8001e76:	6834      	ldr	r4, [r6, #0]
			xTaskResumeAll();
 8001e78:	f7ff ff94 	bl	8001da4 <xTaskResumeAll>

			if( !xListIsEmpty )
 8001e7c:	b1bc      	cbz	r4, 8001eae <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				portENTER_CRITICAL();
 8001e7e:	f000 f8f9 	bl	8002074 <vPortEnterCritical>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
 8001e82:	6834      	ldr	r4, [r6, #0]
 8001e84:	b10c      	cbz	r4, 8001e8a <prvIdleTask+0x22>
 8001e86:	68f3      	ldr	r3, [r6, #12]
 8001e88:	68dc      	ldr	r4, [r3, #12]
					vListRemove( &( pxTCB->xGenericListItem ) );
 8001e8a:	1d20      	adds	r0, r4, #4
 8001e8c:	f7ff fe22 	bl	8001ad4 <vListRemove>
					--uxCurrentNumberOfTasks;
 8001e90:	4b0c      	ldr	r3, [pc, #48]	; (8001ec4 <prvIdleTask+0x5c>)
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	3a01      	subs	r2, #1
 8001e96:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
 8001e98:	682b      	ldr	r3, [r5, #0]
 8001e9a:	3b01      	subs	r3, #1
 8001e9c:	602b      	str	r3, [r5, #0]
				}
				portEXIT_CRITICAL();
 8001e9e:	f000 f8f5 	bl	800208c <vPortExitCritical>

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
 8001ea2:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001ea4:	f000 f986 	bl	80021b4 <vPortFree>
		vPortFree( pxTCB );
 8001ea8:	4620      	mov	r0, r4
 8001eaa:	f000 f983 	bl	80021b4 <vPortFree>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
 8001eae:	4b06      	ldr	r3, [pc, #24]	; (8001ec8 <prvIdleTask+0x60>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d9d9      	bls.n	8001e6a <prvIdleTask+0x2>
			{
				taskYIELD();
 8001eb6:	f000 f8d5 	bl	8002064 <vPortYieldFromISR>
 8001eba:	e7d6      	b.n	8001e6a <prvIdleTask+0x2>
 8001ebc:	200005d8 	.word	0x200005d8
 8001ec0:	20000648 	.word	0x20000648
 8001ec4:	20000688 	.word	0x20000688
 8001ec8:	200005e0 	.word	0x200005e0

08001ecc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
 8001ecc:	b570      	push	{r4, r5, r6, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0 )
 8001ece:	4604      	mov	r4, r0
 8001ed0:	b1c0      	cbz	r0, 8001f04 <vTaskDelay+0x38>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8001ed2:	4e0f      	ldr	r6, [pc, #60]	; (8001f10 <vTaskDelay+0x44>)
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0 )
		{
			vTaskSuspendAll();
 8001ed4:	f7ff ff0e 	bl	8001cf4 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8001ed8:	6835      	ldr	r5, [r6, #0]
 8001eda:	1965      	adds	r5, r4, r5

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 8001edc:	4c0d      	ldr	r4, [pc, #52]	; (8001f14 <vTaskDelay+0x48>)
 8001ede:	6820      	ldr	r0, [r4, #0]
 8001ee0:	3004      	adds	r0, #4
 8001ee2:	f7ff fdf7 	bl	8001ad4 <vListRemove>

				/* The list item will be inserted in wake time order. */
				listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8001ee6:	6823      	ldr	r3, [r4, #0]
 8001ee8:	605d      	str	r5, [r3, #4]

				if( xTimeToWake < xTickCount )
 8001eea:	6833      	ldr	r3, [r6, #0]
 8001eec:	429d      	cmp	r5, r3
				{
					/* Wake time has overflowed.  Place this item in the
					overflow list. */
					vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 8001eee:	bf34      	ite	cc
 8001ef0:	4b09      	ldrcc	r3, [pc, #36]	; (8001f18 <vTaskDelay+0x4c>)
				}
				else
				{
					/* The wake time has not overflowed, so we can use the
					current block list. */
					vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 8001ef2:	4b0a      	ldrcs	r3, [pc, #40]	; (8001f1c <vTaskDelay+0x50>)
 8001ef4:	6818      	ldr	r0, [r3, #0]
 8001ef6:	6821      	ldr	r1, [r4, #0]
 8001ef8:	3104      	adds	r1, #4
 8001efa:	f7ff fdd2 	bl	8001aa2 <vListInsert>
				}
			}
			xAlreadyYielded = xTaskResumeAll();
 8001efe:	f7ff ff51 	bl	8001da4 <xTaskResumeAll>
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( !xAlreadyYielded )
 8001f02:	b918      	cbnz	r0, 8001f0c <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
		}
	}
 8001f04:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( !xAlreadyYielded )
		{
			portYIELD_WITHIN_API();
 8001f08:	f000 b8ac 	b.w	8002064 <vPortYieldFromISR>
 8001f0c:	bd70      	pop	{r4, r5, r6, pc}
 8001f0e:	bf00      	nop
 8001f10:	200005dc 	.word	0x200005dc
 8001f14:	20000670 	.word	0x20000670
 8001f18:	20000644 	.word	0x20000644
 8001f1c:	20000660 	.word	0x20000660

08001f20 <vTaskSwitchContext>:
#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
 8001f20:	4b23      	ldr	r3, [pc, #140]	; (8001fb0 <vTaskSwitchContext+0x90>)

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001f22:	b530      	push	{r4, r5, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	b12b      	cbz	r3, 8001f34 <vTaskSwitchContext+0x14>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
 8001f28:	2201      	movs	r2, #1
 8001f2a:	4b22      	ldr	r3, [pc, #136]	; (8001fb4 <vTaskSwitchContext+0x94>)
 8001f2c:	e03b      	b.n	8001fa6 <vTaskSwitchContext+0x86>
	taskSECOND_CHECK_FOR_STACK_OVERFLOW();

	/* Find the highest priority queue that contains ready tasks. */
	while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
	{
		--uxTopReadyPriority;
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	3a01      	subs	r2, #1
 8001f32:	601a      	str	r2, [r3, #0]

	taskFIRST_CHECK_FOR_STACK_OVERFLOW();
	taskSECOND_CHECK_FOR_STACK_OVERFLOW();

	/* Find the highest priority queue that contains ready tasks. */
	while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
 8001f34:	4b20      	ldr	r3, [pc, #128]	; (8001fb8 <vTaskSwitchContext+0x98>)
 8001f36:	2414      	movs	r4, #20
 8001f38:	6819      	ldr	r1, [r3, #0]
 8001f3a:	4a20      	ldr	r2, [pc, #128]	; (8001fbc <vTaskSwitchContext+0x9c>)
 8001f3c:	4361      	muls	r1, r4
 8001f3e:	5851      	ldr	r1, [r2, r1]
 8001f40:	2900      	cmp	r1, #0
 8001f42:	d0f4      	beq.n	8001f2e <vTaskSwitchContext+0xe>
		--uxTopReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
 8001f44:	6818      	ldr	r0, [r3, #0]
 8001f46:	4344      	muls	r4, r0
 8001f48:	1913      	adds	r3, r2, r4
 8001f4a:	6859      	ldr	r1, [r3, #4]
 8001f4c:	3408      	adds	r4, #8
 8001f4e:	6849      	ldr	r1, [r1, #4]
 8001f50:	1914      	adds	r4, r2, r4
 8001f52:	6059      	str	r1, [r3, #4]
 8001f54:	42a1      	cmp	r1, r4
 8001f56:	bf04      	itt	eq
 8001f58:	6849      	ldreq	r1, [r1, #4]
 8001f5a:	6059      	streq	r1, [r3, #4]
 8001f5c:	2314      	movs	r3, #20
 8001f5e:	fb03 2200 	mla	r2, r3, r0, r2
 8001f62:	6853      	ldr	r3, [r2, #4]

	traceTASK_SWITCHED_IN();
	vWriteTraceToBuffer();
 8001f64:	4916      	ldr	r1, [pc, #88]	; (8001fc0 <vTaskSwitchContext+0xa0>)
		--uxTopReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	4a16      	ldr	r2, [pc, #88]	; (8001fc4 <vTaskSwitchContext+0xa4>)
 8001f6a:	6013      	str	r3, [r2, #0]

	traceTASK_SWITCHED_IN();
	vWriteTraceToBuffer();
 8001f6c:	680b      	ldr	r3, [r1, #0]
 8001f6e:	b1f3      	cbz	r3, 8001fae <vTaskSwitchContext+0x8e>
 8001f70:	6813      	ldr	r3, [r2, #0]
 8001f72:	4815      	ldr	r0, [pc, #84]	; (8001fc8 <vTaskSwitchContext+0xa8>)
 8001f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f76:	6804      	ldr	r4, [r0, #0]
 8001f78:	429c      	cmp	r4, r3
 8001f7a:	d018      	beq.n	8001fae <vTaskSwitchContext+0x8e>
 8001f7c:	4b13      	ldr	r3, [pc, #76]	; (8001fcc <vTaskSwitchContext+0xac>)
 8001f7e:	4d14      	ldr	r5, [pc, #80]	; (8001fd0 <vTaskSwitchContext+0xb0>)
 8001f80:	681c      	ldr	r4, [r3, #0]
 8001f82:	682d      	ldr	r5, [r5, #0]
 8001f84:	3408      	adds	r4, #8
 8001f86:	42a5      	cmp	r5, r4
 8001f88:	d90f      	bls.n	8001faa <vTaskSwitchContext+0x8a>
 8001f8a:	6812      	ldr	r2, [r2, #0]
 8001f8c:	6819      	ldr	r1, [r3, #0]
 8001f8e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001f90:	6002      	str	r2, [r0, #0]
 8001f92:	4810      	ldr	r0, [pc, #64]	; (8001fd4 <vTaskSwitchContext+0xb4>)
 8001f94:	6800      	ldr	r0, [r0, #0]
 8001f96:	6008      	str	r0, [r1, #0]
 8001f98:	6819      	ldr	r1, [r3, #0]
 8001f9a:	3104      	adds	r1, #4
 8001f9c:	6019      	str	r1, [r3, #0]
 8001f9e:	6819      	ldr	r1, [r3, #0]
 8001fa0:	600a      	str	r2, [r1, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	3204      	adds	r2, #4
 8001fa6:	601a      	str	r2, [r3, #0]
 8001fa8:	bd30      	pop	{r4, r5, pc}
 8001faa:	2300      	movs	r3, #0
 8001fac:	600b      	str	r3, [r1, #0]
 8001fae:	bd30      	pop	{r4, r5, pc}
 8001fb0:	200006b8 	.word	0x200006b8
 8001fb4:	20000668 	.word	0x20000668
 8001fb8:	200005d4 	.word	0x200005d4
 8001fbc:	200005e0 	.word	0x200005e0
 8001fc0:	2000065c 	.word	0x2000065c
 8001fc4:	20000670 	.word	0x20000670
 8001fc8:	20000014 	.word	0x20000014
 8001fcc:	2000066c 	.word	0x2000066c
 8001fd0:	200006c0 	.word	0x200006c0
 8001fd4:	200005dc 	.word	0x200005dc

08001fd8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
 8001fd8:	b510      	push	{r4, lr}
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8001fda:	1f03      	subs	r3, r0, #4
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001fdc:	f04f 7480 	mov.w	r4, #16777216	; 0x1000000
 8001fe0:	f840 4c04 	str.w	r4, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
 8001fe4:	f843 1c04 	str.w	r1, [r3, #-4]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
 8001fe8:	2100      	movs	r1, #0
 8001fea:	f843 1c08 	str.w	r1, [r3, #-8]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
 8001fee:	f843 2c1c 	str.w	r2, [r3, #-28]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
 8001ff2:	f1a3 003c 	sub.w	r0, r3, #60	; 0x3c
 8001ff6:	bd10      	pop	{r4, pc}

08001ff8 <vPortSVCHandler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8001ff8:	4b06      	ldr	r3, [pc, #24]	; (8002014 <pxCurrentTCBConst2>)
 8001ffa:	6819      	ldr	r1, [r3, #0]
 8001ffc:	6808      	ldr	r0, [r1, #0]
 8001ffe:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002002:	f380 8809 	msr	PSP, r0
 8002006:	f04f 0000 	mov.w	r0, #0
 800200a:	f380 8811 	msr	BASEPRI, r0
 800200e:	f04e 0e0d 	orr.w	lr, lr, #13
 8002012:	4770      	bx	lr

08002014 <pxCurrentTCBConst2>:
 8002014:	20000670 	.word	0x20000670

08002018 <vPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vPortStartFirstTask( void )
{
	__asm volatile(
 8002018:	4802      	ldr	r0, [pc, #8]	; (8002024 <vPortStartFirstTask+0xc>)
 800201a:	6800      	ldr	r0, [r0, #0]
 800201c:	6800      	ldr	r0, [r0, #0]
 800201e:	f380 8808 	msr	MSP, r0
 8002022:	df00      	svc	0
 8002024:	e000ed08 	.word	0xe000ed08

08002028 <xPortStartScheduler>:
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8002028:	4b0b      	ldr	r3, [pc, #44]	; (8002058 <xPortStartScheduler+0x30>)

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
 800202a:	b510      	push	{r4, lr}
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800202c:	681a      	ldr	r2, [r3, #0]
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800202e:	2400      	movs	r4, #0
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8002030:	f442 027f 	orr.w	r2, r2, #16711680	; 0xff0000
 8002034:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	f042 427f 	orr.w	r2, r2, #4278190080	; 0xff000000
 800203c:	601a      	str	r2, [r3, #0]
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800203e:	4b07      	ldr	r3, [pc, #28]	; (800205c <xPortStartScheduler+0x34>)
 8002040:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8002044:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8002046:	2207      	movs	r2, #7
 8002048:	f843 2c04 	str.w	r2, [r3, #-4]
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800204c:	4b04      	ldr	r3, [pc, #16]	; (8002060 <xPortStartScheduler+0x38>)
 800204e:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8002050:	f7ff ffe2 	bl	8002018 <vPortStartFirstTask>

	/* Should not get here! */
	return 0;
}
 8002054:	4620      	mov	r0, r4
 8002056:	bd10      	pop	{r4, pc}
 8002058:	e000ed20 	.word	0xe000ed20
 800205c:	e000e014 	.word	0xe000e014
 8002060:	20000018 	.word	0x20000018

08002064 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8002064:	4b02      	ldr	r3, [pc, #8]	; (8002070 <vPortYieldFromISR+0xc>)
 8002066:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800206a:	601a      	str	r2, [r3, #0]
}
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	e000ed04 	.word	0xe000ed04

08002074 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
 8002074:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 8002078:	f380 8811 	msr	BASEPRI, r0
	uxCriticalNesting++;
 800207c:	4b02      	ldr	r3, [pc, #8]	; (8002088 <vPortEnterCritical+0x14>)
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	3201      	adds	r2, #1
 8002082:	601a      	str	r2, [r3, #0]
}
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	20000018 	.word	0x20000018

0800208c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	uxCriticalNesting--;
 800208c:	4a04      	ldr	r2, [pc, #16]	; (80020a0 <vPortExitCritical+0x14>)
 800208e:	6813      	ldr	r3, [r2, #0]
 8002090:	3b01      	subs	r3, #1
 8002092:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002094:	b91b      	cbnz	r3, 800209e <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
 8002096:	f04f 0000 	mov.w	r0, #0
 800209a:	f380 8811 	msr	BASEPRI, r0
 800209e:	4770      	bx	lr
 80020a0:	20000018 	.word	0x20000018

080020a4 <xPortPendSVHandler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80020a4:	f3ef 8009 	mrs	r0, PSP
 80020a8:	4b0c      	ldr	r3, [pc, #48]	; (80020dc <pxCurrentTCBConst>)
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80020b0:	6010      	str	r0, [r2, #0]
 80020b2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80020b6:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 80020ba:	f380 8811 	msr	BASEPRI, r0
 80020be:	f7ff ff2f 	bl	8001f20 <vTaskSwitchContext>
 80020c2:	f04f 0000 	mov.w	r0, #0
 80020c6:	f380 8811 	msr	BASEPRI, r0
 80020ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80020ce:	6819      	ldr	r1, [r3, #0]
 80020d0:	6808      	ldr	r0, [r1, #0]
 80020d2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80020d6:	f380 8809 	msr	PSP, r0
 80020da:	4770      	bx	lr

080020dc <pxCurrentTCBConst>:
 80020dc:	20000670 	.word	0x20000670

080020e0 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80020e0:	b508      	push	{r3, lr}
unsigned long ulDummy;

	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 80020e2:	4b07      	ldr	r3, [pc, #28]	; (8002100 <xPortSysTickHandler+0x20>)
 80020e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80020e8:	601a      	str	r2, [r3, #0]
	#endif

	ulDummy = portSET_INTERRUPT_MASK_FROM_ISR();
 80020ea:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 80020ee:	f380 8811 	msr	BASEPRI, r0
	{
		vTaskIncrementTick();
 80020f2:	f7ff fe07 	bl	8001d04 <vTaskIncrementTick>
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulDummy );
 80020f6:	f04f 0000 	mov.w	r0, #0
 80020fa:	f380 8811 	msr	BASEPRI, r0
}
 80020fe:	bd08      	pop	{r3, pc}
 8002100:	e000ed04 	.word	0xe000ed04

08002104 <pvPortMalloc>:
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;										\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002104:	b570      	push	{r4, r5, r6, lr}
 8002106:	4605      	mov	r5, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static portBASE_TYPE xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;

	vTaskSuspendAll();
 8002108:	f7ff fdf4 	bl	8001cf4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
 800210c:	4824      	ldr	r0, [pc, #144]	; (80021a0 <pvPortMalloc+0x9c>)
 800210e:	6801      	ldr	r1, [r0, #0]
 8002110:	b961      	cbnz	r1, 800212c <pvPortMalloc+0x28>
		{
			prvHeapInit();
 8002112:	4b24      	ldr	r3, [pc, #144]	; (80021a4 <pvPortMalloc+0xa0>)
 8002114:	4a24      	ldr	r2, [pc, #144]	; (80021a8 <pvPortMalloc+0xa4>)
 8002116:	f44f 5420 	mov.w	r4, #10240	; 0x2800
 800211a:	6013      	str	r3, [r2, #0]
 800211c:	6051      	str	r1, [r2, #4]
 800211e:	4a23      	ldr	r2, [pc, #140]	; (80021ac <pvPortMalloc+0xa8>)
 8002120:	605c      	str	r4, [r3, #4]
 8002122:	601a      	str	r2, [r3, #0]
			xHeapHasBeenInitialised = pdTRUE;
 8002124:	2301      	movs	r3, #1
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
		{
			prvHeapInit();
 8002126:	6054      	str	r4, [r2, #4]
 8002128:	6011      	str	r1, [r2, #0]
			xHeapHasBeenInitialised = pdTRUE;
 800212a:	6003      	str	r3, [r0, #0]
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
 800212c:	b135      	cbz	r5, 800213c <pvPortMalloc+0x38>
		{
			xWantedSize += heapSTRUCT_SIZE;
 800212e:	3510      	adds	r5, #16

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8002130:	f015 0f07 	tst.w	r5, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002134:	bf1c      	itt	ne
 8002136:	f025 0507 	bicne.w	r5, r5, #7
 800213a:	3508      	addne	r5, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configTOTAL_HEAP_SIZE ) )
 800213c:	1e6a      	subs	r2, r5, #1
 800213e:	f242 73fe 	movw	r3, #10238	; 0x27fe
 8002142:	429a      	cmp	r2, r3
 8002144:	d827      	bhi.n	8002196 <pvPortMalloc+0x92>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
 8002146:	4a18      	ldr	r2, [pc, #96]	; (80021a8 <pvPortMalloc+0xa4>)
 8002148:	6813      	ldr	r3, [r2, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock ) )
 800214a:	e001      	b.n	8002150 <pvPortMalloc+0x4c>
 800214c:	461a      	mov	r2, r3
 800214e:	4603      	mov	r3, r0
 8002150:	6859      	ldr	r1, [r3, #4]
 8002152:	42a9      	cmp	r1, r5
 8002154:	d202      	bcs.n	800215c <pvPortMalloc+0x58>
 8002156:	6818      	ldr	r0, [r3, #0]
 8002158:	2800      	cmp	r0, #0
 800215a:	d1f7      	bne.n	800214c <pvPortMalloc+0x48>
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
 800215c:	4813      	ldr	r0, [pc, #76]	; (80021ac <pvPortMalloc+0xa8>)
 800215e:	4283      	cmp	r3, r0
 8002160:	d019      	beq.n	8002196 <pvPortMalloc+0x92>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 8002162:	6814      	ldr	r4, [r2, #0]

				/* This block is being returned for use so must be taken our of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002164:	6818      	ldr	r0, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002166:	1b49      	subs	r1, r1, r5
			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 8002168:	3410      	adds	r4, #16
				/* This block is being returned for use so must be taken our of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800216a:	2920      	cmp	r1, #32
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );

				/* This block is being returned for use so must be taken our of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800216c:	6010      	str	r0, [r2, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800216e:	d90c      	bls.n	800218a <pvPortMalloc+0x86>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
 8002170:	195a      	adds	r2, r3, r5

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002172:	6051      	str	r1, [r2, #4]
					pxBlock->xBlockSize = xWantedSize;
 8002174:	605d      	str	r5, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 8002176:	6855      	ldr	r5, [r2, #4]
 8002178:	490b      	ldr	r1, [pc, #44]	; (80021a8 <pvPortMalloc+0xa4>)
 800217a:	e000      	b.n	800217e <pvPortMalloc+0x7a>
 800217c:	4601      	mov	r1, r0
 800217e:	6808      	ldr	r0, [r1, #0]
 8002180:	6846      	ldr	r6, [r0, #4]
 8002182:	42ae      	cmp	r6, r5
 8002184:	d3fa      	bcc.n	800217c <pvPortMalloc+0x78>
 8002186:	6010      	str	r0, [r2, #0]
 8002188:	600a      	str	r2, [r1, #0]
				}
				
				xFreeBytesRemaining -= pxBlock->xBlockSize;
 800218a:	4a09      	ldr	r2, [pc, #36]	; (80021b0 <pvPortMalloc+0xac>)
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	6811      	ldr	r1, [r2, #0]
 8002190:	1acb      	subs	r3, r1, r3
 8002192:	6013      	str	r3, [r2, #0]
 8002194:	e000      	b.n	8002198 <pvPortMalloc+0x94>

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static portBASE_TYPE xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
 8002196:	2400      	movs	r4, #0
				
				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
 8002198:	f7ff fe04 	bl	8001da4 <xTaskResumeAll>
		}
	}
	#endif

	return pvReturn;
}
 800219c:	4620      	mov	r0, r4
 800219e:	bd70      	pop	{r4, r5, r6, pc}
 80021a0:	200006cc 	.word	0x200006cc
 80021a4:	200006d0 	.word	0x200006d0
 80021a8:	20002ed0 	.word	0x20002ed0
 80021ac:	20002ed8 	.word	0x20002ed8
 80021b0:	2000001c 	.word	0x2000001c

080021b4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80021b4:	b570      	push	{r4, r5, r6, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv )
 80021b6:	4604      	mov	r4, r0
 80021b8:	b1b0      	cbz	r0, 80021e8 <vPortFree+0x34>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
 80021ba:	f1a0 0510 	sub.w	r5, r0, #16

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
 80021be:	f7ff fd99 	bl	8001cf4 <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
 80021c2:	6869      	ldr	r1, [r5, #4]
 80021c4:	4b09      	ldr	r3, [pc, #36]	; (80021ec <vPortFree+0x38>)
 80021c6:	e000      	b.n	80021ca <vPortFree+0x16>
 80021c8:	4613      	mov	r3, r2
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	6850      	ldr	r0, [r2, #4]
 80021ce:	4288      	cmp	r0, r1
 80021d0:	d3fa      	bcc.n	80021c8 <vPortFree+0x14>
 80021d2:	f844 2c10 	str.w	r2, [r4, #-16]
 80021d6:	601d      	str	r5, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
 80021d8:	4b05      	ldr	r3, [pc, #20]	; (80021f0 <vPortFree+0x3c>)
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	1851      	adds	r1, r2, r1
 80021de:	6019      	str	r1, [r3, #0]
		}
		xTaskResumeAll();
	}
}
 80021e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
			xFreeBytesRemaining += pxLink->xBlockSize;
		}
		xTaskResumeAll();
 80021e4:	f7ff bdde 	b.w	8001da4 <xTaskResumeAll>
 80021e8:	bd70      	pop	{r4, r5, r6, pc}
 80021ea:	bf00      	nop
 80021ec:	20002ed0 	.word	0x20002ed0
 80021f0:	2000001c 	.word	0x2000001c

080021f4 <__Init_Data_and_BSS>:
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc  = &_sidata;
  pulDest = &_sdata;
  if ( pulSrc != pulDest )
 80021f4:	4a0a      	ldr	r2, [pc, #40]	; (8002220 <__Init_Data_and_BSS+0x2c>)
 80021f6:	4b0b      	ldr	r3, [pc, #44]	; (8002224 <__Init_Data_and_BSS+0x30>)
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d105      	bne.n	8002208 <__Init_Data_and_BSS+0x14>
 80021fc:	4b0a      	ldr	r3, [pc, #40]	; (8002228 <__Init_Data_and_BSS+0x34>)
 80021fe:	e00a      	b.n	8002216 <__Init_Data_and_BSS+0x22>
  {
    for(; pulDest < &_edata; )
    {
      *(pulDest++) = *(pulSrc++);
 8002200:	f852 1b04 	ldr.w	r1, [r2], #4
 8002204:	f843 1b04 	str.w	r1, [r3], #4
  /* Copy the data segment initializers from flash to SRAM */
  pulSrc  = &_sidata;
  pulDest = &_sdata;
  if ( pulSrc != pulDest )
  {
    for(; pulDest < &_edata; )
 8002208:	4908      	ldr	r1, [pc, #32]	; (800222c <__Init_Data_and_BSS+0x38>)
 800220a:	428b      	cmp	r3, r1
 800220c:	d3f8      	bcc.n	8002200 <__Init_Data_and_BSS+0xc>
 800220e:	e7f5      	b.n	80021fc <__Init_Data_and_BSS+0x8>
    }
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
  {
    *(pulDest++) = 0;
 8002210:	2200      	movs	r2, #0
 8002212:	f843 2b04 	str.w	r2, [r3], #4
    {
      *(pulDest++) = *(pulSrc++);
    }
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 8002216:	4a06      	ldr	r2, [pc, #24]	; (8002230 <__Init_Data_and_BSS+0x3c>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d3f9      	bcc.n	8002210 <__Init_Data_and_BSS+0x1c>
  {
    *(pulDest++) = 0;
  }
}
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	08008f48 	.word	0x08008f48
 8002224:	20000000 	.word	0x20000000
 8002228:	200005a0 	.word	0x200005a0
 800222c:	200005a0 	.word	0x200005a0
 8002230:	20002fd0 	.word	0x20002fd0

08002234 <Reset_Handler>:
 * @param  None
 * @retval : None
*/

void Reset_Handler(void)
{
 8002234:	4668      	mov	r0, sp
 8002236:	f020 0107 	bic.w	r1, r0, #7
 800223a:	468d      	mov	sp, r1
 800223c:	b501      	push	{r0, lr}
  volatile unsigned long i;
  for (i=0;i<500000;i++) { ; }
#endif

  /* Initialize data and bss */
  __Init_Data_and_BSS();
 800223e:	f7ff ffd9 	bl	80021f4 <__Init_Data_and_BSS>
    __libc_init_array()
  } */
  
  /* Setup the microcontroller system. Initialize the Embedded Flash Interface,
     initialize the PLL and update the SystemFrequency variable. */
  SystemInit();
 8002242:	f000 f809 	bl	8002258 <SystemInit>

  /* Call the application's entry point.*/
  main();
 8002246:	f7fd ff99 	bl	800017c <main>
 800224a:	e7fe      	b.n	800224a <Reset_Handler+0x16>

0800224c <Default_Handler>:
 * @param  None
 * @retval : None
*/

void Default_Handler(void)
{
 800224c:	e7fe      	b.n	800224c <Default_Handler>

0800224e <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
 800224e:	f3ef 8008 	mrs	r0, MSP
 8002252:	4600      	mov	r0, r0
 8002254:	4770      	bx	lr
	...

08002258 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002258:	4b0d      	ldr	r3, [pc, #52]	; (8002290 <SystemInit+0x38>)
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	f042 0201 	orr.w	r2, r2, #1
 8002260:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002262:	6859      	ldr	r1, [r3, #4]
 8002264:	4a0b      	ldr	r2, [pc, #44]	; (8002294 <SystemInit+0x3c>)
 8002266:	ea01 0202 	and.w	r2, r1, r2
 800226a:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002272:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002276:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800227e:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002280:	685a      	ldr	r2, [r3, #4]
 8002282:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002286:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002288:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800228c:	609a      	str	r2, [r3, #8]
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
}
 800228e:	4770      	bx	lr
 8002290:	40021000 	.word	0x40021000
 8002294:	f8ff0000 	.word	0xf8ff0000

08002298 <abort>:
 8002298:	b508      	push	{r3, lr}
 800229a:	2006      	movs	r0, #6
 800229c:	f000 f992 	bl	80025c4 <raise>
 80022a0:	2001      	movs	r0, #1
 80022a2:	f7fe f811 	bl	80002c8 <_exit>
 80022a6:	bf00      	nop

080022a8 <memcpy>:
 80022a8:	2a03      	cmp	r2, #3
 80022aa:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
 80022ae:	d809      	bhi.n	80022c4 <memcpy+0x1c>
 80022b0:	b12a      	cbz	r2, 80022be <memcpy+0x16>
 80022b2:	2300      	movs	r3, #0
 80022b4:	5ccc      	ldrb	r4, [r1, r3]
 80022b6:	54c4      	strb	r4, [r0, r3]
 80022b8:	3301      	adds	r3, #1
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d1fa      	bne.n	80022b4 <memcpy+0xc>
 80022be:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 80022c2:	4770      	bx	lr
 80022c4:	460b      	mov	r3, r1
 80022c6:	1882      	adds	r2, r0, r2
 80022c8:	4601      	mov	r1, r0
 80022ca:	e003      	b.n	80022d4 <memcpy+0x2c>
 80022cc:	7824      	ldrb	r4, [r4, #0]
 80022ce:	3301      	adds	r3, #1
 80022d0:	f801 4b01 	strb.w	r4, [r1], #1
 80022d4:	f011 0f03 	tst.w	r1, #3
 80022d8:	461c      	mov	r4, r3
 80022da:	d1f7      	bne.n	80022cc <memcpy+0x24>
 80022dc:	f013 0503 	ands.w	r5, r3, #3
 80022e0:	d05d      	beq.n	800239e <memcpy+0xf6>
 80022e2:	426e      	negs	r6, r5
 80022e4:	f1c5 0c04 	rsb	ip, r5, #4
 80022e8:	00ed      	lsls	r5, r5, #3
 80022ea:	599b      	ldr	r3, [r3, r6]
 80022ec:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80022f0:	e008      	b.n	8002304 <memcpy+0x5c>
 80022f2:	3404      	adds	r4, #4
 80022f4:	59a7      	ldr	r7, [r4, r6]
 80022f6:	463b      	mov	r3, r7
 80022f8:	fa07 f70c 	lsl.w	r7, r7, ip
 80022fc:	ea48 0707 	orr.w	r7, r8, r7
 8002300:	f841 7b04 	str.w	r7, [r1], #4
 8002304:	1a57      	subs	r7, r2, r1
 8002306:	fa23 f805 	lsr.w	r8, r3, r5
 800230a:	2f03      	cmp	r7, #3
 800230c:	dcf1      	bgt.n	80022f2 <memcpy+0x4a>
 800230e:	e003      	b.n	8002318 <memcpy+0x70>
 8002310:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002314:	f801 3b01 	strb.w	r3, [r1], #1
 8002318:	428a      	cmp	r2, r1
 800231a:	d8f9      	bhi.n	8002310 <memcpy+0x68>
 800231c:	e7cf      	b.n	80022be <memcpy+0x16>
 800231e:	f853 4c40 	ldr.w	r4, [r3, #-64]
 8002322:	f841 4c40 	str.w	r4, [r1, #-64]
 8002326:	f853 4c3c 	ldr.w	r4, [r3, #-60]
 800232a:	f841 4c3c 	str.w	r4, [r1, #-60]
 800232e:	f853 4c38 	ldr.w	r4, [r3, #-56]
 8002332:	f841 4c38 	str.w	r4, [r1, #-56]
 8002336:	f853 4c34 	ldr.w	r4, [r3, #-52]
 800233a:	f841 4c34 	str.w	r4, [r1, #-52]
 800233e:	f853 4c30 	ldr.w	r4, [r3, #-48]
 8002342:	f841 4c30 	str.w	r4, [r1, #-48]
 8002346:	f853 4c2c 	ldr.w	r4, [r3, #-44]
 800234a:	f841 4c2c 	str.w	r4, [r1, #-44]
 800234e:	f853 4c28 	ldr.w	r4, [r3, #-40]
 8002352:	f841 4c28 	str.w	r4, [r1, #-40]
 8002356:	f853 4c24 	ldr.w	r4, [r3, #-36]
 800235a:	f841 4c24 	str.w	r4, [r1, #-36]
 800235e:	f853 4c20 	ldr.w	r4, [r3, #-32]
 8002362:	f841 4c20 	str.w	r4, [r1, #-32]
 8002366:	f853 4c1c 	ldr.w	r4, [r3, #-28]
 800236a:	f841 4c1c 	str.w	r4, [r1, #-28]
 800236e:	f853 4c18 	ldr.w	r4, [r3, #-24]
 8002372:	f841 4c18 	str.w	r4, [r1, #-24]
 8002376:	f853 4c14 	ldr.w	r4, [r3, #-20]
 800237a:	f841 4c14 	str.w	r4, [r1, #-20]
 800237e:	f853 4c10 	ldr.w	r4, [r3, #-16]
 8002382:	f841 4c10 	str.w	r4, [r1, #-16]
 8002386:	f853 4c0c 	ldr.w	r4, [r3, #-12]
 800238a:	f841 4c0c 	str.w	r4, [r1, #-12]
 800238e:	f853 4c08 	ldr.w	r4, [r3, #-8]
 8002392:	f841 4c08 	str.w	r4, [r1, #-8]
 8002396:	f853 4c04 	ldr.w	r4, [r3, #-4]
 800239a:	f841 4c04 	str.w	r4, [r1, #-4]
 800239e:	1a56      	subs	r6, r2, r1
 80023a0:	461d      	mov	r5, r3
 80023a2:	460c      	mov	r4, r1
 80023a4:	3340      	adds	r3, #64	; 0x40
 80023a6:	3140      	adds	r1, #64	; 0x40
 80023a8:	2e3f      	cmp	r6, #63	; 0x3f
 80023aa:	dcb8      	bgt.n	800231e <memcpy+0x76>
 80023ac:	462b      	mov	r3, r5
 80023ae:	e00f      	b.n	80023d0 <memcpy+0x128>
 80023b0:	f853 1c10 	ldr.w	r1, [r3, #-16]
 80023b4:	f844 1c10 	str.w	r1, [r4, #-16]
 80023b8:	f853 1c0c 	ldr.w	r1, [r3, #-12]
 80023bc:	f844 1c0c 	str.w	r1, [r4, #-12]
 80023c0:	f853 1c08 	ldr.w	r1, [r3, #-8]
 80023c4:	f844 1c08 	str.w	r1, [r4, #-8]
 80023c8:	f853 1c04 	ldr.w	r1, [r3, #-4]
 80023cc:	f844 1c04 	str.w	r1, [r4, #-4]
 80023d0:	1b16      	subs	r6, r2, r4
 80023d2:	461d      	mov	r5, r3
 80023d4:	3310      	adds	r3, #16
 80023d6:	2e0f      	cmp	r6, #15
 80023d8:	4621      	mov	r1, r4
 80023da:	f104 0410 	add.w	r4, r4, #16
 80023de:	dce7      	bgt.n	80023b0 <memcpy+0x108>
 80023e0:	462b      	mov	r3, r5
 80023e2:	e002      	b.n	80023ea <memcpy+0x142>
 80023e4:	6824      	ldr	r4, [r4, #0]
 80023e6:	f841 4b04 	str.w	r4, [r1], #4
 80023ea:	1a55      	subs	r5, r2, r1
 80023ec:	461c      	mov	r4, r3
 80023ee:	2d03      	cmp	r5, #3
 80023f0:	f103 0304 	add.w	r3, r3, #4
 80023f4:	dcf6      	bgt.n	80023e4 <memcpy+0x13c>
 80023f6:	e78f      	b.n	8002318 <memcpy+0x70>

080023f8 <memset>:
 80023f8:	2a03      	cmp	r2, #3
 80023fa:	b2c9      	uxtb	r1, r1
 80023fc:	b470      	push	{r4, r5, r6}
 80023fe:	d808      	bhi.n	8002412 <memset+0x1a>
 8002400:	b12a      	cbz	r2, 800240e <memset+0x16>
 8002402:	4603      	mov	r3, r0
 8002404:	1812      	adds	r2, r2, r0
 8002406:	f803 1b01 	strb.w	r1, [r3], #1
 800240a:	4293      	cmp	r3, r2
 800240c:	d1fb      	bne.n	8002406 <memset+0xe>
 800240e:	bc70      	pop	{r4, r5, r6}
 8002410:	4770      	bx	lr
 8002412:	1882      	adds	r2, r0, r2
 8002414:	4604      	mov	r4, r0
 8002416:	e001      	b.n	800241c <memset+0x24>
 8002418:	f804 1b01 	strb.w	r1, [r4], #1
 800241c:	f014 0f03 	tst.w	r4, #3
 8002420:	d1fa      	bne.n	8002418 <memset+0x20>
 8002422:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
 8002426:	fb03 f301 	mul.w	r3, r3, r1
 800242a:	e01f      	b.n	800246c <memset+0x74>
 800242c:	f844 3c40 	str.w	r3, [r4, #-64]
 8002430:	f844 3c3c 	str.w	r3, [r4, #-60]
 8002434:	f844 3c38 	str.w	r3, [r4, #-56]
 8002438:	f844 3c34 	str.w	r3, [r4, #-52]
 800243c:	f844 3c30 	str.w	r3, [r4, #-48]
 8002440:	f844 3c2c 	str.w	r3, [r4, #-44]
 8002444:	f844 3c28 	str.w	r3, [r4, #-40]
 8002448:	f844 3c24 	str.w	r3, [r4, #-36]
 800244c:	f844 3c20 	str.w	r3, [r4, #-32]
 8002450:	f844 3c1c 	str.w	r3, [r4, #-28]
 8002454:	f844 3c18 	str.w	r3, [r4, #-24]
 8002458:	f844 3c14 	str.w	r3, [r4, #-20]
 800245c:	f844 3c10 	str.w	r3, [r4, #-16]
 8002460:	f844 3c0c 	str.w	r3, [r4, #-12]
 8002464:	f844 3c08 	str.w	r3, [r4, #-8]
 8002468:	f844 3c04 	str.w	r3, [r4, #-4]
 800246c:	1b16      	subs	r6, r2, r4
 800246e:	4625      	mov	r5, r4
 8002470:	3440      	adds	r4, #64	; 0x40
 8002472:	2e3f      	cmp	r6, #63	; 0x3f
 8002474:	dcda      	bgt.n	800242c <memset+0x34>
 8002476:	462c      	mov	r4, r5
 8002478:	e007      	b.n	800248a <memset+0x92>
 800247a:	f844 3c10 	str.w	r3, [r4, #-16]
 800247e:	f844 3c0c 	str.w	r3, [r4, #-12]
 8002482:	f844 3c08 	str.w	r3, [r4, #-8]
 8002486:	f844 3c04 	str.w	r3, [r4, #-4]
 800248a:	1b16      	subs	r6, r2, r4
 800248c:	4625      	mov	r5, r4
 800248e:	3410      	adds	r4, #16
 8002490:	2e0f      	cmp	r6, #15
 8002492:	dcf2      	bgt.n	800247a <memset+0x82>
 8002494:	e001      	b.n	800249a <memset+0xa2>
 8002496:	f845 3b04 	str.w	r3, [r5], #4
 800249a:	1b54      	subs	r4, r2, r5
 800249c:	2c03      	cmp	r4, #3
 800249e:	dcfa      	bgt.n	8002496 <memset+0x9e>
 80024a0:	e001      	b.n	80024a6 <memset+0xae>
 80024a2:	f805 1b01 	strb.w	r1, [r5], #1
 80024a6:	4295      	cmp	r5, r2
 80024a8:	d3fb      	bcc.n	80024a2 <memset+0xaa>
 80024aa:	e7b0      	b.n	800240e <memset+0x16>

080024ac <_init_signal_r>:
 80024ac:	b538      	push	{r3, r4, r5, lr}
 80024ae:	4604      	mov	r4, r0
 80024b0:	6c45      	ldr	r5, [r0, #68]	; 0x44
 80024b2:	b10d      	cbz	r5, 80024b8 <_init_signal_r+0xc>
 80024b4:	2000      	movs	r0, #0
 80024b6:	bd38      	pop	{r3, r4, r5, pc}
 80024b8:	2180      	movs	r1, #128	; 0x80
 80024ba:	f002 fded 	bl	8005098 <_malloc_r>
 80024be:	6460      	str	r0, [r4, #68]	; 0x44
 80024c0:	b140      	cbz	r0, 80024d4 <_init_signal_r+0x28>
 80024c2:	4603      	mov	r3, r0
 80024c4:	4628      	mov	r0, r5
 80024c6:	f103 0280 	add.w	r2, r3, #128	; 0x80
 80024ca:	f843 0b04 	str.w	r0, [r3], #4
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d1fb      	bne.n	80024ca <_init_signal_r+0x1e>
 80024d2:	bd38      	pop	{r3, r4, r5, pc}
 80024d4:	f04f 30ff 	mov.w	r0, #4294967295
 80024d8:	bd38      	pop	{r3, r4, r5, pc}
 80024da:	bf00      	nop

080024dc <_signal_r>:
 80024dc:	291f      	cmp	r1, #31
 80024de:	b510      	push	{r4, lr}
 80024e0:	4604      	mov	r4, r0
 80024e2:	b082      	sub	sp, #8
 80024e4:	d807      	bhi.n	80024f6 <_signal_r+0x1a>
 80024e6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80024e8:	b153      	cbz	r3, 8002500 <_signal_r+0x24>
 80024ea:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 80024ee:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 80024f2:	b002      	add	sp, #8
 80024f4:	bd10      	pop	{r4, pc}
 80024f6:	2316      	movs	r3, #22
 80024f8:	f04f 30ff 	mov.w	r0, #4294967295
 80024fc:	6023      	str	r3, [r4, #0]
 80024fe:	e7f8      	b.n	80024f2 <_signal_r+0x16>
 8002500:	9101      	str	r1, [sp, #4]
 8002502:	9200      	str	r2, [sp, #0]
 8002504:	f7ff ffd2 	bl	80024ac <_init_signal_r>
 8002508:	9901      	ldr	r1, [sp, #4]
 800250a:	9a00      	ldr	r2, [sp, #0]
 800250c:	b908      	cbnz	r0, 8002512 <_signal_r+0x36>
 800250e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002510:	e7eb      	b.n	80024ea <_signal_r+0xe>
 8002512:	f04f 30ff 	mov.w	r0, #4294967295
 8002516:	e7ec      	b.n	80024f2 <_signal_r+0x16>

08002518 <_raise_r>:
 8002518:	291f      	cmp	r1, #31
 800251a:	b570      	push	{r4, r5, r6, lr}
 800251c:	460c      	mov	r4, r1
 800251e:	4605      	mov	r5, r0
 8002520:	d820      	bhi.n	8002564 <_raise_r+0x4c>
 8002522:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002524:	b1a2      	cbz	r2, 8002550 <_raise_r+0x38>
 8002526:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800252a:	b18b      	cbz	r3, 8002550 <_raise_r+0x38>
 800252c:	2b01      	cmp	r3, #1
 800252e:	d00d      	beq.n	800254c <_raise_r+0x34>
 8002530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002534:	d006      	beq.n	8002544 <_raise_r+0x2c>
 8002536:	2500      	movs	r5, #0
 8002538:	4608      	mov	r0, r1
 800253a:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 800253e:	4798      	blx	r3
 8002540:	4628      	mov	r0, r5
 8002542:	bd70      	pop	{r4, r5, r6, pc}
 8002544:	2316      	movs	r3, #22
 8002546:	2001      	movs	r0, #1
 8002548:	602b      	str	r3, [r5, #0]
 800254a:	bd70      	pop	{r4, r5, r6, pc}
 800254c:	2000      	movs	r0, #0
 800254e:	bd70      	pop	{r4, r5, r6, pc}
 8002550:	4628      	mov	r0, r5
 8002552:	f000 f86b 	bl	800262c <_getpid_r>
 8002556:	4622      	mov	r2, r4
 8002558:	4601      	mov	r1, r0
 800255a:	4628      	mov	r0, r5
 800255c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002560:	f000 b84e 	b.w	8002600 <_kill_r>
 8002564:	2316      	movs	r3, #22
 8002566:	f04f 30ff 	mov.w	r0, #4294967295
 800256a:	602b      	str	r3, [r5, #0]
 800256c:	bd70      	pop	{r4, r5, r6, pc}
 800256e:	bf00      	nop

08002570 <__sigtramp_r>:
 8002570:	291f      	cmp	r1, #31
 8002572:	b510      	push	{r4, lr}
 8002574:	4604      	mov	r4, r0
 8002576:	b082      	sub	sp, #8
 8002578:	d812      	bhi.n	80025a0 <__sigtramp_r+0x30>
 800257a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800257c:	b1ca      	cbz	r2, 80025b2 <__sigtramp_r+0x42>
 800257e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8002582:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8002586:	b183      	cbz	r3, 80025aa <__sigtramp_r+0x3a>
 8002588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800258c:	d00f      	beq.n	80025ae <__sigtramp_r+0x3e>
 800258e:	2b01      	cmp	r3, #1
 8002590:	d009      	beq.n	80025a6 <__sigtramp_r+0x36>
 8002592:	2400      	movs	r4, #0
 8002594:	4608      	mov	r0, r1
 8002596:	6014      	str	r4, [r2, #0]
 8002598:	4798      	blx	r3
 800259a:	4620      	mov	r0, r4
 800259c:	b002      	add	sp, #8
 800259e:	bd10      	pop	{r4, pc}
 80025a0:	f04f 30ff 	mov.w	r0, #4294967295
 80025a4:	e7fa      	b.n	800259c <__sigtramp_r+0x2c>
 80025a6:	2003      	movs	r0, #3
 80025a8:	e7f8      	b.n	800259c <__sigtramp_r+0x2c>
 80025aa:	2001      	movs	r0, #1
 80025ac:	e7f6      	b.n	800259c <__sigtramp_r+0x2c>
 80025ae:	2002      	movs	r0, #2
 80025b0:	e7f4      	b.n	800259c <__sigtramp_r+0x2c>
 80025b2:	9101      	str	r1, [sp, #4]
 80025b4:	f7ff ff7a 	bl	80024ac <_init_signal_r>
 80025b8:	9901      	ldr	r1, [sp, #4]
 80025ba:	2800      	cmp	r0, #0
 80025bc:	d1f0      	bne.n	80025a0 <__sigtramp_r+0x30>
 80025be:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80025c0:	e7dd      	b.n	800257e <__sigtramp_r+0xe>
 80025c2:	bf00      	nop

080025c4 <raise>:
 80025c4:	f240 0320 	movw	r3, #32
 80025c8:	4601      	mov	r1, r0
 80025ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025ce:	6818      	ldr	r0, [r3, #0]
 80025d0:	e7a2      	b.n	8002518 <_raise_r>
 80025d2:	bf00      	nop

080025d4 <signal>:
 80025d4:	f240 0320 	movw	r3, #32
 80025d8:	460a      	mov	r2, r1
 80025da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025de:	4601      	mov	r1, r0
 80025e0:	6818      	ldr	r0, [r3, #0]
 80025e2:	e77b      	b.n	80024dc <_signal_r>

080025e4 <_init_signal>:
 80025e4:	f240 0320 	movw	r3, #32
 80025e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025ec:	6818      	ldr	r0, [r3, #0]
 80025ee:	e75d      	b.n	80024ac <_init_signal_r>

080025f0 <__sigtramp>:
 80025f0:	f240 0320 	movw	r3, #32
 80025f4:	4601      	mov	r1, r0
 80025f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025fa:	6818      	ldr	r0, [r3, #0]
 80025fc:	e7b8      	b.n	8002570 <__sigtramp_r>
 80025fe:	bf00      	nop

08002600 <_kill_r>:
 8002600:	b538      	push	{r3, r4, r5, lr}
 8002602:	f642 74cc 	movw	r4, #12236	; 0x2fcc
 8002606:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800260a:	4605      	mov	r5, r0
 800260c:	4608      	mov	r0, r1
 800260e:	4611      	mov	r1, r2
 8002610:	2300      	movs	r3, #0
 8002612:	6023      	str	r3, [r4, #0]
 8002614:	f7fd fe50 	bl	80002b8 <_kill>
 8002618:	f1b0 3fff 	cmp.w	r0, #4294967295
 800261c:	d000      	beq.n	8002620 <_kill_r+0x20>
 800261e:	bd38      	pop	{r3, r4, r5, pc}
 8002620:	6823      	ldr	r3, [r4, #0]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d0fb      	beq.n	800261e <_kill_r+0x1e>
 8002626:	602b      	str	r3, [r5, #0]
 8002628:	bd38      	pop	{r3, r4, r5, pc}
 800262a:	bf00      	nop

0800262c <_getpid_r>:
 800262c:	f7fd be4d 	b.w	80002ca <_getpid>

08002630 <_sprintf_r>:
 8002630:	b40c      	push	{r2, r3}
 8002632:	f44f 7302 	mov.w	r3, #520	; 0x208
 8002636:	b570      	push	{r4, r5, r6, lr}
 8002638:	b09c      	sub	sp, #112	; 0x70
 800263a:	ac20      	add	r4, sp, #128	; 0x80
 800263c:	460e      	mov	r6, r1
 800263e:	f8ad 3010 	strh.w	r3, [sp, #16]
 8002642:	a901      	add	r1, sp, #4
 8002644:	f854 2b04 	ldr.w	r2, [r4], #4
 8002648:	f04f 33ff 	mov.w	r3, #4294967295
 800264c:	f8ad 3012 	strh.w	r3, [sp, #18]
 8002650:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8002654:	4623      	mov	r3, r4
 8002656:	9601      	str	r6, [sp, #4]
 8002658:	9605      	str	r6, [sp, #20]
 800265a:	9503      	str	r5, [sp, #12]
 800265c:	9506      	str	r5, [sp, #24]
 800265e:	941b      	str	r4, [sp, #108]	; 0x6c
 8002660:	f000 f86e 	bl	8002740 <_svfprintf_r>
 8002664:	9b01      	ldr	r3, [sp, #4]
 8002666:	2200      	movs	r2, #0
 8002668:	701a      	strb	r2, [r3, #0]
 800266a:	b01c      	add	sp, #112	; 0x70
 800266c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002670:	b002      	add	sp, #8
 8002672:	4770      	bx	lr

08002674 <sprintf>:
 8002674:	b40e      	push	{r1, r2, r3}
 8002676:	f240 0320 	movw	r3, #32
 800267a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800267c:	b09c      	sub	sp, #112	; 0x70
 800267e:	ac21      	add	r4, sp, #132	; 0x84
 8002680:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002684:	4606      	mov	r6, r0
 8002686:	a901      	add	r1, sp, #4
 8002688:	f854 2b04 	ldr.w	r2, [r4], #4
 800268c:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8002690:	6818      	ldr	r0, [r3, #0]
 8002692:	f44f 7702 	mov.w	r7, #520	; 0x208
 8002696:	4623      	mov	r3, r4
 8002698:	9601      	str	r6, [sp, #4]
 800269a:	9605      	str	r6, [sp, #20]
 800269c:	f04f 36ff 	mov.w	r6, #4294967295
 80026a0:	f8ad 7010 	strh.w	r7, [sp, #16]
 80026a4:	f8ad 6012 	strh.w	r6, [sp, #18]
 80026a8:	9503      	str	r5, [sp, #12]
 80026aa:	9506      	str	r5, [sp, #24]
 80026ac:	941b      	str	r4, [sp, #108]	; 0x6c
 80026ae:	f000 f847 	bl	8002740 <_svfprintf_r>
 80026b2:	9b01      	ldr	r3, [sp, #4]
 80026b4:	2200      	movs	r2, #0
 80026b6:	701a      	strb	r2, [r3, #0]
 80026b8:	b01c      	add	sp, #112	; 0x70
 80026ba:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80026be:	b003      	add	sp, #12
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop

080026c4 <strncpy>:
 80026c4:	ea41 0300 	orr.w	r3, r1, r0
 80026c8:	f013 0f03 	tst.w	r3, #3
 80026cc:	4603      	mov	r3, r0
 80026ce:	b470      	push	{r4, r5, r6}
 80026d0:	bf14      	ite	ne
 80026d2:	2500      	movne	r5, #0
 80026d4:	2501      	moveq	r5, #1
 80026d6:	2a03      	cmp	r2, #3
 80026d8:	bf94      	ite	ls
 80026da:	2500      	movls	r5, #0
 80026dc:	f005 0501 	andhi.w	r5, r5, #1
 80026e0:	460c      	mov	r4, r1
 80026e2:	4606      	mov	r6, r0
 80026e4:	b9cd      	cbnz	r5, 800271a <strncpy+0x56>
 80026e6:	b1b2      	cbz	r2, 8002716 <strncpy+0x52>
 80026e8:	780d      	ldrb	r5, [r1, #0]
 80026ea:	4634      	mov	r4, r6
 80026ec:	1e53      	subs	r3, r2, #1
 80026ee:	f804 5b01 	strb.w	r5, [r4], #1
 80026f2:	b155      	cbz	r5, 800270a <strncpy+0x46>
 80026f4:	1cb2      	adds	r2, r6, #2
 80026f6:	b173      	cbz	r3, 8002716 <strncpy+0x52>
 80026f8:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 80026fc:	4614      	mov	r4, r2
 80026fe:	3b01      	subs	r3, #1
 8002700:	f802 5c01 	strb.w	r5, [r2, #-1]
 8002704:	3201      	adds	r2, #1
 8002706:	2d00      	cmp	r5, #0
 8002708:	d1f5      	bne.n	80026f6 <strncpy+0x32>
 800270a:	b123      	cbz	r3, 8002716 <strncpy+0x52>
 800270c:	2200      	movs	r2, #0
 800270e:	3b01      	subs	r3, #1
 8002710:	f804 2b01 	strb.w	r2, [r4], #1
 8002714:	d1fb      	bne.n	800270e <strncpy+0x4a>
 8002716:	bc70      	pop	{r4, r5, r6}
 8002718:	4770      	bx	lr
 800271a:	4621      	mov	r1, r4
 800271c:	f854 5b04 	ldr.w	r5, [r4], #4
 8002720:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
 8002724:	ea26 0605 	bic.w	r6, r6, r5
 8002728:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
 800272c:	d105      	bne.n	800273a <strncpy+0x76>
 800272e:	3a04      	subs	r2, #4
 8002730:	f843 5b04 	str.w	r5, [r3], #4
 8002734:	2a03      	cmp	r2, #3
 8002736:	4621      	mov	r1, r4
 8002738:	d8ef      	bhi.n	800271a <strncpy+0x56>
 800273a:	461e      	mov	r6, r3
 800273c:	e7d3      	b.n	80026e6 <strncpy+0x22>
 800273e:	bf00      	nop

08002740 <_svfprintf_r>:
 8002740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002744:	b0c5      	sub	sp, #276	; 0x114
 8002746:	4614      	mov	r4, r2
 8002748:	9312      	str	r3, [sp, #72]	; 0x48
 800274a:	910c      	str	r1, [sp, #48]	; 0x30
 800274c:	9011      	str	r0, [sp, #68]	; 0x44
 800274e:	f002 fc83 	bl	8005058 <_localeconv_r>
 8002752:	6800      	ldr	r0, [r0, #0]
 8002754:	9019      	str	r0, [sp, #100]	; 0x64
 8002756:	f003 fd7f 	bl	8006258 <strlen>
 800275a:	901c      	str	r0, [sp, #112]	; 0x70
 800275c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800275e:	8983      	ldrh	r3, [r0, #12]
 8002760:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002764:	d003      	beq.n	800276e <_svfprintf_r+0x2e>
 8002766:	6903      	ldr	r3, [r0, #16]
 8002768:	2b00      	cmp	r3, #0
 800276a:	f001 8184 	beq.w	8003a76 <_svfprintf_r+0x1336>
 800276e:	f10d 0a7c 	add.w	sl, sp, #124	; 0x7c
 8002772:	2300      	movs	r3, #0
 8002774:	4656      	mov	r6, sl
 8002776:	f10d 01f7 	add.w	r1, sp, #247	; 0xf7
 800277a:	930e      	str	r3, [sp, #56]	; 0x38
 800277c:	9409      	str	r4, [sp, #36]	; 0x24
 800277e:	931a      	str	r3, [sp, #104]	; 0x68
 8002780:	931b      	str	r3, [sp, #108]	; 0x6c
 8002782:	9317      	str	r3, [sp, #92]	; 0x5c
 8002784:	931d      	str	r3, [sp, #116]	; 0x74
 8002786:	930f      	str	r3, [sp, #60]	; 0x3c
 8002788:	9107      	str	r1, [sp, #28]
 800278a:	f8cd a0e4 	str.w	sl, [sp, #228]	; 0xe4
 800278e:	933b      	str	r3, [sp, #236]	; 0xec
 8002790:	933a      	str	r3, [sp, #232]	; 0xe8
 8002792:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002794:	7813      	ldrb	r3, [r2, #0]
 8002796:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
 800279a:	bf18      	it	ne
 800279c:	2201      	movne	r2, #1
 800279e:	2b00      	cmp	r3, #0
 80027a0:	bf0c      	ite	eq
 80027a2:	2300      	moveq	r3, #0
 80027a4:	f002 0301 	andne.w	r3, r2, #1
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f000 80bd 	beq.w	8002928 <_svfprintf_r+0x1e8>
 80027ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80027b0:	1c5a      	adds	r2, r3, #1
 80027b2:	4617      	mov	r7, r2
 80027b4:	3201      	adds	r2, #1
 80027b6:	783b      	ldrb	r3, [r7, #0]
 80027b8:	1e19      	subs	r1, r3, #0
 80027ba:	bf18      	it	ne
 80027bc:	2101      	movne	r1, #1
 80027be:	2b25      	cmp	r3, #37	; 0x25
 80027c0:	bf0c      	ite	eq
 80027c2:	2300      	moveq	r3, #0
 80027c4:	f001 0301 	andne.w	r3, r1, #1
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d1f2      	bne.n	80027b2 <_svfprintf_r+0x72>
 80027cc:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80027ce:	ebb7 0804 	subs.w	r8, r7, r4
 80027d2:	d010      	beq.n	80027f6 <_svfprintf_r+0xb6>
 80027d4:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80027d6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80027d8:	3401      	adds	r4, #1
 80027da:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80027dc:	2c07      	cmp	r4, #7
 80027de:	f8c6 8004 	str.w	r8, [r6, #4]
 80027e2:	6030      	str	r0, [r6, #0]
 80027e4:	4445      	add	r5, r8
 80027e6:	943a      	str	r4, [sp, #232]	; 0xe8
 80027e8:	953b      	str	r5, [sp, #236]	; 0xec
 80027ea:	f300 8081 	bgt.w	80028f0 <_svfprintf_r+0x1b0>
 80027ee:	3608      	adds	r6, #8
 80027f0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80027f2:	4441      	add	r1, r8
 80027f4:	910f      	str	r1, [sp, #60]	; 0x3c
 80027f6:	783b      	ldrb	r3, [r7, #0]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	f000 8081 	beq.w	8002900 <_svfprintf_r+0x1c0>
 80027fe:	1c7c      	adds	r4, r7, #1
 8002800:	2200      	movs	r2, #0
 8002802:	2300      	movs	r3, #0
 8002804:	920d      	str	r2, [sp, #52]	; 0x34
 8002806:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 800280a:	2520      	movs	r5, #32
 800280c:	9409      	str	r4, [sp, #36]	; 0x24
 800280e:	212b      	movs	r1, #43	; 0x2b
 8002810:	787b      	ldrb	r3, [r7, #1]
 8002812:	f04f 37ff 	mov.w	r7, #4294967295
 8002816:	9208      	str	r2, [sp, #32]
 8002818:	4622      	mov	r2, r4
 800281a:	3201      	adds	r2, #1
 800281c:	f1a3 0020 	sub.w	r0, r3, #32
 8002820:	2858      	cmp	r0, #88	; 0x58
 8002822:	f200 831d 	bhi.w	8002e60 <_svfprintf_r+0x720>
 8002826:	e8df f010 	tbh	[pc, r0, lsl #1]
 800282a:	032e      	.short	0x032e
 800282c:	031b031b 	.word	0x031b031b
 8002830:	031b0337 	.word	0x031b0337
 8002834:	031b031b 	.word	0x031b031b
 8002838:	031b031b 	.word	0x031b031b
 800283c:	03c8031b 	.word	0x03c8031b
 8002840:	031b0081 	.word	0x031b0081
 8002844:	0085005d 	.word	0x0085005d
 8002848:	009f031b 	.word	0x009f031b
 800284c:	00a500a5 	.word	0x00a500a5
 8002850:	00a500a5 	.word	0x00a500a5
 8002854:	00a500a5 	.word	0x00a500a5
 8002858:	00a500a5 	.word	0x00a500a5
 800285c:	031b00a5 	.word	0x031b00a5
 8002860:	031b031b 	.word	0x031b031b
 8002864:	031b031b 	.word	0x031b031b
 8002868:	031b031b 	.word	0x031b031b
 800286c:	031b031b 	.word	0x031b031b
 8002870:	00b7031b 	.word	0x00b7031b
 8002874:	031b0242 	.word	0x031b0242
 8002878:	031b0242 	.word	0x031b0242
 800287c:	031b031b 	.word	0x031b031b
 8002880:	0280031b 	.word	0x0280031b
 8002884:	031b031b 	.word	0x031b031b
 8002888:	031b0286 	.word	0x031b0286
 800288c:	031b031b 	.word	0x031b031b
 8002890:	031b031b 	.word	0x031b031b
 8002894:	031b02a4 	.word	0x031b02a4
 8002898:	02b3031b 	.word	0x02b3031b
 800289c:	031b031b 	.word	0x031b031b
 80028a0:	031b031b 	.word	0x031b031b
 80028a4:	031b031b 	.word	0x031b031b
 80028a8:	031b031b 	.word	0x031b031b
 80028ac:	031b031b 	.word	0x031b031b
 80028b0:	033d0355 	.word	0x033d0355
 80028b4:	02420242 	.word	0x02420242
 80028b8:	034f0242 	.word	0x034f0242
 80028bc:	031b033d 	.word	0x031b033d
 80028c0:	030c031b 	.word	0x030c031b
 80028c4:	039b031b 	.word	0x039b031b
 80028c8:	037f0369 	.word	0x037f0369
 80028cc:	031b02de 	.word	0x031b02de
 80028d0:	031b02e4 	.word	0x031b02e4
 80028d4:	031b03ac 	.word	0x031b03ac
 80028d8:	03d3031b 	.word	0x03d3031b
 80028dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80028de:	9012      	str	r0, [sp, #72]	; 0x48
 80028e0:	425b      	negs	r3, r3
 80028e2:	930d      	str	r3, [sp, #52]	; 0x34
 80028e4:	9c08      	ldr	r4, [sp, #32]
 80028e6:	f044 0404 	orr.w	r4, r4, #4
 80028ea:	9408      	str	r4, [sp, #32]
 80028ec:	7813      	ldrb	r3, [r2, #0]
 80028ee:	e794      	b.n	800281a <_svfprintf_r+0xda>
 80028f0:	9811      	ldr	r0, [sp, #68]	; 0x44
 80028f2:	aa39      	add	r2, sp, #228	; 0xe4
 80028f4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80028f6:	f003 fcdf 	bl	80062b8 <__ssprint_r>
 80028fa:	b940      	cbnz	r0, 800290e <_svfprintf_r+0x1ce>
 80028fc:	4656      	mov	r6, sl
 80028fe:	e777      	b.n	80027f0 <_svfprintf_r+0xb0>
 8002900:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 8002902:	b123      	cbz	r3, 800290e <_svfprintf_r+0x1ce>
 8002904:	9811      	ldr	r0, [sp, #68]	; 0x44
 8002906:	aa39      	add	r2, sp, #228	; 0xe4
 8002908:	990c      	ldr	r1, [sp, #48]	; 0x30
 800290a:	f003 fcd5 	bl	80062b8 <__ssprint_r>
 800290e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002910:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002912:	898b      	ldrh	r3, [r1, #12]
 8002914:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002918:	bf18      	it	ne
 800291a:	f04f 32ff 	movne.w	r2, #4294967295
 800291e:	920f      	str	r2, [sp, #60]	; 0x3c
 8002920:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8002922:	b045      	add	sp, #276	; 0x114
 8002924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002928:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800292a:	e764      	b.n	80027f6 <_svfprintf_r+0xb6>
 800292c:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
 8002930:	7813      	ldrb	r3, [r2, #0]
 8002932:	e772      	b.n	800281a <_svfprintf_r+0xda>
 8002934:	f812 3b01 	ldrb.w	r3, [r2], #1
 8002938:	2b2a      	cmp	r3, #42	; 0x2a
 800293a:	f001 820b 	beq.w	8003d54 <_svfprintf_r+0x1614>
 800293e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 8002942:	2809      	cmp	r0, #9
 8002944:	f201 81c1 	bhi.w	8003cca <_svfprintf_r+0x158a>
 8002948:	4614      	mov	r4, r2
 800294a:	2700      	movs	r7, #0
 800294c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002950:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8002954:	eb00 0747 	add.w	r7, r0, r7, lsl #1
 8002958:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 800295c:	2809      	cmp	r0, #9
 800295e:	4622      	mov	r2, r4
 8002960:	d9f4      	bls.n	800294c <_svfprintf_r+0x20c>
 8002962:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
 8002966:	e759      	b.n	800281c <_svfprintf_r+0xdc>
 8002968:	9b08      	ldr	r3, [sp, #32]
 800296a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800296e:	9308      	str	r3, [sp, #32]
 8002970:	7813      	ldrb	r3, [r2, #0]
 8002972:	e752      	b.n	800281a <_svfprintf_r+0xda>
 8002974:	4614      	mov	r4, r2
 8002976:	2000      	movs	r0, #0
 8002978:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800297c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002980:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002984:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 8002988:	4622      	mov	r2, r4
 800298a:	f1bc 0f09 	cmp.w	ip, #9
 800298e:	eb08 0040 	add.w	r0, r8, r0, lsl #1
 8002992:	d9f1      	bls.n	8002978 <_svfprintf_r+0x238>
 8002994:	900d      	str	r0, [sp, #52]	; 0x34
 8002996:	e741      	b.n	800281c <_svfprintf_r+0xdc>
 8002998:	9209      	str	r2, [sp, #36]	; 0x24
 800299a:	9a08      	ldr	r2, [sp, #32]
 800299c:	9316      	str	r3, [sp, #88]	; 0x58
 800299e:	f042 0210 	orr.w	r2, r2, #16
 80029a2:	9208      	str	r2, [sp, #32]
 80029a4:	9b08      	ldr	r3, [sp, #32]
 80029a6:	f013 0f20 	tst.w	r3, #32
 80029aa:	f000 8282 	beq.w	8002eb2 <_svfprintf_r+0x772>
 80029ae:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80029b0:	1de3      	adds	r3, r4, #7
 80029b2:	f023 0307 	bic.w	r3, r3, #7
 80029b6:	f103 0008 	add.w	r0, r3, #8
 80029ba:	9012      	str	r0, [sp, #72]	; 0x48
 80029bc:	e9d3 4500 	ldrd	r4, r5, [r3]
 80029c0:	2c00      	cmp	r4, #0
 80029c2:	f175 0200 	sbcs.w	r2, r5, #0
 80029c6:	f2c0 85ce 	blt.w	8003566 <_svfprintf_r+0xe26>
 80029ca:	ea54 0305 	orrs.w	r3, r4, r5
 80029ce:	f04f 0301 	mov.w	r3, #1
 80029d2:	bf0c      	ite	eq
 80029d4:	2200      	moveq	r2, #0
 80029d6:	2201      	movne	r2, #1
 80029d8:	2f00      	cmp	r7, #0
 80029da:	bfa2      	ittt	ge
 80029dc:	9908      	ldrge	r1, [sp, #32]
 80029de:	f021 0180 	bicge.w	r1, r1, #128	; 0x80
 80029e2:	9108      	strge	r1, [sp, #32]
 80029e4:	2f00      	cmp	r7, #0
 80029e6:	bf18      	it	ne
 80029e8:	f042 0201 	orrne.w	r2, r2, #1
 80029ec:	2a00      	cmp	r2, #0
 80029ee:	f000 83ad 	beq.w	800314c <_svfprintf_r+0xa0c>
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	f000 84ff 	beq.w	80033f6 <_svfprintf_r+0xcb6>
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	f000 84df 	beq.w	80033bc <_svfprintf_r+0xc7c>
 80029fe:	f10d 0bbc 	add.w	fp, sp, #188	; 0xbc
 8002a02:	f10b 0327 	add.w	r3, fp, #39	; 0x27
 8002a06:	08ea      	lsrs	r2, r5, #3
 8002a08:	ea4f 08d4 	mov.w	r8, r4, lsr #3
 8002a0c:	ea48 7845 	orr.w	r8, r8, r5, lsl #29
 8002a10:	f004 0407 	and.w	r4, r4, #7
 8002a14:	4611      	mov	r1, r2
 8002a16:	f104 0230 	add.w	r2, r4, #48	; 0x30
 8002a1a:	460d      	mov	r5, r1
 8002a1c:	4644      	mov	r4, r8
 8002a1e:	ea54 0005 	orrs.w	r0, r4, r5
 8002a22:	469c      	mov	ip, r3
 8002a24:	701a      	strb	r2, [r3, #0]
 8002a26:	f103 33ff 	add.w	r3, r3, #4294967295
 8002a2a:	d1ec      	bne.n	8002a06 <_svfprintf_r+0x2c6>
 8002a2c:	9908      	ldr	r1, [sp, #32]
 8002a2e:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
 8002a32:	f011 0f01 	tst.w	r1, #1
 8002a36:	f040 8588 	bne.w	800354a <_svfprintf_r+0xe0a>
 8002a3a:	f10b 0b28 	add.w	fp, fp, #40	; 0x28
 8002a3e:	ebcc 020b 	rsb	r2, ip, fp
 8002a42:	9210      	str	r2, [sp, #64]	; 0x40
 8002a44:	f89d 210f 	ldrb.w	r2, [sp, #271]	; 0x10f
 8002a48:	2000      	movs	r0, #0
 8002a4a:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8002a4c:	9715      	str	r7, [sp, #84]	; 0x54
 8002a4e:	42bc      	cmp	r4, r7
 8002a50:	bfb8      	it	lt
 8002a52:	463c      	movlt	r4, r7
 8002a54:	9018      	str	r0, [sp, #96]	; 0x60
 8002a56:	940a      	str	r4, [sp, #40]	; 0x28
 8002a58:	b112      	cbz	r2, 8002a60 <_svfprintf_r+0x320>
 8002a5a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8002a5c:	3001      	adds	r0, #1
 8002a5e:	900a      	str	r0, [sp, #40]	; 0x28
 8002a60:	9908      	ldr	r1, [sp, #32]
 8002a62:	f011 0b02 	ands.w	fp, r1, #2
 8002a66:	d002      	beq.n	8002a6e <_svfprintf_r+0x32e>
 8002a68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002a6a:	3302      	adds	r3, #2
 8002a6c:	930a      	str	r3, [sp, #40]	; 0x28
 8002a6e:	9c08      	ldr	r4, [sp, #32]
 8002a70:	f014 0484 	ands.w	r4, r4, #132	; 0x84
 8002a74:	9414      	str	r4, [sp, #80]	; 0x50
 8002a76:	f040 82cd 	bne.w	8003014 <_svfprintf_r+0x8d4>
 8002a7a:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002a7c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002a7e:	1a47      	subs	r7, r0, r1
 8002a80:	2f00      	cmp	r7, #0
 8002a82:	f340 82c7 	ble.w	8003014 <_svfprintf_r+0x8d4>
 8002a86:	2f10      	cmp	r7, #16
 8002a88:	f341 8079 	ble.w	8003b7e <_svfprintf_r+0x143e>
 8002a8c:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002a8e:	f648 587c 	movw	r8, #36220	; 0x8d7c
 8002a92:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8002a94:	f6c0 0800 	movt	r8, #2048	; 0x800
 8002a98:	4629      	mov	r1, r5
 8002a9a:	f04f 0910 	mov.w	r9, #16
 8002a9e:	4622      	mov	r2, r4
 8002aa0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002aa2:	4644      	mov	r4, r8
 8002aa4:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
 8002aa8:	e002      	b.n	8002ab0 <_svfprintf_r+0x370>
 8002aaa:	3f10      	subs	r7, #16
 8002aac:	2f10      	cmp	r7, #16
 8002aae:	dd1b      	ble.n	8002ae8 <_svfprintf_r+0x3a8>
 8002ab0:	3201      	adds	r2, #1
 8002ab2:	6034      	str	r4, [r6, #0]
 8002ab4:	f8c6 9004 	str.w	r9, [r6, #4]
 8002ab8:	3110      	adds	r1, #16
 8002aba:	3608      	adds	r6, #8
 8002abc:	2a07      	cmp	r2, #7
 8002abe:	923a      	str	r2, [sp, #232]	; 0xe8
 8002ac0:	f106 0308 	add.w	r3, r6, #8
 8002ac4:	913b      	str	r1, [sp, #236]	; 0xec
 8002ac6:	ddf0      	ble.n	8002aaa <_svfprintf_r+0x36a>
 8002ac8:	4640      	mov	r0, r8
 8002aca:	4629      	mov	r1, r5
 8002acc:	aa39      	add	r2, sp, #228	; 0xe4
 8002ace:	4656      	mov	r6, sl
 8002ad0:	f003 fbf2 	bl	80062b8 <__ssprint_r>
 8002ad4:	f10a 0308 	add.w	r3, sl, #8
 8002ad8:	2800      	cmp	r0, #0
 8002ada:	f47f af18 	bne.w	800290e <_svfprintf_r+0x1ce>
 8002ade:	3f10      	subs	r7, #16
 8002ae0:	993b      	ldr	r1, [sp, #236]	; 0xec
 8002ae2:	2f10      	cmp	r7, #16
 8002ae4:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
 8002ae6:	dce3      	bgt.n	8002ab0 <_svfprintf_r+0x370>
 8002ae8:	46a0      	mov	r8, r4
 8002aea:	460d      	mov	r5, r1
 8002aec:	4614      	mov	r4, r2
 8002aee:	3401      	adds	r4, #1
 8002af0:	f8c6 8000 	str.w	r8, [r6]
 8002af4:	2c07      	cmp	r4, #7
 8002af6:	6077      	str	r7, [r6, #4]
 8002af8:	443d      	add	r5, r7
 8002afa:	943a      	str	r4, [sp, #232]	; 0xe8
 8002afc:	953b      	str	r5, [sp, #236]	; 0xec
 8002afe:	f300 827e 	bgt.w	8002ffe <_svfprintf_r+0x8be>
 8002b02:	f89d 210f 	ldrb.w	r2, [sp, #271]	; 0x10f
 8002b06:	461e      	mov	r6, r3
 8002b08:	b16a      	cbz	r2, 8002b26 <_svfprintf_r+0x3e6>
 8002b0a:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8002b0c:	ab43      	add	r3, sp, #268	; 0x10c
 8002b0e:	3303      	adds	r3, #3
 8002b10:	6033      	str	r3, [r6, #0]
 8002b12:	3401      	adds	r4, #1
 8002b14:	2301      	movs	r3, #1
 8002b16:	2c07      	cmp	r4, #7
 8002b18:	6073      	str	r3, [r6, #4]
 8002b1a:	441d      	add	r5, r3
 8002b1c:	943a      	str	r4, [sp, #232]	; 0xe8
 8002b1e:	953b      	str	r5, [sp, #236]	; 0xec
 8002b20:	f300 83e9 	bgt.w	80032f6 <_svfprintf_r+0xbb6>
 8002b24:	3608      	adds	r6, #8
 8002b26:	f1bb 0f00 	cmp.w	fp, #0
 8002b2a:	d00c      	beq.n	8002b46 <_svfprintf_r+0x406>
 8002b2c:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8002b2e:	ab43      	add	r3, sp, #268	; 0x10c
 8002b30:	6033      	str	r3, [r6, #0]
 8002b32:	2302      	movs	r3, #2
 8002b34:	3401      	adds	r4, #1
 8002b36:	6073      	str	r3, [r6, #4]
 8002b38:	2c07      	cmp	r4, #7
 8002b3a:	441d      	add	r5, r3
 8002b3c:	943a      	str	r4, [sp, #232]	; 0xe8
 8002b3e:	953b      	str	r5, [sp, #236]	; 0xec
 8002b40:	f300 83ce 	bgt.w	80032e0 <_svfprintf_r+0xba0>
 8002b44:	3608      	adds	r6, #8
 8002b46:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8002b48:	2a80      	cmp	r2, #128	; 0x80
 8002b4a:	f000 8310 	beq.w	800316e <_svfprintf_r+0xa2e>
 8002b4e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8002b50:	9810      	ldr	r0, [sp, #64]	; 0x40
 8002b52:	1a0f      	subs	r7, r1, r0
 8002b54:	2f00      	cmp	r7, #0
 8002b56:	f340 835b 	ble.w	8003210 <_svfprintf_r+0xad0>
 8002b5a:	2f10      	cmp	r7, #16
 8002b5c:	f340 85ec 	ble.w	8003738 <_svfprintf_r+0xff8>
 8002b60:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8002b62:	462a      	mov	r2, r5
 8002b64:	f8df 8a98 	ldr.w	r8, [pc, #2712]	; 8003600 <_svfprintf_r+0xec0>
 8002b68:	f04f 0b10 	mov.w	fp, #16
 8002b6c:	4623      	mov	r3, r4
 8002b6e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002b70:	4644      	mov	r4, r8
 8002b72:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
 8002b76:	e002      	b.n	8002b7e <_svfprintf_r+0x43e>
 8002b78:	3f10      	subs	r7, #16
 8002b7a:	2f10      	cmp	r7, #16
 8002b7c:	dd1b      	ble.n	8002bb6 <_svfprintf_r+0x476>
 8002b7e:	3301      	adds	r3, #1
 8002b80:	6034      	str	r4, [r6, #0]
 8002b82:	f8c6 b004 	str.w	fp, [r6, #4]
 8002b86:	3210      	adds	r2, #16
 8002b88:	3608      	adds	r6, #8
 8002b8a:	2b07      	cmp	r3, #7
 8002b8c:	933a      	str	r3, [sp, #232]	; 0xe8
 8002b8e:	f106 0908 	add.w	r9, r6, #8
 8002b92:	923b      	str	r2, [sp, #236]	; 0xec
 8002b94:	ddf0      	ble.n	8002b78 <_svfprintf_r+0x438>
 8002b96:	4640      	mov	r0, r8
 8002b98:	4629      	mov	r1, r5
 8002b9a:	aa39      	add	r2, sp, #228	; 0xe4
 8002b9c:	f10a 0908 	add.w	r9, sl, #8
 8002ba0:	f003 fb8a 	bl	80062b8 <__ssprint_r>
 8002ba4:	4656      	mov	r6, sl
 8002ba6:	2800      	cmp	r0, #0
 8002ba8:	f47f aeb1 	bne.w	800290e <_svfprintf_r+0x1ce>
 8002bac:	3f10      	subs	r7, #16
 8002bae:	9a3b      	ldr	r2, [sp, #236]	; 0xec
 8002bb0:	2f10      	cmp	r7, #16
 8002bb2:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8002bb4:	dce3      	bgt.n	8002b7e <_svfprintf_r+0x43e>
 8002bb6:	46a0      	mov	r8, r4
 8002bb8:	4615      	mov	r5, r2
 8002bba:	461c      	mov	r4, r3
 8002bbc:	3401      	adds	r4, #1
 8002bbe:	f8c6 8000 	str.w	r8, [r6]
 8002bc2:	2c07      	cmp	r4, #7
 8002bc4:	6077      	str	r7, [r6, #4]
 8002bc6:	443d      	add	r5, r7
 8002bc8:	943a      	str	r4, [sp, #232]	; 0xe8
 8002bca:	953b      	str	r5, [sp, #236]	; 0xec
 8002bcc:	f300 837d 	bgt.w	80032ca <_svfprintf_r+0xb8a>
 8002bd0:	9a08      	ldr	r2, [sp, #32]
 8002bd2:	f412 7f80 	tst.w	r2, #256	; 0x100
 8002bd6:	f040 824e 	bne.w	8003076 <_svfprintf_r+0x936>
 8002bda:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8002bdc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002bde:	3401      	adds	r4, #1
 8002be0:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8002be2:	2c07      	cmp	r4, #7
 8002be4:	441d      	add	r5, r3
 8002be6:	f8c9 3004 	str.w	r3, [r9, #4]
 8002bea:	f8c9 0000 	str.w	r0, [r9]
 8002bee:	953b      	str	r5, [sp, #236]	; 0xec
 8002bf0:	943a      	str	r4, [sp, #232]	; 0xe8
 8002bf2:	f300 8235 	bgt.w	8003060 <_svfprintf_r+0x920>
 8002bf6:	f109 0908 	add.w	r9, r9, #8
 8002bfa:	9c08      	ldr	r4, [sp, #32]
 8002bfc:	f014 0f04 	tst.w	r4, #4
 8002c00:	d046      	beq.n	8002c90 <_svfprintf_r+0x550>
 8002c02:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002c04:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002c06:	1a46      	subs	r6, r0, r1
 8002c08:	2e00      	cmp	r6, #0
 8002c0a:	dd41      	ble.n	8002c90 <_svfprintf_r+0x550>
 8002c0c:	2e10      	cmp	r6, #16
 8002c0e:	f341 800b 	ble.w	8003c28 <_svfprintf_r+0x14e8>
 8002c12:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8002c14:	f648 587c 	movw	r8, #36220	; 0x8d7c
 8002c18:	f6c0 0800 	movt	r8, #2048	; 0x800
 8002c1c:	2710      	movs	r7, #16
 8002c1e:	4623      	mov	r3, r4
 8002c20:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 8002c24:	4644      	mov	r4, r8
 8002c26:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
 8002c2a:	e002      	b.n	8002c32 <_svfprintf_r+0x4f2>
 8002c2c:	3e10      	subs	r6, #16
 8002c2e:	2e10      	cmp	r6, #16
 8002c30:	dd19      	ble.n	8002c66 <_svfprintf_r+0x526>
 8002c32:	3301      	adds	r3, #1
 8002c34:	3510      	adds	r5, #16
 8002c36:	2b07      	cmp	r3, #7
 8002c38:	f8c9 4000 	str.w	r4, [r9]
 8002c3c:	f8c9 7004 	str.w	r7, [r9, #4]
 8002c40:	f109 0908 	add.w	r9, r9, #8
 8002c44:	933a      	str	r3, [sp, #232]	; 0xe8
 8002c46:	953b      	str	r5, [sp, #236]	; 0xec
 8002c48:	ddf0      	ble.n	8002c2c <_svfprintf_r+0x4ec>
 8002c4a:	4640      	mov	r0, r8
 8002c4c:	4659      	mov	r1, fp
 8002c4e:	aa39      	add	r2, sp, #228	; 0xe4
 8002c50:	46d1      	mov	r9, sl
 8002c52:	f003 fb31 	bl	80062b8 <__ssprint_r>
 8002c56:	2800      	cmp	r0, #0
 8002c58:	f47f ae59 	bne.w	800290e <_svfprintf_r+0x1ce>
 8002c5c:	3e10      	subs	r6, #16
 8002c5e:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002c60:	2e10      	cmp	r6, #16
 8002c62:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8002c64:	dce5      	bgt.n	8002c32 <_svfprintf_r+0x4f2>
 8002c66:	46a0      	mov	r8, r4
 8002c68:	461c      	mov	r4, r3
 8002c6a:	3401      	adds	r4, #1
 8002c6c:	f8c9 8000 	str.w	r8, [r9]
 8002c70:	2c07      	cmp	r4, #7
 8002c72:	f8c9 6004 	str.w	r6, [r9, #4]
 8002c76:	4435      	add	r5, r6
 8002c78:	943a      	str	r4, [sp, #232]	; 0xe8
 8002c7a:	953b      	str	r5, [sp, #236]	; 0xec
 8002c7c:	dd08      	ble.n	8002c90 <_svfprintf_r+0x550>
 8002c7e:	9811      	ldr	r0, [sp, #68]	; 0x44
 8002c80:	aa39      	add	r2, sp, #228	; 0xe4
 8002c82:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002c84:	f003 fb18 	bl	80062b8 <__ssprint_r>
 8002c88:	2800      	cmp	r0, #0
 8002c8a:	f47f ae40 	bne.w	800290e <_svfprintf_r+0x1ce>
 8002c8e:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8002c90:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002c92:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8002c94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002c96:	429c      	cmp	r4, r3
 8002c98:	bfac      	ite	ge
 8002c9a:	1912      	addge	r2, r2, r4
 8002c9c:	18d2      	addlt	r2, r2, r3
 8002c9e:	920f      	str	r2, [sp, #60]	; 0x3c
 8002ca0:	2d00      	cmp	r5, #0
 8002ca2:	f040 8303 	bne.w	80032ac <_svfprintf_r+0xb6c>
 8002ca6:	2000      	movs	r0, #0
 8002ca8:	4656      	mov	r6, sl
 8002caa:	903a      	str	r0, [sp, #232]	; 0xe8
 8002cac:	e571      	b.n	8002792 <_svfprintf_r+0x52>
 8002cae:	9908      	ldr	r1, [sp, #32]
 8002cb0:	461d      	mov	r5, r3
 8002cb2:	9209      	str	r2, [sp, #36]	; 0x24
 8002cb4:	f011 0f08 	tst.w	r1, #8
 8002cb8:	9316      	str	r3, [sp, #88]	; 0x58
 8002cba:	f000 8487 	beq.w	80035cc <_svfprintf_r+0xe8c>
 8002cbe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002cc0:	1dd3      	adds	r3, r2, #7
 8002cc2:	f023 0307 	bic.w	r3, r3, #7
 8002cc6:	f103 0408 	add.w	r4, r3, #8
 8002cca:	9412      	str	r4, [sp, #72]	; 0x48
 8002ccc:	6818      	ldr	r0, [r3, #0]
 8002cce:	901a      	str	r0, [sp, #104]	; 0x68
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	931b      	str	r3, [sp, #108]	; 0x6c
 8002cd4:	981a      	ldr	r0, [sp, #104]	; 0x68
 8002cd6:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8002cd8:	f003 f974 	bl	8005fc4 <__fpclassifyd>
 8002cdc:	2801      	cmp	r0, #1
 8002cde:	f040 8450 	bne.w	8003582 <_svfprintf_r+0xe42>
 8002ce2:	981a      	ldr	r0, [sp, #104]	; 0x68
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8002cea:	f005 f8cd 	bl	8007e88 <__aeabi_dcmplt>
 8002cee:	2800      	cmp	r0, #0
 8002cf0:	f040 872e 	bne.w	8003b50 <_svfprintf_r+0x1410>
 8002cf4:	f89d 210f 	ldrb.w	r2, [sp, #271]	; 0x10f
 8002cf8:	2003      	movs	r0, #3
 8002cfa:	f648 53a0 	movw	r3, #36256	; 0x8da0
 8002cfe:	f648 519c 	movw	r1, #36252	; 0x8d9c
 8002d02:	900a      	str	r0, [sp, #40]	; 0x28
 8002d04:	9816      	ldr	r0, [sp, #88]	; 0x58
 8002d06:	f6c0 0100 	movt	r1, #2048	; 0x800
 8002d0a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8002d0e:	2400      	movs	r4, #0
 8002d10:	2847      	cmp	r0, #71	; 0x47
 8002d12:	bfd8      	it	le
 8002d14:	460b      	movle	r3, r1
 8002d16:	9908      	ldr	r1, [sp, #32]
 8002d18:	9313      	str	r3, [sp, #76]	; 0x4c
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8002d20:	9415      	str	r4, [sp, #84]	; 0x54
 8002d22:	9108      	str	r1, [sp, #32]
 8002d24:	9310      	str	r3, [sp, #64]	; 0x40
 8002d26:	9418      	str	r4, [sp, #96]	; 0x60
 8002d28:	e696      	b.n	8002a58 <_svfprintf_r+0x318>
 8002d2a:	9c08      	ldr	r4, [sp, #32]
 8002d2c:	f044 0408 	orr.w	r4, r4, #8
 8002d30:	9408      	str	r4, [sp, #32]
 8002d32:	7813      	ldrb	r3, [r2, #0]
 8002d34:	e571      	b.n	800281a <_svfprintf_r+0xda>
 8002d36:	9908      	ldr	r1, [sp, #32]
 8002d38:	9209      	str	r2, [sp, #36]	; 0x24
 8002d3a:	f041 0110 	orr.w	r1, r1, #16
 8002d3e:	9108      	str	r1, [sp, #32]
 8002d40:	9a08      	ldr	r2, [sp, #32]
 8002d42:	9316      	str	r3, [sp, #88]	; 0x58
 8002d44:	f012 0320 	ands.w	r3, r2, #32
 8002d48:	f000 80df 	beq.w	8002f0a <_svfprintf_r+0x7ca>
 8002d4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002d4e:	1dda      	adds	r2, r3, #7
 8002d50:	2300      	movs	r3, #0
 8002d52:	f022 0207 	bic.w	r2, r2, #7
 8002d56:	f102 0408 	add.w	r4, r2, #8
 8002d5a:	9412      	str	r4, [sp, #72]	; 0x48
 8002d5c:	e9d2 4500 	ldrd	r4, r5, [r2]
 8002d60:	ea54 0005 	orrs.w	r0, r4, r5
 8002d64:	bf0c      	ite	eq
 8002d66:	2200      	moveq	r2, #0
 8002d68:	2201      	movne	r2, #1
 8002d6a:	2000      	movs	r0, #0
 8002d6c:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
 8002d70:	e632      	b.n	80029d8 <_svfprintf_r+0x298>
 8002d72:	9c08      	ldr	r4, [sp, #32]
 8002d74:	9209      	str	r2, [sp, #36]	; 0x24
 8002d76:	f044 0410 	orr.w	r4, r4, #16
 8002d7a:	9408      	str	r4, [sp, #32]
 8002d7c:	9808      	ldr	r0, [sp, #32]
 8002d7e:	9316      	str	r3, [sp, #88]	; 0x58
 8002d80:	f010 0f20 	tst.w	r0, #32
 8002d84:	f000 8104 	beq.w	8002f90 <_svfprintf_r+0x850>
 8002d88:	9912      	ldr	r1, [sp, #72]	; 0x48
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	1dca      	adds	r2, r1, #7
 8002d8e:	e7e0      	b.n	8002d52 <_svfprintf_r+0x612>
 8002d90:	9209      	str	r2, [sp, #36]	; 0x24
 8002d92:	f648 51ac 	movw	r1, #36268	; 0x8dac
 8002d96:	9a08      	ldr	r2, [sp, #32]
 8002d98:	f6c0 0100 	movt	r1, #2048	; 0x800
 8002d9c:	9316      	str	r3, [sp, #88]	; 0x58
 8002d9e:	f012 0f20 	tst.w	r2, #32
 8002da2:	9117      	str	r1, [sp, #92]	; 0x5c
 8002da4:	f000 8120 	beq.w	8002fe8 <_svfprintf_r+0x8a8>
 8002da8:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8002daa:	1de3      	adds	r3, r4, #7
 8002dac:	f023 0307 	bic.w	r3, r3, #7
 8002db0:	f103 0008 	add.w	r0, r3, #8
 8002db4:	9012      	str	r0, [sp, #72]	; 0x48
 8002db6:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002dba:	ea54 0205 	orrs.w	r2, r4, r5
 8002dbe:	9b08      	ldr	r3, [sp, #32]
 8002dc0:	bf0c      	ite	eq
 8002dc2:	2200      	moveq	r2, #0
 8002dc4:	2201      	movne	r2, #1
 8002dc6:	4213      	tst	r3, r2
 8002dc8:	f000 8369 	beq.w	800349e <_svfprintf_r+0xd5e>
 8002dcc:	9816      	ldr	r0, [sp, #88]	; 0x58
 8002dce:	2330      	movs	r3, #48	; 0x30
 8002dd0:	9908      	ldr	r1, [sp, #32]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
 8002dd8:	2302      	movs	r3, #2
 8002dda:	f041 0102 	orr.w	r1, r1, #2
 8002dde:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
 8002de2:	9108      	str	r1, [sp, #32]
 8002de4:	e7c1      	b.n	8002d6a <_svfprintf_r+0x62a>
 8002de6:	9808      	ldr	r0, [sp, #32]
 8002de8:	f040 0020 	orr.w	r0, r0, #32
 8002dec:	9008      	str	r0, [sp, #32]
 8002dee:	7813      	ldrb	r3, [r2, #0]
 8002df0:	e513      	b.n	800281a <_svfprintf_r+0xda>
 8002df2:	9209      	str	r2, [sp, #36]	; 0x24
 8002df4:	2100      	movs	r1, #0
 8002df6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002df8:	9316      	str	r3, [sp, #88]	; 0x58
 8002dfa:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
 8002dfe:	1d14      	adds	r4, r2, #4
 8002e00:	6813      	ldr	r3, [r2, #0]
 8002e02:	9313      	str	r3, [sp, #76]	; 0x4c
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f000 86fd 	beq.w	8003c04 <_svfprintf_r+0x14c4>
 8002e0a:	2f00      	cmp	r7, #0
 8002e0c:	f2c0 86a7 	blt.w	8003b5e <_svfprintf_r+0x141e>
 8002e10:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8002e12:	2100      	movs	r1, #0
 8002e14:	463a      	mov	r2, r7
 8002e16:	f002 fbfd 	bl	8005614 <memchr>
 8002e1a:	2800      	cmp	r0, #0
 8002e1c:	f000 874a 	beq.w	8003cb4 <_svfprintf_r+0x1574>
 8002e20:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002e22:	1ac0      	subs	r0, r0, r3
 8002e24:	9010      	str	r0, [sp, #64]	; 0x40
 8002e26:	42b8      	cmp	r0, r7
 8002e28:	f340 84f5 	ble.w	8003816 <_svfprintf_r+0x10d6>
 8002e2c:	2000      	movs	r0, #0
 8002e2e:	ea27 71e7 	bic.w	r1, r7, r7, asr #31
 8002e32:	9015      	str	r0, [sp, #84]	; 0x54
 8002e34:	910a      	str	r1, [sp, #40]	; 0x28
 8002e36:	f89d 210f 	ldrb.w	r2, [sp, #271]	; 0x10f
 8002e3a:	9412      	str	r4, [sp, #72]	; 0x48
 8002e3c:	9710      	str	r7, [sp, #64]	; 0x40
 8002e3e:	9018      	str	r0, [sp, #96]	; 0x60
 8002e40:	e60a      	b.n	8002a58 <_svfprintf_r+0x318>
 8002e42:	7813      	ldrb	r3, [r2, #0]
 8002e44:	2b6c      	cmp	r3, #108	; 0x6c
 8002e46:	bf0b      	itete	eq
 8002e48:	9b08      	ldreq	r3, [sp, #32]
 8002e4a:	9c08      	ldrne	r4, [sp, #32]
 8002e4c:	f043 0320 	orreq.w	r3, r3, #32
 8002e50:	f044 0410 	orrne.w	r4, r4, #16
 8002e54:	bf0a      	itet	eq
 8002e56:	9308      	streq	r3, [sp, #32]
 8002e58:	9408      	strne	r4, [sp, #32]
 8002e5a:	f812 3f01 	ldrbeq.w	r3, [r2, #1]!
 8002e5e:	e4dc      	b.n	800281a <_svfprintf_r+0xda>
 8002e60:	9209      	str	r2, [sp, #36]	; 0x24
 8002e62:	9316      	str	r3, [sp, #88]	; 0x58
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	f43f ad4b 	beq.w	8002900 <_svfprintf_r+0x1c0>
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	2101      	movs	r1, #1
 8002e6e:	f88d 30bc 	strb.w	r3, [sp, #188]	; 0xbc
 8002e72:	ac2f      	add	r4, sp, #188	; 0xbc
 8002e74:	2300      	movs	r3, #0
 8002e76:	910a      	str	r1, [sp, #40]	; 0x28
 8002e78:	9110      	str	r1, [sp, #64]	; 0x40
 8002e7a:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 8002e7e:	9215      	str	r2, [sp, #84]	; 0x54
 8002e80:	9218      	str	r2, [sp, #96]	; 0x60
 8002e82:	9413      	str	r4, [sp, #76]	; 0x4c
 8002e84:	e5ec      	b.n	8002a60 <_svfprintf_r+0x320>
 8002e86:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	f040 839b 	bne.w	80035c6 <_svfprintf_r+0xe86>
 8002e90:	f88d 510f 	strb.w	r5, [sp, #271]	; 0x10f
 8002e94:	7813      	ldrb	r3, [r2, #0]
 8002e96:	e4c0      	b.n	800281a <_svfprintf_r+0xda>
 8002e98:	9808      	ldr	r0, [sp, #32]
 8002e9a:	f040 0001 	orr.w	r0, r0, #1
 8002e9e:	9008      	str	r0, [sp, #32]
 8002ea0:	7813      	ldrb	r3, [r2, #0]
 8002ea2:	e4ba      	b.n	800281a <_svfprintf_r+0xda>
 8002ea4:	9316      	str	r3, [sp, #88]	; 0x58
 8002ea6:	9b08      	ldr	r3, [sp, #32]
 8002ea8:	9209      	str	r2, [sp, #36]	; 0x24
 8002eaa:	f013 0f20 	tst.w	r3, #32
 8002eae:	f47f ad7e 	bne.w	80029ae <_svfprintf_r+0x26e>
 8002eb2:	9908      	ldr	r1, [sp, #32]
 8002eb4:	f011 0f10 	tst.w	r1, #16
 8002eb8:	f000 83a4 	beq.w	8003604 <_svfprintf_r+0xec4>
 8002ebc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002ebe:	6814      	ldr	r4, [r2, #0]
 8002ec0:	3204      	adds	r2, #4
 8002ec2:	9212      	str	r2, [sp, #72]	; 0x48
 8002ec4:	17e5      	asrs	r5, r4, #31
 8002ec6:	e57b      	b.n	80029c0 <_svfprintf_r+0x280>
 8002ec8:	9808      	ldr	r0, [sp, #32]
 8002eca:	f040 0040 	orr.w	r0, r0, #64	; 0x40
 8002ece:	9008      	str	r0, [sp, #32]
 8002ed0:	7813      	ldrb	r3, [r2, #0]
 8002ed2:	e4a2      	b.n	800281a <_svfprintf_r+0xda>
 8002ed4:	9316      	str	r3, [sp, #88]	; 0x58
 8002ed6:	2101      	movs	r1, #1
 8002ed8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002eda:	2000      	movs	r0, #0
 8002edc:	9209      	str	r2, [sp, #36]	; 0x24
 8002ede:	2200      	movs	r2, #0
 8002ee0:	1d1c      	adds	r4, r3, #4
 8002ee2:	910a      	str	r1, [sp, #40]	; 0x28
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	9412      	str	r4, [sp, #72]	; 0x48
 8002ee8:	9110      	str	r1, [sp, #64]	; 0x40
 8002eea:	a92f      	add	r1, sp, #188	; 0xbc
 8002eec:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
 8002ef0:	9215      	str	r2, [sp, #84]	; 0x54
 8002ef2:	9218      	str	r2, [sp, #96]	; 0x60
 8002ef4:	9113      	str	r1, [sp, #76]	; 0x4c
 8002ef6:	f88d 30bc 	strb.w	r3, [sp, #188]	; 0xbc
 8002efa:	e5b1      	b.n	8002a60 <_svfprintf_r+0x320>
 8002efc:	9209      	str	r2, [sp, #36]	; 0x24
 8002efe:	9a08      	ldr	r2, [sp, #32]
 8002f00:	9316      	str	r3, [sp, #88]	; 0x58
 8002f02:	f012 0320 	ands.w	r3, r2, #32
 8002f06:	f47f af21 	bne.w	8002d4c <_svfprintf_r+0x60c>
 8002f0a:	9908      	ldr	r1, [sp, #32]
 8002f0c:	f011 0210 	ands.w	r2, r1, #16
 8002f10:	f000 8392 	beq.w	8003638 <_svfprintf_r+0xef8>
 8002f14:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8002f16:	6822      	ldr	r2, [r4, #0]
 8002f18:	3404      	adds	r4, #4
 8002f1a:	2500      	movs	r5, #0
 8002f1c:	9412      	str	r4, [sp, #72]	; 0x48
 8002f1e:	4614      	mov	r4, r2
 8002f20:	3a00      	subs	r2, #0
 8002f22:	bf18      	it	ne
 8002f24:	2201      	movne	r2, #1
 8002f26:	e720      	b.n	8002d6a <_svfprintf_r+0x62a>
 8002f28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002f2a:	2178      	movs	r1, #120	; 0x78
 8002f2c:	9c08      	ldr	r4, [sp, #32]
 8002f2e:	2500      	movs	r5, #0
 8002f30:	9209      	str	r2, [sp, #36]	; 0x24
 8002f32:	f648 50c0 	movw	r0, #36288	; 0x8dc0
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	f044 0402 	orr.w	r4, r4, #2
 8002f3c:	3304      	adds	r3, #4
 8002f3e:	9408      	str	r4, [sp, #32]
 8002f40:	9312      	str	r3, [sp, #72]	; 0x48
 8002f42:	4614      	mov	r4, r2
 8002f44:	2330      	movs	r3, #48	; 0x30
 8002f46:	3a00      	subs	r2, #0
 8002f48:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
 8002f4c:	bf18      	it	ne
 8002f4e:	2201      	movne	r2, #1
 8002f50:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002f54:	f88d 110d 	strb.w	r1, [sp, #269]	; 0x10d
 8002f58:	9017      	str	r0, [sp, #92]	; 0x5c
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	9116      	str	r1, [sp, #88]	; 0x58
 8002f5e:	e704      	b.n	8002d6a <_svfprintf_r+0x62a>
 8002f60:	9908      	ldr	r1, [sp, #32]
 8002f62:	9209      	str	r2, [sp, #36]	; 0x24
 8002f64:	f011 0f20 	tst.w	r1, #32
 8002f68:	f000 8359 	beq.w	800361e <_svfprintf_r+0xede>
 8002f6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002f6e:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8002f70:	9812      	ldr	r0, [sp, #72]	; 0x48
 8002f72:	6811      	ldr	r1, [r2, #0]
 8002f74:	4622      	mov	r2, r4
 8002f76:	17e3      	asrs	r3, r4, #31
 8002f78:	3004      	adds	r0, #4
 8002f7a:	9012      	str	r0, [sp, #72]	; 0x48
 8002f7c:	e9c1 2300 	strd	r2, r3, [r1]
 8002f80:	e407      	b.n	8002792 <_svfprintf_r+0x52>
 8002f82:	9808      	ldr	r0, [sp, #32]
 8002f84:	9209      	str	r2, [sp, #36]	; 0x24
 8002f86:	f010 0f20 	tst.w	r0, #32
 8002f8a:	9316      	str	r3, [sp, #88]	; 0x58
 8002f8c:	f47f aefc 	bne.w	8002d88 <_svfprintf_r+0x648>
 8002f90:	9908      	ldr	r1, [sp, #32]
 8002f92:	f011 0f10 	tst.w	r1, #16
 8002f96:	f040 8291 	bne.w	80034bc <_svfprintf_r+0xd7c>
 8002f9a:	9808      	ldr	r0, [sp, #32]
 8002f9c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002fa0:	f000 828c 	beq.w	80034bc <_svfprintf_r+0xd7c>
 8002fa4:	9912      	ldr	r1, [sp, #72]	; 0x48
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	2500      	movs	r5, #0
 8002faa:	880a      	ldrh	r2, [r1, #0]
 8002fac:	3104      	adds	r1, #4
 8002fae:	9112      	str	r1, [sp, #72]	; 0x48
 8002fb0:	4614      	mov	r4, r2
 8002fb2:	3a00      	subs	r2, #0
 8002fb4:	bf18      	it	ne
 8002fb6:	2201      	movne	r2, #1
 8002fb8:	e6d7      	b.n	8002d6a <_svfprintf_r+0x62a>
 8002fba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002fbc:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	1d20      	adds	r0, r4, #4
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	930d      	str	r3, [sp, #52]	; 0x34
 8002fc6:	f6ff ac89 	blt.w	80028dc <_svfprintf_r+0x19c>
 8002fca:	7813      	ldrb	r3, [r2, #0]
 8002fcc:	9012      	str	r0, [sp, #72]	; 0x48
 8002fce:	e424      	b.n	800281a <_svfprintf_r+0xda>
 8002fd0:	9209      	str	r2, [sp, #36]	; 0x24
 8002fd2:	f648 50c0 	movw	r0, #36288	; 0x8dc0
 8002fd6:	9a08      	ldr	r2, [sp, #32]
 8002fd8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002fdc:	9316      	str	r3, [sp, #88]	; 0x58
 8002fde:	f012 0f20 	tst.w	r2, #32
 8002fe2:	9017      	str	r0, [sp, #92]	; 0x5c
 8002fe4:	f47f aee0 	bne.w	8002da8 <_svfprintf_r+0x668>
 8002fe8:	9908      	ldr	r1, [sp, #32]
 8002fea:	f011 0f10 	tst.w	r1, #16
 8002fee:	f000 82fa 	beq.w	80035e6 <_svfprintf_r+0xea6>
 8002ff2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002ff4:	2500      	movs	r5, #0
 8002ff6:	6814      	ldr	r4, [r2, #0]
 8002ff8:	3204      	adds	r2, #4
 8002ffa:	9212      	str	r2, [sp, #72]	; 0x48
 8002ffc:	e6dd      	b.n	8002dba <_svfprintf_r+0x67a>
 8002ffe:	9811      	ldr	r0, [sp, #68]	; 0x44
 8003000:	aa39      	add	r2, sp, #228	; 0xe4
 8003002:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003004:	f003 f958 	bl	80062b8 <__ssprint_r>
 8003008:	2800      	cmp	r0, #0
 800300a:	f47f ac80 	bne.w	800290e <_svfprintf_r+0x1ce>
 800300e:	f89d 210f 	ldrb.w	r2, [sp, #271]	; 0x10f
 8003012:	4656      	mov	r6, sl
 8003014:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003016:	e577      	b.n	8002b08 <_svfprintf_r+0x3c8>
 8003018:	9a08      	ldr	r2, [sp, #32]
 800301a:	f012 0f01 	tst.w	r2, #1
 800301e:	f040 80fd 	bne.w	800321c <_svfprintf_r+0xadc>
 8003022:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8003024:	3501      	adds	r5, #1
 8003026:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8003028:	2301      	movs	r3, #1
 800302a:	3401      	adds	r4, #1
 800302c:	f8c9 3004 	str.w	r3, [r9, #4]
 8003030:	2c07      	cmp	r4, #7
 8003032:	f8c9 2000 	str.w	r2, [r9]
 8003036:	953b      	str	r5, [sp, #236]	; 0xec
 8003038:	943a      	str	r4, [sp, #232]	; 0xe8
 800303a:	f300 8533 	bgt.w	8003aa4 <_svfprintf_r+0x1364>
 800303e:	f109 0b08 	add.w	fp, r9, #8
 8003042:	f10b 0908 	add.w	r9, fp, #8
 8003046:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003048:	3401      	adds	r4, #1
 800304a:	2c07      	cmp	r4, #7
 800304c:	441d      	add	r5, r3
 800304e:	f8cb 3004 	str.w	r3, [fp, #4]
 8003052:	ab3e      	add	r3, sp, #248	; 0xf8
 8003054:	f8cb 3000 	str.w	r3, [fp]
 8003058:	953b      	str	r5, [sp, #236]	; 0xec
 800305a:	943a      	str	r4, [sp, #232]	; 0xe8
 800305c:	f77f adcd 	ble.w	8002bfa <_svfprintf_r+0x4ba>
 8003060:	9811      	ldr	r0, [sp, #68]	; 0x44
 8003062:	aa39      	add	r2, sp, #228	; 0xe4
 8003064:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003066:	f003 f927 	bl	80062b8 <__ssprint_r>
 800306a:	2800      	cmp	r0, #0
 800306c:	f47f ac4f 	bne.w	800290e <_svfprintf_r+0x1ce>
 8003070:	46d1      	mov	r9, sl
 8003072:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003074:	e5c1      	b.n	8002bfa <_svfprintf_r+0x4ba>
 8003076:	9916      	ldr	r1, [sp, #88]	; 0x58
 8003078:	2965      	cmp	r1, #101	; 0x65
 800307a:	f340 80cb 	ble.w	8003214 <_svfprintf_r+0xad4>
 800307e:	981a      	ldr	r0, [sp, #104]	; 0x68
 8003080:	2200      	movs	r2, #0
 8003082:	2300      	movs	r3, #0
 8003084:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8003086:	f004 fef5 	bl	8007e74 <__aeabi_dcmpeq>
 800308a:	2800      	cmp	r0, #0
 800308c:	f000 813e 	beq.w	800330c <_svfprintf_r+0xbcc>
 8003090:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8003092:	f648 53dc 	movw	r3, #36316	; 0x8ddc
 8003096:	f6c0 0300 	movt	r3, #2048	; 0x800
 800309a:	f8c9 3000 	str.w	r3, [r9]
 800309e:	3401      	adds	r4, #1
 80030a0:	2301      	movs	r3, #1
 80030a2:	2c07      	cmp	r4, #7
 80030a4:	f8c9 3004 	str.w	r3, [r9, #4]
 80030a8:	441d      	add	r5, r3
 80030aa:	943a      	str	r4, [sp, #232]	; 0xe8
 80030ac:	953b      	str	r5, [sp, #236]	; 0xec
 80030ae:	bfd8      	it	le
 80030b0:	f109 0908 	addle.w	r9, r9, #8
 80030b4:	f300 8347 	bgt.w	8003746 <_svfprintf_r+0x1006>
 80030b8:	9b42      	ldr	r3, [sp, #264]	; 0x108
 80030ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80030bc:	4293      	cmp	r3, r2
 80030be:	db04      	blt.n	80030ca <_svfprintf_r+0x98a>
 80030c0:	9b08      	ldr	r3, [sp, #32]
 80030c2:	f013 0f01 	tst.w	r3, #1
 80030c6:	f43f ad98 	beq.w	8002bfa <_svfprintf_r+0x4ba>
 80030ca:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80030cc:	981c      	ldr	r0, [sp, #112]	; 0x70
 80030ce:	3401      	adds	r4, #1
 80030d0:	9919      	ldr	r1, [sp, #100]	; 0x64
 80030d2:	2c07      	cmp	r4, #7
 80030d4:	4405      	add	r5, r0
 80030d6:	f8c9 0004 	str.w	r0, [r9, #4]
 80030da:	bfd8      	it	le
 80030dc:	f109 0308 	addle.w	r3, r9, #8
 80030e0:	f8c9 1000 	str.w	r1, [r9]
 80030e4:	953b      	str	r5, [sp, #236]	; 0xec
 80030e6:	943a      	str	r4, [sp, #232]	; 0xe8
 80030e8:	f300 83bd 	bgt.w	8003866 <_svfprintf_r+0x1126>
 80030ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80030ee:	1e56      	subs	r6, r2, #1
 80030f0:	2e00      	cmp	r6, #0
 80030f2:	f340 831e 	ble.w	8003732 <_svfprintf_r+0xff2>
 80030f6:	2e10      	cmp	r6, #16
 80030f8:	f340 8601 	ble.w	8003cfe <_svfprintf_r+0x15be>
 80030fc:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80030fe:	2710      	movs	r7, #16
 8003100:	f8df 84fc 	ldr.w	r8, [pc, #1276]	; 8003600 <_svfprintf_r+0xec0>
 8003104:	4622      	mov	r2, r4
 8003106:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800310a:	4644      	mov	r4, r8
 800310c:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
 8003110:	e003      	b.n	800311a <_svfprintf_r+0x9da>
 8003112:	3e10      	subs	r6, #16
 8003114:	2e10      	cmp	r6, #16
 8003116:	f340 81c4 	ble.w	80034a2 <_svfprintf_r+0xd62>
 800311a:	3201      	adds	r2, #1
 800311c:	601c      	str	r4, [r3, #0]
 800311e:	605f      	str	r7, [r3, #4]
 8003120:	3510      	adds	r5, #16
 8003122:	3308      	adds	r3, #8
 8003124:	2a07      	cmp	r2, #7
 8003126:	923a      	str	r2, [sp, #232]	; 0xe8
 8003128:	f103 0908 	add.w	r9, r3, #8
 800312c:	953b      	str	r5, [sp, #236]	; 0xec
 800312e:	ddf0      	ble.n	8003112 <_svfprintf_r+0x9d2>
 8003130:	4640      	mov	r0, r8
 8003132:	4659      	mov	r1, fp
 8003134:	aa39      	add	r2, sp, #228	; 0xe4
 8003136:	f10a 0908 	add.w	r9, sl, #8
 800313a:	f003 f8bd 	bl	80062b8 <__ssprint_r>
 800313e:	4653      	mov	r3, sl
 8003140:	2800      	cmp	r0, #0
 8003142:	f47f abe4 	bne.w	800290e <_svfprintf_r+0x1ce>
 8003146:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003148:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
 800314a:	e7e2      	b.n	8003112 <_svfprintf_r+0x9d2>
 800314c:	2b00      	cmp	r3, #0
 800314e:	f040 80b7 	bne.w	80032c0 <_svfprintf_r+0xb80>
 8003152:	9c08      	ldr	r4, [sp, #32]
 8003154:	f014 0f01 	tst.w	r4, #1
 8003158:	f000 812b 	beq.w	80033b2 <_svfprintf_r+0xc72>
 800315c:	2001      	movs	r0, #1
 800315e:	2330      	movs	r3, #48	; 0x30
 8003160:	f10d 01e3 	add.w	r1, sp, #227	; 0xe3
 8003164:	9010      	str	r0, [sp, #64]	; 0x40
 8003166:	f88d 30e3 	strb.w	r3, [sp, #227]	; 0xe3
 800316a:	9113      	str	r1, [sp, #76]	; 0x4c
 800316c:	e46a      	b.n	8002a44 <_svfprintf_r+0x304>
 800316e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003170:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003172:	1b1f      	subs	r7, r3, r4
 8003174:	2f00      	cmp	r7, #0
 8003176:	f77f acea 	ble.w	8002b4e <_svfprintf_r+0x40e>
 800317a:	2f10      	cmp	r7, #16
 800317c:	f340 8588 	ble.w	8003c90 <_svfprintf_r+0x1550>
 8003180:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8003182:	4633      	mov	r3, r6
 8003184:	f8df 8478 	ldr.w	r8, [pc, #1144]	; 8003600 <_svfprintf_r+0xec0>
 8003188:	f04f 0910 	mov.w	r9, #16
 800318c:	4622      	mov	r2, r4
 800318e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 8003192:	4644      	mov	r4, r8
 8003194:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
 8003198:	e002      	b.n	80031a0 <_svfprintf_r+0xa60>
 800319a:	3f10      	subs	r7, #16
 800319c:	2f10      	cmp	r7, #16
 800319e:	dd1b      	ble.n	80031d8 <_svfprintf_r+0xa98>
 80031a0:	3201      	adds	r2, #1
 80031a2:	601c      	str	r4, [r3, #0]
 80031a4:	f8c3 9004 	str.w	r9, [r3, #4]
 80031a8:	3510      	adds	r5, #16
 80031aa:	3308      	adds	r3, #8
 80031ac:	2a07      	cmp	r2, #7
 80031ae:	923a      	str	r2, [sp, #232]	; 0xe8
 80031b0:	f103 0608 	add.w	r6, r3, #8
 80031b4:	953b      	str	r5, [sp, #236]	; 0xec
 80031b6:	ddf0      	ble.n	800319a <_svfprintf_r+0xa5a>
 80031b8:	4640      	mov	r0, r8
 80031ba:	4659      	mov	r1, fp
 80031bc:	aa39      	add	r2, sp, #228	; 0xe4
 80031be:	f10a 0608 	add.w	r6, sl, #8
 80031c2:	f003 f879 	bl	80062b8 <__ssprint_r>
 80031c6:	4653      	mov	r3, sl
 80031c8:	2800      	cmp	r0, #0
 80031ca:	f47f aba0 	bne.w	800290e <_svfprintf_r+0x1ce>
 80031ce:	3f10      	subs	r7, #16
 80031d0:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80031d2:	2f10      	cmp	r7, #16
 80031d4:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
 80031d6:	dce3      	bgt.n	80031a0 <_svfprintf_r+0xa60>
 80031d8:	46a0      	mov	r8, r4
 80031da:	4614      	mov	r4, r2
 80031dc:	3401      	adds	r4, #1
 80031de:	f8c3 8000 	str.w	r8, [r3]
 80031e2:	2c07      	cmp	r4, #7
 80031e4:	605f      	str	r7, [r3, #4]
 80031e6:	443d      	add	r5, r7
 80031e8:	943a      	str	r4, [sp, #232]	; 0xe8
 80031ea:	953b      	str	r5, [sp, #236]	; 0xec
 80031ec:	f77f acaf 	ble.w	8002b4e <_svfprintf_r+0x40e>
 80031f0:	9811      	ldr	r0, [sp, #68]	; 0x44
 80031f2:	aa39      	add	r2, sp, #228	; 0xe4
 80031f4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80031f6:	f003 f85f 	bl	80062b8 <__ssprint_r>
 80031fa:	2800      	cmp	r0, #0
 80031fc:	f47f ab87 	bne.w	800290e <_svfprintf_r+0x1ce>
 8003200:	9915      	ldr	r1, [sp, #84]	; 0x54
 8003202:	4656      	mov	r6, sl
 8003204:	9810      	ldr	r0, [sp, #64]	; 0x40
 8003206:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003208:	1a0f      	subs	r7, r1, r0
 800320a:	2f00      	cmp	r7, #0
 800320c:	f73f aca5 	bgt.w	8002b5a <_svfprintf_r+0x41a>
 8003210:	46b1      	mov	r9, r6
 8003212:	e4dd      	b.n	8002bd0 <_svfprintf_r+0x490>
 8003214:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003216:	2901      	cmp	r1, #1
 8003218:	f77f aefe 	ble.w	8003018 <_svfprintf_r+0x8d8>
 800321c:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800321e:	3501      	adds	r5, #1
 8003220:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003222:	3401      	adds	r4, #1
 8003224:	f8c9 3000 	str.w	r3, [r9]
 8003228:	2301      	movs	r3, #1
 800322a:	2c07      	cmp	r4, #7
 800322c:	f8c9 3004 	str.w	r3, [r9, #4]
 8003230:	bfd8      	it	le
 8003232:	f109 0908 	addle.w	r9, r9, #8
 8003236:	953b      	str	r5, [sp, #236]	; 0xec
 8003238:	943a      	str	r4, [sp, #232]	; 0xe8
 800323a:	bfd8      	it	le
 800323c:	f109 0608 	addle.w	r6, r9, #8
 8003240:	f300 8141 	bgt.w	80034c6 <_svfprintf_r+0xd86>
 8003244:	3401      	adds	r4, #1
 8003246:	991c      	ldr	r1, [sp, #112]	; 0x70
 8003248:	9819      	ldr	r0, [sp, #100]	; 0x64
 800324a:	2c07      	cmp	r4, #7
 800324c:	440d      	add	r5, r1
 800324e:	bfd8      	it	le
 8003250:	f106 0b08 	addle.w	fp, r6, #8
 8003254:	f8c9 1004 	str.w	r1, [r9, #4]
 8003258:	f8c9 0000 	str.w	r0, [r9]
 800325c:	943a      	str	r4, [sp, #232]	; 0xe8
 800325e:	953b      	str	r5, [sp, #236]	; 0xec
 8003260:	f300 813f 	bgt.w	80034e2 <_svfprintf_r+0xda2>
 8003264:	981a      	ldr	r0, [sp, #104]	; 0x68
 8003266:	2200      	movs	r2, #0
 8003268:	2300      	movs	r3, #0
 800326a:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800326c:	f004 fe02 	bl	8007e74 <__aeabi_dcmpeq>
 8003270:	2800      	cmp	r0, #0
 8003272:	f040 80ce 	bne.w	8003412 <_svfprintf_r+0xcd2>
 8003276:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003278:	3401      	adds	r4, #1
 800327a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800327c:	1e5a      	subs	r2, r3, #1
 800327e:	6072      	str	r2, [r6, #4]
 8003280:	1c43      	adds	r3, r0, #1
 8003282:	2c07      	cmp	r4, #7
 8003284:	6033      	str	r3, [r6, #0]
 8003286:	4415      	add	r5, r2
 8003288:	943a      	str	r4, [sp, #232]	; 0xe8
 800328a:	953b      	str	r5, [sp, #236]	; 0xec
 800328c:	f77f aed9 	ble.w	8003042 <_svfprintf_r+0x902>
 8003290:	9811      	ldr	r0, [sp, #68]	; 0x44
 8003292:	aa39      	add	r2, sp, #228	; 0xe4
 8003294:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003296:	f003 f80f 	bl	80062b8 <__ssprint_r>
 800329a:	2800      	cmp	r0, #0
 800329c:	f47f ab37 	bne.w	800290e <_svfprintf_r+0x1ce>
 80032a0:	f10a 0908 	add.w	r9, sl, #8
 80032a4:	46d3      	mov	fp, sl
 80032a6:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80032a8:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80032aa:	e6cc      	b.n	8003046 <_svfprintf_r+0x906>
 80032ac:	9811      	ldr	r0, [sp, #68]	; 0x44
 80032ae:	aa39      	add	r2, sp, #228	; 0xe4
 80032b0:	990c      	ldr	r1, [sp, #48]	; 0x30
 80032b2:	f003 f801 	bl	80062b8 <__ssprint_r>
 80032b6:	2800      	cmp	r0, #0
 80032b8:	f43f acf5 	beq.w	8002ca6 <_svfprintf_r+0x566>
 80032bc:	f7ff bb27 	b.w	800290e <_svfprintf_r+0x1ce>
 80032c0:	9210      	str	r2, [sp, #64]	; 0x40
 80032c2:	aa39      	add	r2, sp, #228	; 0xe4
 80032c4:	9213      	str	r2, [sp, #76]	; 0x4c
 80032c6:	f7ff bbbd 	b.w	8002a44 <_svfprintf_r+0x304>
 80032ca:	9811      	ldr	r0, [sp, #68]	; 0x44
 80032cc:	aa39      	add	r2, sp, #228	; 0xe4
 80032ce:	990c      	ldr	r1, [sp, #48]	; 0x30
 80032d0:	f002 fff2 	bl	80062b8 <__ssprint_r>
 80032d4:	2800      	cmp	r0, #0
 80032d6:	f47f ab1a 	bne.w	800290e <_svfprintf_r+0x1ce>
 80032da:	46d1      	mov	r9, sl
 80032dc:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80032de:	e477      	b.n	8002bd0 <_svfprintf_r+0x490>
 80032e0:	9811      	ldr	r0, [sp, #68]	; 0x44
 80032e2:	aa39      	add	r2, sp, #228	; 0xe4
 80032e4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80032e6:	f002 ffe7 	bl	80062b8 <__ssprint_r>
 80032ea:	2800      	cmp	r0, #0
 80032ec:	f47f ab0f 	bne.w	800290e <_svfprintf_r+0x1ce>
 80032f0:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80032f2:	4656      	mov	r6, sl
 80032f4:	e427      	b.n	8002b46 <_svfprintf_r+0x406>
 80032f6:	9811      	ldr	r0, [sp, #68]	; 0x44
 80032f8:	aa39      	add	r2, sp, #228	; 0xe4
 80032fa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80032fc:	f002 ffdc 	bl	80062b8 <__ssprint_r>
 8003300:	2800      	cmp	r0, #0
 8003302:	f47f ab04 	bne.w	800290e <_svfprintf_r+0x1ce>
 8003306:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003308:	4656      	mov	r6, sl
 800330a:	e40c      	b.n	8002b26 <_svfprintf_r+0x3e6>
 800330c:	9e42      	ldr	r6, [sp, #264]	; 0x108
 800330e:	2e00      	cmp	r6, #0
 8003310:	f340 8224 	ble.w	800375c <_svfprintf_r+0x101c>
 8003314:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8003316:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8003318:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800331a:	42a6      	cmp	r6, r4
 800331c:	bfa8      	it	ge
 800331e:	4626      	movge	r6, r4
 8003320:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003322:	2e00      	cmp	r6, #0
 8003324:	eb00 0b01 	add.w	fp, r0, r1
 8003328:	dd0e      	ble.n	8003348 <_svfprintf_r+0xc08>
 800332a:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800332c:	19ad      	adds	r5, r5, r6
 800332e:	f8c9 0000 	str.w	r0, [r9]
 8003332:	3401      	adds	r4, #1
 8003334:	f8c9 6004 	str.w	r6, [r9, #4]
 8003338:	2c07      	cmp	r4, #7
 800333a:	953b      	str	r5, [sp, #236]	; 0xec
 800333c:	943a      	str	r4, [sp, #232]	; 0xe8
 800333e:	bfd8      	it	le
 8003340:	f109 0908 	addle.w	r9, r9, #8
 8003344:	f300 8425 	bgt.w	8003b92 <_svfprintf_r+0x1452>
 8003348:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800334a:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
 800334e:	1b96      	subs	r6, r2, r6
 8003350:	2e00      	cmp	r6, #0
 8003352:	f340 8402 	ble.w	8003b5a <_svfprintf_r+0x141a>
 8003356:	2e10      	cmp	r6, #16
 8003358:	f340 84f6 	ble.w	8003d48 <_svfprintf_r+0x1608>
 800335c:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800335e:	4629      	mov	r1, r5
 8003360:	f8df 829c 	ldr.w	r8, [pc, #668]	; 8003600 <_svfprintf_r+0xec0>
 8003364:	2710      	movs	r7, #16
 8003366:	4622      	mov	r2, r4
 8003368:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800336a:	4644      	mov	r4, r8
 800336c:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
 8003370:	e003      	b.n	800337a <_svfprintf_r+0xc3a>
 8003372:	3e10      	subs	r6, #16
 8003374:	2e10      	cmp	r6, #16
 8003376:	f340 8171 	ble.w	800365c <_svfprintf_r+0xf1c>
 800337a:	3201      	adds	r2, #1
 800337c:	3110      	adds	r1, #16
 800337e:	2a07      	cmp	r2, #7
 8003380:	f8c9 4000 	str.w	r4, [r9]
 8003384:	f8c9 7004 	str.w	r7, [r9, #4]
 8003388:	f109 0908 	add.w	r9, r9, #8
 800338c:	923a      	str	r2, [sp, #232]	; 0xe8
 800338e:	f109 0308 	add.w	r3, r9, #8
 8003392:	913b      	str	r1, [sp, #236]	; 0xec
 8003394:	dded      	ble.n	8003372 <_svfprintf_r+0xc32>
 8003396:	4640      	mov	r0, r8
 8003398:	4629      	mov	r1, r5
 800339a:	aa39      	add	r2, sp, #228	; 0xe4
 800339c:	46d1      	mov	r9, sl
 800339e:	f002 ff8b 	bl	80062b8 <__ssprint_r>
 80033a2:	f10a 0308 	add.w	r3, sl, #8
 80033a6:	2800      	cmp	r0, #0
 80033a8:	f47f aab1 	bne.w	800290e <_svfprintf_r+0x1ce>
 80033ac:	993b      	ldr	r1, [sp, #236]	; 0xec
 80033ae:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
 80033b0:	e7df      	b.n	8003372 <_svfprintf_r+0xc32>
 80033b2:	9310      	str	r3, [sp, #64]	; 0x40
 80033b4:	ab39      	add	r3, sp, #228	; 0xe4
 80033b6:	9313      	str	r3, [sp, #76]	; 0x4c
 80033b8:	f7ff bb44 	b.w	8002a44 <_svfprintf_r+0x304>
 80033bc:	f10d 0bbc 	add.w	fp, sp, #188	; 0xbc
 80033c0:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80033c2:	f10b 0027 	add.w	r0, fp, #39	; 0x27
 80033c6:	f004 020f 	and.w	r2, r4, #15
 80033ca:	0923      	lsrs	r3, r4, #4
 80033cc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 80033d0:	ea4f 1c15 	mov.w	ip, r5, lsr #4
 80033d4:	5c8a      	ldrb	r2, [r1, r2]
 80033d6:	461c      	mov	r4, r3
 80033d8:	4603      	mov	r3, r0
 80033da:	4665      	mov	r5, ip
 80033dc:	3801      	subs	r0, #1
 80033de:	701a      	strb	r2, [r3, #0]
 80033e0:	ea54 0205 	orrs.w	r2, r4, r5
 80033e4:	d1ef      	bne.n	80033c6 <_svfprintf_r+0xc86>
 80033e6:	f10b 0b28 	add.w	fp, fp, #40	; 0x28
 80033ea:	9313      	str	r3, [sp, #76]	; 0x4c
 80033ec:	ebc3 030b 	rsb	r3, r3, fp
 80033f0:	9310      	str	r3, [sp, #64]	; 0x40
 80033f2:	f7ff bb27 	b.w	8002a44 <_svfprintf_r+0x304>
 80033f6:	2c0a      	cmp	r4, #10
 80033f8:	f175 0100 	sbcs.w	r1, r5, #0
 80033fc:	d27f      	bcs.n	80034fe <_svfprintf_r+0xdbe>
 80033fe:	3430      	adds	r4, #48	; 0x30
 8003400:	2201      	movs	r2, #1
 8003402:	f10d 03e3 	add.w	r3, sp, #227	; 0xe3
 8003406:	9210      	str	r2, [sp, #64]	; 0x40
 8003408:	f88d 40e3 	strb.w	r4, [sp, #227]	; 0xe3
 800340c:	9313      	str	r3, [sp, #76]	; 0x4c
 800340e:	f7ff bb19 	b.w	8002a44 <_svfprintf_r+0x304>
 8003412:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003414:	1e4f      	subs	r7, r1, #1
 8003416:	2f00      	cmp	r7, #0
 8003418:	bfdc      	itt	le
 800341a:	f106 0908 	addle.w	r9, r6, #8
 800341e:	46b3      	movle	fp, r6
 8003420:	f77f ae11 	ble.w	8003046 <_svfprintf_r+0x906>
 8003424:	2f10      	cmp	r7, #16
 8003426:	bfd8      	it	le
 8003428:	f8df 81d4 	ldrle.w	r8, [pc, #468]	; 8003600 <_svfprintf_r+0xec0>
 800342c:	dd2c      	ble.n	8003488 <_svfprintf_r+0xd48>
 800342e:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 8003600 <_svfprintf_r+0xec0>
 8003432:	4623      	mov	r3, r4
 8003434:	462a      	mov	r2, r5
 8003436:	f04f 0910 	mov.w	r9, #16
 800343a:	4644      	mov	r4, r8
 800343c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800343e:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
 8003442:	e002      	b.n	800344a <_svfprintf_r+0xd0a>
 8003444:	3f10      	subs	r7, #16
 8003446:	2f10      	cmp	r7, #16
 8003448:	dd1b      	ble.n	8003482 <_svfprintf_r+0xd42>
 800344a:	3301      	adds	r3, #1
 800344c:	6034      	str	r4, [r6, #0]
 800344e:	f8c6 9004 	str.w	r9, [r6, #4]
 8003452:	3210      	adds	r2, #16
 8003454:	3608      	adds	r6, #8
 8003456:	2b07      	cmp	r3, #7
 8003458:	933a      	str	r3, [sp, #232]	; 0xe8
 800345a:	f106 0b08 	add.w	fp, r6, #8
 800345e:	923b      	str	r2, [sp, #236]	; 0xec
 8003460:	ddf0      	ble.n	8003444 <_svfprintf_r+0xd04>
 8003462:	4640      	mov	r0, r8
 8003464:	4629      	mov	r1, r5
 8003466:	aa39      	add	r2, sp, #228	; 0xe4
 8003468:	f10a 0b08 	add.w	fp, sl, #8
 800346c:	f002 ff24 	bl	80062b8 <__ssprint_r>
 8003470:	4656      	mov	r6, sl
 8003472:	2800      	cmp	r0, #0
 8003474:	f47f aa4b 	bne.w	800290e <_svfprintf_r+0x1ce>
 8003478:	3f10      	subs	r7, #16
 800347a:	9a3b      	ldr	r2, [sp, #236]	; 0xec
 800347c:	2f10      	cmp	r7, #16
 800347e:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8003480:	dce3      	bgt.n	800344a <_svfprintf_r+0xd0a>
 8003482:	46a0      	mov	r8, r4
 8003484:	4615      	mov	r5, r2
 8003486:	461c      	mov	r4, r3
 8003488:	3401      	adds	r4, #1
 800348a:	f8c6 8000 	str.w	r8, [r6]
 800348e:	2c07      	cmp	r4, #7
 8003490:	6077      	str	r7, [r6, #4]
 8003492:	443d      	add	r5, r7
 8003494:	943a      	str	r4, [sp, #232]	; 0xe8
 8003496:	953b      	str	r5, [sp, #236]	; 0xec
 8003498:	f77f add3 	ble.w	8003042 <_svfprintf_r+0x902>
 800349c:	e6f8      	b.n	8003290 <_svfprintf_r+0xb50>
 800349e:	2302      	movs	r3, #2
 80034a0:	e463      	b.n	8002d6a <_svfprintf_r+0x62a>
 80034a2:	46a0      	mov	r8, r4
 80034a4:	4614      	mov	r4, r2
 80034a6:	3401      	adds	r4, #1
 80034a8:	f8c3 8000 	str.w	r8, [r3]
 80034ac:	2c07      	cmp	r4, #7
 80034ae:	605e      	str	r6, [r3, #4]
 80034b0:	4435      	add	r5, r6
 80034b2:	943a      	str	r4, [sp, #232]	; 0xe8
 80034b4:	953b      	str	r5, [sp, #236]	; 0xec
 80034b6:	f77f aba0 	ble.w	8002bfa <_svfprintf_r+0x4ba>
 80034ba:	e5d1      	b.n	8003060 <_svfprintf_r+0x920>
 80034bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80034be:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	2301      	movs	r3, #1
 80034c4:	e528      	b.n	8002f18 <_svfprintf_r+0x7d8>
 80034c6:	9811      	ldr	r0, [sp, #68]	; 0x44
 80034c8:	aa39      	add	r2, sp, #228	; 0xe4
 80034ca:	990c      	ldr	r1, [sp, #48]	; 0x30
 80034cc:	f002 fef4 	bl	80062b8 <__ssprint_r>
 80034d0:	2800      	cmp	r0, #0
 80034d2:	f47f aa1c 	bne.w	800290e <_svfprintf_r+0x1ce>
 80034d6:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80034d8:	f10a 0608 	add.w	r6, sl, #8
 80034dc:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80034de:	46d1      	mov	r9, sl
 80034e0:	e6b0      	b.n	8003244 <_svfprintf_r+0xb04>
 80034e2:	9811      	ldr	r0, [sp, #68]	; 0x44
 80034e4:	aa39      	add	r2, sp, #228	; 0xe4
 80034e6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80034e8:	f002 fee6 	bl	80062b8 <__ssprint_r>
 80034ec:	2800      	cmp	r0, #0
 80034ee:	f47f aa0e 	bne.w	800290e <_svfprintf_r+0x1ce>
 80034f2:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80034f4:	f10a 0b08 	add.w	fp, sl, #8
 80034f8:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80034fa:	4656      	mov	r6, sl
 80034fc:	e6b2      	b.n	8003264 <_svfprintf_r+0xb24>
 80034fe:	f10d 0bbc 	add.w	fp, sp, #188	; 0xbc
 8003502:	46b1      	mov	r9, r6
 8003504:	f10b 0827 	add.w	r8, fp, #39	; 0x27
 8003508:	4620      	mov	r0, r4
 800350a:	4629      	mov	r1, r5
 800350c:	220a      	movs	r2, #10
 800350e:	2300      	movs	r3, #0
 8003510:	f005 f854 	bl	80085bc <__aeabi_uldivmod>
 8003514:	4646      	mov	r6, r8
 8003516:	4620      	mov	r0, r4
 8003518:	4629      	mov	r1, r5
 800351a:	2300      	movs	r3, #0
 800351c:	f108 38ff 	add.w	r8, r8, #4294967295
 8003520:	f102 0430 	add.w	r4, r2, #48	; 0x30
 8003524:	220a      	movs	r2, #10
 8003526:	7034      	strb	r4, [r6, #0]
 8003528:	f005 f848 	bl	80085bc <__aeabi_uldivmod>
 800352c:	4604      	mov	r4, r0
 800352e:	460d      	mov	r5, r1
 8003530:	ea54 0005 	orrs.w	r0, r4, r5
 8003534:	d1e8      	bne.n	8003508 <_svfprintf_r+0xdc8>
 8003536:	9613      	str	r6, [sp, #76]	; 0x4c
 8003538:	f10b 0b28 	add.w	fp, fp, #40	; 0x28
 800353c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800353e:	464e      	mov	r6, r9
 8003540:	ebc1 010b 	rsb	r1, r1, fp
 8003544:	9110      	str	r1, [sp, #64]	; 0x40
 8003546:	f7ff ba7d 	b.w	8002a44 <_svfprintf_r+0x304>
 800354a:	2a30      	cmp	r2, #48	; 0x30
 800354c:	f000 8347 	beq.w	8003bde <_svfprintf_r+0x149e>
 8003550:	9313      	str	r3, [sp, #76]	; 0x4c
 8003552:	f10b 0b28 	add.w	fp, fp, #40	; 0x28
 8003556:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8003558:	ebc3 040b 	rsb	r4, r3, fp
 800355c:	2330      	movs	r3, #48	; 0x30
 800355e:	9410      	str	r4, [sp, #64]	; 0x40
 8003560:	7003      	strb	r3, [r0, #0]
 8003562:	f7ff ba6f 	b.w	8002a44 <_svfprintf_r+0x304>
 8003566:	4264      	negs	r4, r4
 8003568:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800356c:	232d      	movs	r3, #45	; 0x2d
 800356e:	ea54 0005 	orrs.w	r0, r4, r5
 8003572:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 8003576:	bf0c      	ite	eq
 8003578:	2200      	moveq	r2, #0
 800357a:	2201      	movne	r2, #1
 800357c:	2301      	movs	r3, #1
 800357e:	f7ff ba2b 	b.w	80029d8 <_svfprintf_r+0x298>
 8003582:	981a      	ldr	r0, [sp, #104]	; 0x68
 8003584:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8003586:	f002 fd1d 	bl	8005fc4 <__fpclassifyd>
 800358a:	2800      	cmp	r0, #0
 800358c:	f040 8176 	bne.w	800387c <_svfprintf_r+0x113c>
 8003590:	9015      	str	r0, [sp, #84]	; 0x54
 8003592:	f648 53a8 	movw	r3, #36264	; 0x8da8
 8003596:	f648 52a4 	movw	r2, #36260	; 0x8da4
 800359a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800359c:	f6c0 0200 	movt	r2, #2048	; 0x800
 80035a0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80035a4:	2847      	cmp	r0, #71	; 0x47
 80035a6:	bfd8      	it	le
 80035a8:	4613      	movle	r3, r2
 80035aa:	9313      	str	r3, [sp, #76]	; 0x4c
 80035ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80035ae:	2403      	movs	r4, #3
 80035b0:	9908      	ldr	r1, [sp, #32]
 80035b2:	940a      	str	r4, [sp, #40]	; 0x28
 80035b4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80035b8:	f89d 210f 	ldrb.w	r2, [sp, #271]	; 0x10f
 80035bc:	9108      	str	r1, [sp, #32]
 80035be:	9410      	str	r4, [sp, #64]	; 0x40
 80035c0:	9318      	str	r3, [sp, #96]	; 0x60
 80035c2:	f7ff ba49 	b.w	8002a58 <_svfprintf_r+0x318>
 80035c6:	7813      	ldrb	r3, [r2, #0]
 80035c8:	f7ff b927 	b.w	800281a <_svfprintf_r+0xda>
 80035cc:	9912      	ldr	r1, [sp, #72]	; 0x48
 80035ce:	1dcb      	adds	r3, r1, #7
 80035d0:	f023 0307 	bic.w	r3, r3, #7
 80035d4:	f103 0208 	add.w	r2, r3, #8
 80035d8:	9212      	str	r2, [sp, #72]	; 0x48
 80035da:	681c      	ldr	r4, [r3, #0]
 80035dc:	941a      	str	r4, [sp, #104]	; 0x68
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	931b      	str	r3, [sp, #108]	; 0x6c
 80035e2:	f7ff bb77 	b.w	8002cd4 <_svfprintf_r+0x594>
 80035e6:	9b08      	ldr	r3, [sp, #32]
 80035e8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80035ec:	f000 8127 	beq.w	800383e <_svfprintf_r+0x10fe>
 80035f0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80035f2:	2500      	movs	r5, #0
 80035f4:	8804      	ldrh	r4, [r0, #0]
 80035f6:	3004      	adds	r0, #4
 80035f8:	9012      	str	r0, [sp, #72]	; 0x48
 80035fa:	f7ff bbde 	b.w	8002dba <_svfprintf_r+0x67a>
 80035fe:	bf00      	nop
 8003600:	08008d8c 	.word	0x08008d8c
 8003604:	9b08      	ldr	r3, [sp, #32]
 8003606:	f013 0f40 	tst.w	r3, #64	; 0x40
 800360a:	f000 8111 	beq.w	8003830 <_svfprintf_r+0x10f0>
 800360e:	9812      	ldr	r0, [sp, #72]	; 0x48
 8003610:	f9b0 4000 	ldrsh.w	r4, [r0]
 8003614:	3004      	adds	r0, #4
 8003616:	9012      	str	r0, [sp, #72]	; 0x48
 8003618:	17e5      	asrs	r5, r4, #31
 800361a:	f7ff b9d1 	b.w	80029c0 <_svfprintf_r+0x280>
 800361e:	9908      	ldr	r1, [sp, #32]
 8003620:	f011 0f10 	tst.w	r1, #16
 8003624:	f000 8112 	beq.w	800384c <_svfprintf_r+0x110c>
 8003628:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800362a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800362c:	6813      	ldr	r3, [r2, #0]
 800362e:	3204      	adds	r2, #4
 8003630:	9212      	str	r2, [sp, #72]	; 0x48
 8003632:	601c      	str	r4, [r3, #0]
 8003634:	f7ff b8ad 	b.w	8002792 <_svfprintf_r+0x52>
 8003638:	9808      	ldr	r0, [sp, #32]
 800363a:	f010 0340 	ands.w	r3, r0, #64	; 0x40
 800363e:	f000 820f 	beq.w	8003a60 <_svfprintf_r+0x1320>
 8003642:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003644:	2500      	movs	r5, #0
 8003646:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8003648:	8819      	ldrh	r1, [r3, #0]
 800364a:	3404      	adds	r4, #4
 800364c:	4613      	mov	r3, r2
 800364e:	9412      	str	r4, [sp, #72]	; 0x48
 8003650:	1e0a      	subs	r2, r1, #0
 8003652:	460c      	mov	r4, r1
 8003654:	bf18      	it	ne
 8003656:	2201      	movne	r2, #1
 8003658:	f7ff bb87 	b.w	8002d6a <_svfprintf_r+0x62a>
 800365c:	46a0      	mov	r8, r4
 800365e:	460d      	mov	r5, r1
 8003660:	4614      	mov	r4, r2
 8003662:	3401      	adds	r4, #1
 8003664:	f8c9 8000 	str.w	r8, [r9]
 8003668:	2c07      	cmp	r4, #7
 800366a:	f8c9 6004 	str.w	r6, [r9, #4]
 800366e:	4435      	add	r5, r6
 8003670:	943a      	str	r4, [sp, #232]	; 0xe8
 8003672:	953b      	str	r5, [sp, #236]	; 0xec
 8003674:	f300 82bb 	bgt.w	8003bee <_svfprintf_r+0x14ae>
 8003678:	9a42      	ldr	r2, [sp, #264]	; 0x108
 800367a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800367c:	42a2      	cmp	r2, r4
 800367e:	db4a      	blt.n	8003716 <_svfprintf_r+0xfd6>
 8003680:	9808      	ldr	r0, [sp, #32]
 8003682:	f010 0f01 	tst.w	r0, #1
 8003686:	d146      	bne.n	8003716 <_svfprintf_r+0xfd6>
 8003688:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800368a:	9818      	ldr	r0, [sp, #96]	; 0x60
 800368c:	1821      	adds	r1, r4, r0
 800368e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8003690:	ebc1 070b 	rsb	r7, r1, fp
 8003694:	1aa2      	subs	r2, r4, r2
 8003696:	42ba      	cmp	r2, r7
 8003698:	bfb8      	it	lt
 800369a:	4617      	movlt	r7, r2
 800369c:	2f00      	cmp	r7, #0
 800369e:	dd0a      	ble.n	80036b6 <_svfprintf_r+0xf76>
 80036a0:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80036a2:	19ed      	adds	r5, r5, r7
 80036a4:	6019      	str	r1, [r3, #0]
 80036a6:	3401      	adds	r4, #1
 80036a8:	605f      	str	r7, [r3, #4]
 80036aa:	2c07      	cmp	r4, #7
 80036ac:	953b      	str	r5, [sp, #236]	; 0xec
 80036ae:	943a      	str	r4, [sp, #232]	; 0xe8
 80036b0:	f300 8287 	bgt.w	8003bc2 <_svfprintf_r+0x1482>
 80036b4:	3308      	adds	r3, #8
 80036b6:	ea27 76e7 	bic.w	r6, r7, r7, asr #31
 80036ba:	1b96      	subs	r6, r2, r6
 80036bc:	2e00      	cmp	r6, #0
 80036be:	dd38      	ble.n	8003732 <_svfprintf_r+0xff2>
 80036c0:	2e10      	cmp	r6, #16
 80036c2:	f340 831c 	ble.w	8003cfe <_svfprintf_r+0x15be>
 80036c6:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80036c8:	2710      	movs	r7, #16
 80036ca:	f8df 86c8 	ldr.w	r8, [pc, #1736]	; 8003d94 <_svfprintf_r+0x1654>
 80036ce:	4622      	mov	r2, r4
 80036d0:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 80036d4:	4644      	mov	r4, r8
 80036d6:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
 80036da:	e003      	b.n	80036e4 <_svfprintf_r+0xfa4>
 80036dc:	3e10      	subs	r6, #16
 80036de:	2e10      	cmp	r6, #16
 80036e0:	f77f aedf 	ble.w	80034a2 <_svfprintf_r+0xd62>
 80036e4:	3201      	adds	r2, #1
 80036e6:	601c      	str	r4, [r3, #0]
 80036e8:	605f      	str	r7, [r3, #4]
 80036ea:	3510      	adds	r5, #16
 80036ec:	3308      	adds	r3, #8
 80036ee:	2a07      	cmp	r2, #7
 80036f0:	923a      	str	r2, [sp, #232]	; 0xe8
 80036f2:	f103 0908 	add.w	r9, r3, #8
 80036f6:	953b      	str	r5, [sp, #236]	; 0xec
 80036f8:	ddf0      	ble.n	80036dc <_svfprintf_r+0xf9c>
 80036fa:	4640      	mov	r0, r8
 80036fc:	4659      	mov	r1, fp
 80036fe:	aa39      	add	r2, sp, #228	; 0xe4
 8003700:	f10a 0908 	add.w	r9, sl, #8
 8003704:	f002 fdd8 	bl	80062b8 <__ssprint_r>
 8003708:	4653      	mov	r3, sl
 800370a:	2800      	cmp	r0, #0
 800370c:	f47f a8ff 	bne.w	800290e <_svfprintf_r+0x1ce>
 8003710:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003712:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
 8003714:	e7e2      	b.n	80036dc <_svfprintf_r+0xf9c>
 8003716:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8003718:	991c      	ldr	r1, [sp, #112]	; 0x70
 800371a:	3401      	adds	r4, #1
 800371c:	9819      	ldr	r0, [sp, #100]	; 0x64
 800371e:	2c07      	cmp	r4, #7
 8003720:	440d      	add	r5, r1
 8003722:	6059      	str	r1, [r3, #4]
 8003724:	6018      	str	r0, [r3, #0]
 8003726:	953b      	str	r5, [sp, #236]	; 0xec
 8003728:	943a      	str	r4, [sp, #232]	; 0xe8
 800372a:	f300 823e 	bgt.w	8003baa <_svfprintf_r+0x146a>
 800372e:	3308      	adds	r3, #8
 8003730:	e7aa      	b.n	8003688 <_svfprintf_r+0xf48>
 8003732:	4699      	mov	r9, r3
 8003734:	f7ff ba61 	b.w	8002bfa <_svfprintf_r+0x4ba>
 8003738:	f106 0908 	add.w	r9, r6, #8
 800373c:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800373e:	f8df 8654 	ldr.w	r8, [pc, #1620]	; 8003d94 <_svfprintf_r+0x1654>
 8003742:	f7ff ba3b 	b.w	8002bbc <_svfprintf_r+0x47c>
 8003746:	9811      	ldr	r0, [sp, #68]	; 0x44
 8003748:	aa39      	add	r2, sp, #228	; 0xe4
 800374a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800374c:	f002 fdb4 	bl	80062b8 <__ssprint_r>
 8003750:	2800      	cmp	r0, #0
 8003752:	f47f a8dc 	bne.w	800290e <_svfprintf_r+0x1ce>
 8003756:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003758:	46d1      	mov	r9, sl
 800375a:	e4ad      	b.n	80030b8 <_svfprintf_r+0x978>
 800375c:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800375e:	f648 53dc 	movw	r3, #36316	; 0x8ddc
 8003762:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003766:	f8c9 3000 	str.w	r3, [r9]
 800376a:	3401      	adds	r4, #1
 800376c:	2301      	movs	r3, #1
 800376e:	2c07      	cmp	r4, #7
 8003770:	f8c9 3004 	str.w	r3, [r9, #4]
 8003774:	441d      	add	r5, r3
 8003776:	943a      	str	r4, [sp, #232]	; 0xe8
 8003778:	953b      	str	r5, [sp, #236]	; 0xec
 800377a:	bfd8      	it	le
 800377c:	f109 0908 	addle.w	r9, r9, #8
 8003780:	f300 819f 	bgt.w	8003ac2 <_svfprintf_r+0x1382>
 8003784:	b936      	cbnz	r6, 8003794 <_svfprintf_r+0x1054>
 8003786:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003788:	b923      	cbnz	r3, 8003794 <_svfprintf_r+0x1054>
 800378a:	9c08      	ldr	r4, [sp, #32]
 800378c:	f014 0f01 	tst.w	r4, #1
 8003790:	f43f aa33 	beq.w	8002bfa <_svfprintf_r+0x4ba>
 8003794:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8003796:	981c      	ldr	r0, [sp, #112]	; 0x70
 8003798:	3401      	adds	r4, #1
 800379a:	9919      	ldr	r1, [sp, #100]	; 0x64
 800379c:	2c07      	cmp	r4, #7
 800379e:	4405      	add	r5, r0
 80037a0:	f8c9 0004 	str.w	r0, [r9, #4]
 80037a4:	f8c9 1000 	str.w	r1, [r9]
 80037a8:	bfd8      	it	le
 80037aa:	f109 0908 	addle.w	r9, r9, #8
 80037ae:	953b      	str	r5, [sp, #236]	; 0xec
 80037b0:	943a      	str	r4, [sp, #232]	; 0xe8
 80037b2:	f300 81be 	bgt.w	8003b32 <_svfprintf_r+0x13f2>
 80037b6:	4276      	negs	r6, r6
 80037b8:	2e00      	cmp	r6, #0
 80037ba:	f340 81ab 	ble.w	8003b14 <_svfprintf_r+0x13d4>
 80037be:	2e10      	cmp	r6, #16
 80037c0:	bfd8      	it	le
 80037c2:	f8df 85d0 	ldrle.w	r8, [pc, #1488]	; 8003d94 <_svfprintf_r+0x1654>
 80037c6:	f340 818d 	ble.w	8003ae4 <_svfprintf_r+0x13a4>
 80037ca:	f8df 85c8 	ldr.w	r8, [pc, #1480]	; 8003d94 <_svfprintf_r+0x1654>
 80037ce:	4623      	mov	r3, r4
 80037d0:	2710      	movs	r7, #16
 80037d2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 80037d6:	4644      	mov	r4, r8
 80037d8:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
 80037dc:	e003      	b.n	80037e6 <_svfprintf_r+0x10a6>
 80037de:	3e10      	subs	r6, #16
 80037e0:	2e10      	cmp	r6, #16
 80037e2:	f340 817d 	ble.w	8003ae0 <_svfprintf_r+0x13a0>
 80037e6:	3301      	adds	r3, #1
 80037e8:	3510      	adds	r5, #16
 80037ea:	2b07      	cmp	r3, #7
 80037ec:	f8c9 4000 	str.w	r4, [r9]
 80037f0:	f8c9 7004 	str.w	r7, [r9, #4]
 80037f4:	f109 0908 	add.w	r9, r9, #8
 80037f8:	933a      	str	r3, [sp, #232]	; 0xe8
 80037fa:	953b      	str	r5, [sp, #236]	; 0xec
 80037fc:	ddef      	ble.n	80037de <_svfprintf_r+0x109e>
 80037fe:	4640      	mov	r0, r8
 8003800:	4659      	mov	r1, fp
 8003802:	aa39      	add	r2, sp, #228	; 0xe4
 8003804:	46d1      	mov	r9, sl
 8003806:	f002 fd57 	bl	80062b8 <__ssprint_r>
 800380a:	2800      	cmp	r0, #0
 800380c:	f47f a87f 	bne.w	800290e <_svfprintf_r+0x1ce>
 8003810:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003812:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8003814:	e7e3      	b.n	80037de <_svfprintf_r+0x109e>
 8003816:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003818:	2200      	movs	r2, #0
 800381a:	9412      	str	r4, [sp, #72]	; 0x48
 800381c:	2400      	movs	r4, #0
 800381e:	9215      	str	r2, [sp, #84]	; 0x54
 8003820:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003824:	f89d 210f 	ldrb.w	r2, [sp, #271]	; 0x10f
 8003828:	930a      	str	r3, [sp, #40]	; 0x28
 800382a:	9418      	str	r4, [sp, #96]	; 0x60
 800382c:	f7ff b914 	b.w	8002a58 <_svfprintf_r+0x318>
 8003830:	9912      	ldr	r1, [sp, #72]	; 0x48
 8003832:	680c      	ldr	r4, [r1, #0]
 8003834:	3104      	adds	r1, #4
 8003836:	9112      	str	r1, [sp, #72]	; 0x48
 8003838:	17e5      	asrs	r5, r4, #31
 800383a:	f7ff b8c1 	b.w	80029c0 <_svfprintf_r+0x280>
 800383e:	9912      	ldr	r1, [sp, #72]	; 0x48
 8003840:	2500      	movs	r5, #0
 8003842:	680c      	ldr	r4, [r1, #0]
 8003844:	3104      	adds	r1, #4
 8003846:	9112      	str	r1, [sp, #72]	; 0x48
 8003848:	f7ff bab7 	b.w	8002dba <_svfprintf_r+0x67a>
 800384c:	9808      	ldr	r0, [sp, #32]
 800384e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003852:	f000 811f 	beq.w	8003a94 <_svfprintf_r+0x1354>
 8003856:	9912      	ldr	r1, [sp, #72]	; 0x48
 8003858:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800385a:	680b      	ldr	r3, [r1, #0]
 800385c:	3104      	adds	r1, #4
 800385e:	9112      	str	r1, [sp, #72]	; 0x48
 8003860:	801a      	strh	r2, [r3, #0]
 8003862:	f7fe bf96 	b.w	8002792 <_svfprintf_r+0x52>
 8003866:	9811      	ldr	r0, [sp, #68]	; 0x44
 8003868:	aa39      	add	r2, sp, #228	; 0xe4
 800386a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800386c:	f002 fd24 	bl	80062b8 <__ssprint_r>
 8003870:	2800      	cmp	r0, #0
 8003872:	f47f a84c 	bne.w	800290e <_svfprintf_r+0x1ce>
 8003876:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003878:	4653      	mov	r3, sl
 800387a:	e437      	b.n	80030ec <_svfprintf_r+0x9ac>
 800387c:	f1b7 3fff 	cmp.w	r7, #4294967295
 8003880:	f000 8164 	beq.w	8003b4c <_svfprintf_r+0x140c>
 8003884:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8003886:	f1a4 0e67 	sub.w	lr, r4, #103	; 0x67
 800388a:	f1de 0300 	rsbs	r3, lr, #0
 800388e:	eb43 030e 	adc.w	r3, r3, lr
 8003892:	2c47      	cmp	r4, #71	; 0x47
 8003894:	bf08      	it	eq
 8003896:	f043 0301 	orreq.w	r3, r3, #1
 800389a:	b113      	cbz	r3, 80038a2 <_svfprintf_r+0x1162>
 800389c:	2f00      	cmp	r7, #0
 800389e:	bf08      	it	eq
 80038a0:	2701      	moveq	r7, #1
 80038a2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80038a4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	9808      	ldr	r0, [sp, #32]
 80038aa:	f1a1 0466 	sub.w	r4, r1, #102	; 0x66
 80038ae:	bfb9      	ittee	lt
 80038b0:	f103 4900 	addlt.w	r9, r3, #2147483648	; 0x80000000
 80038b4:	f04f 0b2d 	movlt.w	fp, #45	; 0x2d
 80038b8:	f8dd 906c 	ldrge.w	r9, [sp, #108]	; 0x6c
 80038bc:	f04f 0b00 	movge.w	fp, #0
 80038c0:	f1d4 0c00 	rsbs	ip, r4, #0
 80038c4:	eb4c 0c04 	adc.w	ip, ip, r4
 80038c8:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 80038cc:	2946      	cmp	r1, #70	; 0x46
 80038ce:	bf08      	it	eq
 80038d0:	f04c 0c01 	orreq.w	ip, ip, #1
 80038d4:	9008      	str	r0, [sp, #32]
 80038d6:	f1bc 0f00 	cmp.w	ip, #0
 80038da:	f040 81b7 	bne.w	8003c4c <_svfprintf_r+0x150c>
 80038de:	f1a1 0065 	sub.w	r0, r1, #101	; 0x65
 80038e2:	4243      	negs	r3, r0
 80038e4:	eb43 0300 	adc.w	r3, r3, r0
 80038e8:	2945      	cmp	r1, #69	; 0x45
 80038ea:	bf08      	it	eq
 80038ec:	f043 0301 	orreq.w	r3, r3, #1
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	f000 81ef 	beq.w	8003cd4 <_svfprintf_r+0x1594>
 80038f6:	f107 0801 	add.w	r8, r7, #1
 80038fa:	2302      	movs	r3, #2
 80038fc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80038fe:	a942      	add	r1, sp, #264	; 0x108
 8003900:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 8003904:	9300      	str	r3, [sp, #0]
 8003906:	920a      	str	r2, [sp, #40]	; 0x28
 8003908:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800390c:	9811      	ldr	r0, [sp, #68]	; 0x44
 800390e:	9102      	str	r1, [sp, #8]
 8003910:	a941      	add	r1, sp, #260	; 0x104
 8003912:	f8cd c018 	str.w	ip, [sp, #24]
 8003916:	9103      	str	r1, [sp, #12]
 8003918:	a940      	add	r1, sp, #256	; 0x100
 800391a:	f8cd 8004 	str.w	r8, [sp, #4]
 800391e:	9104      	str	r1, [sp, #16]
 8003920:	f000 fad0 	bl	8003ec4 <_dtoa_r>
 8003924:	f8dd c018 	ldr.w	ip, [sp, #24]
 8003928:	9013      	str	r0, [sp, #76]	; 0x4c
 800392a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800392c:	f1b0 0367 	subs.w	r3, r0, #103	; 0x67
 8003930:	bf18      	it	ne
 8003932:	2301      	movne	r3, #1
 8003934:	2847      	cmp	r0, #71	; 0x47
 8003936:	bf0c      	ite	eq
 8003938:	2300      	moveq	r3, #0
 800393a:	f003 0301 	andne.w	r3, r3, #1
 800393e:	b92b      	cbnz	r3, 800394c <_svfprintf_r+0x120c>
 8003940:	9908      	ldr	r1, [sp, #32]
 8003942:	f011 0f01 	tst.w	r1, #1
 8003946:	bf08      	it	eq
 8003948:	9b40      	ldreq	r3, [sp, #256]	; 0x100
 800394a:	d016      	beq.n	800397a <_svfprintf_r+0x123a>
 800394c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800394e:	eb02 0408 	add.w	r4, r2, r8
 8003952:	f1bc 0f00 	cmp.w	ip, #0
 8003956:	d005      	beq.n	8003964 <_svfprintf_r+0x1224>
 8003958:	7813      	ldrb	r3, [r2, #0]
 800395a:	2b30      	cmp	r3, #48	; 0x30
 800395c:	f000 81df 	beq.w	8003d1e <_svfprintf_r+0x15de>
 8003960:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8003962:	18e4      	adds	r4, r4, r3
 8003964:	981a      	ldr	r0, [sp, #104]	; 0x68
 8003966:	2200      	movs	r2, #0
 8003968:	2300      	movs	r3, #0
 800396a:	4649      	mov	r1, r9
 800396c:	f004 fa82 	bl	8007e74 <__aeabi_dcmpeq>
 8003970:	2800      	cmp	r0, #0
 8003972:	f000 8181 	beq.w	8003c78 <_svfprintf_r+0x1538>
 8003976:	4623      	mov	r3, r4
 8003978:	9440      	str	r4, [sp, #256]	; 0x100
 800397a:	9c16      	ldr	r4, [sp, #88]	; 0x58
 800397c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800397e:	f1a4 0167 	sub.w	r1, r4, #103	; 0x67
 8003982:	424a      	negs	r2, r1
 8003984:	ebc0 0303 	rsb	r3, r0, r3
 8003988:	eb42 0201 	adc.w	r2, r2, r1
 800398c:	930e      	str	r3, [sp, #56]	; 0x38
 800398e:	2c47      	cmp	r4, #71	; 0x47
 8003990:	bf14      	ite	ne
 8003992:	4613      	movne	r3, r2
 8003994:	f042 0301 	orreq.w	r3, r2, #1
 8003998:	2b00      	cmp	r3, #0
 800399a:	f000 815a 	beq.w	8003c52 <_svfprintf_r+0x1512>
 800399e:	9b42      	ldr	r3, [sp, #264]	; 0x108
 80039a0:	f113 0f03 	cmn.w	r3, #3
 80039a4:	9310      	str	r3, [sp, #64]	; 0x40
 80039a6:	db02      	blt.n	80039ae <_svfprintf_r+0x126e>
 80039a8:	429f      	cmp	r7, r3
 80039aa:	f280 8178 	bge.w	8003c9e <_svfprintf_r+0x155e>
 80039ae:	9916      	ldr	r1, [sp, #88]	; 0x58
 80039b0:	3902      	subs	r1, #2
 80039b2:	9116      	str	r1, [sp, #88]	; 0x58
 80039b4:	3b01      	subs	r3, #1
 80039b6:	9c16      	ldr	r4, [sp, #88]	; 0x58
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	9342      	str	r3, [sp, #264]	; 0x108
 80039bc:	f88d 40f8 	strb.w	r4, [sp, #248]	; 0xf8
 80039c0:	f2c0 81a4 	blt.w	8003d0c <_svfprintf_r+0x15cc>
 80039c4:	222b      	movs	r2, #43	; 0x2b
 80039c6:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
 80039ca:	2b09      	cmp	r3, #9
 80039cc:	f340 8185 	ble.w	8003cda <_svfprintf_r+0x159a>
 80039d0:	f246 6467 	movw	r4, #26215	; 0x6667
 80039d4:	f10d 00f6 	add.w	r0, sp, #246	; 0xf6
 80039d8:	f2c6 6466 	movt	r4, #26214	; 0x6666
 80039dc:	fb84 2103 	smull	r2, r1, r4, r3
 80039e0:	17da      	asrs	r2, r3, #31
 80039e2:	4605      	mov	r5, r0
 80039e4:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 80039e8:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80039ec:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
 80039f0:	4613      	mov	r3, r2
 80039f2:	3130      	adds	r1, #48	; 0x30
 80039f4:	2a09      	cmp	r2, #9
 80039f6:	f800 1901 	strb.w	r1, [r0], #-1
 80039fa:	dcef      	bgt.n	80039dc <_svfprintf_r+0x129c>
 80039fc:	3330      	adds	r3, #48	; 0x30
 80039fe:	1e6a      	subs	r2, r5, #1
 8003a00:	f805 3c01 	strb.w	r3, [r5, #-1]
 8003a04:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	bf28      	it	cs
 8003a0c:	f10d 01fa 	addcs.w	r1, sp, #250	; 0xfa
 8003a10:	d209      	bcs.n	8003a26 <_svfprintf_r+0x12e6>
 8003a12:	f10d 03fa 	add.w	r3, sp, #250	; 0xfa
 8003a16:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003a1a:	f803 1b01 	strb.w	r1, [r3], #1
 8003a1e:	4619      	mov	r1, r3
 8003a20:	9c07      	ldr	r4, [sp, #28]
 8003a22:	4294      	cmp	r4, r2
 8003a24:	d8f7      	bhi.n	8003a16 <_svfprintf_r+0x12d6>
 8003a26:	ab3e      	add	r3, sp, #248	; 0xf8
 8003a28:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003a2a:	1acb      	subs	r3, r1, r3
 8003a2c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003a2e:	1818      	adds	r0, r3, r0
 8003a30:	931d      	str	r3, [sp, #116]	; 0x74
 8003a32:	2901      	cmp	r1, #1
 8003a34:	9010      	str	r0, [sp, #64]	; 0x40
 8003a36:	f340 817f 	ble.w	8003d38 <_svfprintf_r+0x15f8>
 8003a3a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003a3c:	2400      	movs	r4, #0
 8003a3e:	9418      	str	r4, [sp, #96]	; 0x60
 8003a40:	3301      	adds	r3, #1
 8003a42:	9310      	str	r3, [sp, #64]	; 0x40
 8003a44:	f1bb 0f00 	cmp.w	fp, #0
 8003a48:	f040 80f5 	bne.w	8003c36 <_svfprintf_r+0x14f6>
 8003a4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003a4e:	f89d 210f 	ldrb.w	r2, [sp, #271]	; 0x10f
 8003a52:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003a56:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
 8003a5a:	930a      	str	r3, [sp, #40]	; 0x28
 8003a5c:	f7fe bffc 	b.w	8002a58 <_svfprintf_r+0x318>
 8003a60:	9812      	ldr	r0, [sp, #72]	; 0x48
 8003a62:	2500      	movs	r5, #0
 8003a64:	6802      	ldr	r2, [r0, #0]
 8003a66:	3004      	adds	r0, #4
 8003a68:	9012      	str	r0, [sp, #72]	; 0x48
 8003a6a:	4614      	mov	r4, r2
 8003a6c:	3a00      	subs	r2, #0
 8003a6e:	bf18      	it	ne
 8003a70:	2201      	movne	r2, #1
 8003a72:	f7ff b97a 	b.w	8002d6a <_svfprintf_r+0x62a>
 8003a76:	2140      	movs	r1, #64	; 0x40
 8003a78:	9811      	ldr	r0, [sp, #68]	; 0x44
 8003a7a:	f001 fb0d 	bl	8005098 <_malloc_r>
 8003a7e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003a80:	6008      	str	r0, [r1, #0]
 8003a82:	6108      	str	r0, [r1, #16]
 8003a84:	2800      	cmp	r0, #0
 8003a86:	f000 817a 	beq.w	8003d7e <_svfprintf_r+0x163e>
 8003a8a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8003a8c:	2340      	movs	r3, #64	; 0x40
 8003a8e:	6143      	str	r3, [r0, #20]
 8003a90:	f7fe be6d 	b.w	800276e <_svfprintf_r+0x2e>
 8003a94:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8003a96:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8003a98:	6823      	ldr	r3, [r4, #0]
 8003a9a:	3404      	adds	r4, #4
 8003a9c:	9412      	str	r4, [sp, #72]	; 0x48
 8003a9e:	6018      	str	r0, [r3, #0]
 8003aa0:	f7fe be77 	b.w	8002792 <_svfprintf_r+0x52>
 8003aa4:	9811      	ldr	r0, [sp, #68]	; 0x44
 8003aa6:	aa39      	add	r2, sp, #228	; 0xe4
 8003aa8:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003aaa:	f002 fc05 	bl	80062b8 <__ssprint_r>
 8003aae:	2800      	cmp	r0, #0
 8003ab0:	f47e af2d 	bne.w	800290e <_svfprintf_r+0x1ce>
 8003ab4:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003ab6:	f10d 0984 	add.w	r9, sp, #132	; 0x84
 8003aba:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8003abc:	46d3      	mov	fp, sl
 8003abe:	f7ff bac2 	b.w	8003046 <_svfprintf_r+0x906>
 8003ac2:	9811      	ldr	r0, [sp, #68]	; 0x44
 8003ac4:	aa39      	add	r2, sp, #228	; 0xe4
 8003ac6:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003ac8:	f002 fbf6 	bl	80062b8 <__ssprint_r>
 8003acc:	2800      	cmp	r0, #0
 8003ace:	f47e af1e 	bne.w	800290e <_svfprintf_r+0x1ce>
 8003ad2:	9e42      	ldr	r6, [sp, #264]	; 0x108
 8003ad4:	46d1      	mov	r9, sl
 8003ad6:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003ad8:	2e00      	cmp	r6, #0
 8003ada:	f47f ae5b 	bne.w	8003794 <_svfprintf_r+0x1054>
 8003ade:	e652      	b.n	8003786 <_svfprintf_r+0x1046>
 8003ae0:	46a0      	mov	r8, r4
 8003ae2:	461c      	mov	r4, r3
 8003ae4:	3401      	adds	r4, #1
 8003ae6:	f8c9 8000 	str.w	r8, [r9]
 8003aea:	2c07      	cmp	r4, #7
 8003aec:	f8c9 6004 	str.w	r6, [r9, #4]
 8003af0:	4435      	add	r5, r6
 8003af2:	943a      	str	r4, [sp, #232]	; 0xe8
 8003af4:	953b      	str	r5, [sp, #236]	; 0xec
 8003af6:	bfd8      	it	le
 8003af8:	f109 0908 	addle.w	r9, r9, #8
 8003afc:	dd0a      	ble.n	8003b14 <_svfprintf_r+0x13d4>
 8003afe:	9811      	ldr	r0, [sp, #68]	; 0x44
 8003b00:	aa39      	add	r2, sp, #228	; 0xe4
 8003b02:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003b04:	f002 fbd8 	bl	80062b8 <__ssprint_r>
 8003b08:	2800      	cmp	r0, #0
 8003b0a:	f47e af00 	bne.w	800290e <_svfprintf_r+0x1ce>
 8003b0e:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003b10:	46d1      	mov	r9, sl
 8003b12:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8003b14:	3401      	adds	r4, #1
 8003b16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b18:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8003b1a:	2c07      	cmp	r4, #7
 8003b1c:	441d      	add	r5, r3
 8003b1e:	f8c9 3004 	str.w	r3, [r9, #4]
 8003b22:	f8c9 2000 	str.w	r2, [r9]
 8003b26:	943a      	str	r4, [sp, #232]	; 0xe8
 8003b28:	953b      	str	r5, [sp, #236]	; 0xec
 8003b2a:	f77f a864 	ble.w	8002bf6 <_svfprintf_r+0x4b6>
 8003b2e:	f7ff ba97 	b.w	8003060 <_svfprintf_r+0x920>
 8003b32:	9811      	ldr	r0, [sp, #68]	; 0x44
 8003b34:	aa39      	add	r2, sp, #228	; 0xe4
 8003b36:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003b38:	f002 fbbe 	bl	80062b8 <__ssprint_r>
 8003b3c:	2800      	cmp	r0, #0
 8003b3e:	f47e aee6 	bne.w	800290e <_svfprintf_r+0x1ce>
 8003b42:	9e42      	ldr	r6, [sp, #264]	; 0x108
 8003b44:	46d1      	mov	r9, sl
 8003b46:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003b48:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8003b4a:	e634      	b.n	80037b6 <_svfprintf_r+0x1076>
 8003b4c:	2706      	movs	r7, #6
 8003b4e:	e6a8      	b.n	80038a2 <_svfprintf_r+0x1162>
 8003b50:	222d      	movs	r2, #45	; 0x2d
 8003b52:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
 8003b56:	f7ff b8cf 	b.w	8002cf8 <_svfprintf_r+0x5b8>
 8003b5a:	464b      	mov	r3, r9
 8003b5c:	e58c      	b.n	8003678 <_svfprintf_r+0xf38>
 8003b5e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8003b60:	2100      	movs	r1, #0
 8003b62:	9115      	str	r1, [sp, #84]	; 0x54
 8003b64:	f002 fb78 	bl	8006258 <strlen>
 8003b68:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003b6a:	9412      	str	r4, [sp, #72]	; 0x48
 8003b6c:	9318      	str	r3, [sp, #96]	; 0x60
 8003b6e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
 8003b72:	9010      	str	r0, [sp, #64]	; 0x40
 8003b74:	920a      	str	r2, [sp, #40]	; 0x28
 8003b76:	f89d 210f 	ldrb.w	r2, [sp, #271]	; 0x10f
 8003b7a:	f7fe bf6d 	b.w	8002a58 <_svfprintf_r+0x318>
 8003b7e:	f648 587c 	movw	r8, #36220	; 0x8d7c
 8003b82:	f106 0308 	add.w	r3, r6, #8
 8003b86:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003b88:	f6c0 0800 	movt	r8, #2048	; 0x800
 8003b8c:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8003b8e:	f7fe bfae 	b.w	8002aee <_svfprintf_r+0x3ae>
 8003b92:	9811      	ldr	r0, [sp, #68]	; 0x44
 8003b94:	aa39      	add	r2, sp, #228	; 0xe4
 8003b96:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003b98:	f002 fb8e 	bl	80062b8 <__ssprint_r>
 8003b9c:	2800      	cmp	r0, #0
 8003b9e:	f47e aeb6 	bne.w	800290e <_svfprintf_r+0x1ce>
 8003ba2:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003ba4:	46d1      	mov	r9, sl
 8003ba6:	f7ff bbcf 	b.w	8003348 <_svfprintf_r+0xc08>
 8003baa:	9811      	ldr	r0, [sp, #68]	; 0x44
 8003bac:	aa39      	add	r2, sp, #228	; 0xe4
 8003bae:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003bb0:	f002 fb82 	bl	80062b8 <__ssprint_r>
 8003bb4:	2800      	cmp	r0, #0
 8003bb6:	f47e aeaa 	bne.w	800290e <_svfprintf_r+0x1ce>
 8003bba:	9a42      	ldr	r2, [sp, #264]	; 0x108
 8003bbc:	4653      	mov	r3, sl
 8003bbe:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003bc0:	e562      	b.n	8003688 <_svfprintf_r+0xf48>
 8003bc2:	9811      	ldr	r0, [sp, #68]	; 0x44
 8003bc4:	aa39      	add	r2, sp, #228	; 0xe4
 8003bc6:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003bc8:	f002 fb76 	bl	80062b8 <__ssprint_r>
 8003bcc:	2800      	cmp	r0, #0
 8003bce:	f47e ae9e 	bne.w	800290e <_svfprintf_r+0x1ce>
 8003bd2:	9a42      	ldr	r2, [sp, #264]	; 0x108
 8003bd4:	4653      	mov	r3, sl
 8003bd6:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003bd8:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003bda:	1a82      	subs	r2, r0, r2
 8003bdc:	e56b      	b.n	80036b6 <_svfprintf_r+0xf76>
 8003bde:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003be0:	f10b 0b28 	add.w	fp, fp, #40	; 0x28
 8003be4:	ebc3 030b 	rsb	r3, r3, fp
 8003be8:	9310      	str	r3, [sp, #64]	; 0x40
 8003bea:	f7fe bf2b 	b.w	8002a44 <_svfprintf_r+0x304>
 8003bee:	9811      	ldr	r0, [sp, #68]	; 0x44
 8003bf0:	aa39      	add	r2, sp, #228	; 0xe4
 8003bf2:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003bf4:	f002 fb60 	bl	80062b8 <__ssprint_r>
 8003bf8:	2800      	cmp	r0, #0
 8003bfa:	f47e ae88 	bne.w	800290e <_svfprintf_r+0x1ce>
 8003bfe:	4653      	mov	r3, sl
 8003c00:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8003c02:	e539      	b.n	8003678 <_svfprintf_r+0xf38>
 8003c04:	2f06      	cmp	r7, #6
 8003c06:	bf28      	it	cs
 8003c08:	2706      	movcs	r7, #6
 8003c0a:	f648 50d4 	movw	r0, #36308	; 0x8dd4
 8003c0e:	ea27 71e7 	bic.w	r1, r7, r7, asr #31
 8003c12:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003c16:	461a      	mov	r2, r3
 8003c18:	9710      	str	r7, [sp, #64]	; 0x40
 8003c1a:	910a      	str	r1, [sp, #40]	; 0x28
 8003c1c:	9412      	str	r4, [sp, #72]	; 0x48
 8003c1e:	9315      	str	r3, [sp, #84]	; 0x54
 8003c20:	9318      	str	r3, [sp, #96]	; 0x60
 8003c22:	9013      	str	r0, [sp, #76]	; 0x4c
 8003c24:	f7fe bf18 	b.w	8002a58 <_svfprintf_r+0x318>
 8003c28:	f648 587c 	movw	r8, #36220	; 0x8d7c
 8003c2c:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8003c2e:	f6c0 0800 	movt	r8, #2048	; 0x800
 8003c32:	f7ff b81a 	b.w	8002c6a <_svfprintf_r+0x52a>
 8003c36:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8003c38:	222d      	movs	r2, #45	; 0x2d
 8003c3a:	2000      	movs	r0, #0
 8003c3c:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
 8003c40:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8003c44:	9015      	str	r0, [sp, #84]	; 0x54
 8003c46:	940a      	str	r4, [sp, #40]	; 0x28
 8003c48:	f7fe bf07 	b.w	8002a5a <_svfprintf_r+0x31a>
 8003c4c:	46b8      	mov	r8, r7
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e654      	b.n	80038fc <_svfprintf_r+0x11bc>
 8003c52:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8003c54:	2a66      	cmp	r2, #102	; 0x66
 8003c56:	d160      	bne.n	8003d1a <_svfprintf_r+0x15da>
 8003c58:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	9310      	str	r3, [sp, #64]	; 0x40
 8003c5e:	f340 8086 	ble.w	8003d6e <_svfprintf_r+0x162e>
 8003c62:	b91f      	cbnz	r7, 8003c6c <_svfprintf_r+0x152c>
 8003c64:	9808      	ldr	r0, [sp, #32]
 8003c66:	f010 0f01 	tst.w	r0, #1
 8003c6a:	d002      	beq.n	8003c72 <_svfprintf_r+0x1532>
 8003c6c:	1c5a      	adds	r2, r3, #1
 8003c6e:	19d2      	adds	r2, r2, r7
 8003c70:	9210      	str	r2, [sp, #64]	; 0x40
 8003c72:	9318      	str	r3, [sp, #96]	; 0x60
 8003c74:	9516      	str	r5, [sp, #88]	; 0x58
 8003c76:	e6e5      	b.n	8003a44 <_svfprintf_r+0x1304>
 8003c78:	9b40      	ldr	r3, [sp, #256]	; 0x100
 8003c7a:	429c      	cmp	r4, r3
 8003c7c:	f67f ae7d 	bls.w	800397a <_svfprintf_r+0x123a>
 8003c80:	2230      	movs	r2, #48	; 0x30
 8003c82:	f803 2b01 	strb.w	r2, [r3], #1
 8003c86:	42a3      	cmp	r3, r4
 8003c88:	9340      	str	r3, [sp, #256]	; 0x100
 8003c8a:	d3fa      	bcc.n	8003c82 <_svfprintf_r+0x1542>
 8003c8c:	4623      	mov	r3, r4
 8003c8e:	e674      	b.n	800397a <_svfprintf_r+0x123a>
 8003c90:	4633      	mov	r3, r6
 8003c92:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8003c94:	3608      	adds	r6, #8
 8003c96:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 8003d94 <_svfprintf_r+0x1654>
 8003c9a:	f7ff ba9f 	b.w	80031dc <_svfprintf_r+0xa9c>
 8003c9e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	db22      	blt.n	8003cea <_svfprintf_r+0x15aa>
 8003ca4:	9c08      	ldr	r4, [sp, #32]
 8003ca6:	f014 0f01 	tst.w	r4, #1
 8003caa:	d034      	beq.n	8003d16 <_svfprintf_r+0x15d6>
 8003cac:	1c58      	adds	r0, r3, #1
 8003cae:	2567      	movs	r5, #103	; 0x67
 8003cb0:	9010      	str	r0, [sp, #64]	; 0x40
 8003cb2:	e7de      	b.n	8003c72 <_svfprintf_r+0x1532>
 8003cb4:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
 8003cb8:	9015      	str	r0, [sp, #84]	; 0x54
 8003cba:	920a      	str	r2, [sp, #40]	; 0x28
 8003cbc:	9412      	str	r4, [sp, #72]	; 0x48
 8003cbe:	f89d 210f 	ldrb.w	r2, [sp, #271]	; 0x10f
 8003cc2:	9710      	str	r7, [sp, #64]	; 0x40
 8003cc4:	9018      	str	r0, [sp, #96]	; 0x60
 8003cc6:	f7fe bec7 	b.w	8002a58 <_svfprintf_r+0x318>
 8003cca:	2700      	movs	r7, #0
 8003ccc:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
 8003cd0:	f7fe bda4 	b.w	800281c <_svfprintf_r+0xdc>
 8003cd4:	46b8      	mov	r8, r7
 8003cd6:	2302      	movs	r3, #2
 8003cd8:	e610      	b.n	80038fc <_svfprintf_r+0x11bc>
 8003cda:	3330      	adds	r3, #48	; 0x30
 8003cdc:	2230      	movs	r2, #48	; 0x30
 8003cde:	a93f      	add	r1, sp, #252	; 0xfc
 8003ce0:	f88d 20fa 	strb.w	r2, [sp, #250]	; 0xfa
 8003ce4:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
 8003ce8:	e69d      	b.n	8003a26 <_svfprintf_r+0x12e6>
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003cee:	bfd4      	ite	le
 8003cf0:	f1c3 0202 	rsble	r2, r3, #2
 8003cf4:	2201      	movgt	r2, #1
 8003cf6:	1852      	adds	r2, r2, r1
 8003cf8:	2567      	movs	r5, #103	; 0x67
 8003cfa:	9210      	str	r2, [sp, #64]	; 0x40
 8003cfc:	e7b9      	b.n	8003c72 <_svfprintf_r+0x1532>
 8003cfe:	f103 0908 	add.w	r9, r3, #8
 8003d02:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8003d04:	f8df 808c 	ldr.w	r8, [pc, #140]	; 8003d94 <_svfprintf_r+0x1654>
 8003d08:	f7ff bbcd 	b.w	80034a6 <_svfprintf_r+0xd66>
 8003d0c:	222d      	movs	r2, #45	; 0x2d
 8003d0e:	425b      	negs	r3, r3
 8003d10:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
 8003d14:	e659      	b.n	80039ca <_svfprintf_r+0x128a>
 8003d16:	2567      	movs	r5, #103	; 0x67
 8003d18:	e7ab      	b.n	8003c72 <_svfprintf_r+0x1532>
 8003d1a:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8003d1c:	e64a      	b.n	80039b4 <_svfprintf_r+0x1274>
 8003d1e:	981a      	ldr	r0, [sp, #104]	; 0x68
 8003d20:	2200      	movs	r2, #0
 8003d22:	2300      	movs	r3, #0
 8003d24:	4649      	mov	r1, r9
 8003d26:	f004 f8a5 	bl	8007e74 <__aeabi_dcmpeq>
 8003d2a:	2800      	cmp	r0, #0
 8003d2c:	f47f ae18 	bne.w	8003960 <_svfprintf_r+0x1220>
 8003d30:	f1c8 0301 	rsb	r3, r8, #1
 8003d34:	9342      	str	r3, [sp, #264]	; 0x108
 8003d36:	e613      	b.n	8003960 <_svfprintf_r+0x1220>
 8003d38:	9a08      	ldr	r2, [sp, #32]
 8003d3a:	f012 0301 	ands.w	r3, r2, #1
 8003d3e:	bf08      	it	eq
 8003d40:	9318      	streq	r3, [sp, #96]	; 0x60
 8003d42:	f43f ae7f 	beq.w	8003a44 <_svfprintf_r+0x1304>
 8003d46:	e678      	b.n	8003a3a <_svfprintf_r+0x12fa>
 8003d48:	f109 0308 	add.w	r3, r9, #8
 8003d4c:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8003d4e:	f8df 8044 	ldr.w	r8, [pc, #68]	; 8003d94 <_svfprintf_r+0x1654>
 8003d52:	e486      	b.n	8003662 <_svfprintf_r+0xf22>
 8003d54:	9812      	ldr	r0, [sp, #72]	; 0x48
 8003d56:	6807      	ldr	r7, [r0, #0]
 8003d58:	3004      	adds	r0, #4
 8003d5a:	2f00      	cmp	r7, #0
 8003d5c:	bfbe      	ittt	lt
 8003d5e:	f04f 37ff 	movlt.w	r7, #4294967295
 8003d62:	7813      	ldrblt	r3, [r2, #0]
 8003d64:	9012      	strlt	r0, [sp, #72]	; 0x48
 8003d66:	f6bf a930 	bge.w	8002fca <_svfprintf_r+0x88a>
 8003d6a:	f7fe bd56 	b.w	800281a <_svfprintf_r+0xda>
 8003d6e:	b91f      	cbnz	r7, 8003d78 <_svfprintf_r+0x1638>
 8003d70:	9908      	ldr	r1, [sp, #32]
 8003d72:	f011 0f01 	tst.w	r1, #1
 8003d76:	d00a      	beq.n	8003d8e <_svfprintf_r+0x164e>
 8003d78:	3702      	adds	r7, #2
 8003d7a:	9710      	str	r7, [sp, #64]	; 0x40
 8003d7c:	e779      	b.n	8003c72 <_svfprintf_r+0x1532>
 8003d7e:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8003d80:	f04f 32ff 	mov.w	r2, #4294967295
 8003d84:	230c      	movs	r3, #12
 8003d86:	920f      	str	r2, [sp, #60]	; 0x3c
 8003d88:	6023      	str	r3, [r4, #0]
 8003d8a:	f7fe bdc9 	b.w	8002920 <_svfprintf_r+0x1e0>
 8003d8e:	2201      	movs	r2, #1
 8003d90:	9210      	str	r2, [sp, #64]	; 0x40
 8003d92:	e76e      	b.n	8003c72 <_svfprintf_r+0x1532>
 8003d94:	08008d8c 	.word	0x08008d8c

08003d98 <quorem>:
 8003d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d9c:	b083      	sub	sp, #12
 8003d9e:	6903      	ldr	r3, [r0, #16]
 8003da0:	4681      	mov	r9, r0
 8003da2:	690d      	ldr	r5, [r1, #16]
 8003da4:	9101      	str	r1, [sp, #4]
 8003da6:	429d      	cmp	r5, r3
 8003da8:	f300 8089 	bgt.w	8003ebe <quorem+0x126>
 8003dac:	1cea      	adds	r2, r5, #3
 8003dae:	f101 0414 	add.w	r4, r1, #20
 8003db2:	f100 0814 	add.w	r8, r0, #20
 8003db6:	3d01      	subs	r5, #1
 8003db8:	0092      	lsls	r2, r2, #2
 8003dba:	188b      	adds	r3, r1, r2
 8003dbc:	1882      	adds	r2, r0, r2
 8003dbe:	1d1f      	adds	r7, r3, #4
 8003dc0:	6859      	ldr	r1, [r3, #4]
 8003dc2:	6850      	ldr	r0, [r2, #4]
 8003dc4:	3101      	adds	r1, #1
 8003dc6:	f003 faf7 	bl	80073b8 <__aeabi_uidiv>
 8003dca:	4606      	mov	r6, r0
 8003dcc:	2800      	cmp	r0, #0
 8003dce:	d03c      	beq.n	8003e4a <quorem+0xb2>
 8003dd0:	2000      	movs	r0, #0
 8003dd2:	4642      	mov	r2, r8
 8003dd4:	4623      	mov	r3, r4
 8003dd6:	4686      	mov	lr, r0
 8003dd8:	f853 cb04 	ldr.w	ip, [r3], #4
 8003ddc:	6811      	ldr	r1, [r2, #0]
 8003dde:	fa1f fb8c 	uxth.w	fp, ip
 8003de2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8003de6:	fa1f fa81 	uxth.w	sl, r1
 8003dea:	fb0b 0b06 	mla	fp, fp, r6, r0
 8003dee:	44d6      	add	lr, sl
 8003df0:	fb0c f006 	mul.w	r0, ip, r6
 8003df4:	eb00 401b 	add.w	r0, r0, fp, lsr #16
 8003df8:	fa1f fb8b 	uxth.w	fp, fp
 8003dfc:	ebcb 0a0e 	rsb	sl, fp, lr
 8003e00:	fa1f fe80 	uxth.w	lr, r0
 8003e04:	0c00      	lsrs	r0, r0, #16
 8003e06:	ebce 4e11 	rsb	lr, lr, r1, lsr #16
 8003e0a:	429f      	cmp	r7, r3
 8003e0c:	eb0e 4e2a 	add.w	lr, lr, sl, asr #16
 8003e10:	fa1f fc8a 	uxth.w	ip, sl
 8003e14:	ea4c 410e 	orr.w	r1, ip, lr, lsl #16
 8003e18:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 8003e1c:	f842 1b04 	str.w	r1, [r2], #4
 8003e20:	d2da      	bcs.n	8003dd8 <quorem+0x40>
 8003e22:	1d2a      	adds	r2, r5, #4
 8003e24:	eb09 0382 	add.w	r3, r9, r2, lsl #2
 8003e28:	6859      	ldr	r1, [r3, #4]
 8003e2a:	b971      	cbnz	r1, 8003e4a <quorem+0xb2>
 8003e2c:	4598      	cmp	r8, r3
 8003e2e:	d20a      	bcs.n	8003e46 <quorem+0xae>
 8003e30:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 8003e34:	b93a      	cbnz	r2, 8003e46 <quorem+0xae>
 8003e36:	3b04      	subs	r3, #4
 8003e38:	e002      	b.n	8003e40 <quorem+0xa8>
 8003e3a:	f853 2904 	ldr.w	r2, [r3], #-4
 8003e3e:	b912      	cbnz	r2, 8003e46 <quorem+0xae>
 8003e40:	3d01      	subs	r5, #1
 8003e42:	4598      	cmp	r8, r3
 8003e44:	d3f9      	bcc.n	8003e3a <quorem+0xa2>
 8003e46:	f8c9 5010 	str.w	r5, [r9, #16]
 8003e4a:	4648      	mov	r0, r9
 8003e4c:	9901      	ldr	r1, [sp, #4]
 8003e4e:	f001 fe9d 	bl	8005b8c <__mcmp>
 8003e52:	2800      	cmp	r0, #0
 8003e54:	db2f      	blt.n	8003eb6 <quorem+0x11e>
 8003e56:	3601      	adds	r6, #1
 8003e58:	4643      	mov	r3, r8
 8003e5a:	f04f 0c00 	mov.w	ip, #0
 8003e5e:	f854 0b04 	ldr.w	r0, [r4], #4
 8003e62:	6819      	ldr	r1, [r3, #0]
 8003e64:	fa1f fa80 	uxth.w	sl, r0
 8003e68:	0c00      	lsrs	r0, r0, #16
 8003e6a:	b28a      	uxth	r2, r1
 8003e6c:	ebc0 4111 	rsb	r1, r0, r1, lsr #16
 8003e70:	ebca 0202 	rsb	r2, sl, r2
 8003e74:	42a7      	cmp	r7, r4
 8003e76:	4494      	add	ip, r2
 8003e78:	eb01 422c 	add.w	r2, r1, ip, asr #16
 8003e7c:	fa1f fc8c 	uxth.w	ip, ip
 8003e80:	ea4c 4102 	orr.w	r1, ip, r2, lsl #16
 8003e84:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003e88:	f843 1b04 	str.w	r1, [r3], #4
 8003e8c:	d2e7      	bcs.n	8003e5e <quorem+0xc6>
 8003e8e:	1d2a      	adds	r2, r5, #4
 8003e90:	eb09 0382 	add.w	r3, r9, r2, lsl #2
 8003e94:	6859      	ldr	r1, [r3, #4]
 8003e96:	b971      	cbnz	r1, 8003eb6 <quorem+0x11e>
 8003e98:	4598      	cmp	r8, r3
 8003e9a:	d20a      	bcs.n	8003eb2 <quorem+0x11a>
 8003e9c:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 8003ea0:	b93a      	cbnz	r2, 8003eb2 <quorem+0x11a>
 8003ea2:	3b04      	subs	r3, #4
 8003ea4:	e002      	b.n	8003eac <quorem+0x114>
 8003ea6:	f853 2904 	ldr.w	r2, [r3], #-4
 8003eaa:	b912      	cbnz	r2, 8003eb2 <quorem+0x11a>
 8003eac:	3d01      	subs	r5, #1
 8003eae:	4598      	cmp	r8, r3
 8003eb0:	d3f9      	bcc.n	8003ea6 <quorem+0x10e>
 8003eb2:	f8c9 5010 	str.w	r5, [r9, #16]
 8003eb6:	4630      	mov	r0, r6
 8003eb8:	b003      	add	sp, #12
 8003eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ebe:	2000      	movs	r0, #0
 8003ec0:	e7fa      	b.n	8003eb8 <quorem+0x120>
 8003ec2:	bf00      	nop

08003ec4 <_dtoa_r>:
 8003ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ec8:	b09f      	sub	sp, #124	; 0x7c
 8003eca:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003ecc:	4604      	mov	r4, r0
 8003ece:	4690      	mov	r8, r2
 8003ed0:	4699      	mov	r9, r3
 8003ed2:	9e2b      	ldr	r6, [sp, #172]	; 0xac
 8003ed4:	2d00      	cmp	r5, #0
 8003ed6:	f000 839d 	beq.w	8004614 <_dtoa_r+0x750>
 8003eda:	682b      	ldr	r3, [r5, #0]
 8003edc:	b153      	cbz	r3, 8003ef4 <_dtoa_r+0x30>
 8003ede:	686a      	ldr	r2, [r5, #4]
 8003ee0:	2501      	movs	r5, #1
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	4095      	lsls	r5, r2
 8003ee6:	609d      	str	r5, [r3, #8]
 8003ee8:	605a      	str	r2, [r3, #4]
 8003eea:	f001 fc0f 	bl	800570c <_Bfree>
 8003eee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	601a      	str	r2, [r3, #0]
 8003ef4:	f1b9 0500 	subs.w	r5, r9, #0
 8003ef8:	f2c0 80d2 	blt.w	80040a0 <_dtoa_r+0x1dc>
 8003efc:	2300      	movs	r3, #0
 8003efe:	6033      	str	r3, [r6, #0]
 8003f00:	2300      	movs	r3, #0
 8003f02:	461a      	mov	r2, r3
 8003f04:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8003f08:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8003f0c:	ea05 0303 	and.w	r3, r5, r3
 8003f10:	4293      	cmp	r3, r2
 8003f12:	f000 80ae 	beq.w	8004072 <_dtoa_r+0x1ae>
 8003f16:	2200      	movs	r2, #0
 8003f18:	2300      	movs	r3, #0
 8003f1a:	4640      	mov	r0, r8
 8003f1c:	4649      	mov	r1, r9
 8003f1e:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8003f22:	2601      	movs	r6, #1
 8003f24:	f003 ffa6 	bl	8007e74 <__aeabi_dcmpeq>
 8003f28:	b980      	cbnz	r0, 8003f4c <_dtoa_r+0x88>
 8003f2a:	f016 0fff 	tst.w	r6, #255	; 0xff
 8003f2e:	d111      	bne.n	8003f54 <_dtoa_r+0x90>
 8003f30:	9f2a      	ldr	r7, [sp, #168]	; 0xa8
 8003f32:	2301      	movs	r3, #1
 8003f34:	982c      	ldr	r0, [sp, #176]	; 0xb0
 8003f36:	603b      	str	r3, [r7, #0]
 8003f38:	2800      	cmp	r0, #0
 8003f3a:	f000 80eb 	beq.w	8004114 <_dtoa_r+0x250>
 8003f3e:	4b7e      	ldr	r3, [pc, #504]	; (8004138 <_dtoa_r+0x274>)
 8003f40:	992c      	ldr	r1, [sp, #176]	; 0xb0
 8003f42:	1e58      	subs	r0, r3, #1
 8003f44:	600b      	str	r3, [r1, #0]
 8003f46:	b01f      	add	sp, #124	; 0x7c
 8003f48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f4c:	2600      	movs	r6, #0
 8003f4e:	f016 0fff 	tst.w	r6, #255	; 0xff
 8003f52:	d0ed      	beq.n	8003f30 <_dtoa_r+0x6c>
 8003f54:	4620      	mov	r0, r4
 8003f56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003f5a:	a91c      	add	r1, sp, #112	; 0x70
 8003f5c:	9100      	str	r1, [sp, #0]
 8003f5e:	a91d      	add	r1, sp, #116	; 0x74
 8003f60:	9101      	str	r1, [sp, #4]
 8003f62:	f001 ff27 	bl	8005db4 <__d2b>
 8003f66:	f3c5 560a 	ubfx	r6, r5, #20, #11
 8003f6a:	4682      	mov	sl, r0
 8003f6c:	2e00      	cmp	r6, #0
 8003f6e:	f000 80ac 	beq.w	80040ca <_dtoa_r+0x206>
 8003f72:	9f05      	ldr	r7, [sp, #20]
 8003f74:	f5a6 767e 	sub.w	r6, r6, #1016	; 0x3f8
 8003f78:	3e07      	subs	r6, #7
 8003f7a:	2000      	movs	r0, #0
 8003f7c:	f027 437f 	bic.w	r3, r7, #4278190080	; 0xff000000
 8003f80:	9f1d      	ldr	r7, [sp, #116]	; 0x74
 8003f82:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003f86:	9017      	str	r0, [sp, #92]	; 0x5c
 8003f88:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 8003f8c:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
 8003f90:	9305      	str	r3, [sp, #20]
 8003f92:	2300      	movs	r3, #0
 8003f94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 8003f9e:	f003 fb4d 	bl	800763c <__aeabi_dsub>
 8003fa2:	a35f      	add	r3, pc, #380	; (adr r3, 8004120 <_dtoa_r+0x25c>)
 8003fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa8:	f003 fcfc 	bl	80079a4 <__aeabi_dmul>
 8003fac:	a35e      	add	r3, pc, #376	; (adr r3, 8004128 <_dtoa_r+0x264>)
 8003fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb2:	f003 fb45 	bl	8007640 <__adddf3>
 8003fb6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003fba:	4630      	mov	r0, r6
 8003fbc:	f003 fc8c 	bl	80078d8 <__aeabi_i2d>
 8003fc0:	a35b      	add	r3, pc, #364	; (adr r3, 8004130 <_dtoa_r+0x26c>)
 8003fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fc6:	f003 fced 	bl	80079a4 <__aeabi_dmul>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	460b      	mov	r3, r1
 8003fce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003fd2:	f003 fb35 	bl	8007640 <__adddf3>
 8003fd6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003fda:	f003 ff7d 	bl	8007ed8 <__aeabi_d2iz>
 8003fde:	2200      	movs	r2, #0
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	4605      	mov	r5, r0
 8003fe4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003fe8:	f003 ff4e 	bl	8007e88 <__aeabi_dcmplt>
 8003fec:	b140      	cbz	r0, 8004000 <_dtoa_r+0x13c>
 8003fee:	4628      	mov	r0, r5
 8003ff0:	f003 fc72 	bl	80078d8 <__aeabi_i2d>
 8003ff4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003ff8:	f003 ff3c 	bl	8007e74 <__aeabi_dcmpeq>
 8003ffc:	b900      	cbnz	r0, 8004000 <_dtoa_r+0x13c>
 8003ffe:	3d01      	subs	r5, #1
 8004000:	2d16      	cmp	r5, #22
 8004002:	f200 8262 	bhi.w	80044ca <_dtoa_r+0x606>
 8004006:	f648 6110 	movw	r1, #36368	; 0x8e10
 800400a:	4642      	mov	r2, r8
 800400c:	f6c0 0100 	movt	r1, #2048	; 0x800
 8004010:	464b      	mov	r3, r9
 8004012:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8004016:	e9d1 0100 	ldrd	r0, r1, [r1]
 800401a:	f003 ff53 	bl	8007ec4 <__aeabi_dcmpgt>
 800401e:	2800      	cmp	r0, #0
 8004020:	f000 830e 	beq.w	8004640 <_dtoa_r+0x77c>
 8004024:	3d01      	subs	r5, #1
 8004026:	2000      	movs	r0, #0
 8004028:	9016      	str	r0, [sp, #88]	; 0x58
 800402a:	3f01      	subs	r7, #1
 800402c:	1bbe      	subs	r6, r7, r6
 800402e:	f100 8302 	bmi.w	8004636 <_dtoa_r+0x772>
 8004032:	2700      	movs	r7, #0
 8004034:	960e      	str	r6, [sp, #56]	; 0x38
 8004036:	9712      	str	r7, [sp, #72]	; 0x48
 8004038:	2d00      	cmp	r5, #0
 800403a:	f2c0 82f4 	blt.w	8004626 <_dtoa_r+0x762>
 800403e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004040:	f04f 0b00 	mov.w	fp, #0
 8004044:	9515      	str	r5, [sp, #84]	; 0x54
 8004046:	1940      	adds	r0, r0, r5
 8004048:	900e      	str	r0, [sp, #56]	; 0x38
 800404a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800404c:	2b09      	cmp	r3, #9
 800404e:	d875      	bhi.n	800413c <_dtoa_r+0x278>
 8004050:	2b05      	cmp	r3, #5
 8004052:	f340 869b 	ble.w	8004d8c <_dtoa_r+0xec8>
 8004056:	2700      	movs	r7, #0
 8004058:	3b04      	subs	r3, #4
 800405a:	9328      	str	r3, [sp, #160]	; 0xa0
 800405c:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800405e:	1e83      	subs	r3, r0, #2
 8004060:	2b03      	cmp	r3, #3
 8004062:	f200 8413 	bhi.w	800488c <_dtoa_r+0x9c8>
 8004066:	e8df f013 	tbh	[pc, r3, lsl #1]
 800406a:	040b      	.short	0x040b
 800406c:	03db03fa 	.word	0x03db03fa
 8004070:	040e      	.short	0x040e
 8004072:	982a      	ldr	r0, [sp, #168]	; 0xa8
 8004074:	f242 730f 	movw	r3, #9999	; 0x270f
 8004078:	6003      	str	r3, [r0, #0]
 800407a:	f648 50ec 	movw	r0, #36332	; 0x8dec
 800407e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004082:	f1b8 0f00 	cmp.w	r8, #0
 8004086:	d011      	beq.n	80040ac <_dtoa_r+0x1e8>
 8004088:	992c      	ldr	r1, [sp, #176]	; 0xb0
 800408a:	2900      	cmp	r1, #0
 800408c:	f43f af5b 	beq.w	8003f46 <_dtoa_r+0x82>
 8004090:	78c2      	ldrb	r2, [r0, #3]
 8004092:	1cc3      	adds	r3, r0, #3
 8004094:	b10a      	cbz	r2, 800409a <_dtoa_r+0x1d6>
 8004096:	f100 0308 	add.w	r3, r0, #8
 800409a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800409c:	6013      	str	r3, [r2, #0]
 800409e:	e752      	b.n	8003f46 <_dtoa_r+0x82>
 80040a0:	f025 4500 	bic.w	r5, r5, #2147483648	; 0x80000000
 80040a4:	2301      	movs	r3, #1
 80040a6:	46a9      	mov	r9, r5
 80040a8:	6033      	str	r3, [r6, #0]
 80040aa:	e729      	b.n	8003f00 <_dtoa_r+0x3c>
 80040ac:	f648 52e0 	movw	r2, #36320	; 0x8de0
 80040b0:	f648 53ec 	movw	r3, #36332	; 0x8dec
 80040b4:	f3c5 0013 	ubfx	r0, r5, #0, #20
 80040b8:	f6c0 0200 	movt	r2, #2048	; 0x800
 80040bc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80040c0:	2800      	cmp	r0, #0
 80040c2:	bf0c      	ite	eq
 80040c4:	4610      	moveq	r0, r2
 80040c6:	4618      	movne	r0, r3
 80040c8:	e7de      	b.n	8004088 <_dtoa_r+0x1c4>
 80040ca:	9f1d      	ldr	r7, [sp, #116]	; 0x74
 80040cc:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80040ce:	18fb      	adds	r3, r7, r3
 80040d0:	f503 6386 	add.w	r3, r3, #1072	; 0x430
 80040d4:	1c9e      	adds	r6, r3, #2
 80040d6:	2e20      	cmp	r6, #32
 80040d8:	bfdc      	itt	le
 80040da:	f1c6 0020 	rsble	r0, r6, #32
 80040de:	fa08 f000 	lslle.w	r0, r8, r0
 80040e2:	dd07      	ble.n	80040f4 <_dtoa_r+0x230>
 80040e4:	f1c6 0040 	rsb	r0, r6, #64	; 0x40
 80040e8:	3b1e      	subs	r3, #30
 80040ea:	4085      	lsls	r5, r0
 80040ec:	fa28 f303 	lsr.w	r3, r8, r3
 80040f0:	ea45 0003 	orr.w	r0, r5, r3
 80040f4:	2101      	movs	r1, #1
 80040f6:	9117      	str	r1, [sp, #92]	; 0x5c
 80040f8:	f003 fbde 	bl	80078b8 <__aeabi_ui2d>
 80040fc:	f5a6 6686 	sub.w	r6, r6, #1072	; 0x430
 8004100:	3e03      	subs	r6, #3
 8004102:	460b      	mov	r3, r1
 8004104:	4602      	mov	r2, r0
 8004106:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800410a:	9b05      	ldr	r3, [sp, #20]
 800410c:	f1a3 73f8 	sub.w	r3, r3, #32505856	; 0x1f00000
 8004110:	9305      	str	r3, [sp, #20]
 8004112:	e73e      	b.n	8003f92 <_dtoa_r+0xce>
 8004114:	f648 50dc 	movw	r0, #36316	; 0x8ddc
 8004118:	f6c0 0000 	movt	r0, #2048	; 0x800
 800411c:	e713      	b.n	8003f46 <_dtoa_r+0x82>
 800411e:	bf00      	nop
 8004120:	636f4361 	.word	0x636f4361
 8004124:	3fd287a7 	.word	0x3fd287a7
 8004128:	8b60c8b3 	.word	0x8b60c8b3
 800412c:	3fc68a28 	.word	0x3fc68a28
 8004130:	509f79fb 	.word	0x509f79fb
 8004134:	3fd34413 	.word	0x3fd34413
 8004138:	08008ddd 	.word	0x08008ddd
 800413c:	2000      	movs	r0, #0
 800413e:	f04f 31ff 	mov.w	r1, #4294967295
 8004142:	4607      	mov	r7, r0
 8004144:	2201      	movs	r2, #1
 8004146:	9028      	str	r0, [sp, #160]	; 0xa0
 8004148:	9113      	str	r1, [sp, #76]	; 0x4c
 800414a:	9214      	str	r2, [sp, #80]	; 0x50
 800414c:	910d      	str	r1, [sp, #52]	; 0x34
 800414e:	9029      	str	r0, [sp, #164]	; 0xa4
 8004150:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004152:	2300      	movs	r3, #0
 8004154:	6073      	str	r3, [r6, #4]
 8004156:	4620      	mov	r0, r4
 8004158:	6871      	ldr	r1, [r6, #4]
 800415a:	f001 faa3 	bl	80056a4 <_Balloc>
 800415e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004160:	6030      	str	r0, [r6, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	930f      	str	r3, [sp, #60]	; 0x3c
 8004166:	2f00      	cmp	r7, #0
 8004168:	f000 80eb 	beq.w	8004342 <_dtoa_r+0x47e>
 800416c:	2d00      	cmp	r5, #0
 800416e:	4640      	mov	r0, r8
 8004170:	4649      	mov	r1, r9
 8004172:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 8004176:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800417a:	f340 8431 	ble.w	80049e0 <_dtoa_r+0xb1c>
 800417e:	f648 6310 	movw	r3, #36368	; 0x8e10
 8004182:	f005 020f 	and.w	r2, r5, #15
 8004186:	f6c0 0300 	movt	r3, #2048	; 0x800
 800418a:	112e      	asrs	r6, r5, #4
 800418c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004190:	f016 0f10 	tst.w	r6, #16
 8004194:	bf08      	it	eq
 8004196:	f04f 0802 	moveq.w	r8, #2
 800419a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800419e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80041a2:	f040 8250 	bne.w	8004646 <_dtoa_r+0x782>
 80041a6:	b1be      	cbz	r6, 80041d8 <_dtoa_r+0x314>
 80041a8:	f648 67d8 	movw	r7, #36568	; 0x8ed8
 80041ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80041b0:	f6c0 0700 	movt	r7, #2048	; 0x800
 80041b4:	f016 0f01 	tst.w	r6, #1
 80041b8:	4610      	mov	r0, r2
 80041ba:	4619      	mov	r1, r3
 80041bc:	d007      	beq.n	80041ce <_dtoa_r+0x30a>
 80041be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80041c2:	f108 0801 	add.w	r8, r8, #1
 80041c6:	f003 fbed 	bl	80079a4 <__aeabi_dmul>
 80041ca:	4602      	mov	r2, r0
 80041cc:	460b      	mov	r3, r1
 80041ce:	3708      	adds	r7, #8
 80041d0:	1076      	asrs	r6, r6, #1
 80041d2:	d1ef      	bne.n	80041b4 <_dtoa_r+0x2f0>
 80041d4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80041d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80041dc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80041e0:	f003 fd0a 	bl	8007bf8 <__aeabi_ddiv>
 80041e4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80041e8:	9916      	ldr	r1, [sp, #88]	; 0x58
 80041ea:	2900      	cmp	r1, #0
 80041ec:	d03d      	beq.n	800426a <_dtoa_r+0x3a6>
 80041ee:	2300      	movs	r3, #0
 80041f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80041f4:	2200      	movs	r2, #0
 80041f6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80041fa:	2601      	movs	r6, #1
 80041fc:	f003 fe44 	bl	8007e88 <__aeabi_dcmplt>
 8004200:	2800      	cmp	r0, #0
 8004202:	f000 830b 	beq.w	800481c <_dtoa_r+0x958>
 8004206:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004208:	2a00      	cmp	r2, #0
 800420a:	bfd4      	ite	le
 800420c:	2600      	movle	r6, #0
 800420e:	f006 0601 	andgt.w	r6, r6, #1
 8004212:	b356      	cbz	r6, 800426a <_dtoa_r+0x3a6>
 8004214:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004216:	2b00      	cmp	r3, #0
 8004218:	f340 808f 	ble.w	800433a <_dtoa_r+0x476>
 800421c:	2300      	movs	r3, #0
 800421e:	2200      	movs	r2, #0
 8004220:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8004224:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004228:	f003 fbbc 	bl	80079a4 <__aeabi_dmul>
 800422c:	1e6f      	subs	r7, r5, #1
 800422e:	9719      	str	r7, [sp, #100]	; 0x64
 8004230:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004234:	f108 0001 	add.w	r0, r8, #1
 8004238:	f003 fb4e 	bl	80078d8 <__aeabi_i2d>
 800423c:	4602      	mov	r2, r0
 800423e:	460b      	mov	r3, r1
 8004240:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004244:	f003 fbae 	bl	80079a4 <__aeabi_dmul>
 8004248:	2300      	movs	r3, #0
 800424a:	2200      	movs	r2, #0
 800424c:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8004250:	f003 f9f6 	bl	8007640 <__adddf3>
 8004254:	f8dd 904c 	ldr.w	r9, [sp, #76]	; 0x4c
 8004258:	460b      	mov	r3, r1
 800425a:	4602      	mov	r2, r0
 800425c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8004260:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004262:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8004266:	9311      	str	r3, [sp, #68]	; 0x44
 8004268:	e23c      	b.n	80046e4 <_dtoa_r+0x820>
 800426a:	4640      	mov	r0, r8
 800426c:	f003 fb34 	bl	80078d8 <__aeabi_i2d>
 8004270:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004274:	f003 fb96 	bl	80079a4 <__aeabi_dmul>
 8004278:	2300      	movs	r3, #0
 800427a:	2200      	movs	r2, #0
 800427c:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8004280:	f003 f9de 	bl	8007640 <__adddf3>
 8004284:	4602      	mov	r2, r0
 8004286:	460b      	mov	r3, r1
 8004288:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800428c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800428e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004290:	f1a3 7650 	sub.w	r6, r3, #54525952	; 0x3400000
 8004294:	9611      	str	r6, [sp, #68]	; 0x44
 8004296:	2800      	cmp	r0, #0
 8004298:	f040 8221 	bne.w	80046de <_dtoa_r+0x81a>
 800429c:	2300      	movs	r3, #0
 800429e:	2200      	movs	r2, #0
 80042a0:	f2c4 0314 	movt	r3, #16404	; 0x4014
 80042a4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80042a8:	f003 f9c8 	bl	800763c <__aeabi_dsub>
 80042ac:	9f10      	ldr	r7, [sp, #64]	; 0x40
 80042ae:	4633      	mov	r3, r6
 80042b0:	463a      	mov	r2, r7
 80042b2:	4680      	mov	r8, r0
 80042b4:	4689      	mov	r9, r1
 80042b6:	f003 fe05 	bl	8007ec4 <__aeabi_dcmpgt>
 80042ba:	2800      	cmp	r0, #0
 80042bc:	f040 820a 	bne.w	80046d4 <_dtoa_r+0x810>
 80042c0:	9810      	ldr	r0, [sp, #64]	; 0x40
 80042c2:	4649      	mov	r1, r9
 80042c4:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80042c8:	4602      	mov	r2, r0
 80042ca:	4640      	mov	r0, r8
 80042cc:	f003 fddc 	bl	8007e88 <__aeabi_dcmplt>
 80042d0:	2800      	cmp	r0, #0
 80042d2:	d032      	beq.n	800433a <_dtoa_r+0x476>
 80042d4:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 80042d8:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80042dc:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 80042de:	2700      	movs	r7, #0
 80042e0:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 80042e2:	43d5      	mvns	r5, r2
 80042e4:	4620      	mov	r0, r4
 80042e6:	4659      	mov	r1, fp
 80042e8:	f001 fa10 	bl	800570c <_Bfree>
 80042ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80042ee:	b172      	cbz	r2, 800430e <_dtoa_r+0x44a>
 80042f0:	1e3b      	subs	r3, r7, #0
 80042f2:	bf18      	it	ne
 80042f4:	2301      	movne	r3, #1
 80042f6:	4297      	cmp	r7, r2
 80042f8:	bf0c      	ite	eq
 80042fa:	2300      	moveq	r3, #0
 80042fc:	f003 0301 	andne.w	r3, r3, #1
 8004300:	2b00      	cmp	r3, #0
 8004302:	f040 8356 	bne.w	80049b2 <_dtoa_r+0xaee>
 8004306:	4620      	mov	r0, r4
 8004308:	990a      	ldr	r1, [sp, #40]	; 0x28
 800430a:	f001 f9ff 	bl	800570c <_Bfree>
 800430e:	4620      	mov	r0, r4
 8004310:	4651      	mov	r1, sl
 8004312:	f001 f9fb 	bl	800570c <_Bfree>
 8004316:	2300      	movs	r3, #0
 8004318:	7033      	strb	r3, [r6, #0]
 800431a:	3501      	adds	r5, #1
 800431c:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800431e:	9f2c      	ldr	r7, [sp, #176]	; 0xb0
 8004320:	601d      	str	r5, [r3, #0]
 8004322:	2f00      	cmp	r7, #0
 8004324:	f000 8413 	beq.w	8004b4e <_dtoa_r+0xc8a>
 8004328:	603e      	str	r6, [r7, #0]
 800432a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800432c:	e60b      	b.n	8003f46 <_dtoa_r+0x82>
 800432e:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
 8004332:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8004334:	f8dd a060 	ldr.w	sl, [sp, #96]	; 0x60
 8004338:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800433a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800433e:	4690      	mov	r8, r2
 8004340:	4699      	mov	r9, r3
 8004342:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8004344:	43df      	mvns	r7, r3
 8004346:	0fff      	lsrs	r7, r7, #31
 8004348:	2d0e      	cmp	r5, #14
 800434a:	bfcc      	ite	gt
 800434c:	2700      	movgt	r7, #0
 800434e:	f007 0701 	andle.w	r7, r7, #1
 8004352:	2f00      	cmp	r7, #0
 8004354:	f000 80bc 	beq.w	80044d0 <_dtoa_r+0x60c>
 8004358:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800435a:	f648 6310 	movw	r3, #36368	; 0x8e10
 800435e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004362:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004364:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8004368:	0fc7      	lsrs	r7, r0, #31
 800436a:	2900      	cmp	r1, #0
 800436c:	bfcc      	ite	gt
 800436e:	2700      	movgt	r7, #0
 8004370:	f007 0701 	andle.w	r7, r7, #1
 8004374:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004378:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800437c:	2f00      	cmp	r7, #0
 800437e:	f040 8196 	bne.w	80046ae <_dtoa_r+0x7ea>
 8004382:	4602      	mov	r2, r0
 8004384:	460b      	mov	r3, r1
 8004386:	4640      	mov	r0, r8
 8004388:	4649      	mov	r1, r9
 800438a:	f003 fc35 	bl	8007bf8 <__aeabi_ddiv>
 800438e:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8004390:	f003 fda2 	bl	8007ed8 <__aeabi_d2iz>
 8004394:	4683      	mov	fp, r0
 8004396:	f003 fa9f 	bl	80078d8 <__aeabi_i2d>
 800439a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800439e:	f003 fb01 	bl	80079a4 <__aeabi_dmul>
 80043a2:	4602      	mov	r2, r0
 80043a4:	460b      	mov	r3, r1
 80043a6:	4640      	mov	r0, r8
 80043a8:	4649      	mov	r1, r9
 80043aa:	f003 f947 	bl	800763c <__aeabi_dsub>
 80043ae:	f10b 0330 	add.w	r3, fp, #48	; 0x30
 80043b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80043b6:	f806 3b01 	strb.w	r3, [r6], #1
 80043ba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80043bc:	2a01      	cmp	r2, #1
 80043be:	d053      	beq.n	8004468 <_dtoa_r+0x5a4>
 80043c0:	2300      	movs	r3, #0
 80043c2:	2200      	movs	r2, #0
 80043c4:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80043c8:	f04f 0801 	mov.w	r8, #1
 80043cc:	f003 faea 	bl	80079a4 <__aeabi_dmul>
 80043d0:	2200      	movs	r2, #0
 80043d2:	2300      	movs	r3, #0
 80043d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80043d8:	f003 fd4c 	bl	8007e74 <__aeabi_dcmpeq>
 80043dc:	b100      	cbz	r0, 80043e0 <_dtoa_r+0x51c>
 80043de:	46b8      	mov	r8, r7
 80043e0:	f018 0fff 	tst.w	r8, #255	; 0xff
 80043e4:	d093      	beq.n	800430e <_dtoa_r+0x44a>
 80043e6:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
 80043ea:	4637      	mov	r7, r6
 80043ec:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80043f0:	f04f 0801 	mov.w	r8, #1
 80043f4:	9509      	str	r5, [sp, #36]	; 0x24
 80043f6:	46a2      	mov	sl, r4
 80043f8:	e00d      	b.n	8004416 <_dtoa_r+0x552>
 80043fa:	f003 fad3 	bl	80079a4 <__aeabi_dmul>
 80043fe:	2200      	movs	r2, #0
 8004400:	2300      	movs	r3, #0
 8004402:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004406:	f003 fd35 	bl	8007e74 <__aeabi_dcmpeq>
 800440a:	b100      	cbz	r0, 800440e <_dtoa_r+0x54a>
 800440c:	2400      	movs	r4, #0
 800440e:	f014 0fff 	tst.w	r4, #255	; 0xff
 8004412:	f000 840d 	beq.w	8004c30 <_dtoa_r+0xd6c>
 8004416:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800441a:	f108 0801 	add.w	r8, r8, #1
 800441e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004422:	2401      	movs	r4, #1
 8004424:	f003 fbe8 	bl	8007bf8 <__aeabi_ddiv>
 8004428:	f003 fd56 	bl	8007ed8 <__aeabi_d2iz>
 800442c:	4683      	mov	fp, r0
 800442e:	f003 fa53 	bl	80078d8 <__aeabi_i2d>
 8004432:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004436:	f10b 0530 	add.w	r5, fp, #48	; 0x30
 800443a:	f003 fab3 	bl	80079a4 <__aeabi_dmul>
 800443e:	4602      	mov	r2, r0
 8004440:	460b      	mov	r3, r1
 8004442:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004446:	f003 f8f9 	bl	800763c <__aeabi_dsub>
 800444a:	2300      	movs	r3, #0
 800444c:	2200      	movs	r2, #0
 800444e:	45c1      	cmp	r9, r8
 8004450:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8004454:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004458:	f807 5b01 	strb.w	r5, [r7], #1
 800445c:	463e      	mov	r6, r7
 800445e:	d1cc      	bne.n	80043fa <_dtoa_r+0x536>
 8004460:	4654      	mov	r4, sl
 8004462:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004464:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 8004468:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800446c:	4602      	mov	r2, r0
 800446e:	460b      	mov	r3, r1
 8004470:	f003 f8e6 	bl	8007640 <__adddf3>
 8004474:	4680      	mov	r8, r0
 8004476:	4689      	mov	r9, r1
 8004478:	4642      	mov	r2, r8
 800447a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800447e:	464b      	mov	r3, r9
 8004480:	f003 fd02 	bl	8007e88 <__aeabi_dcmplt>
 8004484:	b960      	cbnz	r0, 80044a0 <_dtoa_r+0x5dc>
 8004486:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800448a:	4642      	mov	r2, r8
 800448c:	464b      	mov	r3, r9
 800448e:	f003 fcf1 	bl	8007e74 <__aeabi_dcmpeq>
 8004492:	2800      	cmp	r0, #0
 8004494:	f43f af3b 	beq.w	800430e <_dtoa_r+0x44a>
 8004498:	f01b 0f01 	tst.w	fp, #1
 800449c:	f43f af37 	beq.w	800430e <_dtoa_r+0x44a>
 80044a0:	9519      	str	r5, [sp, #100]	; 0x64
 80044a2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80044a4:	4633      	mov	r3, r6
 80044a6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80044aa:	1e5a      	subs	r2, r3, #1
 80044ac:	461e      	mov	r6, r3
 80044ae:	4613      	mov	r3, r2
 80044b0:	2939      	cmp	r1, #57	; 0x39
 80044b2:	f040 83df 	bne.w	8004c74 <_dtoa_r+0xdb0>
 80044b6:	4298      	cmp	r0, r3
 80044b8:	d1f5      	bne.n	80044a6 <_dtoa_r+0x5e2>
 80044ba:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80044bc:	2330      	movs	r3, #48	; 0x30
 80044be:	9f19      	ldr	r7, [sp, #100]	; 0x64
 80044c0:	7003      	strb	r3, [r0, #0]
 80044c2:	1c7d      	adds	r5, r7, #1
 80044c4:	2331      	movs	r3, #49	; 0x31
 80044c6:	7013      	strb	r3, [r2, #0]
 80044c8:	e721      	b.n	800430e <_dtoa_r+0x44a>
 80044ca:	2101      	movs	r1, #1
 80044cc:	9116      	str	r1, [sp, #88]	; 0x58
 80044ce:	e5ac      	b.n	800402a <_dtoa_r+0x166>
 80044d0:	9914      	ldr	r1, [sp, #80]	; 0x50
 80044d2:	2900      	cmp	r1, #0
 80044d4:	f040 80c8 	bne.w	8004668 <_dtoa_r+0x7a4>
 80044d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80044da:	465f      	mov	r7, fp
 80044dc:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80044de:	930a      	str	r3, [sp, #40]	; 0x28
 80044e0:	2e00      	cmp	r6, #0
 80044e2:	980e      	ldr	r0, [sp, #56]	; 0x38
 80044e4:	bfd4      	ite	le
 80044e6:	2300      	movle	r3, #0
 80044e8:	2301      	movgt	r3, #1
 80044ea:	2800      	cmp	r0, #0
 80044ec:	bfd4      	ite	le
 80044ee:	2300      	movle	r3, #0
 80044f0:	f003 0301 	andgt.w	r3, r3, #1
 80044f4:	b14b      	cbz	r3, 800450a <_dtoa_r+0x646>
 80044f6:	4603      	mov	r3, r0
 80044f8:	9912      	ldr	r1, [sp, #72]	; 0x48
 80044fa:	42b3      	cmp	r3, r6
 80044fc:	bfa8      	it	ge
 80044fe:	4633      	movge	r3, r6
 8004500:	1af6      	subs	r6, r6, r3
 8004502:	1ac9      	subs	r1, r1, r3
 8004504:	1ac0      	subs	r0, r0, r3
 8004506:	9112      	str	r1, [sp, #72]	; 0x48
 8004508:	900e      	str	r0, [sp, #56]	; 0x38
 800450a:	f1bb 0f00 	cmp.w	fp, #0
 800450e:	dd1c      	ble.n	800454a <_dtoa_r+0x686>
 8004510:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004512:	2a00      	cmp	r2, #0
 8004514:	f000 8392 	beq.w	8004c3c <_dtoa_r+0xd78>
 8004518:	2f00      	cmp	r7, #0
 800451a:	dd12      	ble.n	8004542 <_dtoa_r+0x67e>
 800451c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800451e:	463a      	mov	r2, r7
 8004520:	4620      	mov	r0, r4
 8004522:	f001 fa8b 	bl	8005a3c <__pow5mult>
 8004526:	4652      	mov	r2, sl
 8004528:	900a      	str	r0, [sp, #40]	; 0x28
 800452a:	4620      	mov	r0, r4
 800452c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800452e:	f001 f9f1 	bl	8005914 <__multiply>
 8004532:	4651      	mov	r1, sl
 8004534:	4603      	mov	r3, r0
 8004536:	4620      	mov	r0, r4
 8004538:	9303      	str	r3, [sp, #12]
 800453a:	f001 f8e7 	bl	800570c <_Bfree>
 800453e:	9b03      	ldr	r3, [sp, #12]
 8004540:	469a      	mov	sl, r3
 8004542:	ebbb 0207 	subs.w	r2, fp, r7
 8004546:	f040 8380 	bne.w	8004c4a <_dtoa_r+0xd86>
 800454a:	2101      	movs	r1, #1
 800454c:	4620      	mov	r0, r4
 800454e:	f001 f9d7 	bl	8005900 <__i2b>
 8004552:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004554:	2b00      	cmp	r3, #0
 8004556:	4683      	mov	fp, r0
 8004558:	dd05      	ble.n	8004566 <_dtoa_r+0x6a2>
 800455a:	4659      	mov	r1, fp
 800455c:	4620      	mov	r0, r4
 800455e:	461a      	mov	r2, r3
 8004560:	f001 fa6c 	bl	8005a3c <__pow5mult>
 8004564:	4683      	mov	fp, r0
 8004566:	9f28      	ldr	r7, [sp, #160]	; 0xa0
 8004568:	2f01      	cmp	r7, #1
 800456a:	f340 8198 	ble.w	800489e <_dtoa_r+0x9da>
 800456e:	2700      	movs	r7, #0
 8004570:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004572:	2a00      	cmp	r2, #0
 8004574:	f040 82ee 	bne.w	8004b54 <_dtoa_r+0xc90>
 8004578:	2301      	movs	r3, #1
 800457a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800457c:	181b      	adds	r3, r3, r0
 800457e:	f013 031f 	ands.w	r3, r3, #31
 8004582:	f000 821b 	beq.w	80049bc <_dtoa_r+0xaf8>
 8004586:	f1c3 0320 	rsb	r3, r3, #32
 800458a:	2b04      	cmp	r3, #4
 800458c:	f340 83f2 	ble.w	8004d74 <_dtoa_r+0xeb0>
 8004590:	3b04      	subs	r3, #4
 8004592:	9912      	ldr	r1, [sp, #72]	; 0x48
 8004594:	18f6      	adds	r6, r6, r3
 8004596:	18c0      	adds	r0, r0, r3
 8004598:	18c9      	adds	r1, r1, r3
 800459a:	900e      	str	r0, [sp, #56]	; 0x38
 800459c:	9112      	str	r1, [sp, #72]	; 0x48
 800459e:	9912      	ldr	r1, [sp, #72]	; 0x48
 80045a0:	2900      	cmp	r1, #0
 80045a2:	dd05      	ble.n	80045b0 <_dtoa_r+0x6ec>
 80045a4:	4651      	mov	r1, sl
 80045a6:	4620      	mov	r0, r4
 80045a8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80045aa:	f001 fa99 	bl	8005ae0 <__lshift>
 80045ae:	4682      	mov	sl, r0
 80045b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80045b2:	2a00      	cmp	r2, #0
 80045b4:	dd04      	ble.n	80045c0 <_dtoa_r+0x6fc>
 80045b6:	4659      	mov	r1, fp
 80045b8:	4620      	mov	r0, r4
 80045ba:	f001 fa91 	bl	8005ae0 <__lshift>
 80045be:	4683      	mov	fp, r0
 80045c0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	f040 82d0 	bne.w	8004b68 <_dtoa_r+0xca4>
 80045c8:	9828      	ldr	r0, [sp, #160]	; 0xa0
 80045ca:	990d      	ldr	r1, [sp, #52]	; 0x34
 80045cc:	2802      	cmp	r0, #2
 80045ce:	bfd4      	ite	le
 80045d0:	2300      	movle	r3, #0
 80045d2:	2301      	movgt	r3, #1
 80045d4:	2900      	cmp	r1, #0
 80045d6:	bfcc      	ite	gt
 80045d8:	2300      	movgt	r3, #0
 80045da:	f003 0301 	andle.w	r3, r3, #1
 80045de:	2b00      	cmp	r3, #0
 80045e0:	f000 8177 	beq.w	80048d2 <_dtoa_r+0xa0e>
 80045e4:	2900      	cmp	r1, #0
 80045e6:	f47f ae79 	bne.w	80042dc <_dtoa_r+0x418>
 80045ea:	4659      	mov	r1, fp
 80045ec:	2205      	movs	r2, #5
 80045ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045f0:	4620      	mov	r0, r4
 80045f2:	f001 f8a7 	bl	8005744 <__multadd>
 80045f6:	4683      	mov	fp, r0
 80045f8:	4650      	mov	r0, sl
 80045fa:	4659      	mov	r1, fp
 80045fc:	f001 fac6 	bl	8005b8c <__mcmp>
 8004600:	2800      	cmp	r0, #0
 8004602:	f77f ae6b 	ble.w	80042dc <_dtoa_r+0x418>
 8004606:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8004608:	2331      	movs	r3, #49	; 0x31
 800460a:	3501      	adds	r5, #1
 800460c:	2700      	movs	r7, #0
 800460e:	f806 3b01 	strb.w	r3, [r6], #1
 8004612:	e667      	b.n	80042e4 <_dtoa_r+0x420>
 8004614:	2010      	movs	r0, #16
 8004616:	f000 fd2f 	bl	8005078 <malloc>
 800461a:	6260      	str	r0, [r4, #36]	; 0x24
 800461c:	6045      	str	r5, [r0, #4]
 800461e:	6085      	str	r5, [r0, #8]
 8004620:	6005      	str	r5, [r0, #0]
 8004622:	60c5      	str	r5, [r0, #12]
 8004624:	e466      	b.n	8003ef4 <_dtoa_r+0x30>
 8004626:	9912      	ldr	r1, [sp, #72]	; 0x48
 8004628:	2200      	movs	r2, #0
 800462a:	f1c5 0b00 	rsb	fp, r5, #0
 800462e:	9215      	str	r2, [sp, #84]	; 0x54
 8004630:	1b49      	subs	r1, r1, r5
 8004632:	9112      	str	r1, [sp, #72]	; 0x48
 8004634:	e509      	b.n	800404a <_dtoa_r+0x186>
 8004636:	4276      	negs	r6, r6
 8004638:	2300      	movs	r3, #0
 800463a:	9612      	str	r6, [sp, #72]	; 0x48
 800463c:	930e      	str	r3, [sp, #56]	; 0x38
 800463e:	e4fb      	b.n	8004038 <_dtoa_r+0x174>
 8004640:	2200      	movs	r2, #0
 8004642:	9216      	str	r2, [sp, #88]	; 0x58
 8004644:	e4f1      	b.n	800402a <_dtoa_r+0x166>
 8004646:	f648 63d8 	movw	r3, #36568	; 0x8ed8
 800464a:	4640      	mov	r0, r8
 800464c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004650:	4649      	mov	r1, r9
 8004652:	f006 060f 	and.w	r6, r6, #15
 8004656:	f04f 0803 	mov.w	r8, #3
 800465a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800465e:	f003 facb 	bl	8007bf8 <__aeabi_ddiv>
 8004662:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004666:	e59e      	b.n	80041a6 <_dtoa_r+0x2e2>
 8004668:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800466a:	2a01      	cmp	r2, #1
 800466c:	f340 82f3 	ble.w	8004c56 <_dtoa_r+0xd92>
 8004670:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004672:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004674:	1e43      	subs	r3, r0, #1
 8004676:	459b      	cmp	fp, r3
 8004678:	bfb7      	itett	lt
 800467a:	ebcb 0303 	rsblt	r3, fp, r3
 800467e:	ebc3 070b 	rsbge	r7, r3, fp
 8004682:	9915      	ldrlt	r1, [sp, #84]	; 0x54
 8004684:	449b      	addlt	fp, r3
 8004686:	bfbc      	itt	lt
 8004688:	18c9      	addlt	r1, r1, r3
 800468a:	9115      	strlt	r1, [sp, #84]	; 0x54
 800468c:	2a00      	cmp	r2, #0
 800468e:	f2c0 82fb 	blt.w	8004c88 <_dtoa_r+0xdc4>
 8004692:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8004694:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004696:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004698:	4620      	mov	r0, r4
 800469a:	2101      	movs	r1, #1
 800469c:	18d2      	adds	r2, r2, r3
 800469e:	9212      	str	r2, [sp, #72]	; 0x48
 80046a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80046a2:	18d2      	adds	r2, r2, r3
 80046a4:	920e      	str	r2, [sp, #56]	; 0x38
 80046a6:	f001 f92b 	bl	8005900 <__i2b>
 80046aa:	900a      	str	r0, [sp, #40]	; 0x28
 80046ac:	e718      	b.n	80044e0 <_dtoa_r+0x61c>
 80046ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	f040 82d9 	bne.w	8004c68 <_dtoa_r+0xda4>
 80046b6:	2300      	movs	r3, #0
 80046b8:	2200      	movs	r2, #0
 80046ba:	f2c4 0314 	movt	r3, #16404	; 0x4014
 80046be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80046c2:	f003 f96f 	bl	80079a4 <__aeabi_dmul>
 80046c6:	4642      	mov	r2, r8
 80046c8:	464b      	mov	r3, r9
 80046ca:	f003 fbf1 	bl	8007eb0 <__aeabi_dcmpge>
 80046ce:	2800      	cmp	r0, #0
 80046d0:	f47f ae00 	bne.w	80042d4 <_dtoa_r+0x410>
 80046d4:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 80046d8:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80046dc:	e793      	b.n	8004606 <_dtoa_r+0x742>
 80046de:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
 80046e2:	9519      	str	r5, [sp, #100]	; 0x64
 80046e4:	9914      	ldr	r1, [sp, #80]	; 0x50
 80046e6:	2900      	cmp	r1, #0
 80046e8:	f000 81ad 	beq.w	8004a46 <_dtoa_r+0xb82>
 80046ec:	f648 6310 	movw	r3, #36368	; 0x8e10
 80046f0:	2100      	movs	r1, #0
 80046f2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046f6:	2000      	movs	r0, #0
 80046f8:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80046fc:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8004700:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8004702:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004706:	f003 fa77 	bl	8007bf8 <__aeabi_ddiv>
 800470a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800470e:	f002 ff95 	bl	800763c <__aeabi_dsub>
 8004712:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004716:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800471a:	f003 fbdd 	bl	8007ed8 <__aeabi_d2iz>
 800471e:	4607      	mov	r7, r0
 8004720:	f003 f8da 	bl	80078d8 <__aeabi_i2d>
 8004724:	4602      	mov	r2, r0
 8004726:	460b      	mov	r3, r1
 8004728:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800472c:	f002 ff86 	bl	800763c <__aeabi_dsub>
 8004730:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004734:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004738:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800473c:	f806 3b01 	strb.w	r3, [r6], #1
 8004740:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004744:	f003 fbbe 	bl	8007ec4 <__aeabi_dcmpgt>
 8004748:	2800      	cmp	r0, #0
 800474a:	f040 81fd 	bne.w	8004b48 <_dtoa_r+0xc84>
 800474e:	2100      	movs	r1, #0
 8004750:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004754:	2000      	movs	r0, #0
 8004756:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800475a:	f002 ff6f 	bl	800763c <__aeabi_dsub>
 800475e:	4602      	mov	r2, r0
 8004760:	460b      	mov	r3, r1
 8004762:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004766:	f003 fbad 	bl	8007ec4 <__aeabi_dcmpgt>
 800476a:	2800      	cmp	r0, #0
 800476c:	f47f ae99 	bne.w	80044a2 <_dtoa_r+0x5de>
 8004770:	f1b9 0f01 	cmp.w	r9, #1
 8004774:	f77f ade1 	ble.w	800433a <_dtoa_r+0x476>
 8004778:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
 800477c:	4637      	mov	r7, r6
 800477e:	951b      	str	r5, [sp, #108]	; 0x6c
 8004780:	f04f 0801 	mov.w	r8, #1
 8004784:	f8cd a060 	str.w	sl, [sp, #96]	; 0x60
 8004788:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800478c:	940a      	str	r4, [sp, #40]	; 0x28
 800478e:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
 8004792:	e00f      	b.n	80047b4 <_dtoa_r+0x8f0>
 8004794:	2100      	movs	r1, #0
 8004796:	2000      	movs	r0, #0
 8004798:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800479c:	f002 ff4e 	bl	800763c <__aeabi_dsub>
 80047a0:	4622      	mov	r2, r4
 80047a2:	462b      	mov	r3, r5
 80047a4:	f003 fb70 	bl	8007e88 <__aeabi_dcmplt>
 80047a8:	2800      	cmp	r0, #0
 80047aa:	f040 8269 	bne.w	8004c80 <_dtoa_r+0xdbc>
 80047ae:	45c8      	cmp	r8, r9
 80047b0:	f6bf adbd 	bge.w	800432e <_dtoa_r+0x46a>
 80047b4:	2300      	movs	r3, #0
 80047b6:	2200      	movs	r2, #0
 80047b8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80047bc:	4620      	mov	r0, r4
 80047be:	4629      	mov	r1, r5
 80047c0:	f108 0801 	add.w	r8, r8, #1
 80047c4:	f003 f8ee 	bl	80079a4 <__aeabi_dmul>
 80047c8:	2300      	movs	r3, #0
 80047ca:	2200      	movs	r2, #0
 80047cc:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80047d0:	4604      	mov	r4, r0
 80047d2:	460d      	mov	r5, r1
 80047d4:	4650      	mov	r0, sl
 80047d6:	4659      	mov	r1, fp
 80047d8:	f003 f8e4 	bl	80079a4 <__aeabi_dmul>
 80047dc:	468b      	mov	fp, r1
 80047de:	4682      	mov	sl, r0
 80047e0:	f003 fb7a 	bl	8007ed8 <__aeabi_d2iz>
 80047e4:	4606      	mov	r6, r0
 80047e6:	f003 f877 	bl	80078d8 <__aeabi_i2d>
 80047ea:	3630      	adds	r6, #48	; 0x30
 80047ec:	4602      	mov	r2, r0
 80047ee:	460b      	mov	r3, r1
 80047f0:	4650      	mov	r0, sl
 80047f2:	4659      	mov	r1, fp
 80047f4:	f002 ff22 	bl	800763c <__aeabi_dsub>
 80047f8:	4622      	mov	r2, r4
 80047fa:	462b      	mov	r3, r5
 80047fc:	f807 6b01 	strb.w	r6, [r7], #1
 8004800:	463e      	mov	r6, r7
 8004802:	4682      	mov	sl, r0
 8004804:	468b      	mov	fp, r1
 8004806:	f003 fb3f 	bl	8007e88 <__aeabi_dcmplt>
 800480a:	4652      	mov	r2, sl
 800480c:	465b      	mov	r3, fp
 800480e:	2800      	cmp	r0, #0
 8004810:	d0c0      	beq.n	8004794 <_dtoa_r+0x8d0>
 8004812:	f8dd a060 	ldr.w	sl, [sp, #96]	; 0x60
 8004816:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004818:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800481a:	e578      	b.n	800430e <_dtoa_r+0x44a>
 800481c:	2600      	movs	r6, #0
 800481e:	e4f2      	b.n	8004206 <_dtoa_r+0x342>
 8004820:	2301      	movs	r3, #1
 8004822:	9314      	str	r3, [sp, #80]	; 0x50
 8004824:	9929      	ldr	r1, [sp, #164]	; 0xa4
 8004826:	2900      	cmp	r1, #0
 8004828:	bfc2      	ittt	gt
 800482a:	4608      	movgt	r0, r1
 800482c:	9113      	strgt	r1, [sp, #76]	; 0x4c
 800482e:	900d      	strgt	r0, [sp, #52]	; 0x34
 8004830:	f340 81b0 	ble.w	8004b94 <_dtoa_r+0xcd0>
 8004834:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004836:	2200      	movs	r2, #0
 8004838:	2817      	cmp	r0, #23
 800483a:	6072      	str	r2, [r6, #4]
 800483c:	f240 829e 	bls.w	8004d7c <_dtoa_r+0xeb8>
 8004840:	2304      	movs	r3, #4
 8004842:	005b      	lsls	r3, r3, #1
 8004844:	3201      	adds	r2, #1
 8004846:	f103 0114 	add.w	r1, r3, #20
 800484a:	4281      	cmp	r1, r0
 800484c:	d9f9      	bls.n	8004842 <_dtoa_r+0x97e>
 800484e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004850:	6072      	str	r2, [r6, #4]
 8004852:	2b0e      	cmp	r3, #14
 8004854:	bf8c      	ite	hi
 8004856:	2700      	movhi	r7, #0
 8004858:	f007 0701 	andls.w	r7, r7, #1
 800485c:	e47b      	b.n	8004156 <_dtoa_r+0x292>
 800485e:	2300      	movs	r3, #0
 8004860:	9314      	str	r3, [sp, #80]	; 0x50
 8004862:	9829      	ldr	r0, [sp, #164]	; 0xa4
 8004864:	1828      	adds	r0, r5, r0
 8004866:	9013      	str	r0, [sp, #76]	; 0x4c
 8004868:	3001      	adds	r0, #1
 800486a:	2800      	cmp	r0, #0
 800486c:	bfc8      	it	gt
 800486e:	900d      	strgt	r0, [sp, #52]	; 0x34
 8004870:	dce0      	bgt.n	8004834 <_dtoa_r+0x970>
 8004872:	280e      	cmp	r0, #14
 8004874:	bf8c      	ite	hi
 8004876:	2700      	movhi	r7, #0
 8004878:	f007 0701 	andls.w	r7, r7, #1
 800487c:	900d      	str	r0, [sp, #52]	; 0x34
 800487e:	e467      	b.n	8004150 <_dtoa_r+0x28c>
 8004880:	2000      	movs	r0, #0
 8004882:	9014      	str	r0, [sp, #80]	; 0x50
 8004884:	e7ce      	b.n	8004824 <_dtoa_r+0x960>
 8004886:	2201      	movs	r2, #1
 8004888:	9214      	str	r2, [sp, #80]	; 0x50
 800488a:	e7ea      	b.n	8004862 <_dtoa_r+0x99e>
 800488c:	f04f 33ff 	mov.w	r3, #4294967295
 8004890:	2700      	movs	r7, #0
 8004892:	2001      	movs	r0, #1
 8004894:	9313      	str	r3, [sp, #76]	; 0x4c
 8004896:	9014      	str	r0, [sp, #80]	; 0x50
 8004898:	930d      	str	r3, [sp, #52]	; 0x34
 800489a:	9729      	str	r7, [sp, #164]	; 0xa4
 800489c:	e458      	b.n	8004150 <_dtoa_r+0x28c>
 800489e:	f1b8 0f00 	cmp.w	r8, #0
 80048a2:	f47f ae64 	bne.w	800456e <_dtoa_r+0x6aa>
 80048a6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80048aa:	4647      	mov	r7, r8
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	f47f ae5f 	bne.w	8004570 <_dtoa_r+0x6ac>
 80048b2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80048b6:	ea09 0303 	and.w	r3, r9, r3
 80048ba:	461f      	mov	r7, r3
 80048bc:	2b00      	cmp	r3, #0
 80048be:	f43f ae57 	beq.w	8004570 <_dtoa_r+0x6ac>
 80048c2:	9812      	ldr	r0, [sp, #72]	; 0x48
 80048c4:	2701      	movs	r7, #1
 80048c6:	990e      	ldr	r1, [sp, #56]	; 0x38
 80048c8:	3001      	adds	r0, #1
 80048ca:	9012      	str	r0, [sp, #72]	; 0x48
 80048cc:	3101      	adds	r1, #1
 80048ce:	910e      	str	r1, [sp, #56]	; 0x38
 80048d0:	e64e      	b.n	8004570 <_dtoa_r+0x6ac>
 80048d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	f000 8163 	beq.w	8004ba0 <_dtoa_r+0xcdc>
 80048da:	2e00      	cmp	r6, #0
 80048dc:	dd05      	ble.n	80048ea <_dtoa_r+0xa26>
 80048de:	4620      	mov	r0, r4
 80048e0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80048e2:	4632      	mov	r2, r6
 80048e4:	f001 f8fc 	bl	8005ae0 <__lshift>
 80048e8:	900a      	str	r0, [sp, #40]	; 0x28
 80048ea:	2f00      	cmp	r7, #0
 80048ec:	f040 81f0 	bne.w	8004cd0 <_dtoa_r+0xe0c>
 80048f0:	980a      	ldr	r0, [sp, #40]	; 0x28
 80048f2:	9004      	str	r0, [sp, #16]
 80048f4:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 80048f6:	f008 0101 	and.w	r1, r8, #1
 80048fa:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80048fc:	910e      	str	r1, [sp, #56]	; 0x38
 80048fe:	950a      	str	r5, [sp, #40]	; 0x28
 8004900:	4659      	mov	r1, fp
 8004902:	4650      	mov	r0, sl
 8004904:	f7ff fa48 	bl	8003d98 <quorem>
 8004908:	4639      	mov	r1, r7
 800490a:	f04f 0901 	mov.w	r9, #1
 800490e:	3030      	adds	r0, #48	; 0x30
 8004910:	9009      	str	r0, [sp, #36]	; 0x24
 8004912:	4650      	mov	r0, sl
 8004914:	f001 f93a 	bl	8005b8c <__mcmp>
 8004918:	4659      	mov	r1, fp
 800491a:	9a04      	ldr	r2, [sp, #16]
 800491c:	4605      	mov	r5, r0
 800491e:	4620      	mov	r0, r4
 8004920:	f001 f952 	bl	8005bc8 <__mdiff>
 8004924:	68c3      	ldr	r3, [r0, #12]
 8004926:	4680      	mov	r8, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d03c      	beq.n	80049a6 <_dtoa_r+0xae2>
 800492c:	4620      	mov	r0, r4
 800492e:	4641      	mov	r1, r8
 8004930:	f000 feec 	bl	800570c <_Bfree>
 8004934:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8004936:	ea59 0202 	orrs.w	r2, r9, r2
 800493a:	d103      	bne.n	8004944 <_dtoa_r+0xa80>
 800493c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800493e:	2b00      	cmp	r3, #0
 8004940:	f000 81f8 	beq.w	8004d34 <_dtoa_r+0xe70>
 8004944:	2d00      	cmp	r5, #0
 8004946:	f2c0 81a3 	blt.w	8004c90 <_dtoa_r+0xdcc>
 800494a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800494c:	432b      	orrs	r3, r5
 800494e:	d103      	bne.n	8004958 <_dtoa_r+0xa94>
 8004950:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004952:	2800      	cmp	r0, #0
 8004954:	f000 819c 	beq.w	8004c90 <_dtoa_r+0xdcc>
 8004958:	f1b9 0f00 	cmp.w	r9, #0
 800495c:	f300 81d7 	bgt.w	8004d0e <_dtoa_r+0xe4a>
 8004960:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004962:	f806 2b01 	strb.w	r2, [r6], #1
 8004966:	46b0      	mov	r8, r6
 8004968:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800496a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800496c:	1a33      	subs	r3, r6, r0
 800496e:	428b      	cmp	r3, r1
 8004970:	f000 81c9 	beq.w	8004d06 <_dtoa_r+0xe42>
 8004974:	220a      	movs	r2, #10
 8004976:	4651      	mov	r1, sl
 8004978:	2300      	movs	r3, #0
 800497a:	4620      	mov	r0, r4
 800497c:	f000 fee2 	bl	8005744 <__multadd>
 8004980:	9a04      	ldr	r2, [sp, #16]
 8004982:	4297      	cmp	r7, r2
 8004984:	4682      	mov	sl, r0
 8004986:	d022      	beq.n	80049ce <_dtoa_r+0xb0a>
 8004988:	4639      	mov	r1, r7
 800498a:	220a      	movs	r2, #10
 800498c:	2300      	movs	r3, #0
 800498e:	4620      	mov	r0, r4
 8004990:	f000 fed8 	bl	8005744 <__multadd>
 8004994:	9904      	ldr	r1, [sp, #16]
 8004996:	220a      	movs	r2, #10
 8004998:	2300      	movs	r3, #0
 800499a:	4607      	mov	r7, r0
 800499c:	4620      	mov	r0, r4
 800499e:	f000 fed1 	bl	8005744 <__multadd>
 80049a2:	9004      	str	r0, [sp, #16]
 80049a4:	e7ac      	b.n	8004900 <_dtoa_r+0xa3c>
 80049a6:	4650      	mov	r0, sl
 80049a8:	4641      	mov	r1, r8
 80049aa:	f001 f8ef 	bl	8005b8c <__mcmp>
 80049ae:	4681      	mov	r9, r0
 80049b0:	e7bc      	b.n	800492c <_dtoa_r+0xa68>
 80049b2:	4620      	mov	r0, r4
 80049b4:	4639      	mov	r1, r7
 80049b6:	f000 fea9 	bl	800570c <_Bfree>
 80049ba:	e4a4      	b.n	8004306 <_dtoa_r+0x442>
 80049bc:	231c      	movs	r3, #28
 80049be:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80049c0:	18f6      	adds	r6, r6, r3
 80049c2:	980e      	ldr	r0, [sp, #56]	; 0x38
 80049c4:	18d2      	adds	r2, r2, r3
 80049c6:	9212      	str	r2, [sp, #72]	; 0x48
 80049c8:	18c0      	adds	r0, r0, r3
 80049ca:	900e      	str	r0, [sp, #56]	; 0x38
 80049cc:	e5e7      	b.n	800459e <_dtoa_r+0x6da>
 80049ce:	4639      	mov	r1, r7
 80049d0:	4620      	mov	r0, r4
 80049d2:	220a      	movs	r2, #10
 80049d4:	2300      	movs	r3, #0
 80049d6:	f000 feb5 	bl	8005744 <__multadd>
 80049da:	4607      	mov	r7, r0
 80049dc:	9004      	str	r0, [sp, #16]
 80049de:	e78f      	b.n	8004900 <_dtoa_r+0xa3c>
 80049e0:	426e      	negs	r6, r5
 80049e2:	2e00      	cmp	r6, #0
 80049e4:	f000 8120 	beq.w	8004c28 <_dtoa_r+0xd64>
 80049e8:	f006 030f 	and.w	r3, r6, #15
 80049ec:	f648 6210 	movw	r2, #36368	; 0x8e10
 80049f0:	f6c0 0200 	movt	r2, #2048	; 0x800
 80049f4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80049f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80049fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a00:	f002 ffd0 	bl	80079a4 <__aeabi_dmul>
 8004a04:	1136      	asrs	r6, r6, #4
 8004a06:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004a0a:	f000 810d 	beq.w	8004c28 <_dtoa_r+0xd64>
 8004a0e:	f648 67d8 	movw	r7, #36568	; 0x8ed8
 8004a12:	f04f 0802 	mov.w	r8, #2
 8004a16:	f6c0 0700 	movt	r7, #2048	; 0x800
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	460b      	mov	r3, r1
 8004a1e:	f016 0f01 	tst.w	r6, #1
 8004a22:	4610      	mov	r0, r2
 8004a24:	4619      	mov	r1, r3
 8004a26:	d007      	beq.n	8004a38 <_dtoa_r+0xb74>
 8004a28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a2c:	f108 0801 	add.w	r8, r8, #1
 8004a30:	f002 ffb8 	bl	80079a4 <__aeabi_dmul>
 8004a34:	4602      	mov	r2, r0
 8004a36:	460b      	mov	r3, r1
 8004a38:	3708      	adds	r7, #8
 8004a3a:	1076      	asrs	r6, r6, #1
 8004a3c:	d1ef      	bne.n	8004a1e <_dtoa_r+0xb5a>
 8004a3e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004a42:	f7ff bbd1 	b.w	80041e8 <_dtoa_r+0x324>
 8004a46:	f109 32ff 	add.w	r2, r9, #4294967295
 8004a4a:	9218      	str	r2, [sp, #96]	; 0x60
 8004a4c:	9f18      	ldr	r7, [sp, #96]	; 0x60
 8004a4e:	f648 6110 	movw	r1, #36368	; 0x8e10
 8004a52:	f6c0 0100 	movt	r1, #2048	; 0x800
 8004a56:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004a5a:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8004a5c:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 8004a60:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004a64:	f002 ff9e 	bl	80079a4 <__aeabi_dmul>
 8004a68:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004a6c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004a70:	f003 fa32 	bl	8007ed8 <__aeabi_d2iz>
 8004a74:	4607      	mov	r7, r0
 8004a76:	f002 ff2f 	bl	80078d8 <__aeabi_i2d>
 8004a7a:	460b      	mov	r3, r1
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004a82:	f002 fddb 	bl	800763c <__aeabi_dsub>
 8004a86:	f1b9 0f01 	cmp.w	r9, #1
 8004a8a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004a8e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004a92:	f806 3b01 	strb.w	r3, [r6], #1
 8004a96:	d02e      	beq.n	8004af6 <_dtoa_r+0xc32>
 8004a98:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004a9a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
 8004a9e:	46d3      	mov	fp, sl
 8004aa0:	1e43      	subs	r3, r0, #1
 8004aa2:	4607      	mov	r7, r0
 8004aa4:	4499      	add	r9, r3
 8004aa6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004aaa:	951b      	str	r5, [sp, #108]	; 0x6c
 8004aac:	46b2      	mov	sl, r6
 8004aae:	464d      	mov	r5, r9
 8004ab0:	4626      	mov	r6, r4
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8004aba:	f002 ff73 	bl	80079a4 <__aeabi_dmul>
 8004abe:	4689      	mov	r9, r1
 8004ac0:	4680      	mov	r8, r0
 8004ac2:	f003 fa09 	bl	8007ed8 <__aeabi_d2iz>
 8004ac6:	4604      	mov	r4, r0
 8004ac8:	f002 ff06 	bl	80078d8 <__aeabi_i2d>
 8004acc:	3430      	adds	r4, #48	; 0x30
 8004ace:	4602      	mov	r2, r0
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	4640      	mov	r0, r8
 8004ad4:	4649      	mov	r1, r9
 8004ad6:	f002 fdb1 	bl	800763c <__aeabi_dsub>
 8004ada:	f807 4f01 	strb.w	r4, [r7, #1]!
 8004ade:	42af      	cmp	r7, r5
 8004ae0:	d1e7      	bne.n	8004ab2 <_dtoa_r+0xbee>
 8004ae2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004ae6:	4634      	mov	r4, r6
 8004ae8:	9918      	ldr	r1, [sp, #96]	; 0x60
 8004aea:	4656      	mov	r6, sl
 8004aec:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8004aee:	46da      	mov	sl, fp
 8004af0:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
 8004af4:	1876      	adds	r6, r6, r1
 8004af6:	2300      	movs	r3, #0
 8004af8:	2200      	movs	r2, #0
 8004afa:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8004afe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004b02:	f002 fd9d 	bl	8007640 <__adddf3>
 8004b06:	4602      	mov	r2, r0
 8004b08:	460b      	mov	r3, r1
 8004b0a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004b0e:	f003 f9d9 	bl	8007ec4 <__aeabi_dcmpgt>
 8004b12:	2800      	cmp	r0, #0
 8004b14:	f47f acc5 	bne.w	80044a2 <_dtoa_r+0x5de>
 8004b18:	2100      	movs	r1, #0
 8004b1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004b1e:	2000      	movs	r0, #0
 8004b20:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8004b24:	f002 fd8a 	bl	800763c <__aeabi_dsub>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	460b      	mov	r3, r1
 8004b2c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004b30:	f003 f9aa 	bl	8007e88 <__aeabi_dcmplt>
 8004b34:	2800      	cmp	r0, #0
 8004b36:	f43f ac00 	beq.w	800433a <_dtoa_r+0x476>
 8004b3a:	4633      	mov	r3, r6
 8004b3c:	461e      	mov	r6, r3
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004b44:	2a30      	cmp	r2, #48	; 0x30
 8004b46:	d0f9      	beq.n	8004b3c <_dtoa_r+0xc78>
 8004b48:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8004b4a:	f7ff bbe0 	b.w	800430e <_dtoa_r+0x44a>
 8004b4e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004b50:	f7ff b9f9 	b.w	8003f46 <_dtoa_r+0x82>
 8004b54:	f8db 3010 	ldr.w	r3, [fp, #16]
 8004b58:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 8004b5c:	6918      	ldr	r0, [r3, #16]
 8004b5e:	f000 fe7d 	bl	800585c <__hi0bits>
 8004b62:	f1c0 0320 	rsb	r3, r0, #32
 8004b66:	e508      	b.n	800457a <_dtoa_r+0x6b6>
 8004b68:	4650      	mov	r0, sl
 8004b6a:	4659      	mov	r1, fp
 8004b6c:	f001 f80e 	bl	8005b8c <__mcmp>
 8004b70:	2800      	cmp	r0, #0
 8004b72:	f6bf ad29 	bge.w	80045c8 <_dtoa_r+0x704>
 8004b76:	4651      	mov	r1, sl
 8004b78:	4620      	mov	r0, r4
 8004b7a:	220a      	movs	r2, #10
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	f000 fde1 	bl	8005744 <__multadd>
 8004b82:	3d01      	subs	r5, #1
 8004b84:	4682      	mov	sl, r0
 8004b86:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004b88:	2800      	cmp	r0, #0
 8004b8a:	f040 80e9 	bne.w	8004d60 <_dtoa_r+0xe9c>
 8004b8e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004b90:	920d      	str	r2, [sp, #52]	; 0x34
 8004b92:	e519      	b.n	80045c8 <_dtoa_r+0x704>
 8004b94:	2201      	movs	r2, #1
 8004b96:	9213      	str	r2, [sp, #76]	; 0x4c
 8004b98:	920d      	str	r2, [sp, #52]	; 0x34
 8004b9a:	9229      	str	r2, [sp, #164]	; 0xa4
 8004b9c:	f7ff bad8 	b.w	8004150 <_dtoa_r+0x28c>
 8004ba0:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8004ba2:	2701      	movs	r7, #1
 8004ba4:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
 8004ba8:	9504      	str	r5, [sp, #16]
 8004baa:	e002      	b.n	8004bb2 <_dtoa_r+0xcee>
 8004bac:	f000 fdca 	bl	8005744 <__multadd>
 8004bb0:	4682      	mov	sl, r0
 8004bb2:	4659      	mov	r1, fp
 8004bb4:	4650      	mov	r0, sl
 8004bb6:	f7ff f8ef 	bl	8003d98 <quorem>
 8004bba:	220a      	movs	r2, #10
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	454f      	cmp	r7, r9
 8004bc0:	4651      	mov	r1, sl
 8004bc2:	f107 0701 	add.w	r7, r7, #1
 8004bc6:	f100 0530 	add.w	r5, r0, #48	; 0x30
 8004bca:	4620      	mov	r0, r4
 8004bcc:	f806 5b01 	strb.w	r5, [r6], #1
 8004bd0:	46b0      	mov	r8, r6
 8004bd2:	dbeb      	blt.n	8004bac <_dtoa_r+0xce8>
 8004bd4:	9509      	str	r5, [sp, #36]	; 0x24
 8004bd6:	2700      	movs	r7, #0
 8004bd8:	9d04      	ldr	r5, [sp, #16]
 8004bda:	4651      	mov	r1, sl
 8004bdc:	2201      	movs	r2, #1
 8004bde:	4620      	mov	r0, r4
 8004be0:	f000 ff7e 	bl	8005ae0 <__lshift>
 8004be4:	4659      	mov	r1, fp
 8004be6:	4682      	mov	sl, r0
 8004be8:	f000 ffd0 	bl	8005b8c <__mcmp>
 8004bec:	2800      	cmp	r0, #0
 8004bee:	dd0f      	ble.n	8004c10 <_dtoa_r+0xd4c>
 8004bf0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004bf2:	4646      	mov	r6, r8
 8004bf4:	f108 38ff 	add.w	r8, r8, #4294967295
 8004bf8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004bfc:	2b39      	cmp	r3, #57	; 0x39
 8004bfe:	d162      	bne.n	8004cc6 <_dtoa_r+0xe02>
 8004c00:	4542      	cmp	r2, r8
 8004c02:	d1f6      	bne.n	8004bf2 <_dtoa_r+0xd2e>
 8004c04:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004c06:	2331      	movs	r3, #49	; 0x31
 8004c08:	3501      	adds	r5, #1
 8004c0a:	700b      	strb	r3, [r1, #0]
 8004c0c:	f7ff bb6a 	b.w	80042e4 <_dtoa_r+0x420>
 8004c10:	d103      	bne.n	8004c1a <_dtoa_r+0xd56>
 8004c12:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004c14:	f010 0f01 	tst.w	r0, #1
 8004c18:	d1ea      	bne.n	8004bf0 <_dtoa_r+0xd2c>
 8004c1a:	4646      	mov	r6, r8
 8004c1c:	f818 3d01 	ldrb.w	r3, [r8, #-1]!
 8004c20:	2b30      	cmp	r3, #48	; 0x30
 8004c22:	d0fa      	beq.n	8004c1a <_dtoa_r+0xd56>
 8004c24:	f7ff bb5e 	b.w	80042e4 <_dtoa_r+0x420>
 8004c28:	f04f 0802 	mov.w	r8, #2
 8004c2c:	f7ff badc 	b.w	80041e8 <_dtoa_r+0x324>
 8004c30:	4654      	mov	r4, sl
 8004c32:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004c34:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 8004c38:	f7ff bb69 	b.w	800430e <_dtoa_r+0x44a>
 8004c3c:	4651      	mov	r1, sl
 8004c3e:	4620      	mov	r0, r4
 8004c40:	465a      	mov	r2, fp
 8004c42:	f000 fefb 	bl	8005a3c <__pow5mult>
 8004c46:	4682      	mov	sl, r0
 8004c48:	e47f      	b.n	800454a <_dtoa_r+0x686>
 8004c4a:	4651      	mov	r1, sl
 8004c4c:	4620      	mov	r0, r4
 8004c4e:	f000 fef5 	bl	8005a3c <__pow5mult>
 8004c52:	4682      	mov	sl, r0
 8004c54:	e479      	b.n	800454a <_dtoa_r+0x686>
 8004c56:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 8004c58:	2f00      	cmp	r7, #0
 8004c5a:	d04e      	beq.n	8004cfa <_dtoa_r+0xe36>
 8004c5c:	f503 6386 	add.w	r3, r3, #1072	; 0x430
 8004c60:	465f      	mov	r7, fp
 8004c62:	3303      	adds	r3, #3
 8004c64:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8004c66:	e516      	b.n	8004696 <_dtoa_r+0x7d2>
 8004c68:	f04f 0b00 	mov.w	fp, #0
 8004c6c:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8004c70:	f7ff bb34 	b.w	80042dc <_dtoa_r+0x418>
 8004c74:	1c4b      	adds	r3, r1, #1
 8004c76:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	7013      	strb	r3, [r2, #0]
 8004c7c:	f7ff bb47 	b.w	800430e <_dtoa_r+0x44a>
 8004c80:	f8dd a060 	ldr.w	sl, [sp, #96]	; 0x60
 8004c84:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004c86:	e40c      	b.n	80044a2 <_dtoa_r+0x5de>
 8004c88:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004c8a:	1a9e      	subs	r6, r3, r2
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	e502      	b.n	8004696 <_dtoa_r+0x7d2>
 8004c90:	f1b9 0f00 	cmp.w	r9, #0
 8004c94:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004c96:	dd0f      	ble.n	8004cb8 <_dtoa_r+0xdf4>
 8004c98:	4651      	mov	r1, sl
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	4620      	mov	r0, r4
 8004c9e:	f000 ff1f 	bl	8005ae0 <__lshift>
 8004ca2:	4659      	mov	r1, fp
 8004ca4:	4682      	mov	sl, r0
 8004ca6:	f000 ff71 	bl	8005b8c <__mcmp>
 8004caa:	2800      	cmp	r0, #0
 8004cac:	dd52      	ble.n	8004d54 <_dtoa_r+0xe90>
 8004cae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004cb0:	2a39      	cmp	r2, #57	; 0x39
 8004cb2:	d038      	beq.n	8004d26 <_dtoa_r+0xe62>
 8004cb4:	3201      	adds	r2, #1
 8004cb6:	9209      	str	r2, [sp, #36]	; 0x24
 8004cb8:	9b04      	ldr	r3, [sp, #16]
 8004cba:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004cbc:	930a      	str	r3, [sp, #40]	; 0x28
 8004cbe:	f806 0b01 	strb.w	r0, [r6], #1
 8004cc2:	f7ff bb0f 	b.w	80042e4 <_dtoa_r+0x420>
 8004cc6:	3301      	adds	r3, #1
 8004cc8:	f888 3000 	strb.w	r3, [r8]
 8004ccc:	f7ff bb0a 	b.w	80042e4 <_dtoa_r+0x420>
 8004cd0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8004cd2:	4620      	mov	r0, r4
 8004cd4:	6879      	ldr	r1, [r7, #4]
 8004cd6:	f000 fce5 	bl	80056a4 <_Balloc>
 8004cda:	693a      	ldr	r2, [r7, #16]
 8004cdc:	f107 010c 	add.w	r1, r7, #12
 8004ce0:	3202      	adds	r2, #2
 8004ce2:	0092      	lsls	r2, r2, #2
 8004ce4:	4606      	mov	r6, r0
 8004ce6:	300c      	adds	r0, #12
 8004ce8:	f7fd fade 	bl	80022a8 <memcpy>
 8004cec:	4620      	mov	r0, r4
 8004cee:	4631      	mov	r1, r6
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	f000 fef5 	bl	8005ae0 <__lshift>
 8004cf6:	9004      	str	r0, [sp, #16]
 8004cf8:	e5fc      	b.n	80048f4 <_dtoa_r+0xa30>
 8004cfa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004cfc:	465f      	mov	r7, fp
 8004cfe:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8004d00:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004d04:	e4c7      	b.n	8004696 <_dtoa_r+0x7d2>
 8004d06:	9b04      	ldr	r3, [sp, #16]
 8004d08:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004d0a:	930a      	str	r3, [sp, #40]	; 0x28
 8004d0c:	e765      	b.n	8004bda <_dtoa_r+0xd16>
 8004d0e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004d10:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004d12:	2939      	cmp	r1, #57	; 0x39
 8004d14:	d007      	beq.n	8004d26 <_dtoa_r+0xe62>
 8004d16:	9904      	ldr	r1, [sp, #16]
 8004d18:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004d1a:	910a      	str	r1, [sp, #40]	; 0x28
 8004d1c:	1c43      	adds	r3, r0, #1
 8004d1e:	f806 3b01 	strb.w	r3, [r6], #1
 8004d22:	f7ff badf 	b.w	80042e4 <_dtoa_r+0x420>
 8004d26:	9a04      	ldr	r2, [sp, #16]
 8004d28:	46b0      	mov	r8, r6
 8004d2a:	2339      	movs	r3, #57	; 0x39
 8004d2c:	920a      	str	r2, [sp, #40]	; 0x28
 8004d2e:	f808 3b01 	strb.w	r3, [r8], #1
 8004d32:	e75d      	b.n	8004bf0 <_dtoa_r+0xd2c>
 8004d34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004d36:	462b      	mov	r3, r5
 8004d38:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004d3a:	2839      	cmp	r0, #57	; 0x39
 8004d3c:	d0f3      	beq.n	8004d26 <_dtoa_r+0xe62>
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	dd01      	ble.n	8004d46 <_dtoa_r+0xe82>
 8004d42:	3001      	adds	r0, #1
 8004d44:	9009      	str	r0, [sp, #36]	; 0x24
 8004d46:	9904      	ldr	r1, [sp, #16]
 8004d48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d4a:	910a      	str	r1, [sp, #40]	; 0x28
 8004d4c:	f806 2b01 	strb.w	r2, [r6], #1
 8004d50:	f7ff bac8 	b.w	80042e4 <_dtoa_r+0x420>
 8004d54:	d1b0      	bne.n	8004cb8 <_dtoa_r+0xdf4>
 8004d56:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004d58:	f011 0f01 	tst.w	r1, #1
 8004d5c:	d0ac      	beq.n	8004cb8 <_dtoa_r+0xdf4>
 8004d5e:	e7a6      	b.n	8004cae <_dtoa_r+0xdea>
 8004d60:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004d62:	4620      	mov	r0, r4
 8004d64:	220a      	movs	r2, #10
 8004d66:	2300      	movs	r3, #0
 8004d68:	f000 fcec 	bl	8005744 <__multadd>
 8004d6c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8004d6e:	910d      	str	r1, [sp, #52]	; 0x34
 8004d70:	900a      	str	r0, [sp, #40]	; 0x28
 8004d72:	e429      	b.n	80045c8 <_dtoa_r+0x704>
 8004d74:	f43f ac13 	beq.w	800459e <_dtoa_r+0x6da>
 8004d78:	331c      	adds	r3, #28
 8004d7a:	e620      	b.n	80049be <_dtoa_r+0xafa>
 8004d7c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004d7e:	290e      	cmp	r1, #14
 8004d80:	bf8c      	ite	hi
 8004d82:	2700      	movhi	r7, #0
 8004d84:	f007 0701 	andls.w	r7, r7, #1
 8004d88:	f7ff b9e5 	b.w	8004156 <_dtoa_r+0x292>
 8004d8c:	2701      	movs	r7, #1
 8004d8e:	f7ff b965 	b.w	800405c <_dtoa_r+0x198>
 8004d92:	bf00      	nop
 8004d94:	f3af 8000 	nop.w

08004d98 <_malloc_trim_r>:
 8004d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d9a:	f240 1490 	movw	r4, #400	; 0x190
 8004d9e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8004da2:	460f      	mov	r7, r1
 8004da4:	4605      	mov	r5, r0
 8004da6:	f000 fc79 	bl	800569c <__malloc_lock>
 8004daa:	68a3      	ldr	r3, [r4, #8]
 8004dac:	685e      	ldr	r6, [r3, #4]
 8004dae:	f026 0603 	bic.w	r6, r6, #3
 8004db2:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
 8004db6:	330f      	adds	r3, #15
 8004db8:	1bdf      	subs	r7, r3, r7
 8004dba:	0b3f      	lsrs	r7, r7, #12
 8004dbc:	3f01      	subs	r7, #1
 8004dbe:	033f      	lsls	r7, r7, #12
 8004dc0:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 8004dc4:	db07      	blt.n	8004dd6 <_malloc_trim_r+0x3e>
 8004dc6:	2100      	movs	r1, #0
 8004dc8:	4628      	mov	r0, r5
 8004dca:	f001 f943 	bl	8006054 <_sbrk_r>
 8004dce:	68a3      	ldr	r3, [r4, #8]
 8004dd0:	199b      	adds	r3, r3, r6
 8004dd2:	4298      	cmp	r0, r3
 8004dd4:	d004      	beq.n	8004de0 <_malloc_trim_r+0x48>
 8004dd6:	4628      	mov	r0, r5
 8004dd8:	f000 fc62 	bl	80056a0 <__malloc_unlock>
 8004ddc:	2000      	movs	r0, #0
 8004dde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004de0:	4279      	negs	r1, r7
 8004de2:	4628      	mov	r0, r5
 8004de4:	f001 f936 	bl	8006054 <_sbrk_r>
 8004de8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004dec:	d010      	beq.n	8004e10 <_malloc_trim_r+0x78>
 8004dee:	f642 63e4 	movw	r3, #12004	; 0x2ee4
 8004df2:	68a1      	ldr	r1, [r4, #8]
 8004df4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004df8:	1bf6      	subs	r6, r6, r7
 8004dfa:	4628      	mov	r0, r5
 8004dfc:	f046 0601 	orr.w	r6, r6, #1
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	604e      	str	r6, [r1, #4]
 8004e04:	1bd7      	subs	r7, r2, r7
 8004e06:	601f      	str	r7, [r3, #0]
 8004e08:	f000 fc4a 	bl	80056a0 <__malloc_unlock>
 8004e0c:	2001      	movs	r0, #1
 8004e0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e10:	2100      	movs	r1, #0
 8004e12:	4628      	mov	r0, r5
 8004e14:	f001 f91e 	bl	8006054 <_sbrk_r>
 8004e18:	68a3      	ldr	r3, [r4, #8]
 8004e1a:	1ac2      	subs	r2, r0, r3
 8004e1c:	2a0f      	cmp	r2, #15
 8004e1e:	ddda      	ble.n	8004dd6 <_malloc_trim_r+0x3e>
 8004e20:	f240 5498 	movw	r4, #1432	; 0x598
 8004e24:	f642 61e4 	movw	r1, #12004	; 0x2ee4
 8004e28:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8004e2c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004e30:	f042 0201 	orr.w	r2, r2, #1
 8004e34:	605a      	str	r2, [r3, #4]
 8004e36:	6823      	ldr	r3, [r4, #0]
 8004e38:	1ac0      	subs	r0, r0, r3
 8004e3a:	6008      	str	r0, [r1, #0]
 8004e3c:	e7cb      	b.n	8004dd6 <_malloc_trim_r+0x3e>
 8004e3e:	bf00      	nop

08004e40 <_free_r>:
 8004e40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e44:	460d      	mov	r5, r1
 8004e46:	4604      	mov	r4, r0
 8004e48:	2900      	cmp	r1, #0
 8004e4a:	d058      	beq.n	8004efe <_free_r+0xbe>
 8004e4c:	f000 fc26 	bl	800569c <__malloc_lock>
 8004e50:	f1a5 0208 	sub.w	r2, r5, #8
 8004e54:	f240 1090 	movw	r0, #400	; 0x190
 8004e58:	6856      	ldr	r6, [r2, #4]
 8004e5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004e5e:	f026 0301 	bic.w	r3, r6, #1
 8004e62:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8004e66:	18d1      	adds	r1, r2, r3
 8004e68:	458c      	cmp	ip, r1
 8004e6a:	684f      	ldr	r7, [r1, #4]
 8004e6c:	f027 0703 	bic.w	r7, r7, #3
 8004e70:	d065      	beq.n	8004f3e <_free_r+0xfe>
 8004e72:	f016 0601 	ands.w	r6, r6, #1
 8004e76:	604f      	str	r7, [r1, #4]
 8004e78:	d031      	beq.n	8004ede <_free_r+0x9e>
 8004e7a:	2600      	movs	r6, #0
 8004e7c:	19cd      	adds	r5, r1, r7
 8004e7e:	686d      	ldr	r5, [r5, #4]
 8004e80:	f015 0f01 	tst.w	r5, #1
 8004e84:	d106      	bne.n	8004e94 <_free_r+0x54>
 8004e86:	19db      	adds	r3, r3, r7
 8004e88:	2e00      	cmp	r6, #0
 8004e8a:	d04b      	beq.n	8004f24 <_free_r+0xe4>
 8004e8c:	688d      	ldr	r5, [r1, #8]
 8004e8e:	68c9      	ldr	r1, [r1, #12]
 8004e90:	60e9      	str	r1, [r5, #12]
 8004e92:	608d      	str	r5, [r1, #8]
 8004e94:	f043 0101 	orr.w	r1, r3, #1
 8004e98:	50d3      	str	r3, [r2, r3]
 8004e9a:	6051      	str	r1, [r2, #4]
 8004e9c:	b9d6      	cbnz	r6, 8004ed4 <_free_r+0x94>
 8004e9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ea2:	d32e      	bcc.n	8004f02 <_free_r+0xc2>
 8004ea4:	0a59      	lsrs	r1, r3, #9
 8004ea6:	2904      	cmp	r1, #4
 8004ea8:	d86b      	bhi.n	8004f82 <_free_r+0x142>
 8004eaa:	099e      	lsrs	r6, r3, #6
 8004eac:	3638      	adds	r6, #56	; 0x38
 8004eae:	00f5      	lsls	r5, r6, #3
 8004eb0:	1945      	adds	r5, r0, r5
 8004eb2:	68a9      	ldr	r1, [r5, #8]
 8004eb4:	42a9      	cmp	r1, r5
 8004eb6:	d103      	bne.n	8004ec0 <_free_r+0x80>
 8004eb8:	e069      	b.n	8004f8e <_free_r+0x14e>
 8004eba:	6889      	ldr	r1, [r1, #8]
 8004ebc:	428d      	cmp	r5, r1
 8004ebe:	d004      	beq.n	8004eca <_free_r+0x8a>
 8004ec0:	6848      	ldr	r0, [r1, #4]
 8004ec2:	f020 0003 	bic.w	r0, r0, #3
 8004ec6:	4283      	cmp	r3, r0
 8004ec8:	d3f7      	bcc.n	8004eba <_free_r+0x7a>
 8004eca:	68cb      	ldr	r3, [r1, #12]
 8004ecc:	60d3      	str	r3, [r2, #12]
 8004ece:	6091      	str	r1, [r2, #8]
 8004ed0:	60ca      	str	r2, [r1, #12]
 8004ed2:	609a      	str	r2, [r3, #8]
 8004ed4:	4620      	mov	r0, r4
 8004ed6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004eda:	f000 bbe1 	b.w	80056a0 <__malloc_unlock>
 8004ede:	f855 5c08 	ldr.w	r5, [r5, #-8]
 8004ee2:	f100 0c08 	add.w	ip, r0, #8
 8004ee6:	1b52      	subs	r2, r2, r5
 8004ee8:	195b      	adds	r3, r3, r5
 8004eea:	6895      	ldr	r5, [r2, #8]
 8004eec:	4565      	cmp	r5, ip
 8004eee:	d046      	beq.n	8004f7e <_free_r+0x13e>
 8004ef0:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 8004ef4:	f8c5 c00c 	str.w	ip, [r5, #12]
 8004ef8:	f8cc 5008 	str.w	r5, [ip, #8]
 8004efc:	e7be      	b.n	8004e7c <_free_r+0x3c>
 8004efe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f02:	08db      	lsrs	r3, r3, #3
 8004f04:	2501      	movs	r5, #1
 8004f06:	6846      	ldr	r6, [r0, #4]
 8004f08:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
 8004f0c:	109b      	asrs	r3, r3, #2
 8004f0e:	fa15 f303 	lsls.w	r3, r5, r3
 8004f12:	60d1      	str	r1, [r2, #12]
 8004f14:	688d      	ldr	r5, [r1, #8]
 8004f16:	ea46 0303 	orr.w	r3, r6, r3
 8004f1a:	6043      	str	r3, [r0, #4]
 8004f1c:	6095      	str	r5, [r2, #8]
 8004f1e:	60ea      	str	r2, [r5, #12]
 8004f20:	608a      	str	r2, [r1, #8]
 8004f22:	e7d7      	b.n	8004ed4 <_free_r+0x94>
 8004f24:	688d      	ldr	r5, [r1, #8]
 8004f26:	4f2b      	ldr	r7, [pc, #172]	; (8004fd4 <_free_r+0x194>)
 8004f28:	42bd      	cmp	r5, r7
 8004f2a:	d1b0      	bne.n	8004e8e <_free_r+0x4e>
 8004f2c:	60ea      	str	r2, [r5, #12]
 8004f2e:	f043 0101 	orr.w	r1, r3, #1
 8004f32:	60aa      	str	r2, [r5, #8]
 8004f34:	60d5      	str	r5, [r2, #12]
 8004f36:	6095      	str	r5, [r2, #8]
 8004f38:	6051      	str	r1, [r2, #4]
 8004f3a:	50d3      	str	r3, [r2, r3]
 8004f3c:	e7ca      	b.n	8004ed4 <_free_r+0x94>
 8004f3e:	f016 0f01 	tst.w	r6, #1
 8004f42:	443b      	add	r3, r7
 8004f44:	d107      	bne.n	8004f56 <_free_r+0x116>
 8004f46:	f855 1c08 	ldr.w	r1, [r5, #-8]
 8004f4a:	1a52      	subs	r2, r2, r1
 8004f4c:	185b      	adds	r3, r3, r1
 8004f4e:	6895      	ldr	r5, [r2, #8]
 8004f50:	68d1      	ldr	r1, [r2, #12]
 8004f52:	60e9      	str	r1, [r5, #12]
 8004f54:	608d      	str	r5, [r1, #8]
 8004f56:	f240 519c 	movw	r1, #1436	; 0x59c
 8004f5a:	f043 0501 	orr.w	r5, r3, #1
 8004f5e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004f62:	6055      	str	r5, [r2, #4]
 8004f64:	6082      	str	r2, [r0, #8]
 8004f66:	680a      	ldr	r2, [r1, #0]
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d3b3      	bcc.n	8004ed4 <_free_r+0x94>
 8004f6c:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8004f70:	4620      	mov	r0, r4
 8004f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f76:	6819      	ldr	r1, [r3, #0]
 8004f78:	f7ff ff0e 	bl	8004d98 <_malloc_trim_r>
 8004f7c:	e7aa      	b.n	8004ed4 <_free_r+0x94>
 8004f7e:	2601      	movs	r6, #1
 8004f80:	e77c      	b.n	8004e7c <_free_r+0x3c>
 8004f82:	2914      	cmp	r1, #20
 8004f84:	d80c      	bhi.n	8004fa0 <_free_r+0x160>
 8004f86:	f101 065b 	add.w	r6, r1, #91	; 0x5b
 8004f8a:	00f5      	lsls	r5, r6, #3
 8004f8c:	e790      	b.n	8004eb0 <_free_r+0x70>
 8004f8e:	2501      	movs	r5, #1
 8004f90:	6847      	ldr	r7, [r0, #4]
 8004f92:	10b6      	asrs	r6, r6, #2
 8004f94:	460b      	mov	r3, r1
 8004f96:	40b5      	lsls	r5, r6
 8004f98:	ea47 0505 	orr.w	r5, r7, r5
 8004f9c:	6045      	str	r5, [r0, #4]
 8004f9e:	e795      	b.n	8004ecc <_free_r+0x8c>
 8004fa0:	2954      	cmp	r1, #84	; 0x54
 8004fa2:	d803      	bhi.n	8004fac <_free_r+0x16c>
 8004fa4:	0b1e      	lsrs	r6, r3, #12
 8004fa6:	366e      	adds	r6, #110	; 0x6e
 8004fa8:	00f5      	lsls	r5, r6, #3
 8004faa:	e781      	b.n	8004eb0 <_free_r+0x70>
 8004fac:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
 8004fb0:	d803      	bhi.n	8004fba <_free_r+0x17a>
 8004fb2:	0bde      	lsrs	r6, r3, #15
 8004fb4:	3677      	adds	r6, #119	; 0x77
 8004fb6:	00f5      	lsls	r5, r6, #3
 8004fb8:	e77a      	b.n	8004eb0 <_free_r+0x70>
 8004fba:	f240 5554 	movw	r5, #1364	; 0x554
 8004fbe:	42a9      	cmp	r1, r5
 8004fc0:	d803      	bhi.n	8004fca <_free_r+0x18a>
 8004fc2:	0c9e      	lsrs	r6, r3, #18
 8004fc4:	367c      	adds	r6, #124	; 0x7c
 8004fc6:	00f5      	lsls	r5, r6, #3
 8004fc8:	e772      	b.n	8004eb0 <_free_r+0x70>
 8004fca:	f44f 757c 	mov.w	r5, #1008	; 0x3f0
 8004fce:	267e      	movs	r6, #126	; 0x7e
 8004fd0:	e76e      	b.n	8004eb0 <_free_r+0x70>
 8004fd2:	bf00      	nop
 8004fd4:	20000198 	.word	0x20000198

08004fd8 <_setlocale_r>:
 8004fd8:	b510      	push	{r4, lr}
 8004fda:	4614      	mov	r4, r2
 8004fdc:	b13a      	cbz	r2, 8004fee <_setlocale_r+0x16>
 8004fde:	f648 51f4 	movw	r1, #36340	; 0x8df4
 8004fe2:	4610      	mov	r0, r2
 8004fe4:	f6c0 0100 	movt	r1, #2048	; 0x800
 8004fe8:	f001 f848 	bl	800607c <strcmp>
 8004fec:	b920      	cbnz	r0, 8004ff8 <_setlocale_r+0x20>
 8004fee:	f648 50f0 	movw	r0, #36336	; 0x8df0
 8004ff2:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004ff6:	bd10      	pop	{r4, pc}
 8004ff8:	f648 51f0 	movw	r1, #36336	; 0x8df0
 8004ffc:	4620      	mov	r0, r4
 8004ffe:	f6c0 0100 	movt	r1, #2048	; 0x800
 8005002:	f001 f83b 	bl	800607c <strcmp>
 8005006:	b920      	cbnz	r0, 8005012 <_setlocale_r+0x3a>
 8005008:	f648 50f0 	movw	r0, #36336	; 0x8df0
 800500c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8005010:	bd10      	pop	{r4, pc}
 8005012:	f648 51bc 	movw	r1, #36284	; 0x8dbc
 8005016:	4620      	mov	r0, r4
 8005018:	f6c0 0100 	movt	r1, #2048	; 0x800
 800501c:	f001 f82e 	bl	800607c <strcmp>
 8005020:	f648 53f0 	movw	r3, #36336	; 0x8df0
 8005024:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005028:	2800      	cmp	r0, #0
 800502a:	bf0c      	ite	eq
 800502c:	4618      	moveq	r0, r3
 800502e:	2000      	movne	r0, #0
 8005030:	bd10      	pop	{r4, pc}
 8005032:	bf00      	nop

08005034 <__locale_charset>:
 8005034:	f240 1014 	movw	r0, #276	; 0x114
 8005038:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop

08005040 <__locale_mb_cur_max>:
 8005040:	f240 1314 	movw	r3, #276	; 0x114
 8005044:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005048:	6a18      	ldr	r0, [r3, #32]
 800504a:	4770      	bx	lr

0800504c <__locale_msgcharset>:
 800504c:	4800      	ldr	r0, [pc, #0]	; (8005050 <__locale_msgcharset+0x4>)
 800504e:	4770      	bx	lr
 8005050:	20000138 	.word	0x20000138

08005054 <__locale_cjk_lang>:
 8005054:	2000      	movs	r0, #0
 8005056:	4770      	bx	lr

08005058 <_localeconv_r>:
 8005058:	4800      	ldr	r0, [pc, #0]	; (800505c <_localeconv_r+0x4>)
 800505a:	4770      	bx	lr
 800505c:	20000158 	.word	0x20000158

08005060 <setlocale>:
 8005060:	f240 0320 	movw	r3, #32
 8005064:	460a      	mov	r2, r1
 8005066:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800506a:	4601      	mov	r1, r0
 800506c:	6818      	ldr	r0, [r3, #0]
 800506e:	e7b3      	b.n	8004fd8 <_setlocale_r>

08005070 <localeconv>:
 8005070:	4800      	ldr	r0, [pc, #0]	; (8005074 <localeconv+0x4>)
 8005072:	4770      	bx	lr
 8005074:	20000158 	.word	0x20000158

08005078 <malloc>:
 8005078:	f240 0320 	movw	r3, #32
 800507c:	4601      	mov	r1, r0
 800507e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005082:	6818      	ldr	r0, [r3, #0]
 8005084:	f000 b808 	b.w	8005098 <_malloc_r>

08005088 <free>:
 8005088:	f240 0320 	movw	r3, #32
 800508c:	4601      	mov	r1, r0
 800508e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005092:	6818      	ldr	r0, [r3, #0]
 8005094:	f7ff bed4 	b.w	8004e40 <_free_r>

08005098 <_malloc_r>:
 8005098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800509c:	f101 040b 	add.w	r4, r1, #11
 80050a0:	2c16      	cmp	r4, #22
 80050a2:	b083      	sub	sp, #12
 80050a4:	4606      	mov	r6, r0
 80050a6:	d931      	bls.n	800510c <_malloc_r+0x74>
 80050a8:	f024 0407 	bic.w	r4, r4, #7
 80050ac:	0fe3      	lsrs	r3, r4, #31
 80050ae:	428c      	cmp	r4, r1
 80050b0:	bf2c      	ite	cs
 80050b2:	4619      	movcs	r1, r3
 80050b4:	f043 0101 	orrcc.w	r1, r3, #1
 80050b8:	2900      	cmp	r1, #0
 80050ba:	d130      	bne.n	800511e <_malloc_r+0x86>
 80050bc:	4630      	mov	r0, r6
 80050be:	f000 faed 	bl	800569c <__malloc_lock>
 80050c2:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 80050c6:	d22f      	bcs.n	8005128 <_malloc_r+0x90>
 80050c8:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
 80050cc:	f240 1590 	movw	r5, #400	; 0x190
 80050d0:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80050d4:	eb05 02cc 	add.w	r2, r5, ip, lsl #3
 80050d8:	462f      	mov	r7, r5
 80050da:	68d3      	ldr	r3, [r2, #12]
 80050dc:	4293      	cmp	r3, r2
 80050de:	f000 822d 	beq.w	800553c <_malloc_r+0x4a4>
 80050e2:	685c      	ldr	r4, [r3, #4]
 80050e4:	f103 0808 	add.w	r8, r3, #8
 80050e8:	68da      	ldr	r2, [r3, #12]
 80050ea:	4630      	mov	r0, r6
 80050ec:	f024 0403 	bic.w	r4, r4, #3
 80050f0:	6899      	ldr	r1, [r3, #8]
 80050f2:	191b      	adds	r3, r3, r4
 80050f4:	685c      	ldr	r4, [r3, #4]
 80050f6:	60ca      	str	r2, [r1, #12]
 80050f8:	f044 0401 	orr.w	r4, r4, #1
 80050fc:	6091      	str	r1, [r2, #8]
 80050fe:	605c      	str	r4, [r3, #4]
 8005100:	f000 face 	bl	80056a0 <__malloc_unlock>
 8005104:	4640      	mov	r0, r8
 8005106:	b003      	add	sp, #12
 8005108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800510c:	2300      	movs	r3, #0
 800510e:	2410      	movs	r4, #16
 8005110:	428c      	cmp	r4, r1
 8005112:	bf2c      	ite	cs
 8005114:	4619      	movcs	r1, r3
 8005116:	f043 0101 	orrcc.w	r1, r3, #1
 800511a:	2900      	cmp	r1, #0
 800511c:	d0ce      	beq.n	80050bc <_malloc_r+0x24>
 800511e:	230c      	movs	r3, #12
 8005120:	f04f 0800 	mov.w	r8, #0
 8005124:	6033      	str	r3, [r6, #0]
 8005126:	e7ed      	b.n	8005104 <_malloc_r+0x6c>
 8005128:	ea5f 2c54 	movs.w	ip, r4, lsr #9
 800512c:	bf04      	itt	eq
 800512e:	ea4f 0cd4 	moveq.w	ip, r4, lsr #3
 8005132:	ea4f 00cc 	moveq.w	r0, ip, lsl #3
 8005136:	f040 8086 	bne.w	8005246 <_malloc_r+0x1ae>
 800513a:	f240 1590 	movw	r5, #400	; 0x190
 800513e:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8005142:	1828      	adds	r0, r5, r0
 8005144:	462f      	mov	r7, r5
 8005146:	68c3      	ldr	r3, [r0, #12]
 8005148:	4298      	cmp	r0, r3
 800514a:	d106      	bne.n	800515a <_malloc_r+0xc2>
 800514c:	e00d      	b.n	800516a <_malloc_r+0xd2>
 800514e:	2900      	cmp	r1, #0
 8005150:	f280 8179 	bge.w	8005446 <_malloc_r+0x3ae>
 8005154:	68db      	ldr	r3, [r3, #12]
 8005156:	4298      	cmp	r0, r3
 8005158:	d007      	beq.n	800516a <_malloc_r+0xd2>
 800515a:	685a      	ldr	r2, [r3, #4]
 800515c:	f022 0203 	bic.w	r2, r2, #3
 8005160:	1b11      	subs	r1, r2, r4
 8005162:	290f      	cmp	r1, #15
 8005164:	ddf3      	ble.n	800514e <_malloc_r+0xb6>
 8005166:	f10c 3cff 	add.w	ip, ip, #4294967295
 800516a:	f10c 0c01 	add.w	ip, ip, #1
 800516e:	4abd      	ldr	r2, [pc, #756]	; (8005464 <_malloc_r+0x3cc>)
 8005170:	6893      	ldr	r3, [r2, #8]
 8005172:	429a      	cmp	r2, r3
 8005174:	bf08      	it	eq
 8005176:	6878      	ldreq	r0, [r7, #4]
 8005178:	d024      	beq.n	80051c4 <_malloc_r+0x12c>
 800517a:	6858      	ldr	r0, [r3, #4]
 800517c:	f020 0003 	bic.w	r0, r0, #3
 8005180:	1b01      	subs	r1, r0, r4
 8005182:	290f      	cmp	r1, #15
 8005184:	f300 81c0 	bgt.w	8005508 <_malloc_r+0x470>
 8005188:	2900      	cmp	r1, #0
 800518a:	60d2      	str	r2, [r2, #12]
 800518c:	6092      	str	r2, [r2, #8]
 800518e:	f280 8094 	bge.w	80052ba <_malloc_r+0x222>
 8005192:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005196:	f080 8177 	bcs.w	8005488 <_malloc_r+0x3f0>
 800519a:	08c0      	lsrs	r0, r0, #3
 800519c:	f04f 0e01 	mov.w	lr, #1
 80051a0:	f8d7 8004 	ldr.w	r8, [r7, #4]
 80051a4:	eb07 01c0 	add.w	r1, r7, r0, lsl #3
 80051a8:	1080      	asrs	r0, r0, #2
 80051aa:	fa0e f000 	lsl.w	r0, lr, r0
 80051ae:	60d9      	str	r1, [r3, #12]
 80051b0:	f8d1 e008 	ldr.w	lr, [r1, #8]
 80051b4:	ea40 0008 	orr.w	r0, r0, r8
 80051b8:	6078      	str	r0, [r7, #4]
 80051ba:	f8c3 e008 	str.w	lr, [r3, #8]
 80051be:	f8ce 300c 	str.w	r3, [lr, #12]
 80051c2:	608b      	str	r3, [r1, #8]
 80051c4:	f04f 0e01 	mov.w	lr, #1
 80051c8:	ea4f 03ac 	mov.w	r3, ip, asr #2
 80051cc:	fa0e fe03 	lsl.w	lr, lr, r3
 80051d0:	4586      	cmp	lr, r0
 80051d2:	d87d      	bhi.n	80052d0 <_malloc_r+0x238>
 80051d4:	ea10 0f0e 	tst.w	r0, lr
 80051d8:	d108      	bne.n	80051ec <_malloc_r+0x154>
 80051da:	f02c 0c03 	bic.w	ip, ip, #3
 80051de:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 80051e2:	f10c 0c04 	add.w	ip, ip, #4
 80051e6:	ea10 0f0e 	tst.w	r0, lr
 80051ea:	d0f8      	beq.n	80051de <_malloc_r+0x146>
 80051ec:	eb07 0acc 	add.w	sl, r7, ip, lsl #3
 80051f0:	46e1      	mov	r9, ip
 80051f2:	46d0      	mov	r8, sl
 80051f4:	f8d8 000c 	ldr.w	r0, [r8, #12]
 80051f8:	4580      	cmp	r8, r0
 80051fa:	d107      	bne.n	800520c <_malloc_r+0x174>
 80051fc:	e196      	b.n	800552c <_malloc_r+0x494>
 80051fe:	2b00      	cmp	r3, #0
 8005200:	f280 81a6 	bge.w	8005550 <_malloc_r+0x4b8>
 8005204:	68c0      	ldr	r0, [r0, #12]
 8005206:	4580      	cmp	r8, r0
 8005208:	f000 8190 	beq.w	800552c <_malloc_r+0x494>
 800520c:	6841      	ldr	r1, [r0, #4]
 800520e:	f021 0103 	bic.w	r1, r1, #3
 8005212:	1b0b      	subs	r3, r1, r4
 8005214:	2b0f      	cmp	r3, #15
 8005216:	ddf2      	ble.n	80051fe <_malloc_r+0x166>
 8005218:	4680      	mov	r8, r0
 800521a:	68c5      	ldr	r5, [r0, #12]
 800521c:	1901      	adds	r1, r0, r4
 800521e:	f044 0e01 	orr.w	lr, r4, #1
 8005222:	f858 7f08 	ldr.w	r7, [r8, #8]!
 8005226:	f043 0401 	orr.w	r4, r3, #1
 800522a:	f8c0 e004 	str.w	lr, [r0, #4]
 800522e:	4630      	mov	r0, r6
 8005230:	604c      	str	r4, [r1, #4]
 8005232:	60fd      	str	r5, [r7, #12]
 8005234:	60af      	str	r7, [r5, #8]
 8005236:	60d1      	str	r1, [r2, #12]
 8005238:	6091      	str	r1, [r2, #8]
 800523a:	60ca      	str	r2, [r1, #12]
 800523c:	608a      	str	r2, [r1, #8]
 800523e:	50cb      	str	r3, [r1, r3]
 8005240:	f000 fa2e 	bl	80056a0 <__malloc_unlock>
 8005244:	e75e      	b.n	8005104 <_malloc_r+0x6c>
 8005246:	f1bc 0f04 	cmp.w	ip, #4
 800524a:	bf9e      	ittt	ls
 800524c:	ea4f 1c94 	movls.w	ip, r4, lsr #6
 8005250:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
 8005254:	ea4f 00cc 	movls.w	r0, ip, lsl #3
 8005258:	f67f af6f 	bls.w	800513a <_malloc_r+0xa2>
 800525c:	f1bc 0f14 	cmp.w	ip, #20
 8005260:	bf9c      	itt	ls
 8005262:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
 8005266:	ea4f 00cc 	movls.w	r0, ip, lsl #3
 800526a:	f67f af66 	bls.w	800513a <_malloc_r+0xa2>
 800526e:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8005272:	bf9e      	ittt	ls
 8005274:	ea4f 3c14 	movls.w	ip, r4, lsr #12
 8005278:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
 800527c:	ea4f 00cc 	movls.w	r0, ip, lsl #3
 8005280:	f67f af5b 	bls.w	800513a <_malloc_r+0xa2>
 8005284:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 8005288:	bf9e      	ittt	ls
 800528a:	ea4f 3cd4 	movls.w	ip, r4, lsr #15
 800528e:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
 8005292:	ea4f 00cc 	movls.w	r0, ip, lsl #3
 8005296:	f67f af50 	bls.w	800513a <_malloc_r+0xa2>
 800529a:	f240 5354 	movw	r3, #1364	; 0x554
 800529e:	459c      	cmp	ip, r3
 80052a0:	bf95      	itete	ls
 80052a2:	ea4f 4c94 	movls.w	ip, r4, lsr #18
 80052a6:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
 80052aa:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 80052ae:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 80052b2:	bf98      	it	ls
 80052b4:	ea4f 00cc 	movls.w	r0, ip, lsl #3
 80052b8:	e73f      	b.n	800513a <_malloc_r+0xa2>
 80052ba:	181a      	adds	r2, r3, r0
 80052bc:	f103 0808 	add.w	r8, r3, #8
 80052c0:	4630      	mov	r0, r6
 80052c2:	6853      	ldr	r3, [r2, #4]
 80052c4:	f043 0301 	orr.w	r3, r3, #1
 80052c8:	6053      	str	r3, [r2, #4]
 80052ca:	f000 f9e9 	bl	80056a0 <__malloc_unlock>
 80052ce:	e719      	b.n	8005104 <_malloc_r+0x6c>
 80052d0:	f8d7 8008 	ldr.w	r8, [r7, #8]
 80052d4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80052d8:	f023 0903 	bic.w	r9, r3, #3
 80052dc:	454c      	cmp	r4, r9
 80052de:	ebc4 0209 	rsb	r2, r4, r9
 80052e2:	bf94      	ite	ls
 80052e4:	2300      	movls	r3, #0
 80052e6:	2301      	movhi	r3, #1
 80052e8:	2a0f      	cmp	r2, #15
 80052ea:	bfd8      	it	le
 80052ec:	f043 0301 	orrle.w	r3, r3, #1
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	f000 80b9 	beq.w	8005468 <_malloc_r+0x3d0>
 80052f6:	f642 6ae0 	movw	sl, #12000	; 0x2ee0
 80052fa:	f8d5 3408 	ldr.w	r3, [r5, #1032]	; 0x408
 80052fe:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8005302:	4630      	mov	r0, r6
 8005304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005308:	f8da 2000 	ldr.w	r2, [sl]
 800530c:	f102 0b10 	add.w	fp, r2, #16
 8005310:	44a3      	add	fp, r4
 8005312:	bf1f      	itttt	ne
 8005314:	f50b 6b7e 	addne.w	fp, fp, #4064	; 0xfe0
 8005318:	f10b 0b1f 	addne.w	fp, fp, #31
 800531c:	f42b 6b7e 	bicne.w	fp, fp, #4064	; 0xfe0
 8005320:	f02b 0b1f 	bicne.w	fp, fp, #31
 8005324:	4659      	mov	r1, fp
 8005326:	f000 fe95 	bl	8006054 <_sbrk_r>
 800532a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800532e:	4603      	mov	r3, r0
 8005330:	f000 8118 	beq.w	8005564 <_malloc_r+0x4cc>
 8005334:	eb08 0109 	add.w	r1, r8, r9
 8005338:	4281      	cmp	r1, r0
 800533a:	f200 8110 	bhi.w	800555e <_malloc_r+0x4c6>
 800533e:	f8da 2004 	ldr.w	r2, [sl, #4]
 8005342:	4281      	cmp	r1, r0
 8005344:	445a      	add	r2, fp
 8005346:	f8ca 2004 	str.w	r2, [sl, #4]
 800534a:	f000 813e 	beq.w	80055ca <_malloc_r+0x532>
 800534e:	f8d5 e408 	ldr.w	lr, [r5, #1032]	; 0x408
 8005352:	f240 1590 	movw	r5, #400	; 0x190
 8005356:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800535a:	f1be 3fff 	cmp.w	lr, #4294967295
 800535e:	bf17      	itett	ne
 8005360:	1882      	addne	r2, r0, r2
 8005362:	f8c5 0408 	streq.w	r0, [r5, #1032]	; 0x408
 8005366:	ebc1 0102 	rsbne	r1, r1, r2
 800536a:	f8ca 1004 	strne.w	r1, [sl, #4]
 800536e:	f010 0507 	ands.w	r5, r0, #7
 8005372:	bf17      	itett	ne
 8005374:	f1c5 0508 	rsbne	r5, r5, #8
 8005378:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
 800537c:	1943      	addne	r3, r0, r5
 800537e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
 8005382:	eb03 020b 	add.w	r2, r3, fp
 8005386:	4630      	mov	r0, r6
 8005388:	9301      	str	r3, [sp, #4]
 800538a:	0512      	lsls	r2, r2, #20
 800538c:	0d12      	lsrs	r2, r2, #20
 800538e:	1aad      	subs	r5, r5, r2
 8005390:	4629      	mov	r1, r5
 8005392:	f000 fe5f 	bl	8006054 <_sbrk_r>
 8005396:	9b01      	ldr	r3, [sp, #4]
 8005398:	f1b0 3fff 	cmp.w	r0, #4294967295
 800539c:	f000 812c 	beq.w	80055f8 <_malloc_r+0x560>
 80053a0:	1ac1      	subs	r1, r0, r3
 80053a2:	1949      	adds	r1, r1, r5
 80053a4:	f041 0101 	orr.w	r1, r1, #1
 80053a8:	f8da 2004 	ldr.w	r2, [sl, #4]
 80053ac:	45b8      	cmp	r8, r7
 80053ae:	f642 6be0 	movw	fp, #12000	; 0x2ee0
 80053b2:	60bb      	str	r3, [r7, #8]
 80053b4:	442a      	add	r2, r5
 80053b6:	f2c2 0b00 	movt	fp, #8192	; 0x2000
 80053ba:	6059      	str	r1, [r3, #4]
 80053bc:	f8ca 2004 	str.w	r2, [sl, #4]
 80053c0:	d017      	beq.n	80053f2 <_malloc_r+0x35a>
 80053c2:	f1b9 0f0f 	cmp.w	r9, #15
 80053c6:	f240 80e1 	bls.w	800558c <_malloc_r+0x4f4>
 80053ca:	f1a9 030c 	sub.w	r3, r9, #12
 80053ce:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80053d2:	f023 0307 	bic.w	r3, r3, #7
 80053d6:	2005      	movs	r0, #5
 80053d8:	eb08 0103 	add.w	r1, r8, r3
 80053dc:	2b0f      	cmp	r3, #15
 80053de:	f005 0501 	and.w	r5, r5, #1
 80053e2:	ea43 0505 	orr.w	r5, r3, r5
 80053e6:	f8c8 5004 	str.w	r5, [r8, #4]
 80053ea:	6048      	str	r0, [r1, #4]
 80053ec:	6088      	str	r0, [r1, #8]
 80053ee:	f200 80fb 	bhi.w	80055e8 <_malloc_r+0x550>
 80053f2:	f8da 102c 	ldr.w	r1, [sl, #44]	; 0x2c
 80053f6:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 80053fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053fe:	428a      	cmp	r2, r1
 8005400:	f8da 1030 	ldr.w	r1, [sl, #48]	; 0x30
 8005404:	bf88      	it	hi
 8005406:	62da      	strhi	r2, [r3, #44]	; 0x2c
 8005408:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 800540c:	428a      	cmp	r2, r1
 800540e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005412:	f240 80a7 	bls.w	8005564 <_malloc_r+0x4cc>
 8005416:	f8d7 8008 	ldr.w	r8, [r7, #8]
 800541a:	631a      	str	r2, [r3, #48]	; 0x30
 800541c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005420:	f023 0303 	bic.w	r3, r3, #3
 8005424:	429c      	cmp	r4, r3
 8005426:	ebc4 0203 	rsb	r2, r4, r3
 800542a:	bf94      	ite	ls
 800542c:	2300      	movls	r3, #0
 800542e:	2301      	movhi	r3, #1
 8005430:	2a0f      	cmp	r2, #15
 8005432:	bfd8      	it	le
 8005434:	f043 0301 	orrle.w	r3, r3, #1
 8005438:	b1b3      	cbz	r3, 8005468 <_malloc_r+0x3d0>
 800543a:	4630      	mov	r0, r6
 800543c:	f04f 0800 	mov.w	r8, #0
 8005440:	f000 f92e 	bl	80056a0 <__malloc_unlock>
 8005444:	e65e      	b.n	8005104 <_malloc_r+0x6c>
 8005446:	189a      	adds	r2, r3, r2
 8005448:	68d9      	ldr	r1, [r3, #12]
 800544a:	689c      	ldr	r4, [r3, #8]
 800544c:	f103 0808 	add.w	r8, r3, #8
 8005450:	6855      	ldr	r5, [r2, #4]
 8005452:	4630      	mov	r0, r6
 8005454:	f045 0301 	orr.w	r3, r5, #1
 8005458:	60e1      	str	r1, [r4, #12]
 800545a:	608c      	str	r4, [r1, #8]
 800545c:	6053      	str	r3, [r2, #4]
 800545e:	f000 f91f 	bl	80056a0 <__malloc_unlock>
 8005462:	e64f      	b.n	8005104 <_malloc_r+0x6c>
 8005464:	20000198 	.word	0x20000198
 8005468:	eb08 0304 	add.w	r3, r8, r4
 800546c:	f042 0201 	orr.w	r2, r2, #1
 8005470:	f044 0401 	orr.w	r4, r4, #1
 8005474:	4630      	mov	r0, r6
 8005476:	f8c8 4004 	str.w	r4, [r8, #4]
 800547a:	f108 0808 	add.w	r8, r8, #8
 800547e:	605a      	str	r2, [r3, #4]
 8005480:	60bb      	str	r3, [r7, #8]
 8005482:	f000 f90d 	bl	80056a0 <__malloc_unlock>
 8005486:	e63d      	b.n	8005104 <_malloc_r+0x6c>
 8005488:	0a41      	lsrs	r1, r0, #9
 800548a:	2904      	cmp	r1, #4
 800548c:	bf9c      	itt	ls
 800548e:	ea4f 1e90 	movls.w	lr, r0, lsr #6
 8005492:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
 8005496:	d91d      	bls.n	80054d4 <_malloc_r+0x43c>
 8005498:	2914      	cmp	r1, #20
 800549a:	bf98      	it	ls
 800549c:	f101 0e5b 	addls.w	lr, r1, #91	; 0x5b
 80054a0:	d918      	bls.n	80054d4 <_malloc_r+0x43c>
 80054a2:	2954      	cmp	r1, #84	; 0x54
 80054a4:	bf9c      	itt	ls
 80054a6:	ea4f 3e10 	movls.w	lr, r0, lsr #12
 80054aa:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
 80054ae:	d911      	bls.n	80054d4 <_malloc_r+0x43c>
 80054b0:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
 80054b4:	bf9c      	itt	ls
 80054b6:	ea4f 3ed0 	movls.w	lr, r0, lsr #15
 80054ba:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
 80054be:	d909      	bls.n	80054d4 <_malloc_r+0x43c>
 80054c0:	f240 5e54 	movw	lr, #1364	; 0x554
 80054c4:	4571      	cmp	r1, lr
 80054c6:	bf96      	itet	ls
 80054c8:	ea4f 4e90 	movls.w	lr, r0, lsr #18
 80054cc:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
 80054d0:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
 80054d4:	eb07 08ce 	add.w	r8, r7, lr, lsl #3
 80054d8:	f8d8 1008 	ldr.w	r1, [r8, #8]
 80054dc:	4541      	cmp	r1, r8
 80054de:	d103      	bne.n	80054e8 <_malloc_r+0x450>
 80054e0:	e047      	b.n	8005572 <_malloc_r+0x4da>
 80054e2:	6889      	ldr	r1, [r1, #8]
 80054e4:	4588      	cmp	r8, r1
 80054e6:	d005      	beq.n	80054f4 <_malloc_r+0x45c>
 80054e8:	f8d1 e004 	ldr.w	lr, [r1, #4]
 80054ec:	f02e 0e03 	bic.w	lr, lr, #3
 80054f0:	4570      	cmp	r0, lr
 80054f2:	d3f6      	bcc.n	80054e2 <_malloc_r+0x44a>
 80054f4:	f8d1 e00c 	ldr.w	lr, [r1, #12]
 80054f8:	f8c3 e00c 	str.w	lr, [r3, #12]
 80054fc:	6099      	str	r1, [r3, #8]
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	60cb      	str	r3, [r1, #12]
 8005502:	f8ce 3008 	str.w	r3, [lr, #8]
 8005506:	e65d      	b.n	80051c4 <_malloc_r+0x12c>
 8005508:	191d      	adds	r5, r3, r4
 800550a:	f041 0701 	orr.w	r7, r1, #1
 800550e:	60d5      	str	r5, [r2, #12]
 8005510:	f044 0401 	orr.w	r4, r4, #1
 8005514:	6095      	str	r5, [r2, #8]
 8005516:	4630      	mov	r0, r6
 8005518:	605c      	str	r4, [r3, #4]
 800551a:	f103 0808 	add.w	r8, r3, #8
 800551e:	60ea      	str	r2, [r5, #12]
 8005520:	60aa      	str	r2, [r5, #8]
 8005522:	606f      	str	r7, [r5, #4]
 8005524:	5069      	str	r1, [r5, r1]
 8005526:	f000 f8bb 	bl	80056a0 <__malloc_unlock>
 800552a:	e5eb      	b.n	8005104 <_malloc_r+0x6c>
 800552c:	f109 0901 	add.w	r9, r9, #1
 8005530:	f019 0f03 	tst.w	r9, #3
 8005534:	d02f      	beq.n	8005596 <_malloc_r+0x4fe>
 8005536:	f108 0808 	add.w	r8, r8, #8
 800553a:	e65b      	b.n	80051f4 <_malloc_r+0x15c>
 800553c:	f103 0208 	add.w	r2, r3, #8
 8005540:	695b      	ldr	r3, [r3, #20]
 8005542:	429a      	cmp	r2, r3
 8005544:	bf08      	it	eq
 8005546:	f10c 0c02 	addeq.w	ip, ip, #2
 800554a:	f43f ae10 	beq.w	800516e <_malloc_r+0xd6>
 800554e:	e5c8      	b.n	80050e2 <_malloc_r+0x4a>
 8005550:	4680      	mov	r8, r0
 8005552:	1843      	adds	r3, r0, r1
 8005554:	68c2      	ldr	r2, [r0, #12]
 8005556:	4630      	mov	r0, r6
 8005558:	f858 1f08 	ldr.w	r1, [r8, #8]!
 800555c:	e5ca      	b.n	80050f4 <_malloc_r+0x5c>
 800555e:	45b8      	cmp	r8, r7
 8005560:	f43f aeed 	beq.w	800533e <_malloc_r+0x2a6>
 8005564:	f8d7 8008 	ldr.w	r8, [r7, #8]
 8005568:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800556c:	f023 0303 	bic.w	r3, r3, #3
 8005570:	e758      	b.n	8005424 <_malloc_r+0x38c>
 8005572:	f04f 0901 	mov.w	r9, #1
 8005576:	f8d7 8004 	ldr.w	r8, [r7, #4]
 800557a:	ea4f 00ae 	mov.w	r0, lr, asr #2
 800557e:	468e      	mov	lr, r1
 8005580:	fa09 f000 	lsl.w	r0, r9, r0
 8005584:	ea48 0000 	orr.w	r0, r8, r0
 8005588:	6078      	str	r0, [r7, #4]
 800558a:	e7b5      	b.n	80054f8 <_malloc_r+0x460>
 800558c:	4698      	mov	r8, r3
 800558e:	2201      	movs	r2, #1
 8005590:	605a      	str	r2, [r3, #4]
 8005592:	2300      	movs	r3, #0
 8005594:	e746      	b.n	8005424 <_malloc_r+0x38c>
 8005596:	4651      	mov	r1, sl
 8005598:	f01c 0f03 	tst.w	ip, #3
 800559c:	460b      	mov	r3, r1
 800559e:	f10c 3cff 	add.w	ip, ip, #4294967295
 80055a2:	d02c      	beq.n	80055fe <_malloc_r+0x566>
 80055a4:	f853 1908 	ldr.w	r1, [r3], #-8
 80055a8:	4299      	cmp	r1, r3
 80055aa:	d0f5      	beq.n	8005598 <_malloc_r+0x500>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 80055b2:	459e      	cmp	lr, r3
 80055b4:	f63f ae8c 	bhi.w	80052d0 <_malloc_r+0x238>
 80055b8:	f1be 0f00 	cmp.w	lr, #0
 80055bc:	f43f ae88 	beq.w	80052d0 <_malloc_r+0x238>
 80055c0:	ea1e 0f03 	tst.w	lr, r3
 80055c4:	d020      	beq.n	8005608 <_malloc_r+0x570>
 80055c6:	46cc      	mov	ip, r9
 80055c8:	e610      	b.n	80051ec <_malloc_r+0x154>
 80055ca:	ea4f 5e01 	mov.w	lr, r1, lsl #20
 80055ce:	ea4f 5e1e 	mov.w	lr, lr, lsr #20
 80055d2:	f1be 0f00 	cmp.w	lr, #0
 80055d6:	f47f aeba 	bne.w	800534e <_malloc_r+0x2b6>
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	eb0b 0109 	add.w	r1, fp, r9
 80055e0:	f041 0101 	orr.w	r1, r1, #1
 80055e4:	6059      	str	r1, [r3, #4]
 80055e6:	e704      	b.n	80053f2 <_malloc_r+0x35a>
 80055e8:	4630      	mov	r0, r6
 80055ea:	f108 0108 	add.w	r1, r8, #8
 80055ee:	f7ff fc27 	bl	8004e40 <_free_r>
 80055f2:	f8db 2004 	ldr.w	r2, [fp, #4]
 80055f6:	e6fc      	b.n	80053f2 <_malloc_r+0x35a>
 80055f8:	2101      	movs	r1, #1
 80055fa:	2500      	movs	r5, #0
 80055fc:	e6d4      	b.n	80053a8 <_malloc_r+0x310>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	ea23 030e 	bic.w	r3, r3, lr
 8005604:	607b      	str	r3, [r7, #4]
 8005606:	e7d1      	b.n	80055ac <_malloc_r+0x514>
 8005608:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 800560c:	f109 0904 	add.w	r9, r9, #4
 8005610:	e7d6      	b.n	80055c0 <_malloc_r+0x528>
 8005612:	bf00      	nop

08005614 <memchr>:
 8005614:	f010 0f03 	tst.w	r0, #3
 8005618:	4603      	mov	r3, r0
 800561a:	b470      	push	{r4, r5, r6}
 800561c:	b2c9      	uxtb	r1, r1
 800561e:	d010      	beq.n	8005642 <memchr+0x2e>
 8005620:	b302      	cbz	r2, 8005664 <memchr+0x50>
 8005622:	7803      	ldrb	r3, [r0, #0]
 8005624:	428b      	cmp	r3, r1
 8005626:	d01e      	beq.n	8005666 <memchr+0x52>
 8005628:	3a01      	subs	r2, #1
 800562a:	3001      	adds	r0, #1
 800562c:	e005      	b.n	800563a <memchr+0x26>
 800562e:	b1ca      	cbz	r2, 8005664 <memchr+0x50>
 8005630:	f810 4b01 	ldrb.w	r4, [r0], #1
 8005634:	3a01      	subs	r2, #1
 8005636:	428c      	cmp	r4, r1
 8005638:	d017      	beq.n	800566a <memchr+0x56>
 800563a:	f010 0f03 	tst.w	r0, #3
 800563e:	4603      	mov	r3, r0
 8005640:	d1f5      	bne.n	800562e <memchr+0x1a>
 8005642:	2a03      	cmp	r2, #3
 8005644:	d813      	bhi.n	800566e <memchr+0x5a>
 8005646:	b16a      	cbz	r2, 8005664 <memchr+0x50>
 8005648:	7818      	ldrb	r0, [r3, #0]
 800564a:	4288      	cmp	r0, r1
 800564c:	d00d      	beq.n	800566a <memchr+0x56>
 800564e:	3a01      	subs	r2, #1
 8005650:	1c5c      	adds	r4, r3, #1
 8005652:	e004      	b.n	800565e <memchr+0x4a>
 8005654:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005658:	3a01      	subs	r2, #1
 800565a:	428d      	cmp	r5, r1
 800565c:	d003      	beq.n	8005666 <memchr+0x52>
 800565e:	4620      	mov	r0, r4
 8005660:	2a00      	cmp	r2, #0
 8005662:	d1f7      	bne.n	8005654 <memchr+0x40>
 8005664:	4610      	mov	r0, r2
 8005666:	bc70      	pop	{r4, r5, r6}
 8005668:	4770      	bx	lr
 800566a:	4618      	mov	r0, r3
 800566c:	e7fb      	b.n	8005666 <memchr+0x52>
 800566e:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 8005672:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 8005676:	4618      	mov	r0, r3
 8005678:	f853 4b04 	ldr.w	r4, [r3], #4
 800567c:	ea86 0404 	eor.w	r4, r6, r4
 8005680:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 8005684:	ea25 0404 	bic.w	r4, r5, r4
 8005688:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 800568c:	d103      	bne.n	8005696 <memchr+0x82>
 800568e:	3a04      	subs	r2, #4
 8005690:	4618      	mov	r0, r3
 8005692:	2a03      	cmp	r2, #3
 8005694:	d8ef      	bhi.n	8005676 <memchr+0x62>
 8005696:	4603      	mov	r3, r0
 8005698:	e7d5      	b.n	8005646 <memchr+0x32>
 800569a:	bf00      	nop

0800569c <__malloc_lock>:
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop

080056a0 <__malloc_unlock>:
 80056a0:	4770      	bx	lr
 80056a2:	bf00      	nop

080056a4 <_Balloc>:
 80056a4:	b570      	push	{r4, r5, r6, lr}
 80056a6:	4606      	mov	r6, r0
 80056a8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80056aa:	460d      	mov	r5, r1
 80056ac:	b15c      	cbz	r4, 80056c6 <_Balloc+0x22>
 80056ae:	68e3      	ldr	r3, [r4, #12]
 80056b0:	b19b      	cbz	r3, 80056da <_Balloc+0x36>
 80056b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80056b6:	b1e0      	cbz	r0, 80056f2 <_Balloc+0x4e>
 80056b8:	6802      	ldr	r2, [r0, #0]
 80056ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80056be:	2300      	movs	r3, #0
 80056c0:	6103      	str	r3, [r0, #16]
 80056c2:	60c3      	str	r3, [r0, #12]
 80056c4:	bd70      	pop	{r4, r5, r6, pc}
 80056c6:	2010      	movs	r0, #16
 80056c8:	f7ff fcd6 	bl	8005078 <malloc>
 80056cc:	2300      	movs	r3, #0
 80056ce:	4604      	mov	r4, r0
 80056d0:	6270      	str	r0, [r6, #36]	; 0x24
 80056d2:	6043      	str	r3, [r0, #4]
 80056d4:	6083      	str	r3, [r0, #8]
 80056d6:	6003      	str	r3, [r0, #0]
 80056d8:	60c3      	str	r3, [r0, #12]
 80056da:	4630      	mov	r0, r6
 80056dc:	2104      	movs	r1, #4
 80056de:	2221      	movs	r2, #33	; 0x21
 80056e0:	f001 fbdc 	bl	8006e9c <_calloc_r>
 80056e4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80056e6:	60e0      	str	r0, [r4, #12]
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d1e1      	bne.n	80056b2 <_Balloc+0xe>
 80056ee:	4618      	mov	r0, r3
 80056f0:	bd70      	pop	{r4, r5, r6, pc}
 80056f2:	2401      	movs	r4, #1
 80056f4:	4630      	mov	r0, r6
 80056f6:	4621      	mov	r1, r4
 80056f8:	40ac      	lsls	r4, r5
 80056fa:	1d62      	adds	r2, r4, #5
 80056fc:	0092      	lsls	r2, r2, #2
 80056fe:	f001 fbcd 	bl	8006e9c <_calloc_r>
 8005702:	2800      	cmp	r0, #0
 8005704:	d0f4      	beq.n	80056f0 <_Balloc+0x4c>
 8005706:	6045      	str	r5, [r0, #4]
 8005708:	6084      	str	r4, [r0, #8]
 800570a:	e7d8      	b.n	80056be <_Balloc+0x1a>

0800570c <_Bfree>:
 800570c:	b530      	push	{r4, r5, lr}
 800570e:	4604      	mov	r4, r0
 8005710:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005712:	b083      	sub	sp, #12
 8005714:	b155      	cbz	r5, 800572c <_Bfree+0x20>
 8005716:	b139      	cbz	r1, 8005728 <_Bfree+0x1c>
 8005718:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800571a:	684a      	ldr	r2, [r1, #4]
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8005722:	6008      	str	r0, [r1, #0]
 8005724:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005728:	b003      	add	sp, #12
 800572a:	bd30      	pop	{r4, r5, pc}
 800572c:	2010      	movs	r0, #16
 800572e:	9101      	str	r1, [sp, #4]
 8005730:	f7ff fca2 	bl	8005078 <malloc>
 8005734:	9901      	ldr	r1, [sp, #4]
 8005736:	6260      	str	r0, [r4, #36]	; 0x24
 8005738:	6045      	str	r5, [r0, #4]
 800573a:	6085      	str	r5, [r0, #8]
 800573c:	6005      	str	r5, [r0, #0]
 800573e:	60c5      	str	r5, [r0, #12]
 8005740:	e7e9      	b.n	8005716 <_Bfree+0xa>
 8005742:	bf00      	nop

08005744 <__multadd>:
 8005744:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005748:	460c      	mov	r4, r1
 800574a:	4605      	mov	r5, r0
 800574c:	690e      	ldr	r6, [r1, #16]
 800574e:	f101 0014 	add.w	r0, r1, #20
 8005752:	b082      	sub	sp, #8
 8005754:	2100      	movs	r1, #0
 8005756:	6807      	ldr	r7, [r0, #0]
 8005758:	3101      	adds	r1, #1
 800575a:	fa1f fc87 	uxth.w	ip, r7
 800575e:	0c3f      	lsrs	r7, r7, #16
 8005760:	fb0c 3302 	mla	r3, ip, r2, r3
 8005764:	fb07 f702 	mul.w	r7, r7, r2
 8005768:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800576c:	fa1f fc83 	uxth.w	ip, r3
 8005770:	0c3b      	lsrs	r3, r7, #16
 8005772:	428e      	cmp	r6, r1
 8005774:	ea4f 4807 	mov.w	r8, r7, lsl #16
 8005778:	eb08 070c 	add.w	r7, r8, ip
 800577c:	f840 7b04 	str.w	r7, [r0], #4
 8005780:	dce9      	bgt.n	8005756 <__multadd+0x12>
 8005782:	b13b      	cbz	r3, 8005794 <__multadd+0x50>
 8005784:	68a2      	ldr	r2, [r4, #8]
 8005786:	4296      	cmp	r6, r2
 8005788:	da08      	bge.n	800579c <__multadd+0x58>
 800578a:	eb04 0286 	add.w	r2, r4, r6, lsl #2
 800578e:	3601      	adds	r6, #1
 8005790:	6126      	str	r6, [r4, #16]
 8005792:	6153      	str	r3, [r2, #20]
 8005794:	4620      	mov	r0, r4
 8005796:	b002      	add	sp, #8
 8005798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800579c:	6861      	ldr	r1, [r4, #4]
 800579e:	4628      	mov	r0, r5
 80057a0:	9301      	str	r3, [sp, #4]
 80057a2:	3101      	adds	r1, #1
 80057a4:	f7ff ff7e 	bl	80056a4 <_Balloc>
 80057a8:	6922      	ldr	r2, [r4, #16]
 80057aa:	f104 010c 	add.w	r1, r4, #12
 80057ae:	3202      	adds	r2, #2
 80057b0:	0092      	lsls	r2, r2, #2
 80057b2:	4607      	mov	r7, r0
 80057b4:	300c      	adds	r0, #12
 80057b6:	f7fc fd77 	bl	80022a8 <memcpy>
 80057ba:	4621      	mov	r1, r4
 80057bc:	4628      	mov	r0, r5
 80057be:	463c      	mov	r4, r7
 80057c0:	f7ff ffa4 	bl	800570c <_Bfree>
 80057c4:	9b01      	ldr	r3, [sp, #4]
 80057c6:	e7e0      	b.n	800578a <__multadd+0x46>

080057c8 <__s2b>:
 80057c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057cc:	f648 6439 	movw	r4, #36409	; 0x8e39
 80057d0:	461e      	mov	r6, r3
 80057d2:	f6c3 04e3 	movt	r4, #14563	; 0x38e3
 80057d6:	3308      	adds	r3, #8
 80057d8:	4688      	mov	r8, r1
 80057da:	4605      	mov	r5, r0
 80057dc:	4617      	mov	r7, r2
 80057de:	fb84 1403 	smull	r1, r4, r4, r3
 80057e2:	17db      	asrs	r3, r3, #31
 80057e4:	ebc3 0364 	rsb	r3, r3, r4, asr #1
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	dd34      	ble.n	8005856 <__s2b+0x8e>
 80057ec:	2201      	movs	r2, #1
 80057ee:	2100      	movs	r1, #0
 80057f0:	0052      	lsls	r2, r2, #1
 80057f2:	3101      	adds	r1, #1
 80057f4:	4293      	cmp	r3, r2
 80057f6:	dcfb      	bgt.n	80057f0 <__s2b+0x28>
 80057f8:	4628      	mov	r0, r5
 80057fa:	f7ff ff53 	bl	80056a4 <_Balloc>
 80057fe:	9b08      	ldr	r3, [sp, #32]
 8005800:	6143      	str	r3, [r0, #20]
 8005802:	2301      	movs	r3, #1
 8005804:	2f09      	cmp	r7, #9
 8005806:	4601      	mov	r1, r0
 8005808:	6103      	str	r3, [r0, #16]
 800580a:	dd20      	ble.n	800584e <__s2b+0x86>
 800580c:	f108 0909 	add.w	r9, r8, #9
 8005810:	2409      	movs	r4, #9
 8005812:	f818 3004 	ldrb.w	r3, [r8, r4]
 8005816:	220a      	movs	r2, #10
 8005818:	4628      	mov	r0, r5
 800581a:	3401      	adds	r4, #1
 800581c:	3b30      	subs	r3, #48	; 0x30
 800581e:	f7ff ff91 	bl	8005744 <__multadd>
 8005822:	42a7      	cmp	r7, r4
 8005824:	4601      	mov	r1, r0
 8005826:	dcf4      	bgt.n	8005812 <__s2b+0x4a>
 8005828:	eb09 0807 	add.w	r8, r9, r7
 800582c:	f1a8 0808 	sub.w	r8, r8, #8
 8005830:	e008      	b.n	8005844 <__s2b+0x7c>
 8005832:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005836:	4628      	mov	r0, r5
 8005838:	220a      	movs	r2, #10
 800583a:	3701      	adds	r7, #1
 800583c:	3b30      	subs	r3, #48	; 0x30
 800583e:	f7ff ff81 	bl	8005744 <__multadd>
 8005842:	4601      	mov	r1, r0
 8005844:	42be      	cmp	r6, r7
 8005846:	dcf4      	bgt.n	8005832 <__s2b+0x6a>
 8005848:	4608      	mov	r0, r1
 800584a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800584e:	f108 080a 	add.w	r8, r8, #10
 8005852:	2709      	movs	r7, #9
 8005854:	e7f6      	b.n	8005844 <__s2b+0x7c>
 8005856:	2100      	movs	r1, #0
 8005858:	e7ce      	b.n	80057f8 <__s2b+0x30>
 800585a:	bf00      	nop

0800585c <__hi0bits>:
 800585c:	0c02      	lsrs	r2, r0, #16
 800585e:	4603      	mov	r3, r0
 8005860:	d119      	bne.n	8005896 <__hi0bits+0x3a>
 8005862:	0403      	lsls	r3, r0, #16
 8005864:	2010      	movs	r0, #16
 8005866:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800586a:	d101      	bne.n	8005870 <__hi0bits+0x14>
 800586c:	3008      	adds	r0, #8
 800586e:	021b      	lsls	r3, r3, #8
 8005870:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005874:	d101      	bne.n	800587a <__hi0bits+0x1e>
 8005876:	3004      	adds	r0, #4
 8005878:	011b      	lsls	r3, r3, #4
 800587a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800587e:	d101      	bne.n	8005884 <__hi0bits+0x28>
 8005880:	3002      	adds	r0, #2
 8005882:	009b      	lsls	r3, r3, #2
 8005884:	2b00      	cmp	r3, #0
 8005886:	db05      	blt.n	8005894 <__hi0bits+0x38>
 8005888:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800588c:	d001      	beq.n	8005892 <__hi0bits+0x36>
 800588e:	3001      	adds	r0, #1
 8005890:	4770      	bx	lr
 8005892:	2020      	movs	r0, #32
 8005894:	4770      	bx	lr
 8005896:	2000      	movs	r0, #0
 8005898:	e7e5      	b.n	8005866 <__hi0bits+0xa>
 800589a:	bf00      	nop

0800589c <__lo0bits>:
 800589c:	6803      	ldr	r3, [r0, #0]
 800589e:	4602      	mov	r2, r0
 80058a0:	f013 0007 	ands.w	r0, r3, #7
 80058a4:	d009      	beq.n	80058ba <__lo0bits+0x1e>
 80058a6:	f013 0f01 	tst.w	r3, #1
 80058aa:	d121      	bne.n	80058f0 <__lo0bits+0x54>
 80058ac:	f013 0f02 	tst.w	r3, #2
 80058b0:	d122      	bne.n	80058f8 <__lo0bits+0x5c>
 80058b2:	089b      	lsrs	r3, r3, #2
 80058b4:	2002      	movs	r0, #2
 80058b6:	6013      	str	r3, [r2, #0]
 80058b8:	4770      	bx	lr
 80058ba:	b299      	uxth	r1, r3
 80058bc:	b909      	cbnz	r1, 80058c2 <__lo0bits+0x26>
 80058be:	0c1b      	lsrs	r3, r3, #16
 80058c0:	2010      	movs	r0, #16
 80058c2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80058c6:	d101      	bne.n	80058cc <__lo0bits+0x30>
 80058c8:	3008      	adds	r0, #8
 80058ca:	0a1b      	lsrs	r3, r3, #8
 80058cc:	f013 0f0f 	tst.w	r3, #15
 80058d0:	d101      	bne.n	80058d6 <__lo0bits+0x3a>
 80058d2:	3004      	adds	r0, #4
 80058d4:	091b      	lsrs	r3, r3, #4
 80058d6:	f013 0f03 	tst.w	r3, #3
 80058da:	d101      	bne.n	80058e0 <__lo0bits+0x44>
 80058dc:	3002      	adds	r0, #2
 80058de:	089b      	lsrs	r3, r3, #2
 80058e0:	f013 0f01 	tst.w	r3, #1
 80058e4:	d102      	bne.n	80058ec <__lo0bits+0x50>
 80058e6:	085b      	lsrs	r3, r3, #1
 80058e8:	d004      	beq.n	80058f4 <__lo0bits+0x58>
 80058ea:	3001      	adds	r0, #1
 80058ec:	6013      	str	r3, [r2, #0]
 80058ee:	4770      	bx	lr
 80058f0:	2000      	movs	r0, #0
 80058f2:	4770      	bx	lr
 80058f4:	2020      	movs	r0, #32
 80058f6:	4770      	bx	lr
 80058f8:	085b      	lsrs	r3, r3, #1
 80058fa:	2001      	movs	r0, #1
 80058fc:	6013      	str	r3, [r2, #0]
 80058fe:	4770      	bx	lr

08005900 <__i2b>:
 8005900:	b510      	push	{r4, lr}
 8005902:	460c      	mov	r4, r1
 8005904:	2101      	movs	r1, #1
 8005906:	f7ff fecd 	bl	80056a4 <_Balloc>
 800590a:	2201      	movs	r2, #1
 800590c:	6144      	str	r4, [r0, #20]
 800590e:	6102      	str	r2, [r0, #16]
 8005910:	bd10      	pop	{r4, pc}
 8005912:	bf00      	nop

08005914 <__multiply>:
 8005914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005918:	460d      	mov	r5, r1
 800591a:	690f      	ldr	r7, [r1, #16]
 800591c:	b085      	sub	sp, #20
 800591e:	6916      	ldr	r6, [r2, #16]
 8005920:	4690      	mov	r8, r2
 8005922:	42b7      	cmp	r7, r6
 8005924:	da04      	bge.n	8005930 <__multiply+0x1c>
 8005926:	463a      	mov	r2, r7
 8005928:	4645      	mov	r5, r8
 800592a:	4637      	mov	r7, r6
 800592c:	4688      	mov	r8, r1
 800592e:	4616      	mov	r6, r2
 8005930:	68ab      	ldr	r3, [r5, #8]
 8005932:	19f4      	adds	r4, r6, r7
 8005934:	6869      	ldr	r1, [r5, #4]
 8005936:	429c      	cmp	r4, r3
 8005938:	bfc8      	it	gt
 800593a:	3101      	addgt	r1, #1
 800593c:	f7ff feb2 	bl	80056a4 <_Balloc>
 8005940:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 8005944:	f100 0c14 	add.w	ip, r0, #20
 8005948:	3314      	adds	r3, #20
 800594a:	9001      	str	r0, [sp, #4]
 800594c:	459c      	cmp	ip, r3
 800594e:	9302      	str	r3, [sp, #8]
 8005950:	d206      	bcs.n	8005960 <__multiply+0x4c>
 8005952:	9902      	ldr	r1, [sp, #8]
 8005954:	4663      	mov	r3, ip
 8005956:	2200      	movs	r2, #0
 8005958:	f843 2b04 	str.w	r2, [r3], #4
 800595c:	4299      	cmp	r1, r3
 800595e:	d8fb      	bhi.n	8005958 <__multiply+0x44>
 8005960:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8005964:	eb05 0787 	add.w	r7, r5, r7, lsl #2
 8005968:	f108 0814 	add.w	r8, r8, #20
 800596c:	3614      	adds	r6, #20
 800596e:	3514      	adds	r5, #20
 8005970:	3714      	adds	r7, #20
 8005972:	45b0      	cmp	r8, r6
 8005974:	9500      	str	r5, [sp, #0]
 8005976:	d24d      	bcs.n	8005a14 <__multiply+0x100>
 8005978:	9403      	str	r4, [sp, #12]
 800597a:	f858 4b04 	ldr.w	r4, [r8], #4
 800597e:	b2a0      	uxth	r0, r4
 8005980:	b1f0      	cbz	r0, 80059c0 <__multiply+0xac>
 8005982:	9a00      	ldr	r2, [sp, #0]
 8005984:	4663      	mov	r3, ip
 8005986:	2400      	movs	r4, #0
 8005988:	f852 5b04 	ldr.w	r5, [r2], #4
 800598c:	6819      	ldr	r1, [r3, #0]
 800598e:	fa1f fa85 	uxth.w	sl, r5
 8005992:	0c2d      	lsrs	r5, r5, #16
 8005994:	fa1f f981 	uxth.w	r9, r1
 8005998:	0c09      	lsrs	r1, r1, #16
 800599a:	fb00 990a 	mla	r9, r0, sl, r9
 800599e:	fb00 1105 	mla	r1, r0, r5, r1
 80059a2:	44a1      	add	r9, r4
 80059a4:	eb01 4119 	add.w	r1, r1, r9, lsr #16
 80059a8:	fa1f f989 	uxth.w	r9, r9
 80059ac:	0c0c      	lsrs	r4, r1, #16
 80059ae:	4297      	cmp	r7, r2
 80059b0:	ea49 4501 	orr.w	r5, r9, r1, lsl #16
 80059b4:	f843 5b04 	str.w	r5, [r3], #4
 80059b8:	d8e6      	bhi.n	8005988 <__multiply+0x74>
 80059ba:	601c      	str	r4, [r3, #0]
 80059bc:	f858 4c04 	ldr.w	r4, [r8, #-4]
 80059c0:	0c24      	lsrs	r4, r4, #16
 80059c2:	d021      	beq.n	8005a08 <__multiply+0xf4>
 80059c4:	f8dc 2000 	ldr.w	r2, [ip]
 80059c8:	4660      	mov	r0, ip
 80059ca:	9b00      	ldr	r3, [sp, #0]
 80059cc:	46e1      	mov	r9, ip
 80059ce:	4611      	mov	r1, r2
 80059d0:	2500      	movs	r5, #0
 80059d2:	f8b3 a000 	ldrh.w	sl, [r3]
 80059d6:	fa1f fb82 	uxth.w	fp, r2
 80059da:	fb0a 5504 	mla	r5, sl, r4, r5
 80059de:	eb05 4511 	add.w	r5, r5, r1, lsr #16
 80059e2:	ea4b 4205 	orr.w	r2, fp, r5, lsl #16
 80059e6:	f840 2b04 	str.w	r2, [r0], #4
 80059ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80059ee:	f859 1f04 	ldr.w	r1, [r9, #4]!
 80059f2:	0c12      	lsrs	r2, r2, #16
 80059f4:	fa1f fa81 	uxth.w	sl, r1
 80059f8:	fb02 a204 	mla	r2, r2, r4, sl
 80059fc:	eb02 4215 	add.w	r2, r2, r5, lsr #16
 8005a00:	0c15      	lsrs	r5, r2, #16
 8005a02:	429f      	cmp	r7, r3
 8005a04:	d8e5      	bhi.n	80059d2 <__multiply+0xbe>
 8005a06:	6002      	str	r2, [r0, #0]
 8005a08:	4546      	cmp	r6, r8
 8005a0a:	d902      	bls.n	8005a12 <__multiply+0xfe>
 8005a0c:	f10c 0c04 	add.w	ip, ip, #4
 8005a10:	e7b3      	b.n	800597a <__multiply+0x66>
 8005a12:	9c03      	ldr	r4, [sp, #12]
 8005a14:	2c00      	cmp	r4, #0
 8005a16:	dd0b      	ble.n	8005a30 <__multiply+0x11c>
 8005a18:	9902      	ldr	r1, [sp, #8]
 8005a1a:	1f0b      	subs	r3, r1, #4
 8005a1c:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8005a20:	b11a      	cbz	r2, 8005a2a <__multiply+0x116>
 8005a22:	e005      	b.n	8005a30 <__multiply+0x11c>
 8005a24:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8005a28:	b912      	cbnz	r2, 8005a30 <__multiply+0x11c>
 8005a2a:	3c01      	subs	r4, #1
 8005a2c:	2c00      	cmp	r4, #0
 8005a2e:	dcf9      	bgt.n	8005a24 <__multiply+0x110>
 8005a30:	9a01      	ldr	r2, [sp, #4]
 8005a32:	4610      	mov	r0, r2
 8005a34:	6114      	str	r4, [r2, #16]
 8005a36:	b005      	add	sp, #20
 8005a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005a3c <__pow5mult>:
 8005a3c:	f012 0303 	ands.w	r3, r2, #3
 8005a40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a44:	4615      	mov	r5, r2
 8005a46:	4604      	mov	r4, r0
 8005a48:	4688      	mov	r8, r1
 8005a4a:	d128      	bne.n	8005a9e <__pow5mult+0x62>
 8005a4c:	10ad      	asrs	r5, r5, #2
 8005a4e:	d01a      	beq.n	8005a86 <__pow5mult+0x4a>
 8005a50:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005a52:	2e00      	cmp	r6, #0
 8005a54:	d02f      	beq.n	8005ab6 <__pow5mult+0x7a>
 8005a56:	68b7      	ldr	r7, [r6, #8]
 8005a58:	b92f      	cbnz	r7, 8005a66 <__pow5mult+0x2a>
 8005a5a:	e036      	b.n	8005aca <__pow5mult+0x8e>
 8005a5c:	106d      	asrs	r5, r5, #1
 8005a5e:	d012      	beq.n	8005a86 <__pow5mult+0x4a>
 8005a60:	683e      	ldr	r6, [r7, #0]
 8005a62:	b19e      	cbz	r6, 8005a8c <__pow5mult+0x50>
 8005a64:	4637      	mov	r7, r6
 8005a66:	f015 0f01 	tst.w	r5, #1
 8005a6a:	d0f7      	beq.n	8005a5c <__pow5mult+0x20>
 8005a6c:	4641      	mov	r1, r8
 8005a6e:	463a      	mov	r2, r7
 8005a70:	4620      	mov	r0, r4
 8005a72:	f7ff ff4f 	bl	8005914 <__multiply>
 8005a76:	4641      	mov	r1, r8
 8005a78:	4606      	mov	r6, r0
 8005a7a:	4620      	mov	r0, r4
 8005a7c:	f7ff fe46 	bl	800570c <_Bfree>
 8005a80:	106d      	asrs	r5, r5, #1
 8005a82:	46b0      	mov	r8, r6
 8005a84:	d1ec      	bne.n	8005a60 <__pow5mult+0x24>
 8005a86:	4640      	mov	r0, r8
 8005a88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a8c:	4639      	mov	r1, r7
 8005a8e:	463a      	mov	r2, r7
 8005a90:	4620      	mov	r0, r4
 8005a92:	f7ff ff3f 	bl	8005914 <__multiply>
 8005a96:	6038      	str	r0, [r7, #0]
 8005a98:	4607      	mov	r7, r0
 8005a9a:	6006      	str	r6, [r0, #0]
 8005a9c:	e7e3      	b.n	8005a66 <__pow5mult+0x2a>
 8005a9e:	f648 6200 	movw	r2, #36352	; 0x8e00
 8005aa2:	1e5e      	subs	r6, r3, #1
 8005aa4:	f6c0 0200 	movt	r2, #2048	; 0x800
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	f852 2026 	ldr.w	r2, [r2, r6, lsl #2]
 8005aae:	f7ff fe49 	bl	8005744 <__multadd>
 8005ab2:	4680      	mov	r8, r0
 8005ab4:	e7ca      	b.n	8005a4c <__pow5mult+0x10>
 8005ab6:	2010      	movs	r0, #16
 8005ab8:	f7ff fade 	bl	8005078 <malloc>
 8005abc:	2300      	movs	r3, #0
 8005abe:	4606      	mov	r6, r0
 8005ac0:	6260      	str	r0, [r4, #36]	; 0x24
 8005ac2:	6043      	str	r3, [r0, #4]
 8005ac4:	6083      	str	r3, [r0, #8]
 8005ac6:	6003      	str	r3, [r0, #0]
 8005ac8:	60c3      	str	r3, [r0, #12]
 8005aca:	4620      	mov	r0, r4
 8005acc:	f240 2171 	movw	r1, #625	; 0x271
 8005ad0:	f7ff ff16 	bl	8005900 <__i2b>
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	60b0      	str	r0, [r6, #8]
 8005ad8:	4607      	mov	r7, r0
 8005ada:	6003      	str	r3, [r0, #0]
 8005adc:	e7c3      	b.n	8005a66 <__pow5mult+0x2a>
 8005ade:	bf00      	nop

08005ae0 <__lshift>:
 8005ae0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ae4:	1156      	asrs	r6, r2, #5
 8005ae6:	690d      	ldr	r5, [r1, #16]
 8005ae8:	460c      	mov	r4, r1
 8005aea:	688b      	ldr	r3, [r1, #8]
 8005aec:	4690      	mov	r8, r2
 8005aee:	3501      	adds	r5, #1
 8005af0:	4681      	mov	r9, r0
 8005af2:	19ad      	adds	r5, r5, r6
 8005af4:	6849      	ldr	r1, [r1, #4]
 8005af6:	429d      	cmp	r5, r3
 8005af8:	dd03      	ble.n	8005b02 <__lshift+0x22>
 8005afa:	005b      	lsls	r3, r3, #1
 8005afc:	3101      	adds	r1, #1
 8005afe:	429d      	cmp	r5, r3
 8005b00:	dcfb      	bgt.n	8005afa <__lshift+0x1a>
 8005b02:	4648      	mov	r0, r9
 8005b04:	f7ff fdce 	bl	80056a4 <_Balloc>
 8005b08:	2e00      	cmp	r6, #0
 8005b0a:	4607      	mov	r7, r0
 8005b0c:	f100 0214 	add.w	r2, r0, #20
 8005b10:	dd0a      	ble.n	8005b28 <__lshift+0x48>
 8005b12:	2300      	movs	r3, #0
 8005b14:	4619      	mov	r1, r3
 8005b16:	3301      	adds	r3, #1
 8005b18:	f842 1b04 	str.w	r1, [r2], #4
 8005b1c:	42b3      	cmp	r3, r6
 8005b1e:	d1fa      	bne.n	8005b16 <__lshift+0x36>
 8005b20:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8005b24:	f103 0214 	add.w	r2, r3, #20
 8005b28:	6926      	ldr	r6, [r4, #16]
 8005b2a:	f104 0114 	add.w	r1, r4, #20
 8005b2e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8005b32:	3614      	adds	r6, #20
 8005b34:	f018 081f 	ands.w	r8, r8, #31
 8005b38:	d01a      	beq.n	8005b70 <__lshift+0x90>
 8005b3a:	f1c8 0e20 	rsb	lr, r8, #32
 8005b3e:	2000      	movs	r0, #0
 8005b40:	680b      	ldr	r3, [r1, #0]
 8005b42:	fa03 f308 	lsl.w	r3, r3, r8
 8005b46:	4318      	orrs	r0, r3
 8005b48:	f842 0b04 	str.w	r0, [r2], #4
 8005b4c:	f851 0b04 	ldr.w	r0, [r1], #4
 8005b50:	428e      	cmp	r6, r1
 8005b52:	fa20 f00e 	lsr.w	r0, r0, lr
 8005b56:	d8f3      	bhi.n	8005b40 <__lshift+0x60>
 8005b58:	6010      	str	r0, [r2, #0]
 8005b5a:	b100      	cbz	r0, 8005b5e <__lshift+0x7e>
 8005b5c:	3501      	adds	r5, #1
 8005b5e:	4648      	mov	r0, r9
 8005b60:	3d01      	subs	r5, #1
 8005b62:	4621      	mov	r1, r4
 8005b64:	613d      	str	r5, [r7, #16]
 8005b66:	f7ff fdd1 	bl	800570c <_Bfree>
 8005b6a:	4638      	mov	r0, r7
 8005b6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b70:	f851 3b04 	ldr.w	r3, [r1], #4
 8005b74:	428e      	cmp	r6, r1
 8005b76:	f842 3b04 	str.w	r3, [r2], #4
 8005b7a:	d9f0      	bls.n	8005b5e <__lshift+0x7e>
 8005b7c:	f851 3b04 	ldr.w	r3, [r1], #4
 8005b80:	428e      	cmp	r6, r1
 8005b82:	f842 3b04 	str.w	r3, [r2], #4
 8005b86:	d8f3      	bhi.n	8005b70 <__lshift+0x90>
 8005b88:	e7e9      	b.n	8005b5e <__lshift+0x7e>
 8005b8a:	bf00      	nop

08005b8c <__mcmp>:
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	690a      	ldr	r2, [r1, #16]
 8005b90:	6900      	ldr	r0, [r0, #16]
 8005b92:	b430      	push	{r4, r5}
 8005b94:	1a80      	subs	r0, r0, r2
 8005b96:	d10f      	bne.n	8005bb8 <__mcmp+0x2c>
 8005b98:	3204      	adds	r2, #4
 8005b9a:	f103 0514 	add.w	r5, r3, #20
 8005b9e:	0092      	lsls	r2, r2, #2
 8005ba0:	189b      	adds	r3, r3, r2
 8005ba2:	1889      	adds	r1, r1, r2
 8005ba4:	3304      	adds	r3, #4
 8005ba6:	3104      	adds	r1, #4
 8005ba8:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8005bac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005bb0:	4294      	cmp	r4, r2
 8005bb2:	d103      	bne.n	8005bbc <__mcmp+0x30>
 8005bb4:	429d      	cmp	r5, r3
 8005bb6:	d3f7      	bcc.n	8005ba8 <__mcmp+0x1c>
 8005bb8:	bc30      	pop	{r4, r5}
 8005bba:	4770      	bx	lr
 8005bbc:	bf38      	it	cc
 8005bbe:	f04f 30ff 	movcc.w	r0, #4294967295
 8005bc2:	d3f9      	bcc.n	8005bb8 <__mcmp+0x2c>
 8005bc4:	2001      	movs	r0, #1
 8005bc6:	e7f7      	b.n	8005bb8 <__mcmp+0x2c>

08005bc8 <__mdiff>:
 8005bc8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bcc:	4689      	mov	r9, r1
 8005bce:	4604      	mov	r4, r0
 8005bd0:	4611      	mov	r1, r2
 8005bd2:	4648      	mov	r0, r9
 8005bd4:	4690      	mov	r8, r2
 8005bd6:	f7ff ffd9 	bl	8005b8c <__mcmp>
 8005bda:	1e05      	subs	r5, r0, #0
 8005bdc:	d064      	beq.n	8005ca8 <__mdiff+0xe0>
 8005bde:	bfbc      	itt	lt
 8005be0:	464b      	movlt	r3, r9
 8005be2:	46c1      	movlt	r9, r8
 8005be4:	4620      	mov	r0, r4
 8005be6:	bfb8      	it	lt
 8005be8:	4698      	movlt	r8, r3
 8005bea:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005bee:	bfac      	ite	ge
 8005bf0:	f04f 0a00 	movge.w	sl, #0
 8005bf4:	f04f 0a01 	movlt.w	sl, #1
 8005bf8:	f7ff fd54 	bl	80056a4 <_Balloc>
 8005bfc:	f8d9 6010 	ldr.w	r6, [r9, #16]
 8005c00:	f109 0514 	add.w	r5, r9, #20
 8005c04:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8005c08:	f108 0714 	add.w	r7, r8, #20
 8005c0c:	2400      	movs	r4, #0
 8005c0e:	eb09 0986 	add.w	r9, r9, r6, lsl #2
 8005c12:	f109 0914 	add.w	r9, r9, #20
 8005c16:	4683      	mov	fp, r0
 8005c18:	3014      	adds	r0, #20
 8005c1a:	f8cb a00c 	str.w	sl, [fp, #12]
 8005c1e:	eb08 0a83 	add.w	sl, r8, r3, lsl #2
 8005c22:	f10a 0a14 	add.w	sl, sl, #20
 8005c26:	f855 1b04 	ldr.w	r1, [r5], #4
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	f857 0b04 	ldr.w	r0, [r7], #4
 8005c30:	462a      	mov	r2, r5
 8005c32:	fa1f f881 	uxth.w	r8, r1
 8005c36:	fa1f fc80 	uxth.w	ip, r0
 8005c3a:	0c00      	lsrs	r0, r0, #16
 8005c3c:	ebcc 0c08 	rsb	ip, ip, r8
 8005c40:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
 8005c44:	4464      	add	r4, ip
 8005c46:	eb00 4024 	add.w	r0, r0, r4, asr #16
 8005c4a:	b2a4      	uxth	r4, r4
 8005c4c:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8005c50:	1404      	asrs	r4, r0, #16
 8005c52:	45ba      	cmp	sl, r7
 8005c54:	f843 1b04 	str.w	r1, [r3], #4
 8005c58:	4618      	mov	r0, r3
 8005c5a:	d8e4      	bhi.n	8005c26 <__mdiff+0x5e>
 8005c5c:	45a9      	cmp	r9, r5
 8005c5e:	461f      	mov	r7, r3
 8005c60:	d914      	bls.n	8005c8c <__mdiff+0xc4>
 8005c62:	f852 1b04 	ldr.w	r1, [r2], #4
 8005c66:	b288      	uxth	r0, r1
 8005c68:	0c09      	lsrs	r1, r1, #16
 8005c6a:	1824      	adds	r4, r4, r0
 8005c6c:	eb01 4124 	add.w	r1, r1, r4, asr #16
 8005c70:	b2a4      	uxth	r4, r4
 8005c72:	ea44 4001 	orr.w	r0, r4, r1, lsl #16
 8005c76:	140c      	asrs	r4, r1, #16
 8005c78:	4591      	cmp	r9, r2
 8005c7a:	f843 0b04 	str.w	r0, [r3], #4
 8005c7e:	d8f0      	bhi.n	8005c62 <__mdiff+0x9a>
 8005c80:	43eb      	mvns	r3, r5
 8005c82:	444b      	add	r3, r9
 8005c84:	f023 0303 	bic.w	r3, r3, #3
 8005c88:	3304      	adds	r3, #4
 8005c8a:	18fb      	adds	r3, r7, r3
 8005c8c:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8005c90:	3b04      	subs	r3, #4
 8005c92:	b922      	cbnz	r2, 8005c9e <__mdiff+0xd6>
 8005c94:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8005c98:	3e01      	subs	r6, #1
 8005c9a:	2a00      	cmp	r2, #0
 8005c9c:	d0fa      	beq.n	8005c94 <__mdiff+0xcc>
 8005c9e:	f8cb 6010 	str.w	r6, [fp, #16]
 8005ca2:	4658      	mov	r0, fp
 8005ca4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ca8:	4620      	mov	r0, r4
 8005caa:	4629      	mov	r1, r5
 8005cac:	f7ff fcfa 	bl	80056a4 <_Balloc>
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	4683      	mov	fp, r0
 8005cb4:	6145      	str	r5, [r0, #20]
 8005cb6:	6103      	str	r3, [r0, #16]
 8005cb8:	4658      	mov	r0, fp
 8005cba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cbe:	bf00      	nop

08005cc0 <__ulp>:
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8005cc6:	ea01 0303 	and.w	r3, r1, r3
 8005cca:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	dd02      	ble.n	8005cd8 <__ulp+0x18>
 8005cd2:	4619      	mov	r1, r3
 8005cd4:	2000      	movs	r0, #0
 8005cd6:	4770      	bx	lr
 8005cd8:	425b      	negs	r3, r3
 8005cda:	151b      	asrs	r3, r3, #20
 8005cdc:	2b13      	cmp	r3, #19
 8005cde:	dd0d      	ble.n	8005cfc <__ulp+0x3c>
 8005ce0:	3b14      	subs	r3, #20
 8005ce2:	2100      	movs	r1, #0
 8005ce4:	2b1e      	cmp	r3, #30
 8005ce6:	dd02      	ble.n	8005cee <__ulp+0x2e>
 8005ce8:	2301      	movs	r3, #1
 8005cea:	4618      	mov	r0, r3
 8005cec:	4770      	bx	lr
 8005cee:	2201      	movs	r2, #1
 8005cf0:	f1c3 031f 	rsb	r3, r3, #31
 8005cf4:	fa12 f303 	lsls.w	r3, r2, r3
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	4770      	bx	lr
 8005cfc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8005d00:	2000      	movs	r0, #0
 8005d02:	fa52 f103 	asrs.w	r1, r2, r3
 8005d06:	4770      	bx	lr

08005d08 <__b2d>:
 8005d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d0c:	f100 0614 	add.w	r6, r0, #20
 8005d10:	6904      	ldr	r4, [r0, #16]
 8005d12:	460f      	mov	r7, r1
 8005d14:	3404      	adds	r4, #4
 8005d16:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 8005d1a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8005d1e:	46a0      	mov	r8, r4
 8005d20:	4628      	mov	r0, r5
 8005d22:	f7ff fd9b 	bl	800585c <__hi0bits>
 8005d26:	280a      	cmp	r0, #10
 8005d28:	f1c0 0320 	rsb	r3, r0, #32
 8005d2c:	603b      	str	r3, [r7, #0]
 8005d2e:	dc15      	bgt.n	8005d5c <__b2d+0x54>
 8005d30:	f1c0 010b 	rsb	r1, r0, #11
 8005d34:	fa35 f701 	lsrs.w	r7, r5, r1
 8005d38:	42a6      	cmp	r6, r4
 8005d3a:	f047 577e 	orr.w	r7, r7, #1065353216	; 0x3f800000
 8005d3e:	f447 03e0 	orr.w	r3, r7, #7340032	; 0x700000
 8005d42:	d233      	bcs.n	8005dac <__b2d+0xa4>
 8005d44:	f854 4c04 	ldr.w	r4, [r4, #-4]
 8005d48:	fa34 f101 	lsrs.w	r1, r4, r1
 8005d4c:	3015      	adds	r0, #21
 8005d4e:	4085      	lsls	r5, r0
 8005d50:	ea41 0205 	orr.w	r2, r1, r5
 8005d54:	4610      	mov	r0, r2
 8005d56:	4619      	mov	r1, r3
 8005d58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d5c:	42a6      	cmp	r6, r4
 8005d5e:	d321      	bcc.n	8005da4 <__b2d+0x9c>
 8005d60:	2100      	movs	r1, #0
 8005d62:	380b      	subs	r0, #11
 8005d64:	bf02      	ittt	eq
 8005d66:	f045 557e 	orreq.w	r5, r5, #1065353216	; 0x3f800000
 8005d6a:	460a      	moveq	r2, r1
 8005d6c:	f445 03e0 	orreq.w	r3, r5, #7340032	; 0x700000
 8005d70:	d0f0      	beq.n	8005d54 <__b2d+0x4c>
 8005d72:	4085      	lsls	r5, r0
 8005d74:	f1c0 0720 	rsb	r7, r0, #32
 8005d78:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
 8005d7c:	42b4      	cmp	r4, r6
 8005d7e:	fa21 fc07 	lsr.w	ip, r1, r7
 8005d82:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
 8005d86:	ea45 030c 	orr.w	r3, r5, ip
 8005d8a:	d911      	bls.n	8005db0 <__b2d+0xa8>
 8005d8c:	f854 4c04 	ldr.w	r4, [r4, #-4]
 8005d90:	fa34 f707 	lsrs.w	r7, r4, r7
 8005d94:	fa11 f000 	lsls.w	r0, r1, r0
 8005d98:	4619      	mov	r1, r3
 8005d9a:	ea47 0200 	orr.w	r2, r7, r0
 8005d9e:	4610      	mov	r0, r2
 8005da0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005da4:	3c04      	subs	r4, #4
 8005da6:	f858 1c04 	ldr.w	r1, [r8, #-4]
 8005daa:	e7da      	b.n	8005d62 <__b2d+0x5a>
 8005dac:	2100      	movs	r1, #0
 8005dae:	e7cd      	b.n	8005d4c <__b2d+0x44>
 8005db0:	2700      	movs	r7, #0
 8005db2:	e7ef      	b.n	8005d94 <__b2d+0x8c>

08005db4 <__d2b>:
 8005db4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005db8:	b083      	sub	sp, #12
 8005dba:	2101      	movs	r1, #1
 8005dbc:	461d      	mov	r5, r3
 8005dbe:	4614      	mov	r4, r2
 8005dc0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8005dc2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005dc4:	f7ff fc6e 	bl	80056a4 <_Balloc>
 8005dc8:	f3c5 590a 	ubfx	r9, r5, #20, #11
 8005dcc:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 8005dd0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005dd4:	9300      	str	r3, [sp, #0]
 8005dd6:	4680      	mov	r8, r0
 8005dd8:	f1b9 0f00 	cmp.w	r9, #0
 8005ddc:	d002      	beq.n	8005de4 <__d2b+0x30>
 8005dde:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005de2:	9300      	str	r3, [sp, #0]
 8005de4:	2c00      	cmp	r4, #0
 8005de6:	d025      	beq.n	8005e34 <__d2b+0x80>
 8005de8:	a802      	add	r0, sp, #8
 8005dea:	f840 4d04 	str.w	r4, [r0, #-4]!
 8005dee:	f7ff fd55 	bl	800589c <__lo0bits>
 8005df2:	2800      	cmp	r0, #0
 8005df4:	d136      	bne.n	8005e64 <__d2b+0xb0>
 8005df6:	9a01      	ldr	r2, [sp, #4]
 8005df8:	9b00      	ldr	r3, [sp, #0]
 8005dfa:	f8c8 2014 	str.w	r2, [r8, #20]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	bf0c      	ite	eq
 8005e02:	2401      	moveq	r4, #1
 8005e04:	2402      	movne	r4, #2
 8005e06:	f8c8 3018 	str.w	r3, [r8, #24]
 8005e0a:	f8c8 4010 	str.w	r4, [r8, #16]
 8005e0e:	f1b9 0f00 	cmp.w	r9, #0
 8005e12:	d11d      	bne.n	8005e50 <__d2b+0x9c>
 8005e14:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 8005e18:	f5a0 6086 	sub.w	r0, r0, #1072	; 0x430
 8005e1c:	3802      	subs	r0, #2
 8005e1e:	6038      	str	r0, [r7, #0]
 8005e20:	6918      	ldr	r0, [r3, #16]
 8005e22:	0164      	lsls	r4, r4, #5
 8005e24:	f7ff fd1a 	bl	800585c <__hi0bits>
 8005e28:	1a24      	subs	r4, r4, r0
 8005e2a:	6034      	str	r4, [r6, #0]
 8005e2c:	4640      	mov	r0, r8
 8005e2e:	b003      	add	sp, #12
 8005e30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005e34:	4668      	mov	r0, sp
 8005e36:	f7ff fd31 	bl	800589c <__lo0bits>
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	461c      	mov	r4, r3
 8005e3e:	f8c8 3010 	str.w	r3, [r8, #16]
 8005e42:	9b00      	ldr	r3, [sp, #0]
 8005e44:	f8c8 3014 	str.w	r3, [r8, #20]
 8005e48:	3020      	adds	r0, #32
 8005e4a:	f1b9 0f00 	cmp.w	r9, #0
 8005e4e:	d0e1      	beq.n	8005e14 <__d2b+0x60>
 8005e50:	f5a9 6986 	sub.w	r9, r9, #1072	; 0x430
 8005e54:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
 8005e58:	f1a9 0903 	sub.w	r9, r9, #3
 8005e5c:	4448      	add	r0, r9
 8005e5e:	6038      	str	r0, [r7, #0]
 8005e60:	6033      	str	r3, [r6, #0]
 8005e62:	e7e3      	b.n	8005e2c <__d2b+0x78>
 8005e64:	9b00      	ldr	r3, [sp, #0]
 8005e66:	f1c0 0220 	rsb	r2, r0, #32
 8005e6a:	9901      	ldr	r1, [sp, #4]
 8005e6c:	fa13 f202 	lsls.w	r2, r3, r2
 8005e70:	40c3      	lsrs	r3, r0
 8005e72:	430a      	orrs	r2, r1
 8005e74:	9300      	str	r3, [sp, #0]
 8005e76:	f8c8 2014 	str.w	r2, [r8, #20]
 8005e7a:	e7c0      	b.n	8005dfe <__d2b+0x4a>

08005e7c <__ratio>:
 8005e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e80:	b082      	sub	sp, #8
 8005e82:	4688      	mov	r8, r1
 8005e84:	a901      	add	r1, sp, #4
 8005e86:	4606      	mov	r6, r0
 8005e88:	f7ff ff3e 	bl	8005d08 <__b2d>
 8005e8c:	460d      	mov	r5, r1
 8005e8e:	4604      	mov	r4, r0
 8005e90:	4669      	mov	r1, sp
 8005e92:	4640      	mov	r0, r8
 8005e94:	f7ff ff38 	bl	8005d08 <__b2d>
 8005e98:	f8d8 e010 	ldr.w	lr, [r8, #16]
 8005e9c:	f8d6 c010 	ldr.w	ip, [r6, #16]
 8005ea0:	462f      	mov	r7, r5
 8005ea2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005ea6:	4626      	mov	r6, r4
 8005ea8:	ebce 0c0c 	rsb	ip, lr, ip
 8005eac:	f8dd e000 	ldr.w	lr, [sp]
 8005eb0:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
 8005eb4:	ebce 0e08 	rsb	lr, lr, r8
 8005eb8:	44e6      	add	lr, ip
 8005eba:	f1be 0f00 	cmp.w	lr, #0
 8005ebe:	ea4f 5e0e 	mov.w	lr, lr, lsl #20
 8005ec2:	bfc2      	ittt	gt
 8005ec4:	4624      	movgt	r4, r4
 8005ec6:	eb0e 0705 	addgt.w	r7, lr, r5
 8005eca:	463d      	movgt	r5, r7
 8005ecc:	460b      	mov	r3, r1
 8005ece:	bfd8      	it	le
 8005ed0:	ebce 0101 	rsble	r1, lr, r1
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	bfdc      	itt	le
 8005ed8:	460b      	movle	r3, r1
 8005eda:	4602      	movle	r2, r0
 8005edc:	4629      	mov	r1, r5
 8005ede:	4620      	mov	r0, r4
 8005ee0:	f001 fe8a 	bl	8007bf8 <__aeabi_ddiv>
 8005ee4:	b002      	add	sp, #8
 8005ee6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005eea:	bf00      	nop

08005eec <_mprec_log10>:
 8005eec:	2817      	cmp	r0, #23
 8005eee:	b510      	push	{r4, lr}
 8005ef0:	4604      	mov	r4, r0
 8005ef2:	dd0c      	ble.n	8005f0e <_mprec_log10+0x22>
 8005ef4:	2100      	movs	r1, #0
 8005ef6:	2000      	movs	r0, #0
 8005ef8:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8005efc:	2300      	movs	r3, #0
 8005efe:	2200      	movs	r2, #0
 8005f00:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8005f04:	f001 fd4e 	bl	80079a4 <__aeabi_dmul>
 8005f08:	3c01      	subs	r4, #1
 8005f0a:	d1f7      	bne.n	8005efc <_mprec_log10+0x10>
 8005f0c:	bd10      	pop	{r4, pc}
 8005f0e:	f648 6300 	movw	r3, #36352	; 0x8e00
 8005f12:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005f16:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8005f1a:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8005f1e:	bd10      	pop	{r4, pc}

08005f20 <__copybits>:
 8005f20:	b470      	push	{r4, r5, r6}
 8005f22:	3901      	subs	r1, #1
 8005f24:	6916      	ldr	r6, [r2, #16]
 8005f26:	f102 0314 	add.w	r3, r2, #20
 8005f2a:	1149      	asrs	r1, r1, #5
 8005f2c:	3101      	adds	r1, #1
 8005f2e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8005f32:	3614      	adds	r6, #20
 8005f34:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8005f38:	42b3      	cmp	r3, r6
 8005f3a:	d20c      	bcs.n	8005f56 <__copybits+0x36>
 8005f3c:	4604      	mov	r4, r0
 8005f3e:	f853 5b04 	ldr.w	r5, [r3], #4
 8005f42:	429e      	cmp	r6, r3
 8005f44:	f844 5b04 	str.w	r5, [r4], #4
 8005f48:	d8f9      	bhi.n	8005f3e <__copybits+0x1e>
 8005f4a:	1ab3      	subs	r3, r6, r2
 8005f4c:	3b15      	subs	r3, #21
 8005f4e:	f023 0303 	bic.w	r3, r3, #3
 8005f52:	3304      	adds	r3, #4
 8005f54:	18c0      	adds	r0, r0, r3
 8005f56:	4281      	cmp	r1, r0
 8005f58:	d904      	bls.n	8005f64 <__copybits+0x44>
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	f840 3b04 	str.w	r3, [r0], #4
 8005f60:	4281      	cmp	r1, r0
 8005f62:	d8fb      	bhi.n	8005f5c <__copybits+0x3c>
 8005f64:	bc70      	pop	{r4, r5, r6}
 8005f66:	4770      	bx	lr

08005f68 <__any_on>:
 8005f68:	6902      	ldr	r2, [r0, #16]
 8005f6a:	114b      	asrs	r3, r1, #5
 8005f6c:	b410      	push	{r4}
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	db11      	blt.n	8005f96 <__any_on+0x2e>
 8005f72:	dd0f      	ble.n	8005f94 <__any_on+0x2c>
 8005f74:	f011 011f 	ands.w	r1, r1, #31
 8005f78:	d00c      	beq.n	8005f94 <__any_on+0x2c>
 8005f7a:	461a      	mov	r2, r3
 8005f7c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8005f80:	695b      	ldr	r3, [r3, #20]
 8005f82:	fa33 f401 	lsrs.w	r4, r3, r1
 8005f86:	fa14 f101 	lsls.w	r1, r4, r1
 8005f8a:	4299      	cmp	r1, r3
 8005f8c:	d003      	beq.n	8005f96 <__any_on+0x2e>
 8005f8e:	2001      	movs	r0, #1
 8005f90:	bc10      	pop	{r4}
 8005f92:	4770      	bx	lr
 8005f94:	461a      	mov	r2, r3
 8005f96:	3204      	adds	r2, #4
 8005f98:	f100 0114 	add.w	r1, r0, #20
 8005f9c:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8005fa0:	1d1c      	adds	r4, r3, #4
 8005fa2:	42a1      	cmp	r1, r4
 8005fa4:	d20b      	bcs.n	8005fbe <__any_on+0x56>
 8005fa6:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8005faa:	2a00      	cmp	r2, #0
 8005fac:	d1ef      	bne.n	8005f8e <__any_on+0x26>
 8005fae:	4299      	cmp	r1, r3
 8005fb0:	d205      	bcs.n	8005fbe <__any_on+0x56>
 8005fb2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8005fb6:	2a00      	cmp	r2, #0
 8005fb8:	d1e9      	bne.n	8005f8e <__any_on+0x26>
 8005fba:	4299      	cmp	r1, r3
 8005fbc:	d3f9      	bcc.n	8005fb2 <__any_on+0x4a>
 8005fbe:	2000      	movs	r0, #0
 8005fc0:	e7e6      	b.n	8005f90 <__any_on+0x28>
 8005fc2:	bf00      	nop

08005fc4 <__fpclassifyd>:
 8005fc4:	ea50 0301 	orrs.w	r3, r0, r1
 8005fc8:	b410      	push	{r4}
 8005fca:	d03c      	beq.n	8006046 <__fpclassifyd+0x82>
 8005fcc:	f1d0 0201 	rsbs	r2, r0, #1
 8005fd0:	bf38      	it	cc
 8005fd2:	2200      	movcc	r2, #0
 8005fd4:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8005fd8:	bf14      	ite	ne
 8005fda:	2300      	movne	r3, #0
 8005fdc:	f002 0301 	andeq.w	r3, r2, #1
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d130      	bne.n	8006046 <__fpclassifyd+0x82>
 8005fe4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005fe8:	f5a1 1080 	sub.w	r0, r1, #1048576	; 0x100000
 8005fec:	f6c7 73df 	movt	r3, #32735	; 0x7fdf
 8005ff0:	f101 44fe 	add.w	r4, r1, #2130706432	; 0x7f000000
 8005ff4:	4298      	cmp	r0, r3
 8005ff6:	f504 0470 	add.w	r4, r4, #15728640	; 0xf00000
 8005ffa:	bf8c      	ite	hi
 8005ffc:	2000      	movhi	r0, #0
 8005ffe:	2001      	movls	r0, #1
 8006000:	429c      	cmp	r4, r3
 8006002:	bf8c      	ite	hi
 8006004:	4603      	movhi	r3, r0
 8006006:	f040 0301 	orrls.w	r3, r0, #1
 800600a:	2b00      	cmp	r3, #0
 800600c:	d120      	bne.n	8006050 <__fpclassifyd+0x8c>
 800600e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8006012:	f101 4000 	add.w	r0, r1, #2147483648	; 0x80000000
 8006016:	bf2c      	ite	cs
 8006018:	2300      	movcs	r3, #0
 800601a:	2301      	movcc	r3, #1
 800601c:	f5b0 1f80 	cmp.w	r0, #1048576	; 0x100000
 8006020:	bf38      	it	cc
 8006022:	f043 0301 	orrcc.w	r3, r3, #1
 8006026:	b98b      	cbnz	r3, 800604c <__fpclassifyd+0x88>
 8006028:	f511 1f80 	cmn.w	r1, #1048576	; 0x100000
 800602c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8006030:	bf14      	ite	ne
 8006032:	2000      	movne	r0, #0
 8006034:	2001      	moveq	r0, #1
 8006036:	4299      	cmp	r1, r3
 8006038:	bf14      	ite	ne
 800603a:	4601      	movne	r1, r0
 800603c:	f040 0101 	orreq.w	r1, r0, #1
 8006040:	ea02 0001 	and.w	r0, r2, r1
 8006044:	e000      	b.n	8006048 <__fpclassifyd+0x84>
 8006046:	2002      	movs	r0, #2
 8006048:	bc10      	pop	{r4}
 800604a:	4770      	bx	lr
 800604c:	2003      	movs	r0, #3
 800604e:	e7fb      	b.n	8006048 <__fpclassifyd+0x84>
 8006050:	2004      	movs	r0, #4
 8006052:	e7f9      	b.n	8006048 <__fpclassifyd+0x84>

08006054 <_sbrk_r>:
 8006054:	b538      	push	{r3, r4, r5, lr}
 8006056:	f642 74cc 	movw	r4, #12236	; 0x2fcc
 800605a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800605e:	4605      	mov	r5, r0
 8006060:	4608      	mov	r0, r1
 8006062:	2300      	movs	r3, #0
 8006064:	6023      	str	r3, [r4, #0]
 8006066:	f7fa f935 	bl	80002d4 <_sbrk>
 800606a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800606e:	d000      	beq.n	8006072 <_sbrk_r+0x1e>
 8006070:	bd38      	pop	{r3, r4, r5, pc}
 8006072:	6823      	ldr	r3, [r4, #0]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d0fb      	beq.n	8006070 <_sbrk_r+0x1c>
 8006078:	602b      	str	r3, [r5, #0]
 800607a:	bd38      	pop	{r3, r4, r5, pc}

0800607c <strcmp>:
 800607c:	ea80 0201 	eor.w	r2, r0, r1
 8006080:	f012 0f03 	tst.w	r2, #3
 8006084:	d13a      	bne.n	80060fc <strcmp_unaligned>
 8006086:	f010 0203 	ands.w	r2, r0, #3
 800608a:	f020 0003 	bic.w	r0, r0, #3
 800608e:	f021 0103 	bic.w	r1, r1, #3
 8006092:	f850 cb04 	ldr.w	ip, [r0], #4
 8006096:	bf08      	it	eq
 8006098:	f851 3b04 	ldreq.w	r3, [r1], #4
 800609c:	d00d      	beq.n	80060ba <strcmp+0x3e>
 800609e:	f082 0203 	eor.w	r2, r2, #3
 80060a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80060a6:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80060aa:	fa23 f202 	lsr.w	r2, r3, r2
 80060ae:	f851 3b04 	ldr.w	r3, [r1], #4
 80060b2:	ea4c 0c02 	orr.w	ip, ip, r2
 80060b6:	ea43 0302 	orr.w	r3, r3, r2
 80060ba:	bf00      	nop
 80060bc:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 80060c0:	459c      	cmp	ip, r3
 80060c2:	bf01      	itttt	eq
 80060c4:	ea22 020c 	biceq.w	r2, r2, ip
 80060c8:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 80060cc:	f850 cb04 	ldreq.w	ip, [r0], #4
 80060d0:	f851 3b04 	ldreq.w	r3, [r1], #4
 80060d4:	d0f2      	beq.n	80060bc <strcmp+0x40>
 80060d6:	ea4f 600c 	mov.w	r0, ip, lsl #24
 80060da:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 80060de:	2801      	cmp	r0, #1
 80060e0:	bf28      	it	cs
 80060e2:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 80060e6:	bf08      	it	eq
 80060e8:	0a1b      	lsreq	r3, r3, #8
 80060ea:	d0f4      	beq.n	80060d6 <strcmp+0x5a>
 80060ec:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 80060f0:	ea4f 6010 	mov.w	r0, r0, lsr #24
 80060f4:	eba0 0003 	sub.w	r0, r0, r3
 80060f8:	4770      	bx	lr
 80060fa:	bf00      	nop

080060fc <strcmp_unaligned>:
 80060fc:	f010 0f03 	tst.w	r0, #3
 8006100:	d00a      	beq.n	8006118 <strcmp_unaligned+0x1c>
 8006102:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006106:	f811 3b01 	ldrb.w	r3, [r1], #1
 800610a:	2a01      	cmp	r2, #1
 800610c:	bf28      	it	cs
 800610e:	429a      	cmpcs	r2, r3
 8006110:	d0f4      	beq.n	80060fc <strcmp_unaligned>
 8006112:	eba2 0003 	sub.w	r0, r2, r3
 8006116:	4770      	bx	lr
 8006118:	f84d 5d04 	str.w	r5, [sp, #-4]!
 800611c:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8006120:	f04f 0201 	mov.w	r2, #1
 8006124:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 8006128:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 800612c:	f001 0c03 	and.w	ip, r1, #3
 8006130:	f021 0103 	bic.w	r1, r1, #3
 8006134:	f850 4b04 	ldr.w	r4, [r0], #4
 8006138:	f851 5b04 	ldr.w	r5, [r1], #4
 800613c:	f1bc 0f02 	cmp.w	ip, #2
 8006140:	d026      	beq.n	8006190 <strcmp_unaligned+0x94>
 8006142:	d84b      	bhi.n	80061dc <strcmp_unaligned+0xe0>
 8006144:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 8006148:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 800614c:	eba4 0302 	sub.w	r3, r4, r2
 8006150:	ea23 0304 	bic.w	r3, r3, r4
 8006154:	d10d      	bne.n	8006172 <strcmp_unaligned+0x76>
 8006156:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 800615a:	bf08      	it	eq
 800615c:	f851 5b04 	ldreq.w	r5, [r1], #4
 8006160:	d10a      	bne.n	8006178 <strcmp_unaligned+0x7c>
 8006162:	ea8c 0c04 	eor.w	ip, ip, r4
 8006166:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 800616a:	d10c      	bne.n	8006186 <strcmp_unaligned+0x8a>
 800616c:	f850 4b04 	ldr.w	r4, [r0], #4
 8006170:	e7e8      	b.n	8006144 <strcmp_unaligned+0x48>
 8006172:	ea4f 2515 	mov.w	r5, r5, lsr #8
 8006176:	e05c      	b.n	8006232 <strcmp_unaligned+0x136>
 8006178:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 800617c:	d152      	bne.n	8006224 <strcmp_unaligned+0x128>
 800617e:	780d      	ldrb	r5, [r1, #0]
 8006180:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8006184:	e055      	b.n	8006232 <strcmp_unaligned+0x136>
 8006186:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 800618a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 800618e:	e050      	b.n	8006232 <strcmp_unaligned+0x136>
 8006190:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 8006194:	eba4 0302 	sub.w	r3, r4, r2
 8006198:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800619c:	ea23 0304 	bic.w	r3, r3, r4
 80061a0:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 80061a4:	d117      	bne.n	80061d6 <strcmp_unaligned+0xda>
 80061a6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 80061aa:	bf08      	it	eq
 80061ac:	f851 5b04 	ldreq.w	r5, [r1], #4
 80061b0:	d107      	bne.n	80061c2 <strcmp_unaligned+0xc6>
 80061b2:	ea8c 0c04 	eor.w	ip, ip, r4
 80061b6:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 80061ba:	d108      	bne.n	80061ce <strcmp_unaligned+0xd2>
 80061bc:	f850 4b04 	ldr.w	r4, [r0], #4
 80061c0:	e7e6      	b.n	8006190 <strcmp_unaligned+0x94>
 80061c2:	041b      	lsls	r3, r3, #16
 80061c4:	d12e      	bne.n	8006224 <strcmp_unaligned+0x128>
 80061c6:	880d      	ldrh	r5, [r1, #0]
 80061c8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80061cc:	e031      	b.n	8006232 <strcmp_unaligned+0x136>
 80061ce:	ea4f 4505 	mov.w	r5, r5, lsl #16
 80061d2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80061d6:	ea4f 4515 	mov.w	r5, r5, lsr #16
 80061da:	e02a      	b.n	8006232 <strcmp_unaligned+0x136>
 80061dc:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 80061e0:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 80061e4:	eba4 0302 	sub.w	r3, r4, r2
 80061e8:	ea23 0304 	bic.w	r3, r3, r4
 80061ec:	d10d      	bne.n	800620a <strcmp_unaligned+0x10e>
 80061ee:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 80061f2:	bf08      	it	eq
 80061f4:	f851 5b04 	ldreq.w	r5, [r1], #4
 80061f8:	d10a      	bne.n	8006210 <strcmp_unaligned+0x114>
 80061fa:	ea8c 0c04 	eor.w	ip, ip, r4
 80061fe:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 8006202:	d10a      	bne.n	800621a <strcmp_unaligned+0x11e>
 8006204:	f850 4b04 	ldr.w	r4, [r0], #4
 8006208:	e7e8      	b.n	80061dc <strcmp_unaligned+0xe0>
 800620a:	ea4f 6515 	mov.w	r5, r5, lsr #24
 800620e:	e010      	b.n	8006232 <strcmp_unaligned+0x136>
 8006210:	f014 0fff 	tst.w	r4, #255	; 0xff
 8006214:	d006      	beq.n	8006224 <strcmp_unaligned+0x128>
 8006216:	f851 5b04 	ldr.w	r5, [r1], #4
 800621a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 800621e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 8006222:	e006      	b.n	8006232 <strcmp_unaligned+0x136>
 8006224:	f04f 0000 	mov.w	r0, #0
 8006228:	f85d 4b04 	ldr.w	r4, [sp], #4
 800622c:	f85d 5b04 	ldr.w	r5, [sp], #4
 8006230:	4770      	bx	lr
 8006232:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 8006236:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 800623a:	2801      	cmp	r0, #1
 800623c:	bf28      	it	cs
 800623e:	4290      	cmpcs	r0, r2
 8006240:	bf04      	itt	eq
 8006242:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 8006246:	0a2d      	lsreq	r5, r5, #8
 8006248:	d0f3      	beq.n	8006232 <strcmp_unaligned+0x136>
 800624a:	eba2 0000 	sub.w	r0, r2, r0
 800624e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006252:	f85d 5b04 	ldr.w	r5, [sp], #4
 8006256:	4770      	bx	lr

08006258 <strlen>:
 8006258:	f020 0103 	bic.w	r1, r0, #3
 800625c:	f010 0003 	ands.w	r0, r0, #3
 8006260:	f1c0 0000 	rsb	r0, r0, #0
 8006264:	f851 3b04 	ldr.w	r3, [r1], #4
 8006268:	f100 0c04 	add.w	ip, r0, #4
 800626c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8006270:	f06f 0200 	mvn.w	r2, #0
 8006274:	bf1c      	itt	ne
 8006276:	fa22 f20c 	lsrne.w	r2, r2, ip
 800627a:	4313      	orrne	r3, r2
 800627c:	f04f 0c01 	mov.w	ip, #1
 8006280:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8006284:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8006288:	eba3 020c 	sub.w	r2, r3, ip
 800628c:	ea22 0203 	bic.w	r2, r2, r3
 8006290:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8006294:	bf04      	itt	eq
 8006296:	f851 3b04 	ldreq.w	r3, [r1], #4
 800629a:	3004      	addeq	r0, #4
 800629c:	d0f4      	beq.n	8006288 <strlen+0x30>
 800629e:	f013 0fff 	tst.w	r3, #255	; 0xff
 80062a2:	bf1f      	itttt	ne
 80062a4:	3001      	addne	r0, #1
 80062a6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 80062aa:	3001      	addne	r0, #1
 80062ac:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 80062b0:	bf18      	it	ne
 80062b2:	3001      	addne	r0, #1
 80062b4:	4770      	bx	lr
 80062b6:	bf00      	nop

080062b8 <__ssprint_r>:
 80062b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062bc:	b083      	sub	sp, #12
 80062be:	4691      	mov	r9, r2
 80062c0:	460d      	mov	r5, r1
 80062c2:	9001      	str	r0, [sp, #4]
 80062c4:	6890      	ldr	r0, [r2, #8]
 80062c6:	6817      	ldr	r7, [r2, #0]
 80062c8:	2800      	cmp	r0, #0
 80062ca:	d077      	beq.n	80063bc <__ssprint_r+0x104>
 80062cc:	f04f 0a00 	mov.w	sl, #0
 80062d0:	6808      	ldr	r0, [r1, #0]
 80062d2:	688b      	ldr	r3, [r1, #8]
 80062d4:	4654      	mov	r4, sl
 80062d6:	2c00      	cmp	r4, #0
 80062d8:	d04c      	beq.n	8006374 <__ssprint_r+0xbc>
 80062da:	429c      	cmp	r4, r3
 80062dc:	461e      	mov	r6, r3
 80062de:	4698      	mov	r8, r3
 80062e0:	bf3c      	itt	cc
 80062e2:	4626      	movcc	r6, r4
 80062e4:	46a0      	movcc	r8, r4
 80062e6:	d335      	bcc.n	8006354 <__ssprint_r+0x9c>
 80062e8:	89ab      	ldrh	r3, [r5, #12]
 80062ea:	f413 6f90 	tst.w	r3, #1152	; 0x480
 80062ee:	d031      	beq.n	8006354 <__ssprint_r+0x9c>
 80062f0:	696a      	ldr	r2, [r5, #20]
 80062f2:	f104 0e01 	add.w	lr, r4, #1
 80062f6:	6929      	ldr	r1, [r5, #16]
 80062f8:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
 80062fc:	1a46      	subs	r6, r0, r1
 80062fe:	eb0e 0006 	add.w	r0, lr, r6
 8006302:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
 8006306:	ea4f 0b6b 	mov.w	fp, fp, asr #1
 800630a:	4583      	cmp	fp, r0
 800630c:	465a      	mov	r2, fp
 800630e:	bf3c      	itt	cc
 8006310:	4683      	movcc	fp, r0
 8006312:	465a      	movcc	r2, fp
 8006314:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8006318:	d031      	beq.n	800637e <__ssprint_r+0xc6>
 800631a:	9801      	ldr	r0, [sp, #4]
 800631c:	4611      	mov	r1, r2
 800631e:	f7fe febb 	bl	8005098 <_malloc_r>
 8006322:	4680      	mov	r8, r0
 8006324:	2800      	cmp	r0, #0
 8006326:	d034      	beq.n	8006392 <__ssprint_r+0xda>
 8006328:	6929      	ldr	r1, [r5, #16]
 800632a:	4632      	mov	r2, r6
 800632c:	f7fb ffbc 	bl	80022a8 <memcpy>
 8006330:	89ab      	ldrh	r3, [r5, #12]
 8006332:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006336:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800633a:	81ab      	strh	r3, [r5, #12]
 800633c:	eb08 0006 	add.w	r0, r8, r6
 8006340:	ebc6 030b 	rsb	r3, r6, fp
 8006344:	f8c5 8010 	str.w	r8, [r5, #16]
 8006348:	4626      	mov	r6, r4
 800634a:	46a0      	mov	r8, r4
 800634c:	6028      	str	r0, [r5, #0]
 800634e:	f8c5 b014 	str.w	fp, [r5, #20]
 8006352:	60ab      	str	r3, [r5, #8]
 8006354:	4642      	mov	r2, r8
 8006356:	4651      	mov	r1, sl
 8006358:	f000 fdce 	bl	8006ef8 <memmove>
 800635c:	f8d9 2008 	ldr.w	r2, [r9, #8]
 8006360:	68ab      	ldr	r3, [r5, #8]
 8006362:	6828      	ldr	r0, [r5, #0]
 8006364:	1b14      	subs	r4, r2, r4
 8006366:	1b9b      	subs	r3, r3, r6
 8006368:	60ab      	str	r3, [r5, #8]
 800636a:	4440      	add	r0, r8
 800636c:	6028      	str	r0, [r5, #0]
 800636e:	f8c9 4008 	str.w	r4, [r9, #8]
 8006372:	b1ec      	cbz	r4, 80063b0 <__ssprint_r+0xf8>
 8006374:	f8d7 a000 	ldr.w	sl, [r7]
 8006378:	687c      	ldr	r4, [r7, #4]
 800637a:	3708      	adds	r7, #8
 800637c:	e7ab      	b.n	80062d6 <__ssprint_r+0x1e>
 800637e:	9801      	ldr	r0, [sp, #4]
 8006380:	f000 fe0a 	bl	8006f98 <_realloc_r>
 8006384:	4680      	mov	r8, r0
 8006386:	2800      	cmp	r0, #0
 8006388:	d1d8      	bne.n	800633c <__ssprint_r+0x84>
 800638a:	9801      	ldr	r0, [sp, #4]
 800638c:	6929      	ldr	r1, [r5, #16]
 800638e:	f7fe fd57 	bl	8004e40 <_free_r>
 8006392:	9a01      	ldr	r2, [sp, #4]
 8006394:	230c      	movs	r3, #12
 8006396:	f04f 30ff 	mov.w	r0, #4294967295
 800639a:	6013      	str	r3, [r2, #0]
 800639c:	2300      	movs	r3, #0
 800639e:	89aa      	ldrh	r2, [r5, #12]
 80063a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80063a4:	81aa      	strh	r2, [r5, #12]
 80063a6:	f8c9 3008 	str.w	r3, [r9, #8]
 80063aa:	f8c9 3004 	str.w	r3, [r9, #4]
 80063ae:	e002      	b.n	80063b6 <__ssprint_r+0xfe>
 80063b0:	4620      	mov	r0, r4
 80063b2:	f8c9 4004 	str.w	r4, [r9, #4]
 80063b6:	b003      	add	sp, #12
 80063b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063bc:	6050      	str	r0, [r2, #4]
 80063be:	e7fa      	b.n	80063b6 <__ssprint_r+0xfe>

080063c0 <_svfiprintf_r>:
 80063c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063c4:	b0ab      	sub	sp, #172	; 0xac
 80063c6:	4689      	mov	r9, r1
 80063c8:	4683      	mov	fp, r0
 80063ca:	9306      	str	r3, [sp, #24]
 80063cc:	898b      	ldrh	r3, [r1, #12]
 80063ce:	f013 0f80 	tst.w	r3, #128	; 0x80
 80063d2:	d003      	beq.n	80063dc <_svfiprintf_r+0x1c>
 80063d4:	690b      	ldr	r3, [r1, #16]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	f000 8523 	beq.w	8006e22 <_svfiprintf_r+0xa62>
 80063dc:	4617      	mov	r7, r2
 80063de:	2300      	movs	r3, #0
 80063e0:	ae0c      	add	r6, sp, #48	; 0x30
 80063e2:	9308      	str	r3, [sp, #32]
 80063e4:	9305      	str	r3, [sp, #20]
 80063e6:	9626      	str	r6, [sp, #152]	; 0x98
 80063e8:	9328      	str	r3, [sp, #160]	; 0xa0
 80063ea:	9327      	str	r3, [sp, #156]	; 0x9c
 80063ec:	783b      	ldrb	r3, [r7, #0]
 80063ee:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
 80063f2:	bf18      	it	ne
 80063f4:	2201      	movne	r2, #1
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	bf0c      	ite	eq
 80063fa:	2300      	moveq	r3, #0
 80063fc:	f002 0301 	andne.w	r3, r2, #1
 8006400:	2b00      	cmp	r3, #0
 8006402:	f000 8360 	beq.w	8006ac6 <_svfiprintf_r+0x706>
 8006406:	1c7a      	adds	r2, r7, #1
 8006408:	4614      	mov	r4, r2
 800640a:	3201      	adds	r2, #1
 800640c:	7823      	ldrb	r3, [r4, #0]
 800640e:	1e19      	subs	r1, r3, #0
 8006410:	bf18      	it	ne
 8006412:	2101      	movne	r1, #1
 8006414:	2b25      	cmp	r3, #37	; 0x25
 8006416:	bf0c      	ite	eq
 8006418:	2300      	moveq	r3, #0
 800641a:	f001 0301 	andne.w	r3, r1, #1
 800641e:	2b00      	cmp	r3, #0
 8006420:	d1f2      	bne.n	8006408 <_svfiprintf_r+0x48>
 8006422:	1be5      	subs	r5, r4, r7
 8006424:	d00e      	beq.n	8006444 <_svfiprintf_r+0x84>
 8006426:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006428:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800642a:	3301      	adds	r3, #1
 800642c:	6037      	str	r7, [r6, #0]
 800642e:	2b07      	cmp	r3, #7
 8006430:	6075      	str	r5, [r6, #4]
 8006432:	442a      	add	r2, r5
 8006434:	9327      	str	r3, [sp, #156]	; 0x9c
 8006436:	9228      	str	r2, [sp, #160]	; 0xa0
 8006438:	f300 83bc 	bgt.w	8006bb4 <_svfiprintf_r+0x7f4>
 800643c:	3608      	adds	r6, #8
 800643e:	9905      	ldr	r1, [sp, #20]
 8006440:	1949      	adds	r1, r1, r5
 8006442:	9105      	str	r1, [sp, #20]
 8006444:	7823      	ldrb	r3, [r4, #0]
 8006446:	2b00      	cmp	r3, #0
 8006448:	f000 833f 	beq.w	8006aca <_svfiprintf_r+0x70a>
 800644c:	2200      	movs	r2, #0
 800644e:	2300      	movs	r3, #0
 8006450:	9204      	str	r2, [sp, #16]
 8006452:	1c67      	adds	r7, r4, #1
 8006454:	f88d 30a7 	strb.w	r3, [sp, #167]	; 0xa7
 8006458:	f04f 38ff 	mov.w	r8, #4294967295
 800645c:	7863      	ldrb	r3, [r4, #1]
 800645e:	4692      	mov	sl, r2
 8006460:	f04f 0c20 	mov.w	ip, #32
 8006464:	242b      	movs	r4, #43	; 0x2b
 8006466:	3701      	adds	r7, #1
 8006468:	f1a3 0220 	sub.w	r2, r3, #32
 800646c:	2a58      	cmp	r2, #88	; 0x58
 800646e:	f200 824e 	bhi.w	800690e <_svfiprintf_r+0x54e>
 8006472:	e8df f012 	tbh	[pc, r2, lsl #1]
 8006476:	025a      	.short	0x025a
 8006478:	024c024c 	.word	0x024c024c
 800647c:	024c01fb 	.word	0x024c01fb
 8006480:	024c024c 	.word	0x024c024c
 8006484:	024c024c 	.word	0x024c024c
 8006488:	00fe024c 	.word	0x00fe024c
 800648c:	024c0214 	.word	0x024c0214
 8006490:	0218010a 	.word	0x0218010a
 8006494:	0210024c 	.word	0x0210024c
 8006498:	01ff01ff 	.word	0x01ff01ff
 800649c:	01ff01ff 	.word	0x01ff01ff
 80064a0:	01ff01ff 	.word	0x01ff01ff
 80064a4:	01ff01ff 	.word	0x01ff01ff
 80064a8:	024c01ff 	.word	0x024c01ff
 80064ac:	024c024c 	.word	0x024c024c
 80064b0:	024c024c 	.word	0x024c024c
 80064b4:	024c024c 	.word	0x024c024c
 80064b8:	024c024c 	.word	0x024c024c
 80064bc:	00c7024c 	.word	0x00c7024c
 80064c0:	024c024c 	.word	0x024c024c
 80064c4:	024c024c 	.word	0x024c024c
 80064c8:	024c024c 	.word	0x024c024c
 80064cc:	024c024c 	.word	0x024c024c
 80064d0:	024c024c 	.word	0x024c024c
 80064d4:	024c00bd 	.word	0x024c00bd
 80064d8:	024c024c 	.word	0x024c024c
 80064dc:	024c024c 	.word	0x024c024c
 80064e0:	024c0059 	.word	0x024c0059
 80064e4:	016d024c 	.word	0x016d024c
 80064e8:	024c024c 	.word	0x024c024c
 80064ec:	024c024c 	.word	0x024c024c
 80064f0:	024c024c 	.word	0x024c024c
 80064f4:	024c024c 	.word	0x024c024c
 80064f8:	024c024c 	.word	0x024c024c
 80064fc:	00c90192 	.word	0x00c90192
 8006500:	024c024c 	.word	0x024c024c
 8006504:	0169024c 	.word	0x0169024c
 8006508:	024c00c9 	.word	0x024c00c9
 800650c:	015f024c 	.word	0x015f024c
 8006510:	014c024c 	.word	0x014c024c
 8006514:	013400bf 	.word	0x013400bf
 8006518:	024c0130 	.word	0x024c0130
 800651c:	024c010e 	.word	0x024c010e
 8006520:	024c005b 	.word	0x024c005b
 8006524:	0235024c 	.word	0x0235024c
 8006528:	f04a 0a10 	orr.w	sl, sl, #16
 800652c:	f01a 0f20 	tst.w	sl, #32
 8006530:	f000 83bf 	beq.w	8006cb2 <_svfiprintf_r+0x8f2>
 8006534:	9b06      	ldr	r3, [sp, #24]
 8006536:	1dda      	adds	r2, r3, #7
 8006538:	2301      	movs	r3, #1
 800653a:	f022 0207 	bic.w	r2, r2, #7
 800653e:	f102 0508 	add.w	r5, r2, #8
 8006542:	9506      	str	r5, [sp, #24]
 8006544:	e9d2 4500 	ldrd	r4, r5, [r2]
 8006548:	ea54 0005 	orrs.w	r0, r4, r5
 800654c:	bf0c      	ite	eq
 800654e:	2200      	moveq	r2, #0
 8006550:	2201      	movne	r2, #1
 8006552:	2100      	movs	r1, #0
 8006554:	f88d 10a7 	strb.w	r1, [sp, #167]	; 0xa7
 8006558:	f1b8 0f00 	cmp.w	r8, #0
 800655c:	bfa8      	it	ge
 800655e:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
 8006562:	f1b8 0f00 	cmp.w	r8, #0
 8006566:	bf18      	it	ne
 8006568:	f042 0201 	orrne.w	r2, r2, #1
 800656c:	2a00      	cmp	r2, #0
 800656e:	d070      	beq.n	8006652 <_svfiprintf_r+0x292>
 8006570:	2b01      	cmp	r3, #1
 8006572:	f000 8348 	beq.w	8006c06 <_svfiprintf_r+0x846>
 8006576:	2b02      	cmp	r3, #2
 8006578:	f000 836f 	beq.w	8006c5a <_svfiprintf_r+0x89a>
 800657c:	aa1c      	add	r2, sp, #112	; 0x70
 800657e:	46b4      	mov	ip, r6
 8006580:	f102 0327 	add.w	r3, r2, #39	; 0x27
 8006584:	9202      	str	r2, [sp, #8]
 8006586:	9703      	str	r7, [sp, #12]
 8006588:	08ea      	lsrs	r2, r5, #3
 800658a:	08e7      	lsrs	r7, r4, #3
 800658c:	ea47 7745 	orr.w	r7, r7, r5, lsl #29
 8006590:	f004 0407 	and.w	r4, r4, #7
 8006594:	4611      	mov	r1, r2
 8006596:	f104 0230 	add.w	r2, r4, #48	; 0x30
 800659a:	460d      	mov	r5, r1
 800659c:	463c      	mov	r4, r7
 800659e:	461e      	mov	r6, r3
 80065a0:	701a      	strb	r2, [r3, #0]
 80065a2:	3b01      	subs	r3, #1
 80065a4:	ea54 0005 	orrs.w	r0, r4, r5
 80065a8:	d1ee      	bne.n	8006588 <_svfiprintf_r+0x1c8>
 80065aa:	f01a 0f01 	tst.w	sl, #1
 80065ae:	9609      	str	r6, [sp, #36]	; 0x24
 80065b0:	9f03      	ldr	r7, [sp, #12]
 80065b2:	4666      	mov	r6, ip
 80065b4:	f000 83b8 	beq.w	8006d28 <_svfiprintf_r+0x968>
 80065b8:	2a30      	cmp	r2, #48	; 0x30
 80065ba:	f000 8365 	beq.w	8006c88 <_svfiprintf_r+0x8c8>
 80065be:	9309      	str	r3, [sp, #36]	; 0x24
 80065c0:	9902      	ldr	r1, [sp, #8]
 80065c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065c4:	f101 0328 	add.w	r3, r1, #40	; 0x28
 80065c8:	1a9b      	subs	r3, r3, r2
 80065ca:	9303      	str	r3, [sp, #12]
 80065cc:	2330      	movs	r3, #48	; 0x30
 80065ce:	7013      	strb	r3, [r2, #0]
 80065d0:	f8cd 801c 	str.w	r8, [sp, #28]
 80065d4:	9803      	ldr	r0, [sp, #12]
 80065d6:	9907      	ldr	r1, [sp, #28]
 80065d8:	f89d 30a7 	ldrb.w	r3, [sp, #167]	; 0xa7
 80065dc:	4288      	cmp	r0, r1
 80065de:	bfb8      	it	lt
 80065e0:	4608      	movlt	r0, r1
 80065e2:	9002      	str	r0, [sp, #8]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	f000 80e8 	beq.w	80067ba <_svfiprintf_r+0x3fa>
 80065ea:	3001      	adds	r0, #1
 80065ec:	9002      	str	r0, [sp, #8]
 80065ee:	e0e4      	b.n	80067ba <_svfiprintf_r+0x3fa>
 80065f0:	f04a 0a10 	orr.w	sl, sl, #16
 80065f4:	f01a 0320 	ands.w	r3, sl, #32
 80065f8:	f000 8366 	beq.w	8006cc8 <_svfiprintf_r+0x908>
 80065fc:	9b06      	ldr	r3, [sp, #24]
 80065fe:	1dda      	adds	r2, r3, #7
 8006600:	2300      	movs	r3, #0
 8006602:	e79a      	b.n	800653a <_svfiprintf_r+0x17a>
 8006604:	f04a 0a10 	orr.w	sl, sl, #16
 8006608:	f01a 0f20 	tst.w	sl, #32
 800660c:	f000 8343 	beq.w	8006c96 <_svfiprintf_r+0x8d6>
 8006610:	9806      	ldr	r0, [sp, #24]
 8006612:	1dc3      	adds	r3, r0, #7
 8006614:	f023 0307 	bic.w	r3, r3, #7
 8006618:	f103 0108 	add.w	r1, r3, #8
 800661c:	9106      	str	r1, [sp, #24]
 800661e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8006622:	2c00      	cmp	r4, #0
 8006624:	f175 0000 	sbcs.w	r0, r5, #0
 8006628:	f2c0 83b8 	blt.w	8006d9c <_svfiprintf_r+0x9dc>
 800662c:	ea54 0105 	orrs.w	r1, r4, r5
 8006630:	f04f 0301 	mov.w	r3, #1
 8006634:	bf0c      	ite	eq
 8006636:	2200      	moveq	r2, #0
 8006638:	2201      	movne	r2, #1
 800663a:	f1b8 0f00 	cmp.w	r8, #0
 800663e:	bfa8      	it	ge
 8006640:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
 8006644:	f1b8 0f00 	cmp.w	r8, #0
 8006648:	bf18      	it	ne
 800664a:	f042 0201 	orrne.w	r2, r2, #1
 800664e:	2a00      	cmp	r2, #0
 8006650:	d18e      	bne.n	8006570 <_svfiprintf_r+0x1b0>
 8006652:	2b00      	cmp	r3, #0
 8006654:	f040 82aa 	bne.w	8006bac <_svfiprintf_r+0x7ec>
 8006658:	f01a 0f01 	tst.w	sl, #1
 800665c:	f000 82f9 	beq.w	8006c52 <_svfiprintf_r+0x892>
 8006660:	2101      	movs	r1, #1
 8006662:	2330      	movs	r3, #48	; 0x30
 8006664:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8006668:	9103      	str	r1, [sp, #12]
 800666a:	f88d 3097 	strb.w	r3, [sp, #151]	; 0x97
 800666e:	9209      	str	r2, [sp, #36]	; 0x24
 8006670:	e7ae      	b.n	80065d0 <_svfiprintf_r+0x210>
 8006672:	9806      	ldr	r0, [sp, #24]
 8006674:	9906      	ldr	r1, [sp, #24]
 8006676:	6800      	ldr	r0, [r0, #0]
 8006678:	1d0a      	adds	r2, r1, #4
 800667a:	2800      	cmp	r0, #0
 800667c:	9004      	str	r0, [sp, #16]
 800667e:	f280 8345 	bge.w	8006d0c <_svfiprintf_r+0x94c>
 8006682:	9b04      	ldr	r3, [sp, #16]
 8006684:	9206      	str	r2, [sp, #24]
 8006686:	425b      	negs	r3, r3
 8006688:	9304      	str	r3, [sp, #16]
 800668a:	f04a 0a04 	orr.w	sl, sl, #4
 800668e:	783b      	ldrb	r3, [r7, #0]
 8006690:	e6e9      	b.n	8006466 <_svfiprintf_r+0xa6>
 8006692:	9b06      	ldr	r3, [sp, #24]
 8006694:	2500      	movs	r5, #0
 8006696:	f88d 50a7 	strb.w	r5, [sp, #167]	; 0xa7
 800669a:	1d18      	adds	r0, r3, #4
 800669c:	9006      	str	r0, [sp, #24]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	9309      	str	r3, [sp, #36]	; 0x24
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	f000 83db 	beq.w	8006e5e <_svfiprintf_r+0xa9e>
 80066a8:	f1b8 0f00 	cmp.w	r8, #0
 80066ac:	f2c0 8388 	blt.w	8006dc0 <_svfiprintf_r+0xa00>
 80066b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80066b2:	2100      	movs	r1, #0
 80066b4:	4642      	mov	r2, r8
 80066b6:	f7fe ffad 	bl	8005614 <memchr>
 80066ba:	2800      	cmp	r0, #0
 80066bc:	f000 83e1 	beq.w	8006e82 <_svfiprintf_r+0xac2>
 80066c0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80066c2:	1b40      	subs	r0, r0, r5
 80066c4:	9003      	str	r0, [sp, #12]
 80066c6:	4540      	cmp	r0, r8
 80066c8:	f340 838c 	ble.w	8006de4 <_svfiprintf_r+0xa24>
 80066cc:	2500      	movs	r5, #0
 80066ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80066d2:	9507      	str	r5, [sp, #28]
 80066d4:	e77e      	b.n	80065d4 <_svfiprintf_r+0x214>
 80066d6:	f04a 0a20 	orr.w	sl, sl, #32
 80066da:	783b      	ldrb	r3, [r7, #0]
 80066dc:	e6c3      	b.n	8006466 <_svfiprintf_r+0xa6>
 80066de:	9b06      	ldr	r3, [sp, #24]
 80066e0:	f648 51c0 	movw	r1, #36288	; 0x8dc0
 80066e4:	2500      	movs	r5, #0
 80066e6:	f6c0 0100 	movt	r1, #2048	; 0x800
 80066ea:	f04a 0a02 	orr.w	sl, sl, #2
 80066ee:	681a      	ldr	r2, [r3, #0]
 80066f0:	3304      	adds	r3, #4
 80066f2:	9306      	str	r3, [sp, #24]
 80066f4:	2330      	movs	r3, #48	; 0x30
 80066f6:	4614      	mov	r4, r2
 80066f8:	f88d 30a4 	strb.w	r3, [sp, #164]	; 0xa4
 80066fc:	2378      	movs	r3, #120	; 0x78
 80066fe:	3a00      	subs	r2, #0
 8006700:	f88d 30a5 	strb.w	r3, [sp, #165]	; 0xa5
 8006704:	bf18      	it	ne
 8006706:	2201      	movne	r2, #1
 8006708:	9108      	str	r1, [sp, #32]
 800670a:	2302      	movs	r3, #2
 800670c:	e721      	b.n	8006552 <_svfiprintf_r+0x192>
 800670e:	f01a 0f20 	tst.w	sl, #32
 8006712:	f040 8319 	bne.w	8006d48 <_svfiprintf_r+0x988>
 8006716:	f01a 0f10 	tst.w	sl, #16
 800671a:	f040 8358 	bne.w	8006dce <_svfiprintf_r+0xa0e>
 800671e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006722:	f000 8354 	beq.w	8006dce <_svfiprintf_r+0xa0e>
 8006726:	9d06      	ldr	r5, [sp, #24]
 8006728:	9805      	ldr	r0, [sp, #20]
 800672a:	682b      	ldr	r3, [r5, #0]
 800672c:	3504      	adds	r5, #4
 800672e:	9506      	str	r5, [sp, #24]
 8006730:	8018      	strh	r0, [r3, #0]
 8006732:	e65b      	b.n	80063ec <_svfiprintf_r+0x2c>
 8006734:	783b      	ldrb	r3, [r7, #0]
 8006736:	2b6c      	cmp	r3, #108	; 0x6c
 8006738:	bf0a      	itet	eq
 800673a:	f04a 0a20 	orreq.w	sl, sl, #32
 800673e:	f04a 0a10 	orrne.w	sl, sl, #16
 8006742:	f817 3f01 	ldrbeq.w	r3, [r7, #1]!
 8006746:	e68e      	b.n	8006466 <_svfiprintf_r+0xa6>
 8006748:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 800674c:	783b      	ldrb	r3, [r7, #0]
 800674e:	e68a      	b.n	8006466 <_svfiprintf_r+0xa6>
 8006750:	f01a 0f20 	tst.w	sl, #32
 8006754:	f648 52ac 	movw	r2, #36268	; 0x8dac
 8006758:	f6c0 0200 	movt	r2, #2048	; 0x800
 800675c:	9208      	str	r2, [sp, #32]
 800675e:	f000 80c8 	beq.w	80068f2 <_svfiprintf_r+0x532>
 8006762:	9d06      	ldr	r5, [sp, #24]
 8006764:	1dea      	adds	r2, r5, #7
 8006766:	f022 0207 	bic.w	r2, r2, #7
 800676a:	f102 0008 	add.w	r0, r2, #8
 800676e:	9006      	str	r0, [sp, #24]
 8006770:	e9d2 4500 	ldrd	r4, r5, [r2]
 8006774:	ea54 0005 	orrs.w	r0, r4, r5
 8006778:	bf0c      	ite	eq
 800677a:	2200      	moveq	r2, #0
 800677c:	2201      	movne	r2, #1
 800677e:	ea1a 0f02 	tst.w	sl, r2
 8006782:	f000 82b4 	beq.w	8006cee <_svfiprintf_r+0x92e>
 8006786:	f88d 30a5 	strb.w	r3, [sp, #165]	; 0xa5
 800678a:	f04a 0a02 	orr.w	sl, sl, #2
 800678e:	2330      	movs	r3, #48	; 0x30
 8006790:	2201      	movs	r2, #1
 8006792:	f88d 30a4 	strb.w	r3, [sp, #164]	; 0xa4
 8006796:	2302      	movs	r3, #2
 8006798:	e6db      	b.n	8006552 <_svfiprintf_r+0x192>
 800679a:	9b06      	ldr	r3, [sp, #24]
 800679c:	2001      	movs	r0, #1
 800679e:	aa1c      	add	r2, sp, #112	; 0x70
 80067a0:	2500      	movs	r5, #0
 80067a2:	1d19      	adds	r1, r3, #4
 80067a4:	9002      	str	r0, [sp, #8]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	9106      	str	r1, [sp, #24]
 80067aa:	9003      	str	r0, [sp, #12]
 80067ac:	9209      	str	r2, [sp, #36]	; 0x24
 80067ae:	f88d 50a7 	strb.w	r5, [sp, #167]	; 0xa7
 80067b2:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 80067b6:	2100      	movs	r1, #0
 80067b8:	9107      	str	r1, [sp, #28]
 80067ba:	f01a 0202 	ands.w	r2, sl, #2
 80067be:	920a      	str	r2, [sp, #40]	; 0x28
 80067c0:	d002      	beq.n	80067c8 <_svfiprintf_r+0x408>
 80067c2:	9b02      	ldr	r3, [sp, #8]
 80067c4:	3302      	adds	r3, #2
 80067c6:	9302      	str	r3, [sp, #8]
 80067c8:	f01a 0584 	ands.w	r5, sl, #132	; 0x84
 80067cc:	950b      	str	r5, [sp, #44]	; 0x2c
 80067ce:	f040 80b5 	bne.w	800693c <_svfiprintf_r+0x57c>
 80067d2:	9804      	ldr	r0, [sp, #16]
 80067d4:	9902      	ldr	r1, [sp, #8]
 80067d6:	1a44      	subs	r4, r0, r1
 80067d8:	2c00      	cmp	r4, #0
 80067da:	f340 80af 	ble.w	800693c <_svfiprintf_r+0x57c>
 80067de:	2c10      	cmp	r4, #16
 80067e0:	f340 832e 	ble.w	8006e40 <_svfiprintf_r+0xa80>
 80067e4:	f648 7528 	movw	r5, #36648	; 0x8f28
 80067e8:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 80067ea:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80067ec:	f6c0 0500 	movt	r5, #2048	; 0x800
 80067f0:	f04f 0810 	mov.w	r8, #16
 80067f4:	e002      	b.n	80067fc <_svfiprintf_r+0x43c>
 80067f6:	3c10      	subs	r4, #16
 80067f8:	2c10      	cmp	r4, #16
 80067fa:	dd1c      	ble.n	8006836 <_svfiprintf_r+0x476>
 80067fc:	3301      	adds	r3, #1
 80067fe:	6035      	str	r5, [r6, #0]
 8006800:	f8c6 8004 	str.w	r8, [r6, #4]
 8006804:	3210      	adds	r2, #16
 8006806:	3608      	adds	r6, #8
 8006808:	2b07      	cmp	r3, #7
 800680a:	9327      	str	r3, [sp, #156]	; 0x9c
 800680c:	f106 0c08 	add.w	ip, r6, #8
 8006810:	9228      	str	r2, [sp, #160]	; 0xa0
 8006812:	ddf0      	ble.n	80067f6 <_svfiprintf_r+0x436>
 8006814:	aa26      	add	r2, sp, #152	; 0x98
 8006816:	4658      	mov	r0, fp
 8006818:	4649      	mov	r1, r9
 800681a:	ae0c      	add	r6, sp, #48	; 0x30
 800681c:	f7ff fd4c 	bl	80062b8 <__ssprint_r>
 8006820:	aa0c      	add	r2, sp, #48	; 0x30
 8006822:	f102 0c08 	add.w	ip, r2, #8
 8006826:	2800      	cmp	r0, #0
 8006828:	f040 8156 	bne.w	8006ad8 <_svfiprintf_r+0x718>
 800682c:	3c10      	subs	r4, #16
 800682e:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8006830:	2c10      	cmp	r4, #16
 8006832:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006834:	dce2      	bgt.n	80067fc <_svfiprintf_r+0x43c>
 8006836:	3301      	adds	r3, #1
 8006838:	6035      	str	r5, [r6, #0]
 800683a:	2b07      	cmp	r3, #7
 800683c:	6074      	str	r4, [r6, #4]
 800683e:	4422      	add	r2, r4
 8006840:	9327      	str	r3, [sp, #156]	; 0x9c
 8006842:	9228      	str	r2, [sp, #160]	; 0xa0
 8006844:	bfdc      	itt	le
 8006846:	f10c 0108 	addle.w	r1, ip, #8
 800684a:	4666      	movle	r6, ip
 800684c:	dd7a      	ble.n	8006944 <_svfiprintf_r+0x584>
 800684e:	4658      	mov	r0, fp
 8006850:	4649      	mov	r1, r9
 8006852:	aa26      	add	r2, sp, #152	; 0x98
 8006854:	f7ff fd30 	bl	80062b8 <__ssprint_r>
 8006858:	2800      	cmp	r0, #0
 800685a:	f040 813d 	bne.w	8006ad8 <_svfiprintf_r+0x718>
 800685e:	ab0c      	add	r3, sp, #48	; 0x30
 8006860:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8006862:	f103 0108 	add.w	r1, r3, #8
 8006866:	ae0c      	add	r6, sp, #48	; 0x30
 8006868:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800686a:	e06b      	b.n	8006944 <_svfiprintf_r+0x584>
 800686c:	f04a 0a01 	orr.w	sl, sl, #1
 8006870:	783b      	ldrb	r3, [r7, #0]
 8006872:	e5f8      	b.n	8006466 <_svfiprintf_r+0xa6>
 8006874:	4639      	mov	r1, r7
 8006876:	2200      	movs	r2, #0
 8006878:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 800687c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006880:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8006884:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 8006888:	460f      	mov	r7, r1
 800688a:	2809      	cmp	r0, #9
 800688c:	eb05 0242 	add.w	r2, r5, r2, lsl #1
 8006890:	d9f2      	bls.n	8006878 <_svfiprintf_r+0x4b8>
 8006892:	9204      	str	r2, [sp, #16]
 8006894:	e5e8      	b.n	8006468 <_svfiprintf_r+0xa8>
 8006896:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800689a:	783b      	ldrb	r3, [r7, #0]
 800689c:	e5e3      	b.n	8006466 <_svfiprintf_r+0xa6>
 800689e:	f88d 40a7 	strb.w	r4, [sp, #167]	; 0xa7
 80068a2:	783b      	ldrb	r3, [r7, #0]
 80068a4:	e5df      	b.n	8006466 <_svfiprintf_r+0xa6>
 80068a6:	f817 3b01 	ldrb.w	r3, [r7], #1
 80068aa:	2b2a      	cmp	r3, #42	; 0x2a
 80068ac:	f000 8221 	beq.w	8006cf2 <_svfiprintf_r+0x932>
 80068b0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80068b4:	2a09      	cmp	r2, #9
 80068b6:	bf88      	it	hi
 80068b8:	f04f 0800 	movhi.w	r8, #0
 80068bc:	d80d      	bhi.n	80068da <_svfiprintf_r+0x51a>
 80068be:	4639      	mov	r1, r7
 80068c0:	f04f 0800 	mov.w	r8, #0
 80068c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068c8:	eb08 0888 	add.w	r8, r8, r8, lsl #2
 80068cc:	eb02 0848 	add.w	r8, r2, r8, lsl #1
 80068d0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80068d4:	2a09      	cmp	r2, #9
 80068d6:	460f      	mov	r7, r1
 80068d8:	d9f4      	bls.n	80068c4 <_svfiprintf_r+0x504>
 80068da:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
 80068de:	e5c3      	b.n	8006468 <_svfiprintf_r+0xa8>
 80068e0:	f01a 0f20 	tst.w	sl, #32
 80068e4:	f648 51c0 	movw	r1, #36288	; 0x8dc0
 80068e8:	f6c0 0100 	movt	r1, #2048	; 0x800
 80068ec:	9108      	str	r1, [sp, #32]
 80068ee:	f47f af38 	bne.w	8006762 <_svfiprintf_r+0x3a2>
 80068f2:	f01a 0f10 	tst.w	sl, #16
 80068f6:	f040 8233 	bne.w	8006d60 <_svfiprintf_r+0x9a0>
 80068fa:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80068fe:	f000 8286 	beq.w	8006e0e <_svfiprintf_r+0xa4e>
 8006902:	9a06      	ldr	r2, [sp, #24]
 8006904:	2500      	movs	r5, #0
 8006906:	8814      	ldrh	r4, [r2, #0]
 8006908:	3204      	adds	r2, #4
 800690a:	9206      	str	r2, [sp, #24]
 800690c:	e732      	b.n	8006774 <_svfiprintf_r+0x3b4>
 800690e:	2b00      	cmp	r3, #0
 8006910:	f000 80db 	beq.w	8006aca <_svfiprintf_r+0x70a>
 8006914:	2001      	movs	r0, #1
 8006916:	2100      	movs	r1, #0
 8006918:	aa1c      	add	r2, sp, #112	; 0x70
 800691a:	9002      	str	r0, [sp, #8]
 800691c:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 8006920:	f88d 10a7 	strb.w	r1, [sp, #167]	; 0xa7
 8006924:	9003      	str	r0, [sp, #12]
 8006926:	9209      	str	r2, [sp, #36]	; 0x24
 8006928:	e745      	b.n	80067b6 <_svfiprintf_r+0x3f6>
 800692a:	f89d 30a7 	ldrb.w	r3, [sp, #167]	; 0xa7
 800692e:	2b00      	cmp	r3, #0
 8006930:	f040 8227 	bne.w	8006d82 <_svfiprintf_r+0x9c2>
 8006934:	f88d c0a7 	strb.w	ip, [sp, #167]	; 0xa7
 8006938:	783b      	ldrb	r3, [r7, #0]
 800693a:	e594      	b.n	8006466 <_svfiprintf_r+0xa6>
 800693c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800693e:	f106 0108 	add.w	r1, r6, #8
 8006942:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006944:	f89d 00a7 	ldrb.w	r0, [sp, #167]	; 0xa7
 8006948:	b168      	cbz	r0, 8006966 <_svfiprintf_r+0x5a6>
 800694a:	3301      	adds	r3, #1
 800694c:	f10d 00a7 	add.w	r0, sp, #167	; 0xa7
 8006950:	6030      	str	r0, [r6, #0]
 8006952:	2001      	movs	r0, #1
 8006954:	2b07      	cmp	r3, #7
 8006956:	6070      	str	r0, [r6, #4]
 8006958:	4402      	add	r2, r0
 800695a:	9327      	str	r3, [sp, #156]	; 0x9c
 800695c:	9228      	str	r2, [sp, #160]	; 0xa0
 800695e:	f300 8132 	bgt.w	8006bc6 <_svfiprintf_r+0x806>
 8006962:	460e      	mov	r6, r1
 8006964:	3108      	adds	r1, #8
 8006966:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006968:	b160      	cbz	r0, 8006984 <_svfiprintf_r+0x5c4>
 800696a:	3301      	adds	r3, #1
 800696c:	a829      	add	r0, sp, #164	; 0xa4
 800696e:	6030      	str	r0, [r6, #0]
 8006970:	2002      	movs	r0, #2
 8006972:	2b07      	cmp	r3, #7
 8006974:	6070      	str	r0, [r6, #4]
 8006976:	4402      	add	r2, r0
 8006978:	9327      	str	r3, [sp, #156]	; 0x9c
 800697a:	9228      	str	r2, [sp, #160]	; 0xa0
 800697c:	f300 8134 	bgt.w	8006be8 <_svfiprintf_r+0x828>
 8006980:	460e      	mov	r6, r1
 8006982:	3108      	adds	r1, #8
 8006984:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8006986:	2d80      	cmp	r5, #128	; 0x80
 8006988:	f000 80b3 	beq.w	8006af2 <_svfiprintf_r+0x732>
 800698c:	9807      	ldr	r0, [sp, #28]
 800698e:	9d03      	ldr	r5, [sp, #12]
 8006990:	1b44      	subs	r4, r0, r5
 8006992:	2c00      	cmp	r4, #0
 8006994:	dd3e      	ble.n	8006a14 <_svfiprintf_r+0x654>
 8006996:	2c10      	cmp	r4, #16
 8006998:	f340 8221 	ble.w	8006dde <_svfiprintf_r+0xa1e>
 800699c:	4d91      	ldr	r5, [pc, #580]	; (8006be4 <_svfiprintf_r+0x824>)
 800699e:	f04f 0810 	mov.w	r8, #16
 80069a2:	e002      	b.n	80069aa <_svfiprintf_r+0x5ea>
 80069a4:	3c10      	subs	r4, #16
 80069a6:	2c10      	cmp	r4, #16
 80069a8:	dd1b      	ble.n	80069e2 <_svfiprintf_r+0x622>
 80069aa:	3301      	adds	r3, #1
 80069ac:	6035      	str	r5, [r6, #0]
 80069ae:	f8c6 8004 	str.w	r8, [r6, #4]
 80069b2:	3210      	adds	r2, #16
 80069b4:	3608      	adds	r6, #8
 80069b6:	2b07      	cmp	r3, #7
 80069b8:	9327      	str	r3, [sp, #156]	; 0x9c
 80069ba:	f106 0c08 	add.w	ip, r6, #8
 80069be:	9228      	str	r2, [sp, #160]	; 0xa0
 80069c0:	ddf0      	ble.n	80069a4 <_svfiprintf_r+0x5e4>
 80069c2:	4649      	mov	r1, r9
 80069c4:	4658      	mov	r0, fp
 80069c6:	aa26      	add	r2, sp, #152	; 0x98
 80069c8:	ae0c      	add	r6, sp, #48	; 0x30
 80069ca:	f7ff fc75 	bl	80062b8 <__ssprint_r>
 80069ce:	a90c      	add	r1, sp, #48	; 0x30
 80069d0:	f101 0c08 	add.w	ip, r1, #8
 80069d4:	2800      	cmp	r0, #0
 80069d6:	d17f      	bne.n	8006ad8 <_svfiprintf_r+0x718>
 80069d8:	3c10      	subs	r4, #16
 80069da:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 80069dc:	2c10      	cmp	r4, #16
 80069de:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80069e0:	dce3      	bgt.n	80069aa <_svfiprintf_r+0x5ea>
 80069e2:	3301      	adds	r3, #1
 80069e4:	6035      	str	r5, [r6, #0]
 80069e6:	2b07      	cmp	r3, #7
 80069e8:	6074      	str	r4, [r6, #4]
 80069ea:	4422      	add	r2, r4
 80069ec:	9327      	str	r3, [sp, #156]	; 0x9c
 80069ee:	9228      	str	r2, [sp, #160]	; 0xa0
 80069f0:	bfdc      	itt	le
 80069f2:	f10c 0108 	addle.w	r1, ip, #8
 80069f6:	4666      	movle	r6, ip
 80069f8:	dd0c      	ble.n	8006a14 <_svfiprintf_r+0x654>
 80069fa:	4658      	mov	r0, fp
 80069fc:	4649      	mov	r1, r9
 80069fe:	aa26      	add	r2, sp, #152	; 0x98
 8006a00:	f7ff fc5a 	bl	80062b8 <__ssprint_r>
 8006a04:	2800      	cmp	r0, #0
 8006a06:	d167      	bne.n	8006ad8 <_svfiprintf_r+0x718>
 8006a08:	ab0c      	add	r3, sp, #48	; 0x30
 8006a0a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8006a0c:	f103 0108 	add.w	r1, r3, #8
 8006a10:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006a12:	ae0c      	add	r6, sp, #48	; 0x30
 8006a14:	3301      	adds	r3, #1
 8006a16:	9803      	ldr	r0, [sp, #12]
 8006a18:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006a1a:	2b07      	cmp	r3, #7
 8006a1c:	4402      	add	r2, r0
 8006a1e:	6070      	str	r0, [r6, #4]
 8006a20:	6035      	str	r5, [r6, #0]
 8006a22:	9327      	str	r3, [sp, #156]	; 0x9c
 8006a24:	9228      	str	r2, [sp, #160]	; 0xa0
 8006a26:	f300 80ae 	bgt.w	8006b86 <_svfiprintf_r+0x7c6>
 8006a2a:	f01a 0f04 	tst.w	sl, #4
 8006a2e:	d030      	beq.n	8006a92 <_svfiprintf_r+0x6d2>
 8006a30:	9b04      	ldr	r3, [sp, #16]
 8006a32:	9d02      	ldr	r5, [sp, #8]
 8006a34:	1b5c      	subs	r4, r3, r5
 8006a36:	2c00      	cmp	r4, #0
 8006a38:	dd2b      	ble.n	8006a92 <_svfiprintf_r+0x6d2>
 8006a3a:	2c10      	cmp	r4, #16
 8006a3c:	f340 8209 	ble.w	8006e52 <_svfiprintf_r+0xa92>
 8006a40:	f648 7528 	movw	r5, #36648	; 0x8f28
 8006a44:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006a46:	f6c0 0500 	movt	r5, #2048	; 0x800
 8006a4a:	2610      	movs	r6, #16
 8006a4c:	e002      	b.n	8006a54 <_svfiprintf_r+0x694>
 8006a4e:	3c10      	subs	r4, #16
 8006a50:	2c10      	cmp	r4, #16
 8006a52:	dd15      	ble.n	8006a80 <_svfiprintf_r+0x6c0>
 8006a54:	3301      	adds	r3, #1
 8006a56:	600d      	str	r5, [r1, #0]
 8006a58:	604e      	str	r6, [r1, #4]
 8006a5a:	3210      	adds	r2, #16
 8006a5c:	3108      	adds	r1, #8
 8006a5e:	2b07      	cmp	r3, #7
 8006a60:	9327      	str	r3, [sp, #156]	; 0x9c
 8006a62:	9228      	str	r2, [sp, #160]	; 0xa0
 8006a64:	ddf3      	ble.n	8006a4e <_svfiprintf_r+0x68e>
 8006a66:	4649      	mov	r1, r9
 8006a68:	4658      	mov	r0, fp
 8006a6a:	aa26      	add	r2, sp, #152	; 0x98
 8006a6c:	f7ff fc24 	bl	80062b8 <__ssprint_r>
 8006a70:	a90c      	add	r1, sp, #48	; 0x30
 8006a72:	2800      	cmp	r0, #0
 8006a74:	d130      	bne.n	8006ad8 <_svfiprintf_r+0x718>
 8006a76:	3c10      	subs	r4, #16
 8006a78:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8006a7a:	2c10      	cmp	r4, #16
 8006a7c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006a7e:	dce9      	bgt.n	8006a54 <_svfiprintf_r+0x694>
 8006a80:	3301      	adds	r3, #1
 8006a82:	600d      	str	r5, [r1, #0]
 8006a84:	2b07      	cmp	r3, #7
 8006a86:	604c      	str	r4, [r1, #4]
 8006a88:	4422      	add	r2, r4
 8006a8a:	9327      	str	r3, [sp, #156]	; 0x9c
 8006a8c:	9228      	str	r2, [sp, #160]	; 0xa0
 8006a8e:	f300 8141 	bgt.w	8006d14 <_svfiprintf_r+0x954>
 8006a92:	9805      	ldr	r0, [sp, #20]
 8006a94:	9b02      	ldr	r3, [sp, #8]
 8006a96:	9904      	ldr	r1, [sp, #16]
 8006a98:	428b      	cmp	r3, r1
 8006a9a:	bfac      	ite	ge
 8006a9c:	18c0      	addge	r0, r0, r3
 8006a9e:	1840      	addlt	r0, r0, r1
 8006aa0:	9005      	str	r0, [sp, #20]
 8006aa2:	2a00      	cmp	r2, #0
 8006aa4:	d179      	bne.n	8006b9a <_svfiprintf_r+0x7da>
 8006aa6:	2500      	movs	r5, #0
 8006aa8:	9527      	str	r5, [sp, #156]	; 0x9c
 8006aaa:	783b      	ldrb	r3, [r7, #0]
 8006aac:	ae0c      	add	r6, sp, #48	; 0x30
 8006aae:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
 8006ab2:	bf18      	it	ne
 8006ab4:	2201      	movne	r2, #1
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	bf0c      	ite	eq
 8006aba:	2300      	moveq	r3, #0
 8006abc:	f002 0301 	andne.w	r3, r2, #1
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	f47f aca0 	bne.w	8006406 <_svfiprintf_r+0x46>
 8006ac6:	463c      	mov	r4, r7
 8006ac8:	e4bc      	b.n	8006444 <_svfiprintf_r+0x84>
 8006aca:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006acc:	b123      	cbz	r3, 8006ad8 <_svfiprintf_r+0x718>
 8006ace:	4658      	mov	r0, fp
 8006ad0:	4649      	mov	r1, r9
 8006ad2:	aa26      	add	r2, sp, #152	; 0x98
 8006ad4:	f7ff fbf0 	bl	80062b8 <__ssprint_r>
 8006ad8:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8006adc:	9805      	ldr	r0, [sp, #20]
 8006ade:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006ae2:	bf18      	it	ne
 8006ae4:	f04f 30ff 	movne.w	r0, #4294967295
 8006ae8:	9005      	str	r0, [sp, #20]
 8006aea:	9805      	ldr	r0, [sp, #20]
 8006aec:	b02b      	add	sp, #172	; 0xac
 8006aee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006af2:	9804      	ldr	r0, [sp, #16]
 8006af4:	9d02      	ldr	r5, [sp, #8]
 8006af6:	1b44      	subs	r4, r0, r5
 8006af8:	2c00      	cmp	r4, #0
 8006afa:	bfd8      	it	le
 8006afc:	f106 0108 	addle.w	r1, r6, #8
 8006b00:	f77f af44 	ble.w	800698c <_svfiprintf_r+0x5cc>
 8006b04:	2c10      	cmp	r4, #16
 8006b06:	f340 81b9 	ble.w	8006e7c <_svfiprintf_r+0xabc>
 8006b0a:	4d36      	ldr	r5, [pc, #216]	; (8006be4 <_svfiprintf_r+0x824>)
 8006b0c:	f04f 0810 	mov.w	r8, #16
 8006b10:	e002      	b.n	8006b18 <_svfiprintf_r+0x758>
 8006b12:	3c10      	subs	r4, #16
 8006b14:	2c10      	cmp	r4, #16
 8006b16:	dd1b      	ble.n	8006b50 <_svfiprintf_r+0x790>
 8006b18:	3301      	adds	r3, #1
 8006b1a:	6035      	str	r5, [r6, #0]
 8006b1c:	f8c6 8004 	str.w	r8, [r6, #4]
 8006b20:	3210      	adds	r2, #16
 8006b22:	3608      	adds	r6, #8
 8006b24:	2b07      	cmp	r3, #7
 8006b26:	9327      	str	r3, [sp, #156]	; 0x9c
 8006b28:	f106 0c08 	add.w	ip, r6, #8
 8006b2c:	9228      	str	r2, [sp, #160]	; 0xa0
 8006b2e:	ddf0      	ble.n	8006b12 <_svfiprintf_r+0x752>
 8006b30:	4649      	mov	r1, r9
 8006b32:	4658      	mov	r0, fp
 8006b34:	aa26      	add	r2, sp, #152	; 0x98
 8006b36:	ae0c      	add	r6, sp, #48	; 0x30
 8006b38:	f7ff fbbe 	bl	80062b8 <__ssprint_r>
 8006b3c:	a90c      	add	r1, sp, #48	; 0x30
 8006b3e:	f101 0c08 	add.w	ip, r1, #8
 8006b42:	2800      	cmp	r0, #0
 8006b44:	d1c8      	bne.n	8006ad8 <_svfiprintf_r+0x718>
 8006b46:	3c10      	subs	r4, #16
 8006b48:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8006b4a:	2c10      	cmp	r4, #16
 8006b4c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006b4e:	dce3      	bgt.n	8006b18 <_svfiprintf_r+0x758>
 8006b50:	3301      	adds	r3, #1
 8006b52:	6035      	str	r5, [r6, #0]
 8006b54:	2b07      	cmp	r3, #7
 8006b56:	6074      	str	r4, [r6, #4]
 8006b58:	4422      	add	r2, r4
 8006b5a:	9327      	str	r3, [sp, #156]	; 0x9c
 8006b5c:	9228      	str	r2, [sp, #160]	; 0xa0
 8006b5e:	bfdc      	itt	le
 8006b60:	f10c 0108 	addle.w	r1, ip, #8
 8006b64:	4666      	movle	r6, ip
 8006b66:	f77f af11 	ble.w	800698c <_svfiprintf_r+0x5cc>
 8006b6a:	4658      	mov	r0, fp
 8006b6c:	4649      	mov	r1, r9
 8006b6e:	aa26      	add	r2, sp, #152	; 0x98
 8006b70:	f7ff fba2 	bl	80062b8 <__ssprint_r>
 8006b74:	2800      	cmp	r0, #0
 8006b76:	d1af      	bne.n	8006ad8 <_svfiprintf_r+0x718>
 8006b78:	ab0c      	add	r3, sp, #48	; 0x30
 8006b7a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8006b7c:	f103 0108 	add.w	r1, r3, #8
 8006b80:	ae0c      	add	r6, sp, #48	; 0x30
 8006b82:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006b84:	e702      	b.n	800698c <_svfiprintf_r+0x5cc>
 8006b86:	4658      	mov	r0, fp
 8006b88:	4649      	mov	r1, r9
 8006b8a:	aa26      	add	r2, sp, #152	; 0x98
 8006b8c:	f7ff fb94 	bl	80062b8 <__ssprint_r>
 8006b90:	2800      	cmp	r0, #0
 8006b92:	d1a1      	bne.n	8006ad8 <_svfiprintf_r+0x718>
 8006b94:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8006b96:	a90c      	add	r1, sp, #48	; 0x30
 8006b98:	e747      	b.n	8006a2a <_svfiprintf_r+0x66a>
 8006b9a:	4658      	mov	r0, fp
 8006b9c:	4649      	mov	r1, r9
 8006b9e:	aa26      	add	r2, sp, #152	; 0x98
 8006ba0:	f7ff fb8a 	bl	80062b8 <__ssprint_r>
 8006ba4:	2800      	cmp	r0, #0
 8006ba6:	f43f af7e 	beq.w	8006aa6 <_svfiprintf_r+0x6e6>
 8006baa:	e795      	b.n	8006ad8 <_svfiprintf_r+0x718>
 8006bac:	ab26      	add	r3, sp, #152	; 0x98
 8006bae:	9203      	str	r2, [sp, #12]
 8006bb0:	9309      	str	r3, [sp, #36]	; 0x24
 8006bb2:	e50d      	b.n	80065d0 <_svfiprintf_r+0x210>
 8006bb4:	4658      	mov	r0, fp
 8006bb6:	4649      	mov	r1, r9
 8006bb8:	aa26      	add	r2, sp, #152	; 0x98
 8006bba:	f7ff fb7d 	bl	80062b8 <__ssprint_r>
 8006bbe:	2800      	cmp	r0, #0
 8006bc0:	d18a      	bne.n	8006ad8 <_svfiprintf_r+0x718>
 8006bc2:	ae0c      	add	r6, sp, #48	; 0x30
 8006bc4:	e43b      	b.n	800643e <_svfiprintf_r+0x7e>
 8006bc6:	4658      	mov	r0, fp
 8006bc8:	4649      	mov	r1, r9
 8006bca:	aa26      	add	r2, sp, #152	; 0x98
 8006bcc:	f7ff fb74 	bl	80062b8 <__ssprint_r>
 8006bd0:	2800      	cmp	r0, #0
 8006bd2:	d181      	bne.n	8006ad8 <_svfiprintf_r+0x718>
 8006bd4:	ad0c      	add	r5, sp, #48	; 0x30
 8006bd6:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8006bd8:	f105 0108 	add.w	r1, r5, #8
 8006bdc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006bde:	462e      	mov	r6, r5
 8006be0:	e6c1      	b.n	8006966 <_svfiprintf_r+0x5a6>
 8006be2:	bf00      	nop
 8006be4:	08008f38 	.word	0x08008f38
 8006be8:	4658      	mov	r0, fp
 8006bea:	4649      	mov	r1, r9
 8006bec:	aa26      	add	r2, sp, #152	; 0x98
 8006bee:	f7ff fb63 	bl	80062b8 <__ssprint_r>
 8006bf2:	2800      	cmp	r0, #0
 8006bf4:	f47f af70 	bne.w	8006ad8 <_svfiprintf_r+0x718>
 8006bf8:	ab0c      	add	r3, sp, #48	; 0x30
 8006bfa:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8006bfc:	f103 0108 	add.w	r1, r3, #8
 8006c00:	ae0c      	add	r6, sp, #48	; 0x30
 8006c02:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006c04:	e6be      	b.n	8006984 <_svfiprintf_r+0x5c4>
 8006c06:	2c0a      	cmp	r4, #10
 8006c08:	f175 0300 	sbcs.w	r3, r5, #0
 8006c0c:	f0c0 8093 	bcc.w	8006d36 <_svfiprintf_r+0x976>
 8006c10:	a91c      	add	r1, sp, #112	; 0x70
 8006c12:	9703      	str	r7, [sp, #12]
 8006c14:	f101 0327 	add.w	r3, r1, #39	; 0x27
 8006c18:	9102      	str	r1, [sp, #8]
 8006c1a:	461f      	mov	r7, r3
 8006c1c:	9607      	str	r6, [sp, #28]
 8006c1e:	4620      	mov	r0, r4
 8006c20:	4629      	mov	r1, r5
 8006c22:	220a      	movs	r2, #10
 8006c24:	2300      	movs	r3, #0
 8006c26:	f001 fcc9 	bl	80085bc <__aeabi_uldivmod>
 8006c2a:	463e      	mov	r6, r7
 8006c2c:	4620      	mov	r0, r4
 8006c2e:	4629      	mov	r1, r5
 8006c30:	2300      	movs	r3, #0
 8006c32:	3f01      	subs	r7, #1
 8006c34:	f102 0430 	add.w	r4, r2, #48	; 0x30
 8006c38:	220a      	movs	r2, #10
 8006c3a:	7034      	strb	r4, [r6, #0]
 8006c3c:	f001 fcbe 	bl	80085bc <__aeabi_uldivmod>
 8006c40:	4604      	mov	r4, r0
 8006c42:	460d      	mov	r5, r1
 8006c44:	ea54 0205 	orrs.w	r2, r4, r5
 8006c48:	d1e9      	bne.n	8006c1e <_svfiprintf_r+0x85e>
 8006c4a:	9609      	str	r6, [sp, #36]	; 0x24
 8006c4c:	9f03      	ldr	r7, [sp, #12]
 8006c4e:	9e07      	ldr	r6, [sp, #28]
 8006c50:	e01a      	b.n	8006c88 <_svfiprintf_r+0x8c8>
 8006c52:	ad26      	add	r5, sp, #152	; 0x98
 8006c54:	9303      	str	r3, [sp, #12]
 8006c56:	9509      	str	r5, [sp, #36]	; 0x24
 8006c58:	e4ba      	b.n	80065d0 <_svfiprintf_r+0x210>
 8006c5a:	a91c      	add	r1, sp, #112	; 0x70
 8006c5c:	f8dd c020 	ldr.w	ip, [sp, #32]
 8006c60:	f101 0027 	add.w	r0, r1, #39	; 0x27
 8006c64:	9102      	str	r1, [sp, #8]
 8006c66:	f004 020f 	and.w	r2, r4, #15
 8006c6a:	0923      	lsrs	r3, r4, #4
 8006c6c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8006c70:	0929      	lsrs	r1, r5, #4
 8006c72:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8006c76:	461c      	mov	r4, r3
 8006c78:	4603      	mov	r3, r0
 8006c7a:	460d      	mov	r5, r1
 8006c7c:	3801      	subs	r0, #1
 8006c7e:	701a      	strb	r2, [r3, #0]
 8006c80:	ea54 0205 	orrs.w	r2, r4, r5
 8006c84:	d1ef      	bne.n	8006c66 <_svfiprintf_r+0x8a6>
 8006c86:	9309      	str	r3, [sp, #36]	; 0x24
 8006c88:	9d02      	ldr	r5, [sp, #8]
 8006c8a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c8c:	f105 0328 	add.w	r3, r5, #40	; 0x28
 8006c90:	1a1b      	subs	r3, r3, r0
 8006c92:	9303      	str	r3, [sp, #12]
 8006c94:	e49c      	b.n	80065d0 <_svfiprintf_r+0x210>
 8006c96:	f01a 0f10 	tst.w	sl, #16
 8006c9a:	d175      	bne.n	8006d88 <_svfiprintf_r+0x9c8>
 8006c9c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006ca0:	f000 80a4 	beq.w	8006dec <_svfiprintf_r+0xa2c>
 8006ca4:	9b06      	ldr	r3, [sp, #24]
 8006ca6:	f9b3 4000 	ldrsh.w	r4, [r3]
 8006caa:	3304      	adds	r3, #4
 8006cac:	9306      	str	r3, [sp, #24]
 8006cae:	17e5      	asrs	r5, r4, #31
 8006cb0:	e4b7      	b.n	8006622 <_svfiprintf_r+0x262>
 8006cb2:	f01a 0f10 	tst.w	sl, #16
 8006cb6:	d17f      	bne.n	8006db8 <_svfiprintf_r+0x9f8>
 8006cb8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006cbc:	f000 80ad 	beq.w	8006e1a <_svfiprintf_r+0xa5a>
 8006cc0:	9b06      	ldr	r3, [sp, #24]
 8006cc2:	881a      	ldrh	r2, [r3, #0]
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	e009      	b.n	8006cdc <_svfiprintf_r+0x91c>
 8006cc8:	f01a 0110 	ands.w	r1, sl, #16
 8006ccc:	d14e      	bne.n	8006d6c <_svfiprintf_r+0x9ac>
 8006cce:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8006cd2:	f000 8091 	beq.w	8006df8 <_svfiprintf_r+0xa38>
 8006cd6:	9b06      	ldr	r3, [sp, #24]
 8006cd8:	881a      	ldrh	r2, [r3, #0]
 8006cda:	460b      	mov	r3, r1
 8006cdc:	9d06      	ldr	r5, [sp, #24]
 8006cde:	4614      	mov	r4, r2
 8006ce0:	3504      	adds	r5, #4
 8006ce2:	9506      	str	r5, [sp, #24]
 8006ce4:	2500      	movs	r5, #0
 8006ce6:	3a00      	subs	r2, #0
 8006ce8:	bf18      	it	ne
 8006cea:	2201      	movne	r2, #1
 8006cec:	e431      	b.n	8006552 <_svfiprintf_r+0x192>
 8006cee:	2302      	movs	r3, #2
 8006cf0:	e42f      	b.n	8006552 <_svfiprintf_r+0x192>
 8006cf2:	9d06      	ldr	r5, [sp, #24]
 8006cf4:	1d2a      	adds	r2, r5, #4
 8006cf6:	f8d5 8000 	ldr.w	r8, [r5]
 8006cfa:	f1b8 0f00 	cmp.w	r8, #0
 8006cfe:	bfbe      	ittt	lt
 8006d00:	f04f 38ff 	movlt.w	r8, #4294967295
 8006d04:	783b      	ldrblt	r3, [r7, #0]
 8006d06:	9206      	strlt	r2, [sp, #24]
 8006d08:	f6ff abad 	blt.w	8006466 <_svfiprintf_r+0xa6>
 8006d0c:	783b      	ldrb	r3, [r7, #0]
 8006d0e:	9206      	str	r2, [sp, #24]
 8006d10:	f7ff bba9 	b.w	8006466 <_svfiprintf_r+0xa6>
 8006d14:	4658      	mov	r0, fp
 8006d16:	4649      	mov	r1, r9
 8006d18:	aa26      	add	r2, sp, #152	; 0x98
 8006d1a:	f7ff facd 	bl	80062b8 <__ssprint_r>
 8006d1e:	2800      	cmp	r0, #0
 8006d20:	f47f aeda 	bne.w	8006ad8 <_svfiprintf_r+0x718>
 8006d24:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8006d26:	e6b4      	b.n	8006a92 <_svfiprintf_r+0x6d2>
 8006d28:	9902      	ldr	r1, [sp, #8]
 8006d2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d2c:	f101 0328 	add.w	r3, r1, #40	; 0x28
 8006d30:	1a9b      	subs	r3, r3, r2
 8006d32:	9303      	str	r3, [sp, #12]
 8006d34:	e44c      	b.n	80065d0 <_svfiprintf_r+0x210>
 8006d36:	3430      	adds	r4, #48	; 0x30
 8006d38:	2501      	movs	r5, #1
 8006d3a:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 8006d3e:	9503      	str	r5, [sp, #12]
 8006d40:	f88d 4097 	strb.w	r4, [sp, #151]	; 0x97
 8006d44:	9009      	str	r0, [sp, #36]	; 0x24
 8006d46:	e443      	b.n	80065d0 <_svfiprintf_r+0x210>
 8006d48:	9b06      	ldr	r3, [sp, #24]
 8006d4a:	9d05      	ldr	r5, [sp, #20]
 8006d4c:	9806      	ldr	r0, [sp, #24]
 8006d4e:	6819      	ldr	r1, [r3, #0]
 8006d50:	462a      	mov	r2, r5
 8006d52:	17eb      	asrs	r3, r5, #31
 8006d54:	3004      	adds	r0, #4
 8006d56:	9006      	str	r0, [sp, #24]
 8006d58:	e9c1 2300 	strd	r2, r3, [r1]
 8006d5c:	f7ff bb46 	b.w	80063ec <_svfiprintf_r+0x2c>
 8006d60:	9906      	ldr	r1, [sp, #24]
 8006d62:	2500      	movs	r5, #0
 8006d64:	680c      	ldr	r4, [r1, #0]
 8006d66:	3104      	adds	r1, #4
 8006d68:	9106      	str	r1, [sp, #24]
 8006d6a:	e503      	b.n	8006774 <_svfiprintf_r+0x3b4>
 8006d6c:	9906      	ldr	r1, [sp, #24]
 8006d6e:	680a      	ldr	r2, [r1, #0]
 8006d70:	3104      	adds	r1, #4
 8006d72:	4614      	mov	r4, r2
 8006d74:	2500      	movs	r5, #0
 8006d76:	3a00      	subs	r2, #0
 8006d78:	9106      	str	r1, [sp, #24]
 8006d7a:	bf18      	it	ne
 8006d7c:	2201      	movne	r2, #1
 8006d7e:	f7ff bbe8 	b.w	8006552 <_svfiprintf_r+0x192>
 8006d82:	783b      	ldrb	r3, [r7, #0]
 8006d84:	f7ff bb6f 	b.w	8006466 <_svfiprintf_r+0xa6>
 8006d88:	9a06      	ldr	r2, [sp, #24]
 8006d8a:	6814      	ldr	r4, [r2, #0]
 8006d8c:	3204      	adds	r2, #4
 8006d8e:	9206      	str	r2, [sp, #24]
 8006d90:	17e5      	asrs	r5, r4, #31
 8006d92:	2c00      	cmp	r4, #0
 8006d94:	f175 0000 	sbcs.w	r0, r5, #0
 8006d98:	f6bf ac48 	bge.w	800662c <_svfiprintf_r+0x26c>
 8006d9c:	4264      	negs	r4, r4
 8006d9e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8006da2:	232d      	movs	r3, #45	; 0x2d
 8006da4:	ea54 0205 	orrs.w	r2, r4, r5
 8006da8:	f88d 30a7 	strb.w	r3, [sp, #167]	; 0xa7
 8006dac:	bf0c      	ite	eq
 8006dae:	2200      	moveq	r2, #0
 8006db0:	2201      	movne	r2, #1
 8006db2:	2301      	movs	r3, #1
 8006db4:	f7ff bbd0 	b.w	8006558 <_svfiprintf_r+0x198>
 8006db8:	9906      	ldr	r1, [sp, #24]
 8006dba:	2301      	movs	r3, #1
 8006dbc:	680a      	ldr	r2, [r1, #0]
 8006dbe:	e7d7      	b.n	8006d70 <_svfiprintf_r+0x9b0>
 8006dc0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006dc2:	2100      	movs	r1, #0
 8006dc4:	9107      	str	r1, [sp, #28]
 8006dc6:	f7ff fa47 	bl	8006258 <strlen>
 8006dca:	9003      	str	r0, [sp, #12]
 8006dcc:	e402      	b.n	80065d4 <_svfiprintf_r+0x214>
 8006dce:	9906      	ldr	r1, [sp, #24]
 8006dd0:	9a05      	ldr	r2, [sp, #20]
 8006dd2:	680b      	ldr	r3, [r1, #0]
 8006dd4:	3104      	adds	r1, #4
 8006dd6:	9106      	str	r1, [sp, #24]
 8006dd8:	601a      	str	r2, [r3, #0]
 8006dda:	f7ff bb07 	b.w	80063ec <_svfiprintf_r+0x2c>
 8006dde:	4d2e      	ldr	r5, [pc, #184]	; (8006e98 <_svfiprintf_r+0xad8>)
 8006de0:	468c      	mov	ip, r1
 8006de2:	e5fe      	b.n	80069e2 <_svfiprintf_r+0x622>
 8006de4:	2300      	movs	r3, #0
 8006de6:	9307      	str	r3, [sp, #28]
 8006de8:	f7ff bbf4 	b.w	80065d4 <_svfiprintf_r+0x214>
 8006dec:	9d06      	ldr	r5, [sp, #24]
 8006dee:	682c      	ldr	r4, [r5, #0]
 8006df0:	3504      	adds	r5, #4
 8006df2:	9506      	str	r5, [sp, #24]
 8006df4:	17e5      	asrs	r5, r4, #31
 8006df6:	e414      	b.n	8006622 <_svfiprintf_r+0x262>
 8006df8:	9806      	ldr	r0, [sp, #24]
 8006dfa:	6802      	ldr	r2, [r0, #0]
 8006dfc:	3004      	adds	r0, #4
 8006dfe:	4614      	mov	r4, r2
 8006e00:	2500      	movs	r5, #0
 8006e02:	3a00      	subs	r2, #0
 8006e04:	9006      	str	r0, [sp, #24]
 8006e06:	bf18      	it	ne
 8006e08:	2201      	movne	r2, #1
 8006e0a:	f7ff bba2 	b.w	8006552 <_svfiprintf_r+0x192>
 8006e0e:	9d06      	ldr	r5, [sp, #24]
 8006e10:	682c      	ldr	r4, [r5, #0]
 8006e12:	3504      	adds	r5, #4
 8006e14:	9506      	str	r5, [sp, #24]
 8006e16:	2500      	movs	r5, #0
 8006e18:	e4ac      	b.n	8006774 <_svfiprintf_r+0x3b4>
 8006e1a:	9806      	ldr	r0, [sp, #24]
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	6802      	ldr	r2, [r0, #0]
 8006e20:	e7ec      	b.n	8006dfc <_svfiprintf_r+0xa3c>
 8006e22:	2140      	movs	r1, #64	; 0x40
 8006e24:	9201      	str	r2, [sp, #4]
 8006e26:	f7fe f937 	bl	8005098 <_malloc_r>
 8006e2a:	9a01      	ldr	r2, [sp, #4]
 8006e2c:	f8c9 0000 	str.w	r0, [r9]
 8006e30:	f8c9 0010 	str.w	r0, [r9, #16]
 8006e34:	b350      	cbz	r0, 8006e8c <_svfiprintf_r+0xacc>
 8006e36:	2340      	movs	r3, #64	; 0x40
 8006e38:	f8c9 3014 	str.w	r3, [r9, #20]
 8006e3c:	f7ff bace 	b.w	80063dc <_svfiprintf_r+0x1c>
 8006e40:	f648 7528 	movw	r5, #36648	; 0x8f28
 8006e44:	f106 0c08 	add.w	ip, r6, #8
 8006e48:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8006e4a:	f6c0 0500 	movt	r5, #2048	; 0x800
 8006e4e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006e50:	e4f1      	b.n	8006836 <_svfiprintf_r+0x476>
 8006e52:	f648 7528 	movw	r5, #36648	; 0x8f28
 8006e56:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006e58:	f6c0 0500 	movt	r5, #2048	; 0x800
 8006e5c:	e610      	b.n	8006a80 <_svfiprintf_r+0x6c0>
 8006e5e:	f1b8 0f06 	cmp.w	r8, #6
 8006e62:	bf34      	ite	cc
 8006e64:	4641      	movcc	r1, r8
 8006e66:	2106      	movcs	r1, #6
 8006e68:	f648 52d4 	movw	r2, #36308	; 0x8dd4
 8006e6c:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
 8006e70:	f6c0 0200 	movt	r2, #2048	; 0x800
 8006e74:	9103      	str	r1, [sp, #12]
 8006e76:	9302      	str	r3, [sp, #8]
 8006e78:	9209      	str	r2, [sp, #36]	; 0x24
 8006e7a:	e49c      	b.n	80067b6 <_svfiprintf_r+0x3f6>
 8006e7c:	4d06      	ldr	r5, [pc, #24]	; (8006e98 <_svfiprintf_r+0xad8>)
 8006e7e:	468c      	mov	ip, r1
 8006e80:	e666      	b.n	8006b50 <_svfiprintf_r+0x790>
 8006e82:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e86:	9007      	str	r0, [sp, #28]
 8006e88:	f7ff bba4 	b.w	80065d4 <_svfiprintf_r+0x214>
 8006e8c:	3801      	subs	r0, #1
 8006e8e:	230c      	movs	r3, #12
 8006e90:	9005      	str	r0, [sp, #20]
 8006e92:	f8cb 3000 	str.w	r3, [fp]
 8006e96:	e628      	b.n	8006aea <_svfiprintf_r+0x72a>
 8006e98:	08008f38 	.word	0x08008f38

08006e9c <_calloc_r>:
 8006e9c:	b538      	push	{r3, r4, r5, lr}
 8006e9e:	fb01 f102 	mul.w	r1, r1, r2
 8006ea2:	f7fe f8f9 	bl	8005098 <_malloc_r>
 8006ea6:	4604      	mov	r4, r0
 8006ea8:	b1f8      	cbz	r0, 8006eea <_calloc_r+0x4e>
 8006eaa:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8006eae:	f022 0203 	bic.w	r2, r2, #3
 8006eb2:	3a04      	subs	r2, #4
 8006eb4:	2a24      	cmp	r2, #36	; 0x24
 8006eb6:	d81a      	bhi.n	8006eee <_calloc_r+0x52>
 8006eb8:	2a13      	cmp	r2, #19
 8006eba:	4603      	mov	r3, r0
 8006ebc:	d90f      	bls.n	8006ede <_calloc_r+0x42>
 8006ebe:	2100      	movs	r1, #0
 8006ec0:	f840 1b04 	str.w	r1, [r0], #4
 8006ec4:	1d03      	adds	r3, r0, #4
 8006ec6:	2a1b      	cmp	r2, #27
 8006ec8:	6061      	str	r1, [r4, #4]
 8006eca:	d908      	bls.n	8006ede <_calloc_r+0x42>
 8006ecc:	1d1d      	adds	r5, r3, #4
 8006ece:	6041      	str	r1, [r0, #4]
 8006ed0:	6059      	str	r1, [r3, #4]
 8006ed2:	3308      	adds	r3, #8
 8006ed4:	2a24      	cmp	r2, #36	; 0x24
 8006ed6:	bf02      	ittt	eq
 8006ed8:	6069      	streq	r1, [r5, #4]
 8006eda:	6059      	streq	r1, [r3, #4]
 8006edc:	3308      	addeq	r3, #8
 8006ede:	461a      	mov	r2, r3
 8006ee0:	2100      	movs	r1, #0
 8006ee2:	f842 1b04 	str.w	r1, [r2], #4
 8006ee6:	6059      	str	r1, [r3, #4]
 8006ee8:	6051      	str	r1, [r2, #4]
 8006eea:	4620      	mov	r0, r4
 8006eec:	bd38      	pop	{r3, r4, r5, pc}
 8006eee:	2100      	movs	r1, #0
 8006ef0:	f7fb fa82 	bl	80023f8 <memset>
 8006ef4:	4620      	mov	r0, r4
 8006ef6:	bd38      	pop	{r3, r4, r5, pc}

08006ef8 <memmove>:
 8006ef8:	4288      	cmp	r0, r1
 8006efa:	b4f0      	push	{r4, r5, r6, r7}
 8006efc:	4605      	mov	r5, r0
 8006efe:	460e      	mov	r6, r1
 8006f00:	d90d      	bls.n	8006f1e <memmove+0x26>
 8006f02:	188b      	adds	r3, r1, r2
 8006f04:	4298      	cmp	r0, r3
 8006f06:	d20a      	bcs.n	8006f1e <memmove+0x26>
 8006f08:	b13a      	cbz	r2, 8006f1a <memmove+0x22>
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	1883      	adds	r3, r0, r2
 8006f0e:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 8006f12:	3a01      	subs	r2, #1
 8006f14:	f803 4d01 	strb.w	r4, [r3, #-1]!
 8006f18:	d1f9      	bne.n	8006f0e <memmove+0x16>
 8006f1a:	bcf0      	pop	{r4, r5, r6, r7}
 8006f1c:	4770      	bx	lr
 8006f1e:	2a0f      	cmp	r2, #15
 8006f20:	d931      	bls.n	8006f86 <memmove+0x8e>
 8006f22:	ea41 0300 	orr.w	r3, r1, r0
 8006f26:	f013 0f03 	tst.w	r3, #3
 8006f2a:	d12e      	bne.n	8006f8a <memmove+0x92>
 8006f2c:	460c      	mov	r4, r1
 8006f2e:	4603      	mov	r3, r0
 8006f30:	4615      	mov	r5, r2
 8006f32:	6826      	ldr	r6, [r4, #0]
 8006f34:	3d10      	subs	r5, #16
 8006f36:	601e      	str	r6, [r3, #0]
 8006f38:	6866      	ldr	r6, [r4, #4]
 8006f3a:	605e      	str	r6, [r3, #4]
 8006f3c:	68a6      	ldr	r6, [r4, #8]
 8006f3e:	609e      	str	r6, [r3, #8]
 8006f40:	68e6      	ldr	r6, [r4, #12]
 8006f42:	3410      	adds	r4, #16
 8006f44:	60de      	str	r6, [r3, #12]
 8006f46:	3310      	adds	r3, #16
 8006f48:	2d0f      	cmp	r5, #15
 8006f4a:	d8f2      	bhi.n	8006f32 <memmove+0x3a>
 8006f4c:	3a10      	subs	r2, #16
 8006f4e:	f022 060f 	bic.w	r6, r2, #15
 8006f52:	f002 020f 	and.w	r2, r2, #15
 8006f56:	3610      	adds	r6, #16
 8006f58:	2a03      	cmp	r2, #3
 8006f5a:	eb00 0506 	add.w	r5, r0, r6
 8006f5e:	440e      	add	r6, r1
 8006f60:	d911      	bls.n	8006f86 <memmove+0x8e>
 8006f62:	4637      	mov	r7, r6
 8006f64:	462c      	mov	r4, r5
 8006f66:	4613      	mov	r3, r2
 8006f68:	f857 1b04 	ldr.w	r1, [r7], #4
 8006f6c:	3b04      	subs	r3, #4
 8006f6e:	2b03      	cmp	r3, #3
 8006f70:	f844 1b04 	str.w	r1, [r4], #4
 8006f74:	d8f8      	bhi.n	8006f68 <memmove+0x70>
 8006f76:	3a04      	subs	r2, #4
 8006f78:	f022 0303 	bic.w	r3, r2, #3
 8006f7c:	f002 0203 	and.w	r2, r2, #3
 8006f80:	3304      	adds	r3, #4
 8006f82:	18ed      	adds	r5, r5, r3
 8006f84:	18f6      	adds	r6, r6, r3
 8006f86:	2a00      	cmp	r2, #0
 8006f88:	d0c7      	beq.n	8006f1a <memmove+0x22>
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	5cf4      	ldrb	r4, [r6, r3]
 8006f8e:	54ec      	strb	r4, [r5, r3]
 8006f90:	3301      	adds	r3, #1
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d1fa      	bne.n	8006f8c <memmove+0x94>
 8006f96:	e7c0      	b.n	8006f1a <memmove+0x22>

08006f98 <_realloc_r>:
 8006f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f9c:	460d      	mov	r5, r1
 8006f9e:	b083      	sub	sp, #12
 8006fa0:	4607      	mov	r7, r0
 8006fa2:	4690      	mov	r8, r2
 8006fa4:	2900      	cmp	r1, #0
 8006fa6:	f000 8155 	beq.w	8007254 <_realloc_r+0x2bc>
 8006faa:	f108 040b 	add.w	r4, r8, #11
 8006fae:	f1a1 0a08 	sub.w	sl, r1, #8
 8006fb2:	f7fe fb73 	bl	800569c <__malloc_lock>
 8006fb6:	2c16      	cmp	r4, #22
 8006fb8:	f8da 3004 	ldr.w	r3, [sl, #4]
 8006fbc:	f200 8097 	bhi.w	80070ee <_realloc_r+0x156>
 8006fc0:	2210      	movs	r2, #16
 8006fc2:	2000      	movs	r0, #0
 8006fc4:	4614      	mov	r4, r2
 8006fc6:	4544      	cmp	r4, r8
 8006fc8:	bf38      	it	cc
 8006fca:	f040 0001 	orrcc.w	r0, r0, #1
 8006fce:	2800      	cmp	r0, #0
 8006fd0:	f040 8146 	bne.w	8007260 <_realloc_r+0x2c8>
 8006fd4:	f023 0b03 	bic.w	fp, r3, #3
 8006fd8:	4593      	cmp	fp, r2
 8006fda:	bfa4      	itt	ge
 8006fdc:	f10a 0808 	addge.w	r8, sl, #8
 8006fe0:	465e      	movge	r6, fp
 8006fe2:	da6e      	bge.n	80070c2 <_realloc_r+0x12a>
 8006fe4:	f240 1990 	movw	r9, #400	; 0x190
 8006fe8:	eb0a 010b 	add.w	r1, sl, fp
 8006fec:	f2c2 0900 	movt	r9, #8192	; 0x2000
 8006ff0:	f8d9 e008 	ldr.w	lr, [r9, #8]
 8006ff4:	458e      	cmp	lr, r1
 8006ff6:	f000 8138 	beq.w	800726a <_realloc_r+0x2d2>
 8006ffa:	684e      	ldr	r6, [r1, #4]
 8006ffc:	f026 0c01 	bic.w	ip, r6, #1
 8007000:	448c      	add	ip, r1
 8007002:	f8dc c004 	ldr.w	ip, [ip, #4]
 8007006:	f01c 0f01 	tst.w	ip, #1
 800700a:	bf18      	it	ne
 800700c:	4601      	movne	r1, r0
 800700e:	d073      	beq.n	80070f8 <_realloc_r+0x160>
 8007010:	f013 0f01 	tst.w	r3, #1
 8007014:	f040 8092 	bne.w	800713c <_realloc_r+0x1a4>
 8007018:	f855 3c08 	ldr.w	r3, [r5, #-8]
 800701c:	ebc3 0c0a 	rsb	ip, r3, sl
 8007020:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8007024:	f023 0303 	bic.w	r3, r3, #3
 8007028:	2900      	cmp	r1, #0
 800702a:	f000 80d1 	beq.w	80071d0 <_realloc_r+0x238>
 800702e:	4571      	cmp	r1, lr
 8007030:	f000 814f 	beq.w	80072d2 <_realloc_r+0x33a>
 8007034:	445b      	add	r3, fp
 8007036:	18c6      	adds	r6, r0, r3
 8007038:	42b2      	cmp	r2, r6
 800703a:	f300 80ca 	bgt.w	80071d2 <_realloc_r+0x23a>
 800703e:	68cb      	ldr	r3, [r1, #12]
 8007040:	46e0      	mov	r8, ip
 8007042:	6889      	ldr	r1, [r1, #8]
 8007044:	f1ab 0204 	sub.w	r2, fp, #4
 8007048:	2a24      	cmp	r2, #36	; 0x24
 800704a:	60cb      	str	r3, [r1, #12]
 800704c:	6099      	str	r1, [r3, #8]
 800704e:	f8dc 300c 	ldr.w	r3, [ip, #12]
 8007052:	f858 1f08 	ldr.w	r1, [r8, #8]!
 8007056:	60cb      	str	r3, [r1, #12]
 8007058:	6099      	str	r1, [r3, #8]
 800705a:	f200 8196 	bhi.w	800738a <_realloc_r+0x3f2>
 800705e:	2a13      	cmp	r2, #19
 8007060:	4641      	mov	r1, r8
 8007062:	d921      	bls.n	80070a8 <_realloc_r+0x110>
 8007064:	462b      	mov	r3, r5
 8007066:	f10c 0110 	add.w	r1, ip, #16
 800706a:	f853 0b04 	ldr.w	r0, [r3], #4
 800706e:	f8cc 0008 	str.w	r0, [ip, #8]
 8007072:	6868      	ldr	r0, [r5, #4]
 8007074:	1d1d      	adds	r5, r3, #4
 8007076:	2a1b      	cmp	r2, #27
 8007078:	f8cc 000c 	str.w	r0, [ip, #12]
 800707c:	d914      	bls.n	80070a8 <_realloc_r+0x110>
 800707e:	6858      	ldr	r0, [r3, #4]
 8007080:	1d2b      	adds	r3, r5, #4
 8007082:	f10c 0118 	add.w	r1, ip, #24
 8007086:	f8cc 0010 	str.w	r0, [ip, #16]
 800708a:	6868      	ldr	r0, [r5, #4]
 800708c:	3508      	adds	r5, #8
 800708e:	2a24      	cmp	r2, #36	; 0x24
 8007090:	f8cc 0014 	str.w	r0, [ip, #20]
 8007094:	d108      	bne.n	80070a8 <_realloc_r+0x110>
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	f10c 0120 	add.w	r1, ip, #32
 800709c:	f8cc 3018 	str.w	r3, [ip, #24]
 80070a0:	686b      	ldr	r3, [r5, #4]
 80070a2:	3508      	adds	r5, #8
 80070a4:	f8cc 301c 	str.w	r3, [ip, #28]
 80070a8:	462a      	mov	r2, r5
 80070aa:	460b      	mov	r3, r1
 80070ac:	46e2      	mov	sl, ip
 80070ae:	f852 0b04 	ldr.w	r0, [r2], #4
 80070b2:	f843 0b04 	str.w	r0, [r3], #4
 80070b6:	6868      	ldr	r0, [r5, #4]
 80070b8:	6048      	str	r0, [r1, #4]
 80070ba:	6852      	ldr	r2, [r2, #4]
 80070bc:	605a      	str	r2, [r3, #4]
 80070be:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80070c2:	1b30      	subs	r0, r6, r4
 80070c4:	280f      	cmp	r0, #15
 80070c6:	d824      	bhi.n	8007112 <_realloc_r+0x17a>
 80070c8:	eb0a 0206 	add.w	r2, sl, r6
 80070cc:	f003 0301 	and.w	r3, r3, #1
 80070d0:	ea43 0606 	orr.w	r6, r3, r6
 80070d4:	f8ca 6004 	str.w	r6, [sl, #4]
 80070d8:	6853      	ldr	r3, [r2, #4]
 80070da:	f043 0301 	orr.w	r3, r3, #1
 80070de:	6053      	str	r3, [r2, #4]
 80070e0:	4638      	mov	r0, r7
 80070e2:	f7fe fadd 	bl	80056a0 <__malloc_unlock>
 80070e6:	4640      	mov	r0, r8
 80070e8:	b003      	add	sp, #12
 80070ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070ee:	f024 0407 	bic.w	r4, r4, #7
 80070f2:	4622      	mov	r2, r4
 80070f4:	0fe0      	lsrs	r0, r4, #31
 80070f6:	e766      	b.n	8006fc6 <_realloc_r+0x2e>
 80070f8:	f026 0003 	bic.w	r0, r6, #3
 80070fc:	eb00 060b 	add.w	r6, r0, fp
 8007100:	42b2      	cmp	r2, r6
 8007102:	dc85      	bgt.n	8007010 <_realloc_r+0x78>
 8007104:	68ca      	ldr	r2, [r1, #12]
 8007106:	f10a 0808 	add.w	r8, sl, #8
 800710a:	6889      	ldr	r1, [r1, #8]
 800710c:	60ca      	str	r2, [r1, #12]
 800710e:	6091      	str	r1, [r2, #8]
 8007110:	e7d7      	b.n	80070c2 <_realloc_r+0x12a>
 8007112:	eb0a 0104 	add.w	r1, sl, r4
 8007116:	f003 0301 	and.w	r3, r3, #1
 800711a:	180a      	adds	r2, r1, r0
 800711c:	ea43 0404 	orr.w	r4, r3, r4
 8007120:	f040 0001 	orr.w	r0, r0, #1
 8007124:	f8ca 4004 	str.w	r4, [sl, #4]
 8007128:	6048      	str	r0, [r1, #4]
 800712a:	4638      	mov	r0, r7
 800712c:	6853      	ldr	r3, [r2, #4]
 800712e:	3108      	adds	r1, #8
 8007130:	f043 0301 	orr.w	r3, r3, #1
 8007134:	6053      	str	r3, [r2, #4]
 8007136:	f7fd fe83 	bl	8004e40 <_free_r>
 800713a:	e7d1      	b.n	80070e0 <_realloc_r+0x148>
 800713c:	4641      	mov	r1, r8
 800713e:	4638      	mov	r0, r7
 8007140:	f7fd ffaa 	bl	8005098 <_malloc_r>
 8007144:	4680      	mov	r8, r0
 8007146:	2800      	cmp	r0, #0
 8007148:	d0ca      	beq.n	80070e0 <_realloc_r+0x148>
 800714a:	f8da 3004 	ldr.w	r3, [sl, #4]
 800714e:	f1a0 0208 	sub.w	r2, r0, #8
 8007152:	f023 0101 	bic.w	r1, r3, #1
 8007156:	4451      	add	r1, sl
 8007158:	428a      	cmp	r2, r1
 800715a:	f000 810e 	beq.w	800737a <_realloc_r+0x3e2>
 800715e:	f1ab 0204 	sub.w	r2, fp, #4
 8007162:	2a24      	cmp	r2, #36	; 0x24
 8007164:	f200 80b1 	bhi.w	80072ca <_realloc_r+0x332>
 8007168:	2a13      	cmp	r2, #19
 800716a:	4629      	mov	r1, r5
 800716c:	4603      	mov	r3, r0
 800716e:	d91d      	bls.n	80071ac <_realloc_r+0x214>
 8007170:	462c      	mov	r4, r5
 8007172:	f854 3b04 	ldr.w	r3, [r4], #4
 8007176:	1d21      	adds	r1, r4, #4
 8007178:	f840 3b04 	str.w	r3, [r0], #4
 800717c:	1d03      	adds	r3, r0, #4
 800717e:	686e      	ldr	r6, [r5, #4]
 8007180:	2a1b      	cmp	r2, #27
 8007182:	f8c8 6004 	str.w	r6, [r8, #4]
 8007186:	d911      	bls.n	80071ac <_realloc_r+0x214>
 8007188:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800718c:	1d0e      	adds	r6, r1, #4
 800718e:	1d1c      	adds	r4, r3, #4
 8007190:	f8c0 e004 	str.w	lr, [r0, #4]
 8007194:	6848      	ldr	r0, [r1, #4]
 8007196:	3108      	adds	r1, #8
 8007198:	6058      	str	r0, [r3, #4]
 800719a:	3308      	adds	r3, #8
 800719c:	2a24      	cmp	r2, #36	; 0x24
 800719e:	d105      	bne.n	80071ac <_realloc_r+0x214>
 80071a0:	6872      	ldr	r2, [r6, #4]
 80071a2:	6062      	str	r2, [r4, #4]
 80071a4:	684a      	ldr	r2, [r1, #4]
 80071a6:	3108      	adds	r1, #8
 80071a8:	605a      	str	r2, [r3, #4]
 80071aa:	3308      	adds	r3, #8
 80071ac:	4608      	mov	r0, r1
 80071ae:	461a      	mov	r2, r3
 80071b0:	f850 4b04 	ldr.w	r4, [r0], #4
 80071b4:	f842 4b04 	str.w	r4, [r2], #4
 80071b8:	6849      	ldr	r1, [r1, #4]
 80071ba:	6059      	str	r1, [r3, #4]
 80071bc:	6843      	ldr	r3, [r0, #4]
 80071be:	6053      	str	r3, [r2, #4]
 80071c0:	4638      	mov	r0, r7
 80071c2:	4629      	mov	r1, r5
 80071c4:	f7fd fe3c 	bl	8004e40 <_free_r>
 80071c8:	4638      	mov	r0, r7
 80071ca:	f7fe fa69 	bl	80056a0 <__malloc_unlock>
 80071ce:	e78a      	b.n	80070e6 <_realloc_r+0x14e>
 80071d0:	445b      	add	r3, fp
 80071d2:	429a      	cmp	r2, r3
 80071d4:	dcb2      	bgt.n	800713c <_realloc_r+0x1a4>
 80071d6:	46e0      	mov	r8, ip
 80071d8:	f8dc 100c 	ldr.w	r1, [ip, #12]
 80071dc:	f1ab 0204 	sub.w	r2, fp, #4
 80071e0:	f858 0f08 	ldr.w	r0, [r8, #8]!
 80071e4:	2a24      	cmp	r2, #36	; 0x24
 80071e6:	60c1      	str	r1, [r0, #12]
 80071e8:	6088      	str	r0, [r1, #8]
 80071ea:	d85f      	bhi.n	80072ac <_realloc_r+0x314>
 80071ec:	2a13      	cmp	r2, #19
 80071ee:	4640      	mov	r0, r8
 80071f0:	d921      	bls.n	8007236 <_realloc_r+0x29e>
 80071f2:	4629      	mov	r1, r5
 80071f4:	f10c 0010 	add.w	r0, ip, #16
 80071f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80071fc:	f8cc 6008 	str.w	r6, [ip, #8]
 8007200:	686e      	ldr	r6, [r5, #4]
 8007202:	1d0d      	adds	r5, r1, #4
 8007204:	2a1b      	cmp	r2, #27
 8007206:	f8cc 600c 	str.w	r6, [ip, #12]
 800720a:	d914      	bls.n	8007236 <_realloc_r+0x29e>
 800720c:	684e      	ldr	r6, [r1, #4]
 800720e:	1d29      	adds	r1, r5, #4
 8007210:	f10c 0018 	add.w	r0, ip, #24
 8007214:	f8cc 6010 	str.w	r6, [ip, #16]
 8007218:	686e      	ldr	r6, [r5, #4]
 800721a:	3508      	adds	r5, #8
 800721c:	2a24      	cmp	r2, #36	; 0x24
 800721e:	f8cc 6014 	str.w	r6, [ip, #20]
 8007222:	d108      	bne.n	8007236 <_realloc_r+0x29e>
 8007224:	684a      	ldr	r2, [r1, #4]
 8007226:	f10c 0020 	add.w	r0, ip, #32
 800722a:	f8cc 2018 	str.w	r2, [ip, #24]
 800722e:	686a      	ldr	r2, [r5, #4]
 8007230:	3508      	adds	r5, #8
 8007232:	f8cc 201c 	str.w	r2, [ip, #28]
 8007236:	4629      	mov	r1, r5
 8007238:	461e      	mov	r6, r3
 800723a:	4602      	mov	r2, r0
 800723c:	46e2      	mov	sl, ip
 800723e:	f851 3b04 	ldr.w	r3, [r1], #4
 8007242:	f842 3b04 	str.w	r3, [r2], #4
 8007246:	686b      	ldr	r3, [r5, #4]
 8007248:	6043      	str	r3, [r0, #4]
 800724a:	684b      	ldr	r3, [r1, #4]
 800724c:	6053      	str	r3, [r2, #4]
 800724e:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8007252:	e736      	b.n	80070c2 <_realloc_r+0x12a>
 8007254:	4611      	mov	r1, r2
 8007256:	b003      	add	sp, #12
 8007258:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800725c:	f7fd bf1c 	b.w	8005098 <_malloc_r>
 8007260:	230c      	movs	r3, #12
 8007262:	f04f 0800 	mov.w	r8, #0
 8007266:	603b      	str	r3, [r7, #0]
 8007268:	e73d      	b.n	80070e6 <_realloc_r+0x14e>
 800726a:	f8de 0004 	ldr.w	r0, [lr, #4]
 800726e:	f104 0c10 	add.w	ip, r4, #16
 8007272:	f020 0003 	bic.w	r0, r0, #3
 8007276:	eb00 010b 	add.w	r1, r0, fp
 800727a:	4561      	cmp	r1, ip
 800727c:	bfb8      	it	lt
 800727e:	4671      	movlt	r1, lr
 8007280:	f6ff aec6 	blt.w	8007010 <_realloc_r+0x78>
 8007284:	eb0a 0304 	add.w	r3, sl, r4
 8007288:	1b0a      	subs	r2, r1, r4
 800728a:	f042 0201 	orr.w	r2, r2, #1
 800728e:	f8c9 3008 	str.w	r3, [r9, #8]
 8007292:	605a      	str	r2, [r3, #4]
 8007294:	4638      	mov	r0, r7
 8007296:	f8da 2004 	ldr.w	r2, [sl, #4]
 800729a:	46a8      	mov	r8, r5
 800729c:	f002 0301 	and.w	r3, r2, #1
 80072a0:	431c      	orrs	r4, r3
 80072a2:	f8ca 4004 	str.w	r4, [sl, #4]
 80072a6:	f7fe f9fb 	bl	80056a0 <__malloc_unlock>
 80072aa:	e71c      	b.n	80070e6 <_realloc_r+0x14e>
 80072ac:	4640      	mov	r0, r8
 80072ae:	4629      	mov	r1, r5
 80072b0:	9301      	str	r3, [sp, #4]
 80072b2:	f8cd c000 	str.w	ip, [sp]
 80072b6:	f7ff fe1f 	bl	8006ef8 <memmove>
 80072ba:	f8dd c000 	ldr.w	ip, [sp]
 80072be:	9b01      	ldr	r3, [sp, #4]
 80072c0:	46e2      	mov	sl, ip
 80072c2:	461e      	mov	r6, r3
 80072c4:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80072c8:	e6fb      	b.n	80070c2 <_realloc_r+0x12a>
 80072ca:	4629      	mov	r1, r5
 80072cc:	f7ff fe14 	bl	8006ef8 <memmove>
 80072d0:	e776      	b.n	80071c0 <_realloc_r+0x228>
 80072d2:	445b      	add	r3, fp
 80072d4:	f104 0110 	add.w	r1, r4, #16
 80072d8:	18c6      	adds	r6, r0, r3
 80072da:	428e      	cmp	r6, r1
 80072dc:	f6ff af79 	blt.w	80071d2 <_realloc_r+0x23a>
 80072e0:	46e0      	mov	r8, ip
 80072e2:	f8dc 300c 	ldr.w	r3, [ip, #12]
 80072e6:	f1ab 0204 	sub.w	r2, fp, #4
 80072ea:	f858 1f08 	ldr.w	r1, [r8, #8]!
 80072ee:	2a24      	cmp	r2, #36	; 0x24
 80072f0:	60cb      	str	r3, [r1, #12]
 80072f2:	6099      	str	r1, [r3, #8]
 80072f4:	d855      	bhi.n	80073a2 <_realloc_r+0x40a>
 80072f6:	2a13      	cmp	r2, #19
 80072f8:	4641      	mov	r1, r8
 80072fa:	d921      	bls.n	8007340 <_realloc_r+0x3a8>
 80072fc:	462b      	mov	r3, r5
 80072fe:	f10c 0110 	add.w	r1, ip, #16
 8007302:	f853 0b04 	ldr.w	r0, [r3], #4
 8007306:	f8cc 0008 	str.w	r0, [ip, #8]
 800730a:	6868      	ldr	r0, [r5, #4]
 800730c:	1d1d      	adds	r5, r3, #4
 800730e:	2a1b      	cmp	r2, #27
 8007310:	f8cc 000c 	str.w	r0, [ip, #12]
 8007314:	d914      	bls.n	8007340 <_realloc_r+0x3a8>
 8007316:	6858      	ldr	r0, [r3, #4]
 8007318:	1d2b      	adds	r3, r5, #4
 800731a:	f10c 0118 	add.w	r1, ip, #24
 800731e:	f8cc 0010 	str.w	r0, [ip, #16]
 8007322:	6868      	ldr	r0, [r5, #4]
 8007324:	3508      	adds	r5, #8
 8007326:	2a24      	cmp	r2, #36	; 0x24
 8007328:	f8cc 0014 	str.w	r0, [ip, #20]
 800732c:	d108      	bne.n	8007340 <_realloc_r+0x3a8>
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	f10c 0120 	add.w	r1, ip, #32
 8007334:	f8cc 3018 	str.w	r3, [ip, #24]
 8007338:	686b      	ldr	r3, [r5, #4]
 800733a:	3508      	adds	r5, #8
 800733c:	f8cc 301c 	str.w	r3, [ip, #28]
 8007340:	462a      	mov	r2, r5
 8007342:	460b      	mov	r3, r1
 8007344:	f852 0b04 	ldr.w	r0, [r2], #4
 8007348:	f843 0b04 	str.w	r0, [r3], #4
 800734c:	6868      	ldr	r0, [r5, #4]
 800734e:	6048      	str	r0, [r1, #4]
 8007350:	6852      	ldr	r2, [r2, #4]
 8007352:	605a      	str	r2, [r3, #4]
 8007354:	eb0c 0304 	add.w	r3, ip, r4
 8007358:	1b32      	subs	r2, r6, r4
 800735a:	f042 0201 	orr.w	r2, r2, #1
 800735e:	f8c9 3008 	str.w	r3, [r9, #8]
 8007362:	605a      	str	r2, [r3, #4]
 8007364:	4638      	mov	r0, r7
 8007366:	f8dc 2004 	ldr.w	r2, [ip, #4]
 800736a:	f002 0301 	and.w	r3, r2, #1
 800736e:	431c      	orrs	r4, r3
 8007370:	f8cc 4004 	str.w	r4, [ip, #4]
 8007374:	f7fe f994 	bl	80056a0 <__malloc_unlock>
 8007378:	e6b5      	b.n	80070e6 <_realloc_r+0x14e>
 800737a:	f850 6c04 	ldr.w	r6, [r0, #-4]
 800737e:	f10a 0808 	add.w	r8, sl, #8
 8007382:	f026 0603 	bic.w	r6, r6, #3
 8007386:	445e      	add	r6, fp
 8007388:	e69b      	b.n	80070c2 <_realloc_r+0x12a>
 800738a:	4640      	mov	r0, r8
 800738c:	4629      	mov	r1, r5
 800738e:	f8cd c000 	str.w	ip, [sp]
 8007392:	f7ff fdb1 	bl	8006ef8 <memmove>
 8007396:	f8dd c000 	ldr.w	ip, [sp]
 800739a:	46e2      	mov	sl, ip
 800739c:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80073a0:	e68f      	b.n	80070c2 <_realloc_r+0x12a>
 80073a2:	4640      	mov	r0, r8
 80073a4:	4629      	mov	r1, r5
 80073a6:	f8cd c000 	str.w	ip, [sp]
 80073aa:	f7ff fda5 	bl	8006ef8 <memmove>
 80073ae:	f8dd c000 	ldr.w	ip, [sp]
 80073b2:	e7cf      	b.n	8007354 <_realloc_r+0x3bc>
 80073b4:	0000      	movs	r0, r0
	...

080073b8 <__aeabi_uidiv>:
 80073b8:	1e4a      	subs	r2, r1, #1
 80073ba:	bf08      	it	eq
 80073bc:	4770      	bxeq	lr
 80073be:	f0c0 8124 	bcc.w	800760a <__aeabi_uidiv+0x252>
 80073c2:	4288      	cmp	r0, r1
 80073c4:	f240 8116 	bls.w	80075f4 <__aeabi_uidiv+0x23c>
 80073c8:	4211      	tst	r1, r2
 80073ca:	f000 8117 	beq.w	80075fc <__aeabi_uidiv+0x244>
 80073ce:	fab0 f380 	clz	r3, r0
 80073d2:	fab1 f281 	clz	r2, r1
 80073d6:	eba2 0303 	sub.w	r3, r2, r3
 80073da:	f1c3 031f 	rsb	r3, r3, #31
 80073de:	a204      	add	r2, pc, #16	; (adr r2, 80073f0 <__aeabi_uidiv+0x38>)
 80073e0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 80073e4:	f04f 0200 	mov.w	r2, #0
 80073e8:	469f      	mov	pc, r3
 80073ea:	bf00      	nop
 80073ec:	f3af 8000 	nop.w
 80073f0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 80073f4:	bf00      	nop
 80073f6:	eb42 0202 	adc.w	r2, r2, r2
 80073fa:	bf28      	it	cs
 80073fc:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 8007400:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 8007404:	bf00      	nop
 8007406:	eb42 0202 	adc.w	r2, r2, r2
 800740a:	bf28      	it	cs
 800740c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 8007410:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 8007414:	bf00      	nop
 8007416:	eb42 0202 	adc.w	r2, r2, r2
 800741a:	bf28      	it	cs
 800741c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 8007420:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 8007424:	bf00      	nop
 8007426:	eb42 0202 	adc.w	r2, r2, r2
 800742a:	bf28      	it	cs
 800742c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 8007430:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 8007434:	bf00      	nop
 8007436:	eb42 0202 	adc.w	r2, r2, r2
 800743a:	bf28      	it	cs
 800743c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 8007440:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 8007444:	bf00      	nop
 8007446:	eb42 0202 	adc.w	r2, r2, r2
 800744a:	bf28      	it	cs
 800744c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 8007450:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 8007454:	bf00      	nop
 8007456:	eb42 0202 	adc.w	r2, r2, r2
 800745a:	bf28      	it	cs
 800745c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 8007460:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 8007464:	bf00      	nop
 8007466:	eb42 0202 	adc.w	r2, r2, r2
 800746a:	bf28      	it	cs
 800746c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 8007470:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 8007474:	bf00      	nop
 8007476:	eb42 0202 	adc.w	r2, r2, r2
 800747a:	bf28      	it	cs
 800747c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 8007480:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 8007484:	bf00      	nop
 8007486:	eb42 0202 	adc.w	r2, r2, r2
 800748a:	bf28      	it	cs
 800748c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 8007490:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 8007494:	bf00      	nop
 8007496:	eb42 0202 	adc.w	r2, r2, r2
 800749a:	bf28      	it	cs
 800749c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 80074a0:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 80074a4:	bf00      	nop
 80074a6:	eb42 0202 	adc.w	r2, r2, r2
 80074aa:	bf28      	it	cs
 80074ac:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 80074b0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 80074b4:	bf00      	nop
 80074b6:	eb42 0202 	adc.w	r2, r2, r2
 80074ba:	bf28      	it	cs
 80074bc:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 80074c0:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 80074c4:	bf00      	nop
 80074c6:	eb42 0202 	adc.w	r2, r2, r2
 80074ca:	bf28      	it	cs
 80074cc:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 80074d0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 80074d4:	bf00      	nop
 80074d6:	eb42 0202 	adc.w	r2, r2, r2
 80074da:	bf28      	it	cs
 80074dc:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 80074e0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 80074e4:	bf00      	nop
 80074e6:	eb42 0202 	adc.w	r2, r2, r2
 80074ea:	bf28      	it	cs
 80074ec:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 80074f0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 80074f4:	bf00      	nop
 80074f6:	eb42 0202 	adc.w	r2, r2, r2
 80074fa:	bf28      	it	cs
 80074fc:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 8007500:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 8007504:	bf00      	nop
 8007506:	eb42 0202 	adc.w	r2, r2, r2
 800750a:	bf28      	it	cs
 800750c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 8007510:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 8007514:	bf00      	nop
 8007516:	eb42 0202 	adc.w	r2, r2, r2
 800751a:	bf28      	it	cs
 800751c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 8007520:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 8007524:	bf00      	nop
 8007526:	eb42 0202 	adc.w	r2, r2, r2
 800752a:	bf28      	it	cs
 800752c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 8007530:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 8007534:	bf00      	nop
 8007536:	eb42 0202 	adc.w	r2, r2, r2
 800753a:	bf28      	it	cs
 800753c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 8007540:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 8007544:	bf00      	nop
 8007546:	eb42 0202 	adc.w	r2, r2, r2
 800754a:	bf28      	it	cs
 800754c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 8007550:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 8007554:	bf00      	nop
 8007556:	eb42 0202 	adc.w	r2, r2, r2
 800755a:	bf28      	it	cs
 800755c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 8007560:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 8007564:	bf00      	nop
 8007566:	eb42 0202 	adc.w	r2, r2, r2
 800756a:	bf28      	it	cs
 800756c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 8007570:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 8007574:	bf00      	nop
 8007576:	eb42 0202 	adc.w	r2, r2, r2
 800757a:	bf28      	it	cs
 800757c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 8007580:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 8007584:	bf00      	nop
 8007586:	eb42 0202 	adc.w	r2, r2, r2
 800758a:	bf28      	it	cs
 800758c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 8007590:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 8007594:	bf00      	nop
 8007596:	eb42 0202 	adc.w	r2, r2, r2
 800759a:	bf28      	it	cs
 800759c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 80075a0:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 80075a4:	bf00      	nop
 80075a6:	eb42 0202 	adc.w	r2, r2, r2
 80075aa:	bf28      	it	cs
 80075ac:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 80075b0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 80075b4:	bf00      	nop
 80075b6:	eb42 0202 	adc.w	r2, r2, r2
 80075ba:	bf28      	it	cs
 80075bc:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 80075c0:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 80075c4:	bf00      	nop
 80075c6:	eb42 0202 	adc.w	r2, r2, r2
 80075ca:	bf28      	it	cs
 80075cc:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 80075d0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 80075d4:	bf00      	nop
 80075d6:	eb42 0202 	adc.w	r2, r2, r2
 80075da:	bf28      	it	cs
 80075dc:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 80075e0:	ebb0 0f01 	cmp.w	r0, r1
 80075e4:	bf00      	nop
 80075e6:	eb42 0202 	adc.w	r2, r2, r2
 80075ea:	bf28      	it	cs
 80075ec:	eba0 0001 	subcs.w	r0, r0, r1
 80075f0:	4610      	mov	r0, r2
 80075f2:	4770      	bx	lr
 80075f4:	bf0c      	ite	eq
 80075f6:	2001      	moveq	r0, #1
 80075f8:	2000      	movne	r0, #0
 80075fa:	4770      	bx	lr
 80075fc:	fab1 f281 	clz	r2, r1
 8007600:	f1c2 021f 	rsb	r2, r2, #31
 8007604:	fa20 f002 	lsr.w	r0, r0, r2
 8007608:	4770      	bx	lr
 800760a:	b108      	cbz	r0, 8007610 <__aeabi_uidiv+0x258>
 800760c:	f04f 30ff 	mov.w	r0, #4294967295
 8007610:	f000 b80e 	b.w	8007630 <__aeabi_idiv0>

08007614 <__aeabi_uidivmod>:
 8007614:	2900      	cmp	r1, #0
 8007616:	d0f8      	beq.n	800760a <__aeabi_uidiv+0x252>
 8007618:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 800761c:	f7ff fecc 	bl	80073b8 <__aeabi_uidiv>
 8007620:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 8007624:	fb02 f300 	mul.w	r3, r2, r0
 8007628:	eba1 0103 	sub.w	r1, r1, r3
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop

08007630 <__aeabi_idiv0>:
 8007630:	4770      	bx	lr
 8007632:	bf00      	nop

08007634 <__aeabi_drsub>:
 8007634:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8007638:	e002      	b.n	8007640 <__adddf3>
 800763a:	bf00      	nop

0800763c <__aeabi_dsub>:
 800763c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08007640 <__adddf3>:
 8007640:	b530      	push	{r4, r5, lr}
 8007642:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8007646:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800764a:	ea94 0f05 	teq	r4, r5
 800764e:	bf08      	it	eq
 8007650:	ea90 0f02 	teqeq	r0, r2
 8007654:	bf1f      	itttt	ne
 8007656:	ea54 0c00 	orrsne.w	ip, r4, r0
 800765a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800765e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8007662:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8007666:	f000 80e2 	beq.w	800782e <__adddf3+0x1ee>
 800766a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800766e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8007672:	bfb8      	it	lt
 8007674:	426d      	neglt	r5, r5
 8007676:	dd0c      	ble.n	8007692 <__adddf3+0x52>
 8007678:	442c      	add	r4, r5
 800767a:	ea80 0202 	eor.w	r2, r0, r2
 800767e:	ea81 0303 	eor.w	r3, r1, r3
 8007682:	ea82 0000 	eor.w	r0, r2, r0
 8007686:	ea83 0101 	eor.w	r1, r3, r1
 800768a:	ea80 0202 	eor.w	r2, r0, r2
 800768e:	ea81 0303 	eor.w	r3, r1, r3
 8007692:	2d36      	cmp	r5, #54	; 0x36
 8007694:	bf88      	it	hi
 8007696:	bd30      	pophi	{r4, r5, pc}
 8007698:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800769c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80076a0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80076a4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80076a8:	d002      	beq.n	80076b0 <__adddf3+0x70>
 80076aa:	4240      	negs	r0, r0
 80076ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80076b0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80076b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80076b8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80076bc:	d002      	beq.n	80076c4 <__adddf3+0x84>
 80076be:	4252      	negs	r2, r2
 80076c0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80076c4:	ea94 0f05 	teq	r4, r5
 80076c8:	f000 80a7 	beq.w	800781a <__adddf3+0x1da>
 80076cc:	f1a4 0401 	sub.w	r4, r4, #1
 80076d0:	f1d5 0e20 	rsbs	lr, r5, #32
 80076d4:	db0d      	blt.n	80076f2 <__adddf3+0xb2>
 80076d6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80076da:	fa22 f205 	lsr.w	r2, r2, r5
 80076de:	1880      	adds	r0, r0, r2
 80076e0:	f141 0100 	adc.w	r1, r1, #0
 80076e4:	fa03 f20e 	lsl.w	r2, r3, lr
 80076e8:	1880      	adds	r0, r0, r2
 80076ea:	fa43 f305 	asr.w	r3, r3, r5
 80076ee:	4159      	adcs	r1, r3
 80076f0:	e00e      	b.n	8007710 <__adddf3+0xd0>
 80076f2:	f1a5 0520 	sub.w	r5, r5, #32
 80076f6:	f10e 0e20 	add.w	lr, lr, #32
 80076fa:	2a01      	cmp	r2, #1
 80076fc:	fa03 fc0e 	lsl.w	ip, r3, lr
 8007700:	bf28      	it	cs
 8007702:	f04c 0c02 	orrcs.w	ip, ip, #2
 8007706:	fa43 f305 	asr.w	r3, r3, r5
 800770a:	18c0      	adds	r0, r0, r3
 800770c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8007710:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8007714:	d507      	bpl.n	8007726 <__adddf3+0xe6>
 8007716:	f04f 0e00 	mov.w	lr, #0
 800771a:	f1dc 0c00 	rsbs	ip, ip, #0
 800771e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8007722:	eb6e 0101 	sbc.w	r1, lr, r1
 8007726:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800772a:	d31b      	bcc.n	8007764 <__adddf3+0x124>
 800772c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8007730:	d30c      	bcc.n	800774c <__adddf3+0x10c>
 8007732:	0849      	lsrs	r1, r1, #1
 8007734:	ea5f 0030 	movs.w	r0, r0, rrx
 8007738:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800773c:	f104 0401 	add.w	r4, r4, #1
 8007740:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8007744:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8007748:	f080 809a 	bcs.w	8007880 <__adddf3+0x240>
 800774c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8007750:	bf08      	it	eq
 8007752:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8007756:	f150 0000 	adcs.w	r0, r0, #0
 800775a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800775e:	ea41 0105 	orr.w	r1, r1, r5
 8007762:	bd30      	pop	{r4, r5, pc}
 8007764:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8007768:	4140      	adcs	r0, r0
 800776a:	eb41 0101 	adc.w	r1, r1, r1
 800776e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007772:	f1a4 0401 	sub.w	r4, r4, #1
 8007776:	d1e9      	bne.n	800774c <__adddf3+0x10c>
 8007778:	f091 0f00 	teq	r1, #0
 800777c:	bf04      	itt	eq
 800777e:	4601      	moveq	r1, r0
 8007780:	2000      	moveq	r0, #0
 8007782:	fab1 f381 	clz	r3, r1
 8007786:	bf08      	it	eq
 8007788:	3320      	addeq	r3, #32
 800778a:	f1a3 030b 	sub.w	r3, r3, #11
 800778e:	f1b3 0220 	subs.w	r2, r3, #32
 8007792:	da0c      	bge.n	80077ae <__adddf3+0x16e>
 8007794:	320c      	adds	r2, #12
 8007796:	dd08      	ble.n	80077aa <__adddf3+0x16a>
 8007798:	f102 0c14 	add.w	ip, r2, #20
 800779c:	f1c2 020c 	rsb	r2, r2, #12
 80077a0:	fa01 f00c 	lsl.w	r0, r1, ip
 80077a4:	fa21 f102 	lsr.w	r1, r1, r2
 80077a8:	e00c      	b.n	80077c4 <__adddf3+0x184>
 80077aa:	f102 0214 	add.w	r2, r2, #20
 80077ae:	bfd8      	it	le
 80077b0:	f1c2 0c20 	rsble	ip, r2, #32
 80077b4:	fa01 f102 	lsl.w	r1, r1, r2
 80077b8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80077bc:	bfdc      	itt	le
 80077be:	ea41 010c 	orrle.w	r1, r1, ip
 80077c2:	4090      	lslle	r0, r2
 80077c4:	1ae4      	subs	r4, r4, r3
 80077c6:	bfa2      	ittt	ge
 80077c8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80077cc:	4329      	orrge	r1, r5
 80077ce:	bd30      	popge	{r4, r5, pc}
 80077d0:	ea6f 0404 	mvn.w	r4, r4
 80077d4:	3c1f      	subs	r4, #31
 80077d6:	da1c      	bge.n	8007812 <__adddf3+0x1d2>
 80077d8:	340c      	adds	r4, #12
 80077da:	dc0e      	bgt.n	80077fa <__adddf3+0x1ba>
 80077dc:	f104 0414 	add.w	r4, r4, #20
 80077e0:	f1c4 0220 	rsb	r2, r4, #32
 80077e4:	fa20 f004 	lsr.w	r0, r0, r4
 80077e8:	fa01 f302 	lsl.w	r3, r1, r2
 80077ec:	ea40 0003 	orr.w	r0, r0, r3
 80077f0:	fa21 f304 	lsr.w	r3, r1, r4
 80077f4:	ea45 0103 	orr.w	r1, r5, r3
 80077f8:	bd30      	pop	{r4, r5, pc}
 80077fa:	f1c4 040c 	rsb	r4, r4, #12
 80077fe:	f1c4 0220 	rsb	r2, r4, #32
 8007802:	fa20 f002 	lsr.w	r0, r0, r2
 8007806:	fa01 f304 	lsl.w	r3, r1, r4
 800780a:	ea40 0003 	orr.w	r0, r0, r3
 800780e:	4629      	mov	r1, r5
 8007810:	bd30      	pop	{r4, r5, pc}
 8007812:	fa21 f004 	lsr.w	r0, r1, r4
 8007816:	4629      	mov	r1, r5
 8007818:	bd30      	pop	{r4, r5, pc}
 800781a:	f094 0f00 	teq	r4, #0
 800781e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8007822:	bf06      	itte	eq
 8007824:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8007828:	3401      	addeq	r4, #1
 800782a:	3d01      	subne	r5, #1
 800782c:	e74e      	b.n	80076cc <__adddf3+0x8c>
 800782e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8007832:	bf18      	it	ne
 8007834:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8007838:	d029      	beq.n	800788e <__adddf3+0x24e>
 800783a:	ea94 0f05 	teq	r4, r5
 800783e:	bf08      	it	eq
 8007840:	ea90 0f02 	teqeq	r0, r2
 8007844:	d005      	beq.n	8007852 <__adddf3+0x212>
 8007846:	ea54 0c00 	orrs.w	ip, r4, r0
 800784a:	bf04      	itt	eq
 800784c:	4619      	moveq	r1, r3
 800784e:	4610      	moveq	r0, r2
 8007850:	bd30      	pop	{r4, r5, pc}
 8007852:	ea91 0f03 	teq	r1, r3
 8007856:	bf1e      	ittt	ne
 8007858:	2100      	movne	r1, #0
 800785a:	2000      	movne	r0, #0
 800785c:	bd30      	popne	{r4, r5, pc}
 800785e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8007862:	d105      	bne.n	8007870 <__adddf3+0x230>
 8007864:	0040      	lsls	r0, r0, #1
 8007866:	4149      	adcs	r1, r1
 8007868:	bf28      	it	cs
 800786a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800786e:	bd30      	pop	{r4, r5, pc}
 8007870:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8007874:	bf3c      	itt	cc
 8007876:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800787a:	bd30      	popcc	{r4, r5, pc}
 800787c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8007880:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8007884:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007888:	f04f 0000 	mov.w	r0, #0
 800788c:	bd30      	pop	{r4, r5, pc}
 800788e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8007892:	bf1a      	itte	ne
 8007894:	4619      	movne	r1, r3
 8007896:	4610      	movne	r0, r2
 8007898:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800789c:	bf1c      	itt	ne
 800789e:	460b      	movne	r3, r1
 80078a0:	4602      	movne	r2, r0
 80078a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80078a6:	bf06      	itte	eq
 80078a8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80078ac:	ea91 0f03 	teqeq	r1, r3
 80078b0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80078b4:	bd30      	pop	{r4, r5, pc}
 80078b6:	bf00      	nop

080078b8 <__aeabi_ui2d>:
 80078b8:	f090 0f00 	teq	r0, #0
 80078bc:	bf04      	itt	eq
 80078be:	2100      	moveq	r1, #0
 80078c0:	4770      	bxeq	lr
 80078c2:	b530      	push	{r4, r5, lr}
 80078c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80078c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80078cc:	f04f 0500 	mov.w	r5, #0
 80078d0:	f04f 0100 	mov.w	r1, #0
 80078d4:	e750      	b.n	8007778 <__adddf3+0x138>
 80078d6:	bf00      	nop

080078d8 <__aeabi_i2d>:
 80078d8:	f090 0f00 	teq	r0, #0
 80078dc:	bf04      	itt	eq
 80078de:	2100      	moveq	r1, #0
 80078e0:	4770      	bxeq	lr
 80078e2:	b530      	push	{r4, r5, lr}
 80078e4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80078e8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80078ec:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80078f0:	bf48      	it	mi
 80078f2:	4240      	negmi	r0, r0
 80078f4:	f04f 0100 	mov.w	r1, #0
 80078f8:	e73e      	b.n	8007778 <__adddf3+0x138>
 80078fa:	bf00      	nop

080078fc <__aeabi_f2d>:
 80078fc:	0042      	lsls	r2, r0, #1
 80078fe:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8007902:	ea4f 0131 	mov.w	r1, r1, rrx
 8007906:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800790a:	bf1f      	itttt	ne
 800790c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8007910:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8007914:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8007918:	4770      	bxne	lr
 800791a:	f092 0f00 	teq	r2, #0
 800791e:	bf14      	ite	ne
 8007920:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8007924:	4770      	bxeq	lr
 8007926:	b530      	push	{r4, r5, lr}
 8007928:	f44f 7460 	mov.w	r4, #896	; 0x380
 800792c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8007930:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007934:	e720      	b.n	8007778 <__adddf3+0x138>
 8007936:	bf00      	nop

08007938 <__aeabi_ul2d>:
 8007938:	ea50 0201 	orrs.w	r2, r0, r1
 800793c:	bf08      	it	eq
 800793e:	4770      	bxeq	lr
 8007940:	b530      	push	{r4, r5, lr}
 8007942:	f04f 0500 	mov.w	r5, #0
 8007946:	e00a      	b.n	800795e <__aeabi_l2d+0x16>

08007948 <__aeabi_l2d>:
 8007948:	ea50 0201 	orrs.w	r2, r0, r1
 800794c:	bf08      	it	eq
 800794e:	4770      	bxeq	lr
 8007950:	b530      	push	{r4, r5, lr}
 8007952:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8007956:	d502      	bpl.n	800795e <__aeabi_l2d+0x16>
 8007958:	4240      	negs	r0, r0
 800795a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800795e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8007962:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8007966:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800796a:	f43f aedc 	beq.w	8007726 <__adddf3+0xe6>
 800796e:	f04f 0203 	mov.w	r2, #3
 8007972:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8007976:	bf18      	it	ne
 8007978:	3203      	addne	r2, #3
 800797a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800797e:	bf18      	it	ne
 8007980:	3203      	addne	r2, #3
 8007982:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8007986:	f1c2 0320 	rsb	r3, r2, #32
 800798a:	fa00 fc03 	lsl.w	ip, r0, r3
 800798e:	fa20 f002 	lsr.w	r0, r0, r2
 8007992:	fa01 fe03 	lsl.w	lr, r1, r3
 8007996:	ea40 000e 	orr.w	r0, r0, lr
 800799a:	fa21 f102 	lsr.w	r1, r1, r2
 800799e:	4414      	add	r4, r2
 80079a0:	e6c1      	b.n	8007726 <__adddf3+0xe6>
 80079a2:	bf00      	nop

080079a4 <__aeabi_dmul>:
 80079a4:	b570      	push	{r4, r5, r6, lr}
 80079a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80079aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80079ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80079b2:	bf1d      	ittte	ne
 80079b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80079b8:	ea94 0f0c 	teqne	r4, ip
 80079bc:	ea95 0f0c 	teqne	r5, ip
 80079c0:	f000 f8de 	bleq	8007b80 <__aeabi_dmul+0x1dc>
 80079c4:	442c      	add	r4, r5
 80079c6:	ea81 0603 	eor.w	r6, r1, r3
 80079ca:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80079ce:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80079d2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80079d6:	bf18      	it	ne
 80079d8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80079dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80079e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80079e4:	d038      	beq.n	8007a58 <__aeabi_dmul+0xb4>
 80079e6:	fba0 ce02 	umull	ip, lr, r0, r2
 80079ea:	f04f 0500 	mov.w	r5, #0
 80079ee:	fbe1 e502 	umlal	lr, r5, r1, r2
 80079f2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80079f6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80079fa:	f04f 0600 	mov.w	r6, #0
 80079fe:	fbe1 5603 	umlal	r5, r6, r1, r3
 8007a02:	f09c 0f00 	teq	ip, #0
 8007a06:	bf18      	it	ne
 8007a08:	f04e 0e01 	orrne.w	lr, lr, #1
 8007a0c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8007a10:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8007a14:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8007a18:	d204      	bcs.n	8007a24 <__aeabi_dmul+0x80>
 8007a1a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8007a1e:	416d      	adcs	r5, r5
 8007a20:	eb46 0606 	adc.w	r6, r6, r6
 8007a24:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8007a28:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8007a2c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8007a30:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8007a34:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8007a38:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8007a3c:	bf88      	it	hi
 8007a3e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8007a42:	d81e      	bhi.n	8007a82 <__aeabi_dmul+0xde>
 8007a44:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8007a48:	bf08      	it	eq
 8007a4a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8007a4e:	f150 0000 	adcs.w	r0, r0, #0
 8007a52:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8007a56:	bd70      	pop	{r4, r5, r6, pc}
 8007a58:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8007a5c:	ea46 0101 	orr.w	r1, r6, r1
 8007a60:	ea40 0002 	orr.w	r0, r0, r2
 8007a64:	ea81 0103 	eor.w	r1, r1, r3
 8007a68:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8007a6c:	bfc2      	ittt	gt
 8007a6e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8007a72:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8007a76:	bd70      	popgt	{r4, r5, r6, pc}
 8007a78:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007a7c:	f04f 0e00 	mov.w	lr, #0
 8007a80:	3c01      	subs	r4, #1
 8007a82:	f300 80ab 	bgt.w	8007bdc <__aeabi_dmul+0x238>
 8007a86:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8007a8a:	bfde      	ittt	le
 8007a8c:	2000      	movle	r0, #0
 8007a8e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8007a92:	bd70      	pople	{r4, r5, r6, pc}
 8007a94:	f1c4 0400 	rsb	r4, r4, #0
 8007a98:	3c20      	subs	r4, #32
 8007a9a:	da35      	bge.n	8007b08 <__aeabi_dmul+0x164>
 8007a9c:	340c      	adds	r4, #12
 8007a9e:	dc1b      	bgt.n	8007ad8 <__aeabi_dmul+0x134>
 8007aa0:	f104 0414 	add.w	r4, r4, #20
 8007aa4:	f1c4 0520 	rsb	r5, r4, #32
 8007aa8:	fa00 f305 	lsl.w	r3, r0, r5
 8007aac:	fa20 f004 	lsr.w	r0, r0, r4
 8007ab0:	fa01 f205 	lsl.w	r2, r1, r5
 8007ab4:	ea40 0002 	orr.w	r0, r0, r2
 8007ab8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8007abc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007ac0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8007ac4:	fa21 f604 	lsr.w	r6, r1, r4
 8007ac8:	eb42 0106 	adc.w	r1, r2, r6
 8007acc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8007ad0:	bf08      	it	eq
 8007ad2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8007ad6:	bd70      	pop	{r4, r5, r6, pc}
 8007ad8:	f1c4 040c 	rsb	r4, r4, #12
 8007adc:	f1c4 0520 	rsb	r5, r4, #32
 8007ae0:	fa00 f304 	lsl.w	r3, r0, r4
 8007ae4:	fa20 f005 	lsr.w	r0, r0, r5
 8007ae8:	fa01 f204 	lsl.w	r2, r1, r4
 8007aec:	ea40 0002 	orr.w	r0, r0, r2
 8007af0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007af4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8007af8:	f141 0100 	adc.w	r1, r1, #0
 8007afc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8007b00:	bf08      	it	eq
 8007b02:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8007b06:	bd70      	pop	{r4, r5, r6, pc}
 8007b08:	f1c4 0520 	rsb	r5, r4, #32
 8007b0c:	fa00 f205 	lsl.w	r2, r0, r5
 8007b10:	ea4e 0e02 	orr.w	lr, lr, r2
 8007b14:	fa20 f304 	lsr.w	r3, r0, r4
 8007b18:	fa01 f205 	lsl.w	r2, r1, r5
 8007b1c:	ea43 0302 	orr.w	r3, r3, r2
 8007b20:	fa21 f004 	lsr.w	r0, r1, r4
 8007b24:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007b28:	fa21 f204 	lsr.w	r2, r1, r4
 8007b2c:	ea20 0002 	bic.w	r0, r0, r2
 8007b30:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8007b34:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8007b38:	bf08      	it	eq
 8007b3a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8007b3e:	bd70      	pop	{r4, r5, r6, pc}
 8007b40:	f094 0f00 	teq	r4, #0
 8007b44:	d10f      	bne.n	8007b66 <__aeabi_dmul+0x1c2>
 8007b46:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8007b4a:	0040      	lsls	r0, r0, #1
 8007b4c:	eb41 0101 	adc.w	r1, r1, r1
 8007b50:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007b54:	bf08      	it	eq
 8007b56:	3c01      	subeq	r4, #1
 8007b58:	d0f7      	beq.n	8007b4a <__aeabi_dmul+0x1a6>
 8007b5a:	ea41 0106 	orr.w	r1, r1, r6
 8007b5e:	f095 0f00 	teq	r5, #0
 8007b62:	bf18      	it	ne
 8007b64:	4770      	bxne	lr
 8007b66:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8007b6a:	0052      	lsls	r2, r2, #1
 8007b6c:	eb43 0303 	adc.w	r3, r3, r3
 8007b70:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8007b74:	bf08      	it	eq
 8007b76:	3d01      	subeq	r5, #1
 8007b78:	d0f7      	beq.n	8007b6a <__aeabi_dmul+0x1c6>
 8007b7a:	ea43 0306 	orr.w	r3, r3, r6
 8007b7e:	4770      	bx	lr
 8007b80:	ea94 0f0c 	teq	r4, ip
 8007b84:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8007b88:	bf18      	it	ne
 8007b8a:	ea95 0f0c 	teqne	r5, ip
 8007b8e:	d00c      	beq.n	8007baa <__aeabi_dmul+0x206>
 8007b90:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8007b94:	bf18      	it	ne
 8007b96:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8007b9a:	d1d1      	bne.n	8007b40 <__aeabi_dmul+0x19c>
 8007b9c:	ea81 0103 	eor.w	r1, r1, r3
 8007ba0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007ba4:	f04f 0000 	mov.w	r0, #0
 8007ba8:	bd70      	pop	{r4, r5, r6, pc}
 8007baa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8007bae:	bf06      	itte	eq
 8007bb0:	4610      	moveq	r0, r2
 8007bb2:	4619      	moveq	r1, r3
 8007bb4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8007bb8:	d019      	beq.n	8007bee <__aeabi_dmul+0x24a>
 8007bba:	ea94 0f0c 	teq	r4, ip
 8007bbe:	d102      	bne.n	8007bc6 <__aeabi_dmul+0x222>
 8007bc0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8007bc4:	d113      	bne.n	8007bee <__aeabi_dmul+0x24a>
 8007bc6:	ea95 0f0c 	teq	r5, ip
 8007bca:	d105      	bne.n	8007bd8 <__aeabi_dmul+0x234>
 8007bcc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8007bd0:	bf1c      	itt	ne
 8007bd2:	4610      	movne	r0, r2
 8007bd4:	4619      	movne	r1, r3
 8007bd6:	d10a      	bne.n	8007bee <__aeabi_dmul+0x24a>
 8007bd8:	ea81 0103 	eor.w	r1, r1, r3
 8007bdc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007be0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8007be4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007be8:	f04f 0000 	mov.w	r0, #0
 8007bec:	bd70      	pop	{r4, r5, r6, pc}
 8007bee:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8007bf2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8007bf6:	bd70      	pop	{r4, r5, r6, pc}

08007bf8 <__aeabi_ddiv>:
 8007bf8:	b570      	push	{r4, r5, r6, lr}
 8007bfa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8007bfe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8007c02:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8007c06:	bf1d      	ittte	ne
 8007c08:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8007c0c:	ea94 0f0c 	teqne	r4, ip
 8007c10:	ea95 0f0c 	teqne	r5, ip
 8007c14:	f000 f8a7 	bleq	8007d66 <__aeabi_ddiv+0x16e>
 8007c18:	eba4 0405 	sub.w	r4, r4, r5
 8007c1c:	ea81 0e03 	eor.w	lr, r1, r3
 8007c20:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8007c24:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8007c28:	f000 8088 	beq.w	8007d3c <__aeabi_ddiv+0x144>
 8007c2c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8007c30:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8007c34:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8007c38:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8007c3c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8007c40:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8007c44:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8007c48:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8007c4c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8007c50:	429d      	cmp	r5, r3
 8007c52:	bf08      	it	eq
 8007c54:	4296      	cmpeq	r6, r2
 8007c56:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8007c5a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8007c5e:	d202      	bcs.n	8007c66 <__aeabi_ddiv+0x6e>
 8007c60:	085b      	lsrs	r3, r3, #1
 8007c62:	ea4f 0232 	mov.w	r2, r2, rrx
 8007c66:	1ab6      	subs	r6, r6, r2
 8007c68:	eb65 0503 	sbc.w	r5, r5, r3
 8007c6c:	085b      	lsrs	r3, r3, #1
 8007c6e:	ea4f 0232 	mov.w	r2, r2, rrx
 8007c72:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8007c76:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8007c7a:	ebb6 0e02 	subs.w	lr, r6, r2
 8007c7e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8007c82:	bf22      	ittt	cs
 8007c84:	1ab6      	subcs	r6, r6, r2
 8007c86:	4675      	movcs	r5, lr
 8007c88:	ea40 000c 	orrcs.w	r0, r0, ip
 8007c8c:	085b      	lsrs	r3, r3, #1
 8007c8e:	ea4f 0232 	mov.w	r2, r2, rrx
 8007c92:	ebb6 0e02 	subs.w	lr, r6, r2
 8007c96:	eb75 0e03 	sbcs.w	lr, r5, r3
 8007c9a:	bf22      	ittt	cs
 8007c9c:	1ab6      	subcs	r6, r6, r2
 8007c9e:	4675      	movcs	r5, lr
 8007ca0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8007ca4:	085b      	lsrs	r3, r3, #1
 8007ca6:	ea4f 0232 	mov.w	r2, r2, rrx
 8007caa:	ebb6 0e02 	subs.w	lr, r6, r2
 8007cae:	eb75 0e03 	sbcs.w	lr, r5, r3
 8007cb2:	bf22      	ittt	cs
 8007cb4:	1ab6      	subcs	r6, r6, r2
 8007cb6:	4675      	movcs	r5, lr
 8007cb8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8007cbc:	085b      	lsrs	r3, r3, #1
 8007cbe:	ea4f 0232 	mov.w	r2, r2, rrx
 8007cc2:	ebb6 0e02 	subs.w	lr, r6, r2
 8007cc6:	eb75 0e03 	sbcs.w	lr, r5, r3
 8007cca:	bf22      	ittt	cs
 8007ccc:	1ab6      	subcs	r6, r6, r2
 8007cce:	4675      	movcs	r5, lr
 8007cd0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8007cd4:	ea55 0e06 	orrs.w	lr, r5, r6
 8007cd8:	d018      	beq.n	8007d0c <__aeabi_ddiv+0x114>
 8007cda:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8007cde:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8007ce2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8007ce6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8007cea:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8007cee:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007cf2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8007cf6:	d1c0      	bne.n	8007c7a <__aeabi_ddiv+0x82>
 8007cf8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007cfc:	d10b      	bne.n	8007d16 <__aeabi_ddiv+0x11e>
 8007cfe:	ea41 0100 	orr.w	r1, r1, r0
 8007d02:	f04f 0000 	mov.w	r0, #0
 8007d06:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8007d0a:	e7b6      	b.n	8007c7a <__aeabi_ddiv+0x82>
 8007d0c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007d10:	bf04      	itt	eq
 8007d12:	4301      	orreq	r1, r0
 8007d14:	2000      	moveq	r0, #0
 8007d16:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8007d1a:	bf88      	it	hi
 8007d1c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8007d20:	f63f aeaf 	bhi.w	8007a82 <__aeabi_dmul+0xde>
 8007d24:	ebb5 0c03 	subs.w	ip, r5, r3
 8007d28:	bf04      	itt	eq
 8007d2a:	ebb6 0c02 	subseq.w	ip, r6, r2
 8007d2e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8007d32:	f150 0000 	adcs.w	r0, r0, #0
 8007d36:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8007d3a:	bd70      	pop	{r4, r5, r6, pc}
 8007d3c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8007d40:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8007d44:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8007d48:	bfc2      	ittt	gt
 8007d4a:	ebd4 050c 	rsbsgt	r5, r4, ip
 8007d4e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8007d52:	bd70      	popgt	{r4, r5, r6, pc}
 8007d54:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007d58:	f04f 0e00 	mov.w	lr, #0
 8007d5c:	3c01      	subs	r4, #1
 8007d5e:	e690      	b.n	8007a82 <__aeabi_dmul+0xde>
 8007d60:	ea45 0e06 	orr.w	lr, r5, r6
 8007d64:	e68d      	b.n	8007a82 <__aeabi_dmul+0xde>
 8007d66:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8007d6a:	ea94 0f0c 	teq	r4, ip
 8007d6e:	bf08      	it	eq
 8007d70:	ea95 0f0c 	teqeq	r5, ip
 8007d74:	f43f af3b 	beq.w	8007bee <__aeabi_dmul+0x24a>
 8007d78:	ea94 0f0c 	teq	r4, ip
 8007d7c:	d10a      	bne.n	8007d94 <__aeabi_ddiv+0x19c>
 8007d7e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8007d82:	f47f af34 	bne.w	8007bee <__aeabi_dmul+0x24a>
 8007d86:	ea95 0f0c 	teq	r5, ip
 8007d8a:	f47f af25 	bne.w	8007bd8 <__aeabi_dmul+0x234>
 8007d8e:	4610      	mov	r0, r2
 8007d90:	4619      	mov	r1, r3
 8007d92:	e72c      	b.n	8007bee <__aeabi_dmul+0x24a>
 8007d94:	ea95 0f0c 	teq	r5, ip
 8007d98:	d106      	bne.n	8007da8 <__aeabi_ddiv+0x1b0>
 8007d9a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8007d9e:	f43f aefd 	beq.w	8007b9c <__aeabi_dmul+0x1f8>
 8007da2:	4610      	mov	r0, r2
 8007da4:	4619      	mov	r1, r3
 8007da6:	e722      	b.n	8007bee <__aeabi_dmul+0x24a>
 8007da8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8007dac:	bf18      	it	ne
 8007dae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8007db2:	f47f aec5 	bne.w	8007b40 <__aeabi_dmul+0x19c>
 8007db6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8007dba:	f47f af0d 	bne.w	8007bd8 <__aeabi_dmul+0x234>
 8007dbe:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8007dc2:	f47f aeeb 	bne.w	8007b9c <__aeabi_dmul+0x1f8>
 8007dc6:	e712      	b.n	8007bee <__aeabi_dmul+0x24a>

08007dc8 <__gedf2>:
 8007dc8:	f04f 3cff 	mov.w	ip, #4294967295
 8007dcc:	e006      	b.n	8007ddc <__cmpdf2+0x4>
 8007dce:	bf00      	nop

08007dd0 <__ledf2>:
 8007dd0:	f04f 0c01 	mov.w	ip, #1
 8007dd4:	e002      	b.n	8007ddc <__cmpdf2+0x4>
 8007dd6:	bf00      	nop

08007dd8 <__cmpdf2>:
 8007dd8:	f04f 0c01 	mov.w	ip, #1
 8007ddc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8007de0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8007de4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007de8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007dec:	bf18      	it	ne
 8007dee:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8007df2:	d01b      	beq.n	8007e2c <__cmpdf2+0x54>
 8007df4:	b001      	add	sp, #4
 8007df6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8007dfa:	bf0c      	ite	eq
 8007dfc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8007e00:	ea91 0f03 	teqne	r1, r3
 8007e04:	bf02      	ittt	eq
 8007e06:	ea90 0f02 	teqeq	r0, r2
 8007e0a:	2000      	moveq	r0, #0
 8007e0c:	4770      	bxeq	lr
 8007e0e:	f110 0f00 	cmn.w	r0, #0
 8007e12:	ea91 0f03 	teq	r1, r3
 8007e16:	bf58      	it	pl
 8007e18:	4299      	cmppl	r1, r3
 8007e1a:	bf08      	it	eq
 8007e1c:	4290      	cmpeq	r0, r2
 8007e1e:	bf2c      	ite	cs
 8007e20:	17d8      	asrcs	r0, r3, #31
 8007e22:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8007e26:	f040 0001 	orr.w	r0, r0, #1
 8007e2a:	4770      	bx	lr
 8007e2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8007e30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007e34:	d102      	bne.n	8007e3c <__cmpdf2+0x64>
 8007e36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8007e3a:	d107      	bne.n	8007e4c <__cmpdf2+0x74>
 8007e3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007e40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007e44:	d1d6      	bne.n	8007df4 <__cmpdf2+0x1c>
 8007e46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8007e4a:	d0d3      	beq.n	8007df4 <__cmpdf2+0x1c>
 8007e4c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8007e50:	4770      	bx	lr
 8007e52:	bf00      	nop

08007e54 <__aeabi_cdrcmple>:
 8007e54:	4684      	mov	ip, r0
 8007e56:	4610      	mov	r0, r2
 8007e58:	4662      	mov	r2, ip
 8007e5a:	468c      	mov	ip, r1
 8007e5c:	4619      	mov	r1, r3
 8007e5e:	4663      	mov	r3, ip
 8007e60:	e000      	b.n	8007e64 <__aeabi_cdcmpeq>
 8007e62:	bf00      	nop

08007e64 <__aeabi_cdcmpeq>:
 8007e64:	b501      	push	{r0, lr}
 8007e66:	f7ff ffb7 	bl	8007dd8 <__cmpdf2>
 8007e6a:	2800      	cmp	r0, #0
 8007e6c:	bf48      	it	mi
 8007e6e:	f110 0f00 	cmnmi.w	r0, #0
 8007e72:	bd01      	pop	{r0, pc}

08007e74 <__aeabi_dcmpeq>:
 8007e74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007e78:	f7ff fff4 	bl	8007e64 <__aeabi_cdcmpeq>
 8007e7c:	bf0c      	ite	eq
 8007e7e:	2001      	moveq	r0, #1
 8007e80:	2000      	movne	r0, #0
 8007e82:	f85d fb08 	ldr.w	pc, [sp], #8
 8007e86:	bf00      	nop

08007e88 <__aeabi_dcmplt>:
 8007e88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007e8c:	f7ff ffea 	bl	8007e64 <__aeabi_cdcmpeq>
 8007e90:	bf34      	ite	cc
 8007e92:	2001      	movcc	r0, #1
 8007e94:	2000      	movcs	r0, #0
 8007e96:	f85d fb08 	ldr.w	pc, [sp], #8
 8007e9a:	bf00      	nop

08007e9c <__aeabi_dcmple>:
 8007e9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007ea0:	f7ff ffe0 	bl	8007e64 <__aeabi_cdcmpeq>
 8007ea4:	bf94      	ite	ls
 8007ea6:	2001      	movls	r0, #1
 8007ea8:	2000      	movhi	r0, #0
 8007eaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8007eae:	bf00      	nop

08007eb0 <__aeabi_dcmpge>:
 8007eb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007eb4:	f7ff ffce 	bl	8007e54 <__aeabi_cdrcmple>
 8007eb8:	bf94      	ite	ls
 8007eba:	2001      	movls	r0, #1
 8007ebc:	2000      	movhi	r0, #0
 8007ebe:	f85d fb08 	ldr.w	pc, [sp], #8
 8007ec2:	bf00      	nop

08007ec4 <__aeabi_dcmpgt>:
 8007ec4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007ec8:	f7ff ffc4 	bl	8007e54 <__aeabi_cdrcmple>
 8007ecc:	bf34      	ite	cc
 8007ece:	2001      	movcc	r0, #1
 8007ed0:	2000      	movcs	r0, #0
 8007ed2:	f85d fb08 	ldr.w	pc, [sp], #8
 8007ed6:	bf00      	nop

08007ed8 <__aeabi_d2iz>:
 8007ed8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8007edc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8007ee0:	d215      	bcs.n	8007f0e <__aeabi_d2iz+0x36>
 8007ee2:	d511      	bpl.n	8007f08 <__aeabi_d2iz+0x30>
 8007ee4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8007ee8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8007eec:	d912      	bls.n	8007f14 <__aeabi_d2iz+0x3c>
 8007eee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8007ef2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007ef6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8007efa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8007efe:	fa23 f002 	lsr.w	r0, r3, r2
 8007f02:	bf18      	it	ne
 8007f04:	4240      	negne	r0, r0
 8007f06:	4770      	bx	lr
 8007f08:	f04f 0000 	mov.w	r0, #0
 8007f0c:	4770      	bx	lr
 8007f0e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8007f12:	d105      	bne.n	8007f20 <__aeabi_d2iz+0x48>
 8007f14:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8007f18:	bf08      	it	eq
 8007f1a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8007f1e:	4770      	bx	lr
 8007f20:	f04f 0000 	mov.w	r0, #0
 8007f24:	4770      	bx	lr
 8007f26:	bf00      	nop

08007f28 <__aeabi_d2f>:
 8007f28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8007f2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8007f30:	bf24      	itt	cs
 8007f32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8007f36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8007f3a:	d90d      	bls.n	8007f58 <__aeabi_d2f+0x30>
 8007f3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8007f40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8007f44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8007f48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8007f4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8007f50:	bf08      	it	eq
 8007f52:	f020 0001 	biceq.w	r0, r0, #1
 8007f56:	4770      	bx	lr
 8007f58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8007f5c:	d121      	bne.n	8007fa2 <__aeabi_d2f+0x7a>
 8007f5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8007f62:	bfbc      	itt	lt
 8007f64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8007f68:	4770      	bxlt	lr
 8007f6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007f6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8007f72:	f1c2 0218 	rsb	r2, r2, #24
 8007f76:	f1c2 0c20 	rsb	ip, r2, #32
 8007f7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8007f7e:	fa20 f002 	lsr.w	r0, r0, r2
 8007f82:	bf18      	it	ne
 8007f84:	f040 0001 	orrne.w	r0, r0, #1
 8007f88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8007f8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8007f90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8007f94:	ea40 000c 	orr.w	r0, r0, ip
 8007f98:	fa23 f302 	lsr.w	r3, r3, r2
 8007f9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007fa0:	e7cc      	b.n	8007f3c <__aeabi_d2f+0x14>
 8007fa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8007fa6:	d107      	bne.n	8007fb8 <__aeabi_d2f+0x90>
 8007fa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8007fac:	bf1e      	ittt	ne
 8007fae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8007fb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8007fb6:	4770      	bxne	lr
 8007fb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8007fbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8007fc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8007fc4:	4770      	bx	lr
 8007fc6:	bf00      	nop

08007fc8 <__aeabi_frsub>:
 8007fc8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8007fcc:	e002      	b.n	8007fd4 <__addsf3>
 8007fce:	bf00      	nop

08007fd0 <__aeabi_fsub>:
 8007fd0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08007fd4 <__addsf3>:
 8007fd4:	0042      	lsls	r2, r0, #1
 8007fd6:	bf1f      	itttt	ne
 8007fd8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8007fdc:	ea92 0f03 	teqne	r2, r3
 8007fe0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8007fe4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8007fe8:	d06a      	beq.n	80080c0 <__addsf3+0xec>
 8007fea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8007fee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8007ff2:	bfc1      	itttt	gt
 8007ff4:	18d2      	addgt	r2, r2, r3
 8007ff6:	4041      	eorgt	r1, r0
 8007ff8:	4048      	eorgt	r0, r1
 8007ffa:	4041      	eorgt	r1, r0
 8007ffc:	bfb8      	it	lt
 8007ffe:	425b      	neglt	r3, r3
 8008000:	2b19      	cmp	r3, #25
 8008002:	bf88      	it	hi
 8008004:	4770      	bxhi	lr
 8008006:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800800a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800800e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8008012:	bf18      	it	ne
 8008014:	4240      	negne	r0, r0
 8008016:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800801a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800801e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8008022:	bf18      	it	ne
 8008024:	4249      	negne	r1, r1
 8008026:	ea92 0f03 	teq	r2, r3
 800802a:	d03f      	beq.n	80080ac <__addsf3+0xd8>
 800802c:	f1a2 0201 	sub.w	r2, r2, #1
 8008030:	fa41 fc03 	asr.w	ip, r1, r3
 8008034:	eb10 000c 	adds.w	r0, r0, ip
 8008038:	f1c3 0320 	rsb	r3, r3, #32
 800803c:	fa01 f103 	lsl.w	r1, r1, r3
 8008040:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8008044:	d502      	bpl.n	800804c <__addsf3+0x78>
 8008046:	4249      	negs	r1, r1
 8008048:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800804c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8008050:	d313      	bcc.n	800807a <__addsf3+0xa6>
 8008052:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8008056:	d306      	bcc.n	8008066 <__addsf3+0x92>
 8008058:	0840      	lsrs	r0, r0, #1
 800805a:	ea4f 0131 	mov.w	r1, r1, rrx
 800805e:	f102 0201 	add.w	r2, r2, #1
 8008062:	2afe      	cmp	r2, #254	; 0xfe
 8008064:	d251      	bcs.n	800810a <__addsf3+0x136>
 8008066:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800806a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800806e:	bf08      	it	eq
 8008070:	f020 0001 	biceq.w	r0, r0, #1
 8008074:	ea40 0003 	orr.w	r0, r0, r3
 8008078:	4770      	bx	lr
 800807a:	0049      	lsls	r1, r1, #1
 800807c:	eb40 0000 	adc.w	r0, r0, r0
 8008080:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8008084:	f1a2 0201 	sub.w	r2, r2, #1
 8008088:	d1ed      	bne.n	8008066 <__addsf3+0x92>
 800808a:	fab0 fc80 	clz	ip, r0
 800808e:	f1ac 0c08 	sub.w	ip, ip, #8
 8008092:	ebb2 020c 	subs.w	r2, r2, ip
 8008096:	fa00 f00c 	lsl.w	r0, r0, ip
 800809a:	bfaa      	itet	ge
 800809c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80080a0:	4252      	neglt	r2, r2
 80080a2:	4318      	orrge	r0, r3
 80080a4:	bfbc      	itt	lt
 80080a6:	40d0      	lsrlt	r0, r2
 80080a8:	4318      	orrlt	r0, r3
 80080aa:	4770      	bx	lr
 80080ac:	f092 0f00 	teq	r2, #0
 80080b0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80080b4:	bf06      	itte	eq
 80080b6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80080ba:	3201      	addeq	r2, #1
 80080bc:	3b01      	subne	r3, #1
 80080be:	e7b5      	b.n	800802c <__addsf3+0x58>
 80080c0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80080c4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80080c8:	bf18      	it	ne
 80080ca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80080ce:	d021      	beq.n	8008114 <__addsf3+0x140>
 80080d0:	ea92 0f03 	teq	r2, r3
 80080d4:	d004      	beq.n	80080e0 <__addsf3+0x10c>
 80080d6:	f092 0f00 	teq	r2, #0
 80080da:	bf08      	it	eq
 80080dc:	4608      	moveq	r0, r1
 80080de:	4770      	bx	lr
 80080e0:	ea90 0f01 	teq	r0, r1
 80080e4:	bf1c      	itt	ne
 80080e6:	2000      	movne	r0, #0
 80080e8:	4770      	bxne	lr
 80080ea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80080ee:	d104      	bne.n	80080fa <__addsf3+0x126>
 80080f0:	0040      	lsls	r0, r0, #1
 80080f2:	bf28      	it	cs
 80080f4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80080f8:	4770      	bx	lr
 80080fa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80080fe:	bf3c      	itt	cc
 8008100:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8008104:	4770      	bxcc	lr
 8008106:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800810a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800810e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008112:	4770      	bx	lr
 8008114:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8008118:	bf16      	itet	ne
 800811a:	4608      	movne	r0, r1
 800811c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8008120:	4601      	movne	r1, r0
 8008122:	0242      	lsls	r2, r0, #9
 8008124:	bf06      	itte	eq
 8008126:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800812a:	ea90 0f01 	teqeq	r0, r1
 800812e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8008132:	4770      	bx	lr

08008134 <__aeabi_ui2f>:
 8008134:	f04f 0300 	mov.w	r3, #0
 8008138:	e004      	b.n	8008144 <__aeabi_i2f+0x8>
 800813a:	bf00      	nop

0800813c <__aeabi_i2f>:
 800813c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8008140:	bf48      	it	mi
 8008142:	4240      	negmi	r0, r0
 8008144:	ea5f 0c00 	movs.w	ip, r0
 8008148:	bf08      	it	eq
 800814a:	4770      	bxeq	lr
 800814c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8008150:	4601      	mov	r1, r0
 8008152:	f04f 0000 	mov.w	r0, #0
 8008156:	e01c      	b.n	8008192 <__aeabi_l2f+0x2a>

08008158 <__aeabi_ul2f>:
 8008158:	ea50 0201 	orrs.w	r2, r0, r1
 800815c:	bf08      	it	eq
 800815e:	4770      	bxeq	lr
 8008160:	f04f 0300 	mov.w	r3, #0
 8008164:	e00a      	b.n	800817c <__aeabi_l2f+0x14>
 8008166:	bf00      	nop

08008168 <__aeabi_l2f>:
 8008168:	ea50 0201 	orrs.w	r2, r0, r1
 800816c:	bf08      	it	eq
 800816e:	4770      	bxeq	lr
 8008170:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8008174:	d502      	bpl.n	800817c <__aeabi_l2f+0x14>
 8008176:	4240      	negs	r0, r0
 8008178:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800817c:	ea5f 0c01 	movs.w	ip, r1
 8008180:	bf02      	ittt	eq
 8008182:	4684      	moveq	ip, r0
 8008184:	4601      	moveq	r1, r0
 8008186:	2000      	moveq	r0, #0
 8008188:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 800818c:	bf08      	it	eq
 800818e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8008192:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8008196:	fabc f28c 	clz	r2, ip
 800819a:	3a08      	subs	r2, #8
 800819c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80081a0:	db10      	blt.n	80081c4 <__aeabi_l2f+0x5c>
 80081a2:	fa01 fc02 	lsl.w	ip, r1, r2
 80081a6:	4463      	add	r3, ip
 80081a8:	fa00 fc02 	lsl.w	ip, r0, r2
 80081ac:	f1c2 0220 	rsb	r2, r2, #32
 80081b0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80081b4:	fa20 f202 	lsr.w	r2, r0, r2
 80081b8:	eb43 0002 	adc.w	r0, r3, r2
 80081bc:	bf08      	it	eq
 80081be:	f020 0001 	biceq.w	r0, r0, #1
 80081c2:	4770      	bx	lr
 80081c4:	f102 0220 	add.w	r2, r2, #32
 80081c8:	fa01 fc02 	lsl.w	ip, r1, r2
 80081cc:	f1c2 0220 	rsb	r2, r2, #32
 80081d0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80081d4:	fa21 f202 	lsr.w	r2, r1, r2
 80081d8:	eb43 0002 	adc.w	r0, r3, r2
 80081dc:	bf08      	it	eq
 80081de:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80081e2:	4770      	bx	lr

080081e4 <__aeabi_fmul>:
 80081e4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80081e8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80081ec:	bf1e      	ittt	ne
 80081ee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80081f2:	ea92 0f0c 	teqne	r2, ip
 80081f6:	ea93 0f0c 	teqne	r3, ip
 80081fa:	d06f      	beq.n	80082dc <__aeabi_fmul+0xf8>
 80081fc:	441a      	add	r2, r3
 80081fe:	ea80 0c01 	eor.w	ip, r0, r1
 8008202:	0240      	lsls	r0, r0, #9
 8008204:	bf18      	it	ne
 8008206:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800820a:	d01e      	beq.n	800824a <__aeabi_fmul+0x66>
 800820c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008210:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8008214:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8008218:	fba0 3101 	umull	r3, r1, r0, r1
 800821c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8008220:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8008224:	bf3e      	ittt	cc
 8008226:	0049      	lslcc	r1, r1, #1
 8008228:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800822c:	005b      	lslcc	r3, r3, #1
 800822e:	ea40 0001 	orr.w	r0, r0, r1
 8008232:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8008236:	2afd      	cmp	r2, #253	; 0xfd
 8008238:	d81d      	bhi.n	8008276 <__aeabi_fmul+0x92>
 800823a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800823e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8008242:	bf08      	it	eq
 8008244:	f020 0001 	biceq.w	r0, r0, #1
 8008248:	4770      	bx	lr
 800824a:	f090 0f00 	teq	r0, #0
 800824e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8008252:	bf08      	it	eq
 8008254:	0249      	lsleq	r1, r1, #9
 8008256:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800825a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800825e:	3a7f      	subs	r2, #127	; 0x7f
 8008260:	bfc2      	ittt	gt
 8008262:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8008266:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800826a:	4770      	bxgt	lr
 800826c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008270:	f04f 0300 	mov.w	r3, #0
 8008274:	3a01      	subs	r2, #1
 8008276:	dc5d      	bgt.n	8008334 <__aeabi_fmul+0x150>
 8008278:	f112 0f19 	cmn.w	r2, #25
 800827c:	bfdc      	itt	le
 800827e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8008282:	4770      	bxle	lr
 8008284:	f1c2 0200 	rsb	r2, r2, #0
 8008288:	0041      	lsls	r1, r0, #1
 800828a:	fa21 f102 	lsr.w	r1, r1, r2
 800828e:	f1c2 0220 	rsb	r2, r2, #32
 8008292:	fa00 fc02 	lsl.w	ip, r0, r2
 8008296:	ea5f 0031 	movs.w	r0, r1, rrx
 800829a:	f140 0000 	adc.w	r0, r0, #0
 800829e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80082a2:	bf08      	it	eq
 80082a4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80082a8:	4770      	bx	lr
 80082aa:	f092 0f00 	teq	r2, #0
 80082ae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80082b2:	bf02      	ittt	eq
 80082b4:	0040      	lsleq	r0, r0, #1
 80082b6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80082ba:	3a01      	subeq	r2, #1
 80082bc:	d0f9      	beq.n	80082b2 <__aeabi_fmul+0xce>
 80082be:	ea40 000c 	orr.w	r0, r0, ip
 80082c2:	f093 0f00 	teq	r3, #0
 80082c6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80082ca:	bf02      	ittt	eq
 80082cc:	0049      	lsleq	r1, r1, #1
 80082ce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80082d2:	3b01      	subeq	r3, #1
 80082d4:	d0f9      	beq.n	80082ca <__aeabi_fmul+0xe6>
 80082d6:	ea41 010c 	orr.w	r1, r1, ip
 80082da:	e78f      	b.n	80081fc <__aeabi_fmul+0x18>
 80082dc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80082e0:	ea92 0f0c 	teq	r2, ip
 80082e4:	bf18      	it	ne
 80082e6:	ea93 0f0c 	teqne	r3, ip
 80082ea:	d00a      	beq.n	8008302 <__aeabi_fmul+0x11e>
 80082ec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80082f0:	bf18      	it	ne
 80082f2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80082f6:	d1d8      	bne.n	80082aa <__aeabi_fmul+0xc6>
 80082f8:	ea80 0001 	eor.w	r0, r0, r1
 80082fc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8008300:	4770      	bx	lr
 8008302:	f090 0f00 	teq	r0, #0
 8008306:	bf17      	itett	ne
 8008308:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800830c:	4608      	moveq	r0, r1
 800830e:	f091 0f00 	teqne	r1, #0
 8008312:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8008316:	d014      	beq.n	8008342 <__aeabi_fmul+0x15e>
 8008318:	ea92 0f0c 	teq	r2, ip
 800831c:	d101      	bne.n	8008322 <__aeabi_fmul+0x13e>
 800831e:	0242      	lsls	r2, r0, #9
 8008320:	d10f      	bne.n	8008342 <__aeabi_fmul+0x15e>
 8008322:	ea93 0f0c 	teq	r3, ip
 8008326:	d103      	bne.n	8008330 <__aeabi_fmul+0x14c>
 8008328:	024b      	lsls	r3, r1, #9
 800832a:	bf18      	it	ne
 800832c:	4608      	movne	r0, r1
 800832e:	d108      	bne.n	8008342 <__aeabi_fmul+0x15e>
 8008330:	ea80 0001 	eor.w	r0, r0, r1
 8008334:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8008338:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800833c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008340:	4770      	bx	lr
 8008342:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008346:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800834a:	4770      	bx	lr

0800834c <__aeabi_fdiv>:
 800834c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8008350:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8008354:	bf1e      	ittt	ne
 8008356:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800835a:	ea92 0f0c 	teqne	r2, ip
 800835e:	ea93 0f0c 	teqne	r3, ip
 8008362:	d069      	beq.n	8008438 <__aeabi_fdiv+0xec>
 8008364:	eba2 0203 	sub.w	r2, r2, r3
 8008368:	ea80 0c01 	eor.w	ip, r0, r1
 800836c:	0249      	lsls	r1, r1, #9
 800836e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8008372:	d037      	beq.n	80083e4 <__aeabi_fdiv+0x98>
 8008374:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008378:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 800837c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8008380:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8008384:	428b      	cmp	r3, r1
 8008386:	bf38      	it	cc
 8008388:	005b      	lslcc	r3, r3, #1
 800838a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800838e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8008392:	428b      	cmp	r3, r1
 8008394:	bf24      	itt	cs
 8008396:	1a5b      	subcs	r3, r3, r1
 8008398:	ea40 000c 	orrcs.w	r0, r0, ip
 800839c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80083a0:	bf24      	itt	cs
 80083a2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80083a6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80083aa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80083ae:	bf24      	itt	cs
 80083b0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80083b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80083b8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80083bc:	bf24      	itt	cs
 80083be:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80083c2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80083c6:	011b      	lsls	r3, r3, #4
 80083c8:	bf18      	it	ne
 80083ca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80083ce:	d1e0      	bne.n	8008392 <__aeabi_fdiv+0x46>
 80083d0:	2afd      	cmp	r2, #253	; 0xfd
 80083d2:	f63f af50 	bhi.w	8008276 <__aeabi_fmul+0x92>
 80083d6:	428b      	cmp	r3, r1
 80083d8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80083dc:	bf08      	it	eq
 80083de:	f020 0001 	biceq.w	r0, r0, #1
 80083e2:	4770      	bx	lr
 80083e4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80083e8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80083ec:	327f      	adds	r2, #127	; 0x7f
 80083ee:	bfc2      	ittt	gt
 80083f0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80083f4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80083f8:	4770      	bxgt	lr
 80083fa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80083fe:	f04f 0300 	mov.w	r3, #0
 8008402:	3a01      	subs	r2, #1
 8008404:	e737      	b.n	8008276 <__aeabi_fmul+0x92>
 8008406:	f092 0f00 	teq	r2, #0
 800840a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800840e:	bf02      	ittt	eq
 8008410:	0040      	lsleq	r0, r0, #1
 8008412:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8008416:	3a01      	subeq	r2, #1
 8008418:	d0f9      	beq.n	800840e <__aeabi_fdiv+0xc2>
 800841a:	ea40 000c 	orr.w	r0, r0, ip
 800841e:	f093 0f00 	teq	r3, #0
 8008422:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008426:	bf02      	ittt	eq
 8008428:	0049      	lsleq	r1, r1, #1
 800842a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800842e:	3b01      	subeq	r3, #1
 8008430:	d0f9      	beq.n	8008426 <__aeabi_fdiv+0xda>
 8008432:	ea41 010c 	orr.w	r1, r1, ip
 8008436:	e795      	b.n	8008364 <__aeabi_fdiv+0x18>
 8008438:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800843c:	ea92 0f0c 	teq	r2, ip
 8008440:	d108      	bne.n	8008454 <__aeabi_fdiv+0x108>
 8008442:	0242      	lsls	r2, r0, #9
 8008444:	f47f af7d 	bne.w	8008342 <__aeabi_fmul+0x15e>
 8008448:	ea93 0f0c 	teq	r3, ip
 800844c:	f47f af70 	bne.w	8008330 <__aeabi_fmul+0x14c>
 8008450:	4608      	mov	r0, r1
 8008452:	e776      	b.n	8008342 <__aeabi_fmul+0x15e>
 8008454:	ea93 0f0c 	teq	r3, ip
 8008458:	d104      	bne.n	8008464 <__aeabi_fdiv+0x118>
 800845a:	024b      	lsls	r3, r1, #9
 800845c:	f43f af4c 	beq.w	80082f8 <__aeabi_fmul+0x114>
 8008460:	4608      	mov	r0, r1
 8008462:	e76e      	b.n	8008342 <__aeabi_fmul+0x15e>
 8008464:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8008468:	bf18      	it	ne
 800846a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800846e:	d1ca      	bne.n	8008406 <__aeabi_fdiv+0xba>
 8008470:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8008474:	f47f af5c 	bne.w	8008330 <__aeabi_fmul+0x14c>
 8008478:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800847c:	f47f af3c 	bne.w	80082f8 <__aeabi_fmul+0x114>
 8008480:	e75f      	b.n	8008342 <__aeabi_fmul+0x15e>
 8008482:	bf00      	nop

08008484 <__gesf2>:
 8008484:	f04f 3cff 	mov.w	ip, #4294967295
 8008488:	e006      	b.n	8008498 <__cmpsf2+0x4>
 800848a:	bf00      	nop

0800848c <__lesf2>:
 800848c:	f04f 0c01 	mov.w	ip, #1
 8008490:	e002      	b.n	8008498 <__cmpsf2+0x4>
 8008492:	bf00      	nop

08008494 <__cmpsf2>:
 8008494:	f04f 0c01 	mov.w	ip, #1
 8008498:	f84d cd04 	str.w	ip, [sp, #-4]!
 800849c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80084a0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80084a4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80084a8:	bf18      	it	ne
 80084aa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80084ae:	d011      	beq.n	80084d4 <__cmpsf2+0x40>
 80084b0:	b001      	add	sp, #4
 80084b2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80084b6:	bf18      	it	ne
 80084b8:	ea90 0f01 	teqne	r0, r1
 80084bc:	bf58      	it	pl
 80084be:	ebb2 0003 	subspl.w	r0, r2, r3
 80084c2:	bf88      	it	hi
 80084c4:	17c8      	asrhi	r0, r1, #31
 80084c6:	bf38      	it	cc
 80084c8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80084cc:	bf18      	it	ne
 80084ce:	f040 0001 	orrne.w	r0, r0, #1
 80084d2:	4770      	bx	lr
 80084d4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80084d8:	d102      	bne.n	80084e0 <__cmpsf2+0x4c>
 80084da:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80084de:	d105      	bne.n	80084ec <__cmpsf2+0x58>
 80084e0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80084e4:	d1e4      	bne.n	80084b0 <__cmpsf2+0x1c>
 80084e6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80084ea:	d0e1      	beq.n	80084b0 <__cmpsf2+0x1c>
 80084ec:	f85d 0b04 	ldr.w	r0, [sp], #4
 80084f0:	4770      	bx	lr
 80084f2:	bf00      	nop

080084f4 <__aeabi_cfrcmple>:
 80084f4:	4684      	mov	ip, r0
 80084f6:	4608      	mov	r0, r1
 80084f8:	4661      	mov	r1, ip
 80084fa:	e7ff      	b.n	80084fc <__aeabi_cfcmpeq>

080084fc <__aeabi_cfcmpeq>:
 80084fc:	b50f      	push	{r0, r1, r2, r3, lr}
 80084fe:	f7ff ffc9 	bl	8008494 <__cmpsf2>
 8008502:	2800      	cmp	r0, #0
 8008504:	bf48      	it	mi
 8008506:	f110 0f00 	cmnmi.w	r0, #0
 800850a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800850c <__aeabi_fcmpeq>:
 800850c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008510:	f7ff fff4 	bl	80084fc <__aeabi_cfcmpeq>
 8008514:	bf0c      	ite	eq
 8008516:	2001      	moveq	r0, #1
 8008518:	2000      	movne	r0, #0
 800851a:	f85d fb08 	ldr.w	pc, [sp], #8
 800851e:	bf00      	nop

08008520 <__aeabi_fcmplt>:
 8008520:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008524:	f7ff ffea 	bl	80084fc <__aeabi_cfcmpeq>
 8008528:	bf34      	ite	cc
 800852a:	2001      	movcc	r0, #1
 800852c:	2000      	movcs	r0, #0
 800852e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008532:	bf00      	nop

08008534 <__aeabi_fcmple>:
 8008534:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008538:	f7ff ffe0 	bl	80084fc <__aeabi_cfcmpeq>
 800853c:	bf94      	ite	ls
 800853e:	2001      	movls	r0, #1
 8008540:	2000      	movhi	r0, #0
 8008542:	f85d fb08 	ldr.w	pc, [sp], #8
 8008546:	bf00      	nop

08008548 <__aeabi_fcmpge>:
 8008548:	f84d ed08 	str.w	lr, [sp, #-8]!
 800854c:	f7ff ffd2 	bl	80084f4 <__aeabi_cfrcmple>
 8008550:	bf94      	ite	ls
 8008552:	2001      	movls	r0, #1
 8008554:	2000      	movhi	r0, #0
 8008556:	f85d fb08 	ldr.w	pc, [sp], #8
 800855a:	bf00      	nop

0800855c <__aeabi_fcmpgt>:
 800855c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008560:	f7ff ffc8 	bl	80084f4 <__aeabi_cfrcmple>
 8008564:	bf34      	ite	cc
 8008566:	2001      	movcc	r0, #1
 8008568:	2000      	movcs	r0, #0
 800856a:	f85d fb08 	ldr.w	pc, [sp], #8
 800856e:	bf00      	nop

08008570 <__aeabi_f2iz>:
 8008570:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8008574:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8008578:	d30f      	bcc.n	800859a <__aeabi_f2iz+0x2a>
 800857a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800857e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8008582:	d90d      	bls.n	80085a0 <__aeabi_f2iz+0x30>
 8008584:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8008588:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800858c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8008590:	fa23 f002 	lsr.w	r0, r3, r2
 8008594:	bf18      	it	ne
 8008596:	4240      	negne	r0, r0
 8008598:	4770      	bx	lr
 800859a:	f04f 0000 	mov.w	r0, #0
 800859e:	4770      	bx	lr
 80085a0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80085a4:	d101      	bne.n	80085aa <__aeabi_f2iz+0x3a>
 80085a6:	0242      	lsls	r2, r0, #9
 80085a8:	d105      	bne.n	80085b6 <__aeabi_f2iz+0x46>
 80085aa:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80085ae:	bf08      	it	eq
 80085b0:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80085b4:	4770      	bx	lr
 80085b6:	f04f 0000 	mov.w	r0, #0
 80085ba:	4770      	bx	lr

080085bc <__aeabi_uldivmod>:
 80085bc:	b94b      	cbnz	r3, 80085d2 <__aeabi_uldivmod+0x16>
 80085be:	b942      	cbnz	r2, 80085d2 <__aeabi_uldivmod+0x16>
 80085c0:	2900      	cmp	r1, #0
 80085c2:	bf08      	it	eq
 80085c4:	2800      	cmpeq	r0, #0
 80085c6:	d002      	beq.n	80085ce <__aeabi_uldivmod+0x12>
 80085c8:	f04f 31ff 	mov.w	r1, #4294967295
 80085cc:	4608      	mov	r0, r1
 80085ce:	f7ff b82f 	b.w	8007630 <__aeabi_idiv0>
 80085d2:	b082      	sub	sp, #8
 80085d4:	46ec      	mov	ip, sp
 80085d6:	e92d 5000 	stmdb	sp!, {ip, lr}
 80085da:	f000 f81d 	bl	8008618 <__gnu_uldivmod_helper>
 80085de:	f8dd e004 	ldr.w	lr, [sp, #4]
 80085e2:	b002      	add	sp, #8
 80085e4:	bc0c      	pop	{r2, r3}
 80085e6:	4770      	bx	lr

080085e8 <__gnu_ldivmod_helper>:
 80085e8:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 80085ec:	4616      	mov	r6, r2
 80085ee:	4680      	mov	r8, r0
 80085f0:	4689      	mov	r9, r1
 80085f2:	461d      	mov	r5, r3
 80085f4:	f000 f828 	bl	8008648 <__divdi3>
 80085f8:	fb00 f305 	mul.w	r3, r0, r5
 80085fc:	fba0 4506 	umull	r4, r5, r0, r6
 8008600:	fb06 3601 	mla	r6, r6, r1, r3
 8008604:	9b06      	ldr	r3, [sp, #24]
 8008606:	1975      	adds	r5, r6, r5
 8008608:	ebb8 0404 	subs.w	r4, r8, r4
 800860c:	eb69 0505 	sbc.w	r5, r9, r5
 8008610:	e9c3 4500 	strd	r4, r5, [r3]
 8008614:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

08008618 <__gnu_uldivmod_helper>:
 8008618:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800861c:	4616      	mov	r6, r2
 800861e:	4680      	mov	r8, r0
 8008620:	4689      	mov	r9, r1
 8008622:	461d      	mov	r5, r3
 8008624:	f000 f9c2 	bl	80089ac <__udivdi3>
 8008628:	fb00 f305 	mul.w	r3, r0, r5
 800862c:	fba0 4506 	umull	r4, r5, r0, r6
 8008630:	fb06 3601 	mla	r6, r6, r1, r3
 8008634:	9b06      	ldr	r3, [sp, #24]
 8008636:	1975      	adds	r5, r6, r5
 8008638:	ebb8 0404 	subs.w	r4, r8, r4
 800863c:	eb69 0505 	sbc.w	r5, r9, r5
 8008640:	e9c3 4500 	strd	r4, r5, [r3]
 8008644:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

08008648 <__divdi3>:
 8008648:	2900      	cmp	r1, #0
 800864a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800864e:	461c      	mov	r4, r3
 8008650:	b085      	sub	sp, #20
 8008652:	f2c0 80cb 	blt.w	80087ec <__divdi3+0x1a4>
 8008656:	2600      	movs	r6, #0
 8008658:	2c00      	cmp	r4, #0
 800865a:	f2c0 80c2 	blt.w	80087e2 <__divdi3+0x19a>
 800865e:	468c      	mov	ip, r1
 8008660:	4617      	mov	r7, r2
 8008662:	4614      	mov	r4, r2
 8008664:	4605      	mov	r5, r0
 8008666:	4688      	mov	r8, r1
 8008668:	469a      	mov	sl, r3
 800866a:	2b00      	cmp	r3, #0
 800866c:	d149      	bne.n	8008702 <__divdi3+0xba>
 800866e:	428a      	cmp	r2, r1
 8008670:	d96d      	bls.n	800874e <__divdi3+0x106>
 8008672:	fab2 f382 	clz	r3, r2
 8008676:	b153      	cbz	r3, 800868e <__divdi3+0x46>
 8008678:	f1c3 0020 	rsb	r0, r3, #32
 800867c:	fa01 f803 	lsl.w	r8, r1, r3
 8008680:	fa35 f200 	lsrs.w	r2, r5, r0
 8008684:	fa17 f403 	lsls.w	r4, r7, r3
 8008688:	ea42 0808 	orr.w	r8, r2, r8
 800868c:	409d      	lsls	r5, r3
 800868e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008692:	4640      	mov	r0, r8
 8008694:	4651      	mov	r1, sl
 8008696:	fa1f fb84 	uxth.w	fp, r4
 800869a:	f7fe fe8d 	bl	80073b8 <__aeabi_uidiv>
 800869e:	4651      	mov	r1, sl
 80086a0:	0c2f      	lsrs	r7, r5, #16
 80086a2:	4681      	mov	r9, r0
 80086a4:	4640      	mov	r0, r8
 80086a6:	f7fe ffb5 	bl	8007614 <__aeabi_uidivmod>
 80086aa:	fb0b f309 	mul.w	r3, fp, r9
 80086ae:	ea47 4801 	orr.w	r8, r7, r1, lsl #16
 80086b2:	4543      	cmp	r3, r8
 80086b4:	d909      	bls.n	80086ca <__divdi3+0x82>
 80086b6:	eb18 0804 	adds.w	r8, r8, r4
 80086ba:	f109 39ff 	add.w	r9, r9, #4294967295
 80086be:	d204      	bcs.n	80086ca <__divdi3+0x82>
 80086c0:	4543      	cmp	r3, r8
 80086c2:	bf84      	itt	hi
 80086c4:	f109 39ff 	addhi.w	r9, r9, #4294967295
 80086c8:	44a0      	addhi	r8, r4
 80086ca:	ebc3 0808 	rsb	r8, r3, r8
 80086ce:	4651      	mov	r1, sl
 80086d0:	4640      	mov	r0, r8
 80086d2:	b2ad      	uxth	r5, r5
 80086d4:	f7fe fe70 	bl	80073b8 <__aeabi_uidiv>
 80086d8:	4651      	mov	r1, sl
 80086da:	4607      	mov	r7, r0
 80086dc:	4640      	mov	r0, r8
 80086de:	f7fe ff99 	bl	8007614 <__aeabi_uidivmod>
 80086e2:	fb0b fb07 	mul.w	fp, fp, r7
 80086e6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80086ea:	45ab      	cmp	fp, r5
 80086ec:	d905      	bls.n	80086fa <__divdi3+0xb2>
 80086ee:	3f01      	subs	r7, #1
 80086f0:	192d      	adds	r5, r5, r4
 80086f2:	d202      	bcs.n	80086fa <__divdi3+0xb2>
 80086f4:	45ab      	cmp	fp, r5
 80086f6:	bf88      	it	hi
 80086f8:	3f01      	subhi	r7, #1
 80086fa:	ea47 4909 	orr.w	r9, r7, r9, lsl #16
 80086fe:	2400      	movs	r4, #0
 8008700:	e003      	b.n	800870a <__divdi3+0xc2>
 8008702:	428b      	cmp	r3, r1
 8008704:	d90c      	bls.n	8008720 <__divdi3+0xd8>
 8008706:	2400      	movs	r4, #0
 8008708:	46a1      	mov	r9, r4
 800870a:	464a      	mov	r2, r9
 800870c:	4623      	mov	r3, r4
 800870e:	b116      	cbz	r6, 8008716 <__divdi3+0xce>
 8008710:	4252      	negs	r2, r2
 8008712:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008716:	4610      	mov	r0, r2
 8008718:	4619      	mov	r1, r3
 800871a:	b005      	add	sp, #20
 800871c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008720:	fab3 f483 	clz	r4, r3
 8008724:	2c00      	cmp	r4, #0
 8008726:	f040 80b4 	bne.w	8008892 <__divdi3+0x24a>
 800872a:	428b      	cmp	r3, r1
 800872c:	f04f 0901 	mov.w	r9, #1
 8008730:	bf2c      	ite	cs
 8008732:	f04f 0c00 	movcs.w	ip, #0
 8008736:	f04f 0c01 	movcc.w	ip, #1
 800873a:	4282      	cmp	r2, r0
 800873c:	bf8c      	ite	hi
 800873e:	4667      	movhi	r7, ip
 8008740:	f04c 0701 	orrls.w	r7, ip, #1
 8008744:	2f00      	cmp	r7, #0
 8008746:	d1e0      	bne.n	800870a <__divdi3+0xc2>
 8008748:	463c      	mov	r4, r7
 800874a:	46b9      	mov	r9, r7
 800874c:	e7dd      	b.n	800870a <__divdi3+0xc2>
 800874e:	b922      	cbnz	r2, 800875a <__divdi3+0x112>
 8008750:	2001      	movs	r0, #1
 8008752:	4611      	mov	r1, r2
 8008754:	f7fe fe30 	bl	80073b8 <__aeabi_uidiv>
 8008758:	4604      	mov	r4, r0
 800875a:	fab4 f384 	clz	r3, r4
 800875e:	2b00      	cmp	r3, #0
 8008760:	d14a      	bne.n	80087f8 <__divdi3+0x1b0>
 8008762:	ebc4 0808 	rsb	r8, r4, r8
 8008766:	0c27      	lsrs	r7, r4, #16
 8008768:	fa1f fa84 	uxth.w	sl, r4
 800876c:	2101      	movs	r1, #1
 800876e:	9102      	str	r1, [sp, #8]
 8008770:	4639      	mov	r1, r7
 8008772:	4640      	mov	r0, r8
 8008774:	f7fe fe20 	bl	80073b8 <__aeabi_uidiv>
 8008778:	4639      	mov	r1, r7
 800877a:	ea4f 4b15 	mov.w	fp, r5, lsr #16
 800877e:	4681      	mov	r9, r0
 8008780:	4640      	mov	r0, r8
 8008782:	f7fe ff47 	bl	8007614 <__aeabi_uidivmod>
 8008786:	fb0a f309 	mul.w	r3, sl, r9
 800878a:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
 800878e:	455b      	cmp	r3, fp
 8008790:	d909      	bls.n	80087a6 <__divdi3+0x15e>
 8008792:	eb1b 0b04 	adds.w	fp, fp, r4
 8008796:	f109 39ff 	add.w	r9, r9, #4294967295
 800879a:	d204      	bcs.n	80087a6 <__divdi3+0x15e>
 800879c:	455b      	cmp	r3, fp
 800879e:	bf84      	itt	hi
 80087a0:	f109 39ff 	addhi.w	r9, r9, #4294967295
 80087a4:	44a3      	addhi	fp, r4
 80087a6:	ebc3 0b0b 	rsb	fp, r3, fp
 80087aa:	4639      	mov	r1, r7
 80087ac:	4658      	mov	r0, fp
 80087ae:	b2ad      	uxth	r5, r5
 80087b0:	f7fe fe02 	bl	80073b8 <__aeabi_uidiv>
 80087b4:	4639      	mov	r1, r7
 80087b6:	4680      	mov	r8, r0
 80087b8:	4658      	mov	r0, fp
 80087ba:	f7fe ff2b 	bl	8007614 <__aeabi_uidivmod>
 80087be:	fb0a fa08 	mul.w	sl, sl, r8
 80087c2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80087c6:	45aa      	cmp	sl, r5
 80087c8:	d907      	bls.n	80087da <__divdi3+0x192>
 80087ca:	192d      	adds	r5, r5, r4
 80087cc:	f108 38ff 	add.w	r8, r8, #4294967295
 80087d0:	d203      	bcs.n	80087da <__divdi3+0x192>
 80087d2:	45aa      	cmp	sl, r5
 80087d4:	bf88      	it	hi
 80087d6:	f108 38ff 	addhi.w	r8, r8, #4294967295
 80087da:	ea48 4909 	orr.w	r9, r8, r9, lsl #16
 80087de:	9c02      	ldr	r4, [sp, #8]
 80087e0:	e793      	b.n	800870a <__divdi3+0xc2>
 80087e2:	43f6      	mvns	r6, r6
 80087e4:	4252      	negs	r2, r2
 80087e6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80087ea:	e738      	b.n	800865e <__divdi3+0x16>
 80087ec:	4240      	negs	r0, r0
 80087ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80087f2:	f04f 36ff 	mov.w	r6, #4294967295
 80087f6:	e72f      	b.n	8008658 <__divdi3+0x10>
 80087f8:	409c      	lsls	r4, r3
 80087fa:	f1c3 0020 	rsb	r0, r3, #32
 80087fe:	fa28 fa00 	lsr.w	sl, r8, r0
 8008802:	fa08 fb03 	lsl.w	fp, r8, r3
 8008806:	0c27      	lsrs	r7, r4, #16
 8008808:	fa35 f200 	lsrs.w	r2, r5, r0
 800880c:	4639      	mov	r1, r7
 800880e:	4650      	mov	r0, sl
 8008810:	ea42 020b 	orr.w	r2, r2, fp
 8008814:	409d      	lsls	r5, r3
 8008816:	9202      	str	r2, [sp, #8]
 8008818:	f7fe fdce 	bl	80073b8 <__aeabi_uidiv>
 800881c:	4639      	mov	r1, r7
 800881e:	4683      	mov	fp, r0
 8008820:	4650      	mov	r0, sl
 8008822:	f7fe fef7 	bl	8007614 <__aeabi_uidivmod>
 8008826:	9b02      	ldr	r3, [sp, #8]
 8008828:	fa1f fa84 	uxth.w	sl, r4
 800882c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8008830:	fb0a f30b 	mul.w	r3, sl, fp
 8008834:	ea49 4801 	orr.w	r8, r9, r1, lsl #16
 8008838:	4543      	cmp	r3, r8
 800883a:	d905      	bls.n	8008848 <__divdi3+0x200>
 800883c:	eb18 0804 	adds.w	r8, r8, r4
 8008840:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008844:	f0c0 80ab 	bcc.w	800899e <__divdi3+0x356>
 8008848:	ebc3 0808 	rsb	r8, r3, r8
 800884c:	4639      	mov	r1, r7
 800884e:	4640      	mov	r0, r8
 8008850:	f7fe fdb2 	bl	80073b8 <__aeabi_uidiv>
 8008854:	4639      	mov	r1, r7
 8008856:	4681      	mov	r9, r0
 8008858:	4640      	mov	r0, r8
 800885a:	f7fe fedb 	bl	8007614 <__aeabi_uidivmod>
 800885e:	9a02      	ldr	r2, [sp, #8]
 8008860:	fb0a f309 	mul.w	r3, sl, r9
 8008864:	fa1f fc82 	uxth.w	ip, r2
 8008868:	ea4c 4801 	orr.w	r8, ip, r1, lsl #16
 800886c:	4543      	cmp	r3, r8
 800886e:	d909      	bls.n	8008884 <__divdi3+0x23c>
 8008870:	eb18 0804 	adds.w	r8, r8, r4
 8008874:	f109 39ff 	add.w	r9, r9, #4294967295
 8008878:	d204      	bcs.n	8008884 <__divdi3+0x23c>
 800887a:	4543      	cmp	r3, r8
 800887c:	bf84      	itt	hi
 800887e:	f109 39ff 	addhi.w	r9, r9, #4294967295
 8008882:	44a0      	addhi	r8, r4
 8008884:	ea49 4e0b 	orr.w	lr, r9, fp, lsl #16
 8008888:	ebc3 0808 	rsb	r8, r3, r8
 800888c:	f8cd e008 	str.w	lr, [sp, #8]
 8008890:	e76e      	b.n	8008770 <__divdi3+0x128>
 8008892:	f1c4 0020 	rsb	r0, r4, #32
 8008896:	fa03 fa04 	lsl.w	sl, r3, r4
 800889a:	fa32 f300 	lsrs.w	r3, r2, r0
 800889e:	fa21 f800 	lsr.w	r8, r1, r0
 80088a2:	ea43 0a0a 	orr.w	sl, r3, sl
 80088a6:	fa35 f200 	lsrs.w	r2, r5, r0
 80088aa:	fa01 f904 	lsl.w	r9, r1, r4
 80088ae:	4640      	mov	r0, r8
 80088b0:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
 80088b4:	ea42 0109 	orr.w	r1, r2, r9
 80088b8:	9103      	str	r1, [sp, #12]
 80088ba:	4659      	mov	r1, fp
 80088bc:	fa17 f304 	lsls.w	r3, r7, r4
 80088c0:	9302      	str	r3, [sp, #8]
 80088c2:	f7fe fd79 	bl	80073b8 <__aeabi_uidiv>
 80088c6:	4659      	mov	r1, fp
 80088c8:	4681      	mov	r9, r0
 80088ca:	4640      	mov	r0, r8
 80088cc:	f7fe fea2 	bl	8007614 <__aeabi_uidivmod>
 80088d0:	fa1f f38a 	uxth.w	r3, sl
 80088d4:	9803      	ldr	r0, [sp, #12]
 80088d6:	fb03 f209 	mul.w	r2, r3, r9
 80088da:	0c07      	lsrs	r7, r0, #16
 80088dc:	ea47 4801 	orr.w	r8, r7, r1, lsl #16
 80088e0:	4542      	cmp	r2, r8
 80088e2:	d904      	bls.n	80088ee <__divdi3+0x2a6>
 80088e4:	eb18 080a 	adds.w	r8, r8, sl
 80088e8:	f109 39ff 	add.w	r9, r9, #4294967295
 80088ec:	d351      	bcc.n	8008992 <__divdi3+0x34a>
 80088ee:	ebc2 0808 	rsb	r8, r2, r8
 80088f2:	4659      	mov	r1, fp
 80088f4:	4640      	mov	r0, r8
 80088f6:	9301      	str	r3, [sp, #4]
 80088f8:	f7fe fd5e 	bl	80073b8 <__aeabi_uidiv>
 80088fc:	4659      	mov	r1, fp
 80088fe:	4607      	mov	r7, r0
 8008900:	4640      	mov	r0, r8
 8008902:	f7fe fe87 	bl	8007614 <__aeabi_uidivmod>
 8008906:	9801      	ldr	r0, [sp, #4]
 8008908:	9a03      	ldr	r2, [sp, #12]
 800890a:	fb00 f307 	mul.w	r3, r0, r7
 800890e:	fa1f fc82 	uxth.w	ip, r2
 8008912:	ea4c 4c01 	orr.w	ip, ip, r1, lsl #16
 8008916:	4563      	cmp	r3, ip
 8008918:	d907      	bls.n	800892a <__divdi3+0x2e2>
 800891a:	3f01      	subs	r7, #1
 800891c:	eb1c 0c0a 	adds.w	ip, ip, sl
 8008920:	d203      	bcs.n	800892a <__divdi3+0x2e2>
 8008922:	4563      	cmp	r3, ip
 8008924:	d901      	bls.n	800892a <__divdi3+0x2e2>
 8008926:	3f01      	subs	r7, #1
 8008928:	44d4      	add	ip, sl
 800892a:	ea47 4909 	orr.w	r9, r7, r9, lsl #16
 800892e:	9f02      	ldr	r7, [sp, #8]
 8008930:	ebc3 030c 	rsb	r3, r3, ip
 8008934:	fa1f fe89 	uxth.w	lr, r9
 8008938:	ea4f 4019 	mov.w	r0, r9, lsr #16
 800893c:	b2b9      	uxth	r1, r7
 800893e:	0c3f      	lsrs	r7, r7, #16
 8008940:	fb01 f80e 	mul.w	r8, r1, lr
 8008944:	fb01 f100 	mul.w	r1, r1, r0
 8008948:	fb07 120e 	mla	r2, r7, lr, r1
 800894c:	fb07 fc00 	mul.w	ip, r7, r0
 8008950:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008954:	4291      	cmp	r1, r2
 8008956:	bf88      	it	hi
 8008958:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
 800895c:	eb0c 4e12 	add.w	lr, ip, r2, lsr #16
 8008960:	4573      	cmp	r3, lr
 8008962:	d312      	bcc.n	800898a <__divdi3+0x342>
 8008964:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8008968:	fa1f f888 	uxth.w	r8, r8
 800896c:	bf14      	ite	ne
 800896e:	2300      	movne	r3, #0
 8008970:	2301      	moveq	r3, #1
 8008972:	eb02 0c08 	add.w	ip, r2, r8
 8008976:	fa15 f404 	lsls.w	r4, r5, r4
 800897a:	4564      	cmp	r4, ip
 800897c:	bf2c      	ite	cs
 800897e:	2400      	movcs	r4, #0
 8008980:	f003 0401 	andcc.w	r4, r3, #1
 8008984:	2c00      	cmp	r4, #0
 8008986:	f43f aec0 	beq.w	800870a <__divdi3+0xc2>
 800898a:	f109 39ff 	add.w	r9, r9, #4294967295
 800898e:	2400      	movs	r4, #0
 8008990:	e6bb      	b.n	800870a <__divdi3+0xc2>
 8008992:	4542      	cmp	r2, r8
 8008994:	bf84      	itt	hi
 8008996:	f109 39ff 	addhi.w	r9, r9, #4294967295
 800899a:	44d0      	addhi	r8, sl
 800899c:	e7a7      	b.n	80088ee <__divdi3+0x2a6>
 800899e:	4543      	cmp	r3, r8
 80089a0:	bf84      	itt	hi
 80089a2:	f10b 3bff 	addhi.w	fp, fp, #4294967295
 80089a6:	44a0      	addhi	r8, r4
 80089a8:	e74e      	b.n	8008848 <__divdi3+0x200>
 80089aa:	bf00      	nop

080089ac <__udivdi3>:
 80089ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089b0:	4605      	mov	r5, r0
 80089b2:	b083      	sub	sp, #12
 80089b4:	460c      	mov	r4, r1
 80089b6:	4617      	mov	r7, r2
 80089b8:	4680      	mov	r8, r0
 80089ba:	460e      	mov	r6, r1
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d14f      	bne.n	8008a60 <__udivdi3+0xb4>
 80089c0:	428a      	cmp	r2, r1
 80089c2:	d963      	bls.n	8008a8c <__udivdi3+0xe0>
 80089c4:	fab2 f382 	clz	r3, r2
 80089c8:	b153      	cbz	r3, 80089e0 <__udivdi3+0x34>
 80089ca:	f1c3 0020 	rsb	r0, r3, #32
 80089ce:	fa11 f603 	lsls.w	r6, r1, r3
 80089d2:	fa35 f200 	lsrs.w	r2, r5, r0
 80089d6:	409f      	lsls	r7, r3
 80089d8:	ea42 0606 	orr.w	r6, r2, r6
 80089dc:	fa05 f803 	lsl.w	r8, r5, r3
 80089e0:	0c3c      	lsrs	r4, r7, #16
 80089e2:	4630      	mov	r0, r6
 80089e4:	4621      	mov	r1, r4
 80089e6:	fa1f fa87 	uxth.w	sl, r7
 80089ea:	f7fe fce5 	bl	80073b8 <__aeabi_uidiv>
 80089ee:	4621      	mov	r1, r4
 80089f0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80089f4:	4681      	mov	r9, r0
 80089f6:	4630      	mov	r0, r6
 80089f8:	f7fe fe0c 	bl	8007614 <__aeabi_uidivmod>
 80089fc:	fb0a f309 	mul.w	r3, sl, r9
 8008a00:	ea45 4601 	orr.w	r6, r5, r1, lsl #16
 8008a04:	42b3      	cmp	r3, r6
 8008a06:	d908      	bls.n	8008a1a <__udivdi3+0x6e>
 8008a08:	19f6      	adds	r6, r6, r7
 8008a0a:	f109 39ff 	add.w	r9, r9, #4294967295
 8008a0e:	d204      	bcs.n	8008a1a <__udivdi3+0x6e>
 8008a10:	42b3      	cmp	r3, r6
 8008a12:	bf84      	itt	hi
 8008a14:	f109 39ff 	addhi.w	r9, r9, #4294967295
 8008a18:	19f6      	addhi	r6, r6, r7
 8008a1a:	1af6      	subs	r6, r6, r3
 8008a1c:	4621      	mov	r1, r4
 8008a1e:	4630      	mov	r0, r6
 8008a20:	fa1f f888 	uxth.w	r8, r8
 8008a24:	f7fe fcc8 	bl	80073b8 <__aeabi_uidiv>
 8008a28:	4621      	mov	r1, r4
 8008a2a:	4605      	mov	r5, r0
 8008a2c:	4630      	mov	r0, r6
 8008a2e:	f7fe fdf1 	bl	8007614 <__aeabi_uidivmod>
 8008a32:	fb0a fa05 	mul.w	sl, sl, r5
 8008a36:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
 8008a3a:	45c2      	cmp	sl, r8
 8008a3c:	d906      	bls.n	8008a4c <__udivdi3+0xa0>
 8008a3e:	3d01      	subs	r5, #1
 8008a40:	eb18 0807 	adds.w	r8, r8, r7
 8008a44:	d202      	bcs.n	8008a4c <__udivdi3+0xa0>
 8008a46:	45c2      	cmp	sl, r8
 8008a48:	bf88      	it	hi
 8008a4a:	3d01      	subhi	r5, #1
 8008a4c:	ea45 4a09 	orr.w	sl, r5, r9, lsl #16
 8008a50:	2600      	movs	r6, #0
 8008a52:	4631      	mov	r1, r6
 8008a54:	46d0      	mov	r8, sl
 8008a56:	46b1      	mov	r9, r6
 8008a58:	4650      	mov	r0, sl
 8008a5a:	b003      	add	sp, #12
 8008a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a60:	428b      	cmp	r3, r1
 8008a62:	d85b      	bhi.n	8008b1c <__udivdi3+0x170>
 8008a64:	fab3 f683 	clz	r6, r3
 8008a68:	2e00      	cmp	r6, #0
 8008a6a:	d15a      	bne.n	8008b22 <__udivdi3+0x176>
 8008a6c:	428b      	cmp	r3, r1
 8008a6e:	f04f 0a01 	mov.w	sl, #1
 8008a72:	bf2c      	ite	cs
 8008a74:	2400      	movcs	r4, #0
 8008a76:	2401      	movcc	r4, #1
 8008a78:	4282      	cmp	r2, r0
 8008a7a:	bf8c      	ite	hi
 8008a7c:	4625      	movhi	r5, r4
 8008a7e:	f044 0501 	orrls.w	r5, r4, #1
 8008a82:	2d00      	cmp	r5, #0
 8008a84:	d1e5      	bne.n	8008a52 <__udivdi3+0xa6>
 8008a86:	462e      	mov	r6, r5
 8008a88:	46aa      	mov	sl, r5
 8008a8a:	e7e2      	b.n	8008a52 <__udivdi3+0xa6>
 8008a8c:	b922      	cbnz	r2, 8008a98 <__udivdi3+0xec>
 8008a8e:	2001      	movs	r0, #1
 8008a90:	4611      	mov	r1, r2
 8008a92:	f7fe fc91 	bl	80073b8 <__aeabi_uidiv>
 8008a96:	4607      	mov	r7, r0
 8008a98:	fab7 f387 	clz	r3, r7
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	f040 80bb 	bne.w	8008c18 <__udivdi3+0x26c>
 8008aa2:	1be4      	subs	r4, r4, r7
 8008aa4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008aa8:	b2bd      	uxth	r5, r7
 8008aaa:	2601      	movs	r6, #1
 8008aac:	4659      	mov	r1, fp
 8008aae:	4620      	mov	r0, r4
 8008ab0:	f7fe fc82 	bl	80073b8 <__aeabi_uidiv>
 8008ab4:	4659      	mov	r1, fp
 8008ab6:	4682      	mov	sl, r0
 8008ab8:	4620      	mov	r0, r4
 8008aba:	f7fe fdab 	bl	8007614 <__aeabi_uidivmod>
 8008abe:	ea4f 4c18 	mov.w	ip, r8, lsr #16
 8008ac2:	fb05 f30a 	mul.w	r3, r5, sl
 8008ac6:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
 8008aca:	42a3      	cmp	r3, r4
 8008acc:	d908      	bls.n	8008ae0 <__udivdi3+0x134>
 8008ace:	19e4      	adds	r4, r4, r7
 8008ad0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ad4:	d204      	bcs.n	8008ae0 <__udivdi3+0x134>
 8008ad6:	42a3      	cmp	r3, r4
 8008ad8:	bf84      	itt	hi
 8008ada:	f10a 3aff 	addhi.w	sl, sl, #4294967295
 8008ade:	19e4      	addhi	r4, r4, r7
 8008ae0:	1ae4      	subs	r4, r4, r3
 8008ae2:	4659      	mov	r1, fp
 8008ae4:	4620      	mov	r0, r4
 8008ae6:	f7fe fc67 	bl	80073b8 <__aeabi_uidiv>
 8008aea:	4659      	mov	r1, fp
 8008aec:	4681      	mov	r9, r0
 8008aee:	4620      	mov	r0, r4
 8008af0:	f7fe fd90 	bl	8007614 <__aeabi_uidivmod>
 8008af4:	fa1f f388 	uxth.w	r3, r8
 8008af8:	fb05 f509 	mul.w	r5, r5, r9
 8008afc:	ea43 4801 	orr.w	r8, r3, r1, lsl #16
 8008b00:	4545      	cmp	r5, r8
 8008b02:	d908      	bls.n	8008b16 <__udivdi3+0x16a>
 8008b04:	eb18 0807 	adds.w	r8, r8, r7
 8008b08:	f109 39ff 	add.w	r9, r9, #4294967295
 8008b0c:	d203      	bcs.n	8008b16 <__udivdi3+0x16a>
 8008b0e:	4545      	cmp	r5, r8
 8008b10:	bf88      	it	hi
 8008b12:	f109 39ff 	addhi.w	r9, r9, #4294967295
 8008b16:	ea49 4a0a 	orr.w	sl, r9, sl, lsl #16
 8008b1a:	e79a      	b.n	8008a52 <__udivdi3+0xa6>
 8008b1c:	2600      	movs	r6, #0
 8008b1e:	46b2      	mov	sl, r6
 8008b20:	e797      	b.n	8008a52 <__udivdi3+0xa6>
 8008b22:	f1c6 0020 	rsb	r0, r6, #32
 8008b26:	fa13 f106 	lsls.w	r1, r3, r6
 8008b2a:	fa32 f700 	lsrs.w	r7, r2, r0
 8008b2e:	fa35 f300 	lsrs.w	r3, r5, r0
 8008b32:	430f      	orrs	r7, r1
 8008b34:	fa24 fb00 	lsr.w	fp, r4, r0
 8008b38:	40b4      	lsls	r4, r6
 8008b3a:	4658      	mov	r0, fp
 8008b3c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8008b40:	ea43 0104 	orr.w	r1, r3, r4
 8008b44:	9101      	str	r1, [sp, #4]
 8008b46:	4641      	mov	r1, r8
 8008b48:	fa12 f406 	lsls.w	r4, r2, r6
 8008b4c:	9400      	str	r4, [sp, #0]
 8008b4e:	f7fe fc33 	bl	80073b8 <__aeabi_uidiv>
 8008b52:	4641      	mov	r1, r8
 8008b54:	b2bc      	uxth	r4, r7
 8008b56:	4682      	mov	sl, r0
 8008b58:	4658      	mov	r0, fp
 8008b5a:	f7fe fd5b 	bl	8007614 <__aeabi_uidivmod>
 8008b5e:	9a01      	ldr	r2, [sp, #4]
 8008b60:	fb04 f30a 	mul.w	r3, r4, sl
 8008b64:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008b68:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
 8008b6c:	455b      	cmp	r3, fp
 8008b6e:	d905      	bls.n	8008b7c <__udivdi3+0x1d0>
 8008b70:	eb1b 0b07 	adds.w	fp, fp, r7
 8008b74:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b78:	f0c0 8096 	bcc.w	8008ca8 <__udivdi3+0x2fc>
 8008b7c:	ebc3 0b0b 	rsb	fp, r3, fp
 8008b80:	4641      	mov	r1, r8
 8008b82:	4658      	mov	r0, fp
 8008b84:	f7fe fc18 	bl	80073b8 <__aeabi_uidiv>
 8008b88:	4641      	mov	r1, r8
 8008b8a:	4681      	mov	r9, r0
 8008b8c:	4658      	mov	r0, fp
 8008b8e:	f7fe fd41 	bl	8007614 <__aeabi_uidivmod>
 8008b92:	9a01      	ldr	r2, [sp, #4]
 8008b94:	fb04 f409 	mul.w	r4, r4, r9
 8008b98:	fa1f f882 	uxth.w	r8, r2
 8008b9c:	ea48 4301 	orr.w	r3, r8, r1, lsl #16
 8008ba0:	429c      	cmp	r4, r3
 8008ba2:	d903      	bls.n	8008bac <__udivdi3+0x200>
 8008ba4:	19db      	adds	r3, r3, r7
 8008ba6:	f109 39ff 	add.w	r9, r9, #4294967295
 8008baa:	d377      	bcc.n	8008c9c <__udivdi3+0x2f0>
 8008bac:	9f00      	ldr	r7, [sp, #0]
 8008bae:	ea49 4a0a 	orr.w	sl, r9, sl, lsl #16
 8008bb2:	1b1c      	subs	r4, r3, r4
 8008bb4:	fa1f f18a 	uxth.w	r1, sl
 8008bb8:	fa1f f887 	uxth.w	r8, r7
 8008bbc:	0c3a      	lsrs	r2, r7, #16
 8008bbe:	ea4f 471a 	mov.w	r7, sl, lsr #16
 8008bc2:	fb08 fc01 	mul.w	ip, r8, r1
 8008bc6:	fb08 f307 	mul.w	r3, r8, r7
 8008bca:	fb02 3001 	mla	r0, r2, r1, r3
 8008bce:	fb02 f907 	mul.w	r9, r2, r7
 8008bd2:	eb00 411c 	add.w	r1, r0, ip, lsr #16
 8008bd6:	428b      	cmp	r3, r1
 8008bd8:	bf88      	it	hi
 8008bda:	f509 3980 	addhi.w	r9, r9, #65536	; 0x10000
 8008bde:	eb09 4e11 	add.w	lr, r9, r1, lsr #16
 8008be2:	4574      	cmp	r4, lr
 8008be4:	d314      	bcc.n	8008c10 <__udivdi3+0x264>
 8008be6:	ea4f 4901 	mov.w	r9, r1, lsl #16
 8008bea:	fa1f f38c 	uxth.w	r3, ip
 8008bee:	bf14      	ite	ne
 8008bf0:	f04f 0e00 	movne.w	lr, #0
 8008bf4:	f04f 0e01 	moveq.w	lr, #1
 8008bf8:	eb09 0c03 	add.w	ip, r9, r3
 8008bfc:	fa15 f606 	lsls.w	r6, r5, r6
 8008c00:	4566      	cmp	r6, ip
 8008c02:	bf2c      	ite	cs
 8008c04:	2600      	movcs	r6, #0
 8008c06:	f00e 0601 	andcc.w	r6, lr, #1
 8008c0a:	2e00      	cmp	r6, #0
 8008c0c:	f43f af21 	beq.w	8008a52 <__udivdi3+0xa6>
 8008c10:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c14:	2600      	movs	r6, #0
 8008c16:	e71c      	b.n	8008a52 <__udivdi3+0xa6>
 8008c18:	409f      	lsls	r7, r3
 8008c1a:	f1c3 0920 	rsb	r9, r3, #32
 8008c1e:	fa24 f609 	lsr.w	r6, r4, r9
 8008c22:	fa14 f203 	lsls.w	r2, r4, r3
 8008c26:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008c2a:	fa25 fa09 	lsr.w	sl, r5, r9
 8008c2e:	4659      	mov	r1, fp
 8008c30:	4630      	mov	r0, r6
 8008c32:	fa05 f803 	lsl.w	r8, r5, r3
 8008c36:	ea4a 0a02 	orr.w	sl, sl, r2
 8008c3a:	f7fe fbbd 	bl	80073b8 <__aeabi_uidiv>
 8008c3e:	4659      	mov	r1, fp
 8008c40:	b2bd      	uxth	r5, r7
 8008c42:	ea4f 441a 	mov.w	r4, sl, lsr #16
 8008c46:	4681      	mov	r9, r0
 8008c48:	4630      	mov	r0, r6
 8008c4a:	f7fe fce3 	bl	8007614 <__aeabi_uidivmod>
 8008c4e:	fb05 f309 	mul.w	r3, r5, r9
 8008c52:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8008c56:	42a3      	cmp	r3, r4
 8008c58:	d903      	bls.n	8008c62 <__udivdi3+0x2b6>
 8008c5a:	19e4      	adds	r4, r4, r7
 8008c5c:	f109 39ff 	add.w	r9, r9, #4294967295
 8008c60:	d328      	bcc.n	8008cb4 <__udivdi3+0x308>
 8008c62:	1ae4      	subs	r4, r4, r3
 8008c64:	4659      	mov	r1, fp
 8008c66:	4620      	mov	r0, r4
 8008c68:	f7fe fba6 	bl	80073b8 <__aeabi_uidiv>
 8008c6c:	4659      	mov	r1, fp
 8008c6e:	4606      	mov	r6, r0
 8008c70:	4620      	mov	r0, r4
 8008c72:	f7fe fccf 	bl	8007614 <__aeabi_uidivmod>
 8008c76:	fa1f f08a 	uxth.w	r0, sl
 8008c7a:	fb05 f306 	mul.w	r3, r5, r6
 8008c7e:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
 8008c82:	42a3      	cmp	r3, r4
 8008c84:	d906      	bls.n	8008c94 <__udivdi3+0x2e8>
 8008c86:	3e01      	subs	r6, #1
 8008c88:	19e4      	adds	r4, r4, r7
 8008c8a:	d203      	bcs.n	8008c94 <__udivdi3+0x2e8>
 8008c8c:	42a3      	cmp	r3, r4
 8008c8e:	d901      	bls.n	8008c94 <__udivdi3+0x2e8>
 8008c90:	3e01      	subs	r6, #1
 8008c92:	19e4      	adds	r4, r4, r7
 8008c94:	1ae4      	subs	r4, r4, r3
 8008c96:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 8008c9a:	e707      	b.n	8008aac <__udivdi3+0x100>
 8008c9c:	429c      	cmp	r4, r3
 8008c9e:	bf84      	itt	hi
 8008ca0:	f109 39ff 	addhi.w	r9, r9, #4294967295
 8008ca4:	19db      	addhi	r3, r3, r7
 8008ca6:	e781      	b.n	8008bac <__udivdi3+0x200>
 8008ca8:	455b      	cmp	r3, fp
 8008caa:	bf84      	itt	hi
 8008cac:	f10a 3aff 	addhi.w	sl, sl, #4294967295
 8008cb0:	44bb      	addhi	fp, r7
 8008cb2:	e763      	b.n	8008b7c <__udivdi3+0x1d0>
 8008cb4:	42a3      	cmp	r3, r4
 8008cb6:	bf84      	itt	hi
 8008cb8:	f109 39ff 	addhi.w	r9, r9, #4294967295
 8008cbc:	19e4      	addhi	r4, r4, r7
 8008cbe:	e7d0      	b.n	8008c62 <__udivdi3+0x2b6>
