read -sv run_verilog_mid/adder_32b_8_92_17d427103b99d1ef09cb5015d0453617.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_92_17d427103b99d1ef09cb5015d0453617_yosys.v
