{"Source Block": ["oh/common/hdl/oh_mux4.v@20:32@HdlStmAssign", "   input \t   sel3;\n\n   output [DW-1:0] out;\n   \n  \n   assign out[DW-1:0] = ({(DW){sel0}} & in0[DW-1:0] |\n\t\t\t {(DW){sel1}} & in1[DW-1:0] |\n\t\t\t {(DW){sel2}} & in2[DW-1:0] |\n\t\t\t {(DW){sel3}} & in3[DW-1:0]);\n   \n\t\t\t\nendmodule // oh_mux4\n\n"], "Clone Blocks": [["oh/common/hdl/oh_mux6.v@25:39", "   input \t   sel5;\n\n   output [DW-1:0] out;\n   \n  \n   assign out[DW-1:0] = ({(DW){sel0}} & in0[DW-1:0] |\n\t\t\t {(DW){sel1}} & in1[DW-1:0] |\n\t\t\t {(DW){sel2}} & in2[DW-1:0] |\n\t\t\t {(DW){sel3}} & in3[DW-1:0] |\n\t\t\t {(DW){sel4}} & in4[DW-1:0] |\n\t\t\t {(DW){sel5}} & in5[DW-1:0]);\n   \n   \nendmodule // oh_mux6\n\n"], ["oh/common/hdl/oh_mux5.v@22:34", "   input sel4;\n\n   output [DW-1:0] out;\n   \n  \n   assign out[DW-1:0] = ({(DW){sel0}} & in0[DW-1:0] |\n\t\t\t {(DW){sel1}} & in1[DW-1:0] |\n\t\t\t {(DW){sel2}} & in2[DW-1:0] |\n\t\t\t {(DW){sel3}} & in3[DW-1:0] |\n\t\t\t {(DW){sel4}} & in4[DW-1:0]);\n   \t\t            \n   \nendmodule // mux5\n"], ["oh/common/hdl/oh_mux3.v@18:28", "   input           sel2;\n\n   output [DW-1:0] out;\n   \n  \n   assign out[DW-1:0] = ({(DW){sel0}} & in0[DW-1:0] |\n\t\t\t {(DW){sel1}} & in1[DW-1:0] |\n\t\t\t {(DW){sel2}} & in2[DW-1:0]);\n   \t\t\t  \nendmodule // oh_mux3\n\n"]], "Diff Content": {"Delete": [], "Add": [[28, "   assign error = (sel0 | sel1 | sel2 | sel3) &\n"], [28, "   \t\t  ~(sel0 ^ sel1 ^ sel2 ^ sel3);\n"], [28, "   always @ (posedge error)\n"], [28, "     $display (\"ERROR in oh_mux4 %m\");\n"]]}}