\hypertarget{group___d_m_a__flag__definitions}{}\doxysection{DMA flag definitions}
\label{group___d_m_a__flag__definitions}\index{DMA flag definitions@{DMA flag definitions}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga56f71da03db3e0a5dfad8cdfe46eac5c}{DMA\+\_\+\+FLAG\+\_\+\+GL1}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga02b6c752c28b35dba79fa1d2bb55ec06}{DMA\+\_\+\+FLAG\+\_\+\+TC1}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga4317f6260e1aecc4f5fe882fc043f606}{DMA\+\_\+\+FLAG\+\_\+\+HT1}}~(0x00000004U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga198c0b4984a79514964d3dd5ae546008}{DMA\+\_\+\+FLAG\+\_\+\+TE1}}~(0x00000008U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga1c8da546d95df14be19e9b82d0a49ecc}{DMA\+\_\+\+FLAG\+\_\+\+GL2}}~(0x00000010U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_gacdf2954f3faf8314811ed39272825ab0}{DMA\+\_\+\+FLAG\+\_\+\+TC2}}~(0x00000020U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_gab21f437ec8a55a600e5ca2af9416baba}{DMA\+\_\+\+FLAG\+\_\+\+HT2}}~(0x00000040U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga6d81cc881182d35ba7a34c2759cd97f3}{DMA\+\_\+\+FLAG\+\_\+\+TE2}}~(0x00000080U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga245f18e8c146baf3596e7340f7ecae3b}{DMA\+\_\+\+FLAG\+\_\+\+GL3}}~(0x00000100U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga17463fb2609ad37aebe6955a044e83c7}{DMA\+\_\+\+FLAG\+\_\+\+TC3}}~(0x00000200U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_gad28ea63fda2c87dd5e2ec08e0ab407d4}{DMA\+\_\+\+FLAG\+\_\+\+HT3}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga3e3d70e09d144c82ffc17d2ece186339}{DMA\+\_\+\+FLAG\+\_\+\+TE3}}~(0x00000800U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga4dc75a03066b5e3700cb650daf4731e2}{DMA\+\_\+\+FLAG\+\_\+\+GL4}}~(0x00001000U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_gafb3f8a8c7048d344865c47e72a598074}{DMA\+\_\+\+FLAG\+\_\+\+TC4}}~(0x00002000U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga1a766ffe9b0138d6ab42819c1a9206f1}{DMA\+\_\+\+FLAG\+\_\+\+HT4}}~(0x00004000U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_gab1bb20d71697de115b87319347216a26}{DMA\+\_\+\+FLAG\+\_\+\+TE4}}~(0x00008000U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga78246e9a0d30e63e4fe5a54207c41a3e}{DMA\+\_\+\+FLAG\+\_\+\+GL5}}~(0x00010000U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga2e3a81f03ed107dbb60cfa7560c32e97}{DMA\+\_\+\+FLAG\+\_\+\+TC5}}~(0x00020000U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga3f7bd37a3c6a833a5e8dd011f7ef9acd}{DMA\+\_\+\+FLAG\+\_\+\+HT5}}~(0x00040000U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga04a05f5cc8f193757d8658d97a857b3a}{DMA\+\_\+\+FLAG\+\_\+\+TE5}}~(0x00080000U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga2ea0eb984d33f6788a59f49dcd2acee0}{DMA\+\_\+\+FLAG\+\_\+\+GL6}}~(0x00100000U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga1e3da05635b4165ce2a0075646cc9131}{DMA\+\_\+\+FLAG\+\_\+\+TC6}}~(0x00200000U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga37e18ea9dab110bafc8de3b6aedabb02}{DMA\+\_\+\+FLAG\+\_\+\+HT6}}~(0x00400000U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga50e2f489b50cbe42d03a80ca7cd42dad}{DMA\+\_\+\+FLAG\+\_\+\+TE6}}~(0x00800000U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_gaf4619624c5d2cde7fc58bc4cd400bfc3}{DMA\+\_\+\+FLAG\+\_\+\+GL7}}~(0x01000000U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_gaacfd9fe9de9727dd862aa475b3d5aee8}{DMA\+\_\+\+FLAG\+\_\+\+TC7}}~(0x02000000U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga8216565e4c640761fa93891006d43655}{DMA\+\_\+\+FLAG\+\_\+\+HT7}}~(0x04000000U)
\item 
\#define \mbox{\hyperlink{group___d_m_a__flag__definitions_ga312e060067bffdf46136be4f7b0b614c}{DMA\+\_\+\+FLAG\+\_\+\+TE7}}~(0x08000000U)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga56f71da03db3e0a5dfad8cdfe46eac5c}\label{group___d_m_a__flag__definitions_ga56f71da03db3e0a5dfad8cdfe46eac5c}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_GL1@{DMA\_FLAG\_GL1}}
\index{DMA\_FLAG\_GL1@{DMA\_FLAG\_GL1}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_GL1}{DMA\_FLAG\_GL1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+GL1~(0x00000001U)}

Channel 1 global interrupt flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00243}{243}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga1c8da546d95df14be19e9b82d0a49ecc}\label{group___d_m_a__flag__definitions_ga1c8da546d95df14be19e9b82d0a49ecc}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_GL2@{DMA\_FLAG\_GL2}}
\index{DMA\_FLAG\_GL2@{DMA\_FLAG\_GL2}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_GL2}{DMA\_FLAG\_GL2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+GL2~(0x00000010U)}

Channel 2 global interrupt flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00247}{247}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga245f18e8c146baf3596e7340f7ecae3b}\label{group___d_m_a__flag__definitions_ga245f18e8c146baf3596e7340f7ecae3b}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_GL3@{DMA\_FLAG\_GL3}}
\index{DMA\_FLAG\_GL3@{DMA\_FLAG\_GL3}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_GL3}{DMA\_FLAG\_GL3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+GL3~(0x00000100U)}

Channel 3 global interrupt flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00251}{251}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga4dc75a03066b5e3700cb650daf4731e2}\label{group___d_m_a__flag__definitions_ga4dc75a03066b5e3700cb650daf4731e2}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_GL4@{DMA\_FLAG\_GL4}}
\index{DMA\_FLAG\_GL4@{DMA\_FLAG\_GL4}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_GL4}{DMA\_FLAG\_GL4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+GL4~(0x00001000U)}

Channel 4 global interrupt flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00255}{255}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga78246e9a0d30e63e4fe5a54207c41a3e}\label{group___d_m_a__flag__definitions_ga78246e9a0d30e63e4fe5a54207c41a3e}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_GL5@{DMA\_FLAG\_GL5}}
\index{DMA\_FLAG\_GL5@{DMA\_FLAG\_GL5}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_GL5}{DMA\_FLAG\_GL5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+GL5~(0x00010000U)}

Channel 5 global interrupt flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00259}{259}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga2ea0eb984d33f6788a59f49dcd2acee0}\label{group___d_m_a__flag__definitions_ga2ea0eb984d33f6788a59f49dcd2acee0}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_GL6@{DMA\_FLAG\_GL6}}
\index{DMA\_FLAG\_GL6@{DMA\_FLAG\_GL6}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_GL6}{DMA\_FLAG\_GL6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+GL6~(0x00100000U)}

Channel 6 global interrupt flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00263}{263}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_gaf4619624c5d2cde7fc58bc4cd400bfc3}\label{group___d_m_a__flag__definitions_gaf4619624c5d2cde7fc58bc4cd400bfc3}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_GL7@{DMA\_FLAG\_GL7}}
\index{DMA\_FLAG\_GL7@{DMA\_FLAG\_GL7}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_GL7}{DMA\_FLAG\_GL7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+GL7~(0x01000000U)}

Channel 7 global interrupt flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00267}{267}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga4317f6260e1aecc4f5fe882fc043f606}\label{group___d_m_a__flag__definitions_ga4317f6260e1aecc4f5fe882fc043f606}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_HT1@{DMA\_FLAG\_HT1}}
\index{DMA\_FLAG\_HT1@{DMA\_FLAG\_HT1}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_HT1}{DMA\_FLAG\_HT1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+HT1~(0x00000004U)}

Channel 1 half transfer flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00245}{245}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_gab21f437ec8a55a600e5ca2af9416baba}\label{group___d_m_a__flag__definitions_gab21f437ec8a55a600e5ca2af9416baba}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_HT2@{DMA\_FLAG\_HT2}}
\index{DMA\_FLAG\_HT2@{DMA\_FLAG\_HT2}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_HT2}{DMA\_FLAG\_HT2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+HT2~(0x00000040U)}

Channel 2 half transfer flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00249}{249}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_gad28ea63fda2c87dd5e2ec08e0ab407d4}\label{group___d_m_a__flag__definitions_gad28ea63fda2c87dd5e2ec08e0ab407d4}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_HT3@{DMA\_FLAG\_HT3}}
\index{DMA\_FLAG\_HT3@{DMA\_FLAG\_HT3}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_HT3}{DMA\_FLAG\_HT3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+HT3~(0x00000400U)}

Channel 3 half transfer flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00253}{253}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga1a766ffe9b0138d6ab42819c1a9206f1}\label{group___d_m_a__flag__definitions_ga1a766ffe9b0138d6ab42819c1a9206f1}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_HT4@{DMA\_FLAG\_HT4}}
\index{DMA\_FLAG\_HT4@{DMA\_FLAG\_HT4}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_HT4}{DMA\_FLAG\_HT4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+HT4~(0x00004000U)}

Channel 4 half transfer flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00257}{257}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga3f7bd37a3c6a833a5e8dd011f7ef9acd}\label{group___d_m_a__flag__definitions_ga3f7bd37a3c6a833a5e8dd011f7ef9acd}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_HT5@{DMA\_FLAG\_HT5}}
\index{DMA\_FLAG\_HT5@{DMA\_FLAG\_HT5}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_HT5}{DMA\_FLAG\_HT5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+HT5~(0x00040000U)}

Channel 5 half transfer flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00261}{261}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga37e18ea9dab110bafc8de3b6aedabb02}\label{group___d_m_a__flag__definitions_ga37e18ea9dab110bafc8de3b6aedabb02}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_HT6@{DMA\_FLAG\_HT6}}
\index{DMA\_FLAG\_HT6@{DMA\_FLAG\_HT6}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_HT6}{DMA\_FLAG\_HT6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+HT6~(0x00400000U)}

Channel 6 half transfer flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00265}{265}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga8216565e4c640761fa93891006d43655}\label{group___d_m_a__flag__definitions_ga8216565e4c640761fa93891006d43655}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_HT7@{DMA\_FLAG\_HT7}}
\index{DMA\_FLAG\_HT7@{DMA\_FLAG\_HT7}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_HT7}{DMA\_FLAG\_HT7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+HT7~(0x04000000U)}

Channel 7 half transfer flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00269}{269}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga02b6c752c28b35dba79fa1d2bb55ec06}\label{group___d_m_a__flag__definitions_ga02b6c752c28b35dba79fa1d2bb55ec06}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TC1@{DMA\_FLAG\_TC1}}
\index{DMA\_FLAG\_TC1@{DMA\_FLAG\_TC1}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_TC1}{DMA\_FLAG\_TC1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TC1~(0x00000002U)}

Channel 1 transfer complete flag 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00244}{244}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_gacdf2954f3faf8314811ed39272825ab0}\label{group___d_m_a__flag__definitions_gacdf2954f3faf8314811ed39272825ab0}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TC2@{DMA\_FLAG\_TC2}}
\index{DMA\_FLAG\_TC2@{DMA\_FLAG\_TC2}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_TC2}{DMA\_FLAG\_TC2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TC2~(0x00000020U)}

Channel 2 transfer complete flag 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00248}{248}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga17463fb2609ad37aebe6955a044e83c7}\label{group___d_m_a__flag__definitions_ga17463fb2609ad37aebe6955a044e83c7}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TC3@{DMA\_FLAG\_TC3}}
\index{DMA\_FLAG\_TC3@{DMA\_FLAG\_TC3}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_TC3}{DMA\_FLAG\_TC3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TC3~(0x00000200U)}

Channel 3 transfer complete flag 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00252}{252}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_gafb3f8a8c7048d344865c47e72a598074}\label{group___d_m_a__flag__definitions_gafb3f8a8c7048d344865c47e72a598074}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TC4@{DMA\_FLAG\_TC4}}
\index{DMA\_FLAG\_TC4@{DMA\_FLAG\_TC4}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_TC4}{DMA\_FLAG\_TC4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TC4~(0x00002000U)}

Channel 4 transfer complete flag 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00256}{256}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga2e3a81f03ed107dbb60cfa7560c32e97}\label{group___d_m_a__flag__definitions_ga2e3a81f03ed107dbb60cfa7560c32e97}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TC5@{DMA\_FLAG\_TC5}}
\index{DMA\_FLAG\_TC5@{DMA\_FLAG\_TC5}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_TC5}{DMA\_FLAG\_TC5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TC5~(0x00020000U)}

Channel 5 transfer complete flag 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00260}{260}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga1e3da05635b4165ce2a0075646cc9131}\label{group___d_m_a__flag__definitions_ga1e3da05635b4165ce2a0075646cc9131}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TC6@{DMA\_FLAG\_TC6}}
\index{DMA\_FLAG\_TC6@{DMA\_FLAG\_TC6}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_TC6}{DMA\_FLAG\_TC6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TC6~(0x00200000U)}

Channel 6 transfer complete flag 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00264}{264}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_gaacfd9fe9de9727dd862aa475b3d5aee8}\label{group___d_m_a__flag__definitions_gaacfd9fe9de9727dd862aa475b3d5aee8}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TC7@{DMA\_FLAG\_TC7}}
\index{DMA\_FLAG\_TC7@{DMA\_FLAG\_TC7}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_TC7}{DMA\_FLAG\_TC7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TC7~(0x02000000U)}

Channel 7 transfer complete flag 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00268}{268}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga198c0b4984a79514964d3dd5ae546008}\label{group___d_m_a__flag__definitions_ga198c0b4984a79514964d3dd5ae546008}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TE1@{DMA\_FLAG\_TE1}}
\index{DMA\_FLAG\_TE1@{DMA\_FLAG\_TE1}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_TE1}{DMA\_FLAG\_TE1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TE1~(0x00000008U)}

Channel 1 transfer error flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00246}{246}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga6d81cc881182d35ba7a34c2759cd97f3}\label{group___d_m_a__flag__definitions_ga6d81cc881182d35ba7a34c2759cd97f3}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TE2@{DMA\_FLAG\_TE2}}
\index{DMA\_FLAG\_TE2@{DMA\_FLAG\_TE2}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_TE2}{DMA\_FLAG\_TE2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TE2~(0x00000080U)}

Channel 2 transfer error flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00250}{250}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga3e3d70e09d144c82ffc17d2ece186339}\label{group___d_m_a__flag__definitions_ga3e3d70e09d144c82ffc17d2ece186339}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TE3@{DMA\_FLAG\_TE3}}
\index{DMA\_FLAG\_TE3@{DMA\_FLAG\_TE3}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_TE3}{DMA\_FLAG\_TE3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TE3~(0x00000800U)}

Channel 3 transfer error flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00254}{254}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_gab1bb20d71697de115b87319347216a26}\label{group___d_m_a__flag__definitions_gab1bb20d71697de115b87319347216a26}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TE4@{DMA\_FLAG\_TE4}}
\index{DMA\_FLAG\_TE4@{DMA\_FLAG\_TE4}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_TE4}{DMA\_FLAG\_TE4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TE4~(0x00008000U)}

Channel 4 transfer error flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00258}{258}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga04a05f5cc8f193757d8658d97a857b3a}\label{group___d_m_a__flag__definitions_ga04a05f5cc8f193757d8658d97a857b3a}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TE5@{DMA\_FLAG\_TE5}}
\index{DMA\_FLAG\_TE5@{DMA\_FLAG\_TE5}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_TE5}{DMA\_FLAG\_TE5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TE5~(0x00080000U)}

Channel 5 transfer error flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00262}{262}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga50e2f489b50cbe42d03a80ca7cd42dad}\label{group___d_m_a__flag__definitions_ga50e2f489b50cbe42d03a80ca7cd42dad}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TE6@{DMA\_FLAG\_TE6}}
\index{DMA\_FLAG\_TE6@{DMA\_FLAG\_TE6}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_TE6}{DMA\_FLAG\_TE6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TE6~(0x00800000U)}

Channel 6 transfer error flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00266}{266}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{group___d_m_a__flag__definitions_ga312e060067bffdf46136be4f7b0b614c}\label{group___d_m_a__flag__definitions_ga312e060067bffdf46136be4f7b0b614c}} 
\index{DMA flag definitions@{DMA flag definitions}!DMA\_FLAG\_TE7@{DMA\_FLAG\_TE7}}
\index{DMA\_FLAG\_TE7@{DMA\_FLAG\_TE7}!DMA flag definitions@{DMA flag definitions}}
\doxysubsubsection{\texorpdfstring{DMA\_FLAG\_TE7}{DMA\_FLAG\_TE7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+FLAG\+\_\+\+TE7~(0x08000000U)}

Channel 7 transfer error flag ~\newline
 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source_l00270}{270}} of file \mbox{\hyperlink{stm32f0xx__hal__dma_8h_source}{stm32f0xx\+\_\+hal\+\_\+dma.\+h}}.

