{
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 39.5136,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 118.541,
	"finish__design__instance__count__class:timing_repair_buffer": 23,
	"finish__design__instance__area__class:timing_repair_buffer": 985.018,
	"finish__design__instance__count__class:inverter": 15,
	"finish__design__instance__area__class:inverter": 282.24,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 767.693,
	"finish__design__instance__count__class:multi_input_combinational_cell": 70,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2864.74,
	"finish__design__instance__count": 120,
	"finish__design__instance__area": 5057.74,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.29297,
	"finish__clock__skew__setup": 0.00537195,
	"finish__clock__skew__hold": 0.00537195,
	"finish__timing__drv__max_slew_limit": 0.852381,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.954001,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00591967,
	"finish__power__switching__total": 0.00288177,
	"finish__power__leakage__total": 6.78123e-08,
	"finish__power__total": 0.00880151,
	"finish__design__io": 23,
	"finish__design__die__area": 42023,
	"finish__design__core__area": 39846.6,
	"finish__design__instance__count": 239,
	"finish__design__instance__area": 5729.47,
	"finish__design__instance__count__stdcell": 239,
	"finish__design__instance__area__stdcell": 5729.47,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.143788,
	"finish__design__instance__utilization__stdcell": 0.143788,
	"finish__design__rows": 39,
	"finish__design__rows:GF018hv5v_green_sc9": 39,
	"finish__design__sites": 14118,
	"finish__design__sites:GF018hv5v_green_sc9": 14118,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}