	component nios2_system is
		port (
			altpll_0_c1_clk              : out std_logic;        -- clk
			clock_clk                    : in  std_logic := 'X'; -- clk
			reset_n_reset_n              : in  std_logic := 'X'; -- reset_n
			uart_external_connection_rxd : in  std_logic := 'X'; -- rxd
			uart_external_connection_txd : out std_logic         -- txd
		);
	end component nios2_system;

