// Seed: 3687875583
module module_0 #(
    parameter id_2 = 32'd40
) ();
  logic [7:0] id_1, _id_2, id_3;
  assign id_2 = id_1;
  logic id_4;
  ;
  wire id_5;
  logic id_6, id_7;
  wire id_8;
  wire id_9;
  final $clog2(id_2);
  ;
  wire id_10 = id_1[-1===""];
endmodule
module module_1 #(
    parameter id_2 = 32'd32
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  input wire _id_2;
  output wire id_1;
  wire [id_2 : -1] id_6, id_7, id_8;
endmodule
