Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 839f47416da54218b30d5983558bc6a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_and32_behav xil_defaultlib.tb_and32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.and32
Compiling module xil_defaultlib.tb_and32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_and32_behav
