verilog work "clk_wiz_v3_6.v"
verilog work "main.v"
