## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Tue Nov 17 03:48:54 PM EST 2015
##
vlib work
vlog +acc  "../../Final Project  Sound Analysis/Verilog Files/limiter_module.v"
vlog +acc  "../Test Effects Modules Verilog Files/test_limiter.v"
vlog +acc  "/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work test_limiter glbl
do {test_limiter_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {test_limiter.udo}
