{
  "module_name": "hantro_h1_regs.h",
  "hash_id": "c0b01d62c9b150e6bbfc9987583c083b811a6ad5081cea657ffb86a0131cb913",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/verisilicon/hantro_h1_regs.h",
  "human_readable_source": " \n \n\n#ifndef HANTRO_H1_REGS_H_\n#define HANTRO_H1_REGS_H_\n\n \n#define H1_REG_INTERRUPT\t\t\t\t0x004\n#define     H1_REG_INTERRUPT_FRAME_RDY\t\t\tBIT(2)\n#define     H1_REG_INTERRUPT_DIS_BIT\t\t\tBIT(1)\n#define     H1_REG_INTERRUPT_BIT\t\t\tBIT(0)\n#define H1_REG_AXI_CTRL\t\t\t\t\t0x008\n#define     H1_REG_AXI_CTRL_OUTPUT_SWAP16\t\tBIT(15)\n#define     H1_REG_AXI_CTRL_INPUT_SWAP16\t\tBIT(14)\n#define     H1_REG_AXI_CTRL_BURST_LEN(x)\t\t((x) << 8)\n#define     H1_REG_AXI_CTRL_GATE_BIT\t\t\tBIT(4)\n#define     H1_REG_AXI_CTRL_OUTPUT_SWAP32\t\tBIT(3)\n#define     H1_REG_AXI_CTRL_INPUT_SWAP32\t\tBIT(2)\n#define     H1_REG_AXI_CTRL_OUTPUT_SWAP8\t\tBIT(1)\n#define     H1_REG_AXI_CTRL_INPUT_SWAP8\t\t\tBIT(0)\n#define H1_REG_ADDR_OUTPUT_STREAM\t\t\t0x014\n#define H1_REG_ADDR_OUTPUT_CTRL\t\t\t\t0x018\n#define H1_REG_ADDR_REF_LUMA\t\t\t\t0x01c\n#define H1_REG_ADDR_REF_CHROMA\t\t\t\t0x020\n#define H1_REG_ADDR_REC_LUMA\t\t\t\t0x024\n#define H1_REG_ADDR_REC_CHROMA\t\t\t\t0x028\n#define H1_REG_ADDR_IN_PLANE_0\t\t\t\t0x02c\n#define H1_REG_ADDR_IN_PLANE_1\t\t\t\t0x030\n#define H1_REG_ADDR_IN_PLANE_2\t\t\t\t0x034\n#define H1_REG_ENC_CTRL\t\t\t\t\t0x038\n#define     H1_REG_ENC_CTRL_TIMEOUT_EN\t\t\tBIT(31)\n#define     H1_REG_ENC_CTRL_NAL_MODE_BIT\t\tBIT(29)\n#define     H1_REG_ENC_CTRL_WIDTH(w)\t\t\t((w) << 19)\n#define     H1_REG_ENC_CTRL_HEIGHT(h)\t\t\t((h) << 10)\n#define     H1_REG_ENC_PIC_INTER\t\t\t(0x0 << 3)\n#define     H1_REG_ENC_PIC_INTRA\t\t\t(0x1 << 3)\n#define     H1_REG_ENC_PIC_MVCINTER\t\t\t(0x2 << 3)\n#define     H1_REG_ENC_CTRL_ENC_MODE_H264\t\t(0x3 << 1)\n#define     H1_REG_ENC_CTRL_ENC_MODE_JPEG\t\t(0x2 << 1)\n#define     H1_REG_ENC_CTRL_ENC_MODE_VP8\t\t(0x1 << 1)\n#define     H1_REG_ENC_CTRL_EN_BIT\t\t\tBIT(0)\n#define H1_REG_IN_IMG_CTRL\t\t\t\t0x03c\n#define     H1_REG_IN_IMG_CTRL_ROW_LEN(x)\t\t((x) << 12)\n#define     H1_REG_IN_IMG_CTRL_OVRFLR_D4(x)\t\t((x) << 10)\n#define     H1_REG_IN_IMG_CTRL_OVRFLB(x)\t\t((x) << 6)\n#define     H1_REG_IN_IMG_CTRL_FMT(x)\t\t\t((x) << 2)\n#define H1_REG_ENC_CTRL0\t\t\t\t0x040\n#define    H1_REG_ENC_CTRL0_INIT_QP(x)\t\t\t((x) << 26)\n#define    H1_REG_ENC_CTRL0_SLICE_ALPHA(x)\t\t((x) << 22)\n#define    H1_REG_ENC_CTRL0_SLICE_BETA(x)\t\t((x) << 18)\n#define    H1_REG_ENC_CTRL0_CHROMA_QP_OFFSET(x)\t\t((x) << 13)\n#define    H1_REG_ENC_CTRL0_FILTER_DIS(x)\t\t((x) << 5)\n#define    H1_REG_ENC_CTRL0_IDR_PICID(x)\t\t((x) << 1)\n#define    H1_REG_ENC_CTRL0_CONSTR_INTRA_PRED\t\tBIT(0)\n#define H1_REG_ENC_CTRL1\t\t\t\t0x044\n#define    H1_REG_ENC_CTRL1_PPS_ID(x)\t\t\t((x) << 24)\n#define    H1_REG_ENC_CTRL1_INTRA_PRED_MODE(x)\t\t((x) << 16)\n#define    H1_REG_ENC_CTRL1_FRAME_NUM(x)\t\t((x))\n#define H1_REG_ENC_CTRL2\t\t\t\t0x048\n#define    H1_REG_ENC_CTRL2_DEBLOCKING_FILETER_MODE(x)\t((x) << 30)\n#define    H1_REG_ENC_CTRL2_H264_SLICE_SIZE(x)\t\t((x) << 23)\n#define    H1_REG_ENC_CTRL2_DISABLE_QUARTER_PIXMV\tBIT(22)\n#define    H1_REG_ENC_CTRL2_TRANS8X8_MODE_EN\t\tBIT(21)\n#define    H1_REG_ENC_CTRL2_CABAC_INIT_IDC(x)\t\t((x) << 19)\n#define    H1_REG_ENC_CTRL2_ENTROPY_CODING_MODE\t\tBIT(18)\n#define    H1_REG_ENC_CTRL2_H264_INTER4X4_MODE\t\tBIT(17)\n#define    H1_REG_ENC_CTRL2_H264_STREAM_MODE\t\tBIT(16)\n#define    H1_REG_ENC_CTRL2_INTRA16X16_MODE(x)\t\t((x))\n#define H1_REG_ENC_CTRL3\t\t\t\t0x04c\n#define    H1_REG_ENC_CTRL3_MUTIMV_EN\t\t\tBIT(30)\n#define    H1_REG_ENC_CTRL3_MV_PENALTY_1_4P(x)\t\t((x) << 20)\n#define    H1_REG_ENC_CTRL3_MV_PENALTY_4P(x)\t\t((x) << 10)\n#define    H1_REG_ENC_CTRL3_MV_PENALTY_1P(x)\t\t((x))\n#define H1_REG_ENC_CTRL4\t\t\t\t0x050\n#define    H1_REG_ENC_CTRL4_MV_PENALTY_16X8_8X16(x)\t((x) << 20)\n#define    H1_REG_ENC_CTRL4_MV_PENALTY_8X8(x)\t\t((x) << 10)\n#define    H1_REG_ENC_CTRL4_8X4_4X8(x)\t\t\t((x))\n#define H1_REG_ENC_CTRL5\t\t\t\t0x054\n#define    H1_REG_ENC_CTRL5_MACROBLOCK_PENALTY(x)\t((x) << 24)\n#define    H1_REG_ENC_CTRL5_COMPLETE_SLICES(x)\t\t((x) << 16)\n#define    H1_REG_ENC_CTRL5_INTER_MODE(x)\t\t((x))\n#define H1_REG_STR_HDR_REM_MSB\t\t\t\t0x058\n#define H1_REG_STR_HDR_REM_LSB\t\t\t\t0x05c\n#define H1_REG_STR_BUF_LIMIT\t\t\t\t0x060\n#define H1_REG_MAD_CTRL\t\t\t\t\t0x064\n#define    H1_REG_MAD_CTRL_QP_ADJUST(x)\t\t\t((x) << 28)\n#define    H1_REG_MAD_CTRL_MAD_THREDHOLD(x)\t\t((x) << 22)\n#define    H1_REG_MAD_CTRL_QP_SUM_DIV2(x)\t\t((x))\n#define H1_REG_ADDR_VP8_PROB_CNT\t\t\t0x068\n#define H1_REG_QP_VAL\t\t\t\t\t0x06c\n#define    H1_REG_QP_VAL_LUM(x)\t\t\t\t((x) << 26)\n#define    H1_REG_QP_VAL_MAX(x)\t\t\t\t((x) << 20)\n#define    H1_REG_QP_VAL_MIN(x)\t\t\t\t((x) << 14)\n#define    H1_REG_QP_VAL_CHECKPOINT_DISTAN(x)\t\t((x))\n#define H1_REG_VP8_QP_VAL(i)\t\t\t\t(0x06c + ((i) * 0x4))\n#define H1_REG_CHECKPOINT(i)\t\t\t\t(0x070 + ((i) * 0x4))\n#define     H1_REG_CHECKPOINT_CHECK0(x)\t\t\t(((x) & 0xffff))\n#define     H1_REG_CHECKPOINT_CHECK1(x)\t\t\t(((x) & 0xffff) << 16)\n#define     H1_REG_CHECKPOINT_RESULT(x)\t\t\t((((x) >> (16 - 16 \\\n\t\t\t\t\t\t\t * (i & 1))) & 0xffff) \\\n\t\t\t\t\t\t\t * 32)\n#define H1_REG_CHKPT_WORD_ERR(i)\t\t\t(0x084 + ((i) * 0x4))\n#define     H1_REG_CHKPT_WORD_ERR_CHK0(x)\t\t(((x) & 0xffff))\n#define     H1_REG_CHKPT_WORD_ERR_CHK1(x)\t\t(((x) & 0xffff) << 16)\n#define H1_REG_VP8_BOOL_ENC\t\t\t\t0x08c\n#define H1_REG_CHKPT_DELTA_QP\t\t\t\t0x090\n#define     H1_REG_CHKPT_DELTA_QP_CHK0(x)\t\t(((x) & 0x0f) << 0)\n#define     H1_REG_CHKPT_DELTA_QP_CHK1(x)\t\t(((x) & 0x0f) << 4)\n#define     H1_REG_CHKPT_DELTA_QP_CHK2(x)\t\t(((x) & 0x0f) << 8)\n#define     H1_REG_CHKPT_DELTA_QP_CHK3(x)\t\t(((x) & 0x0f) << 12)\n#define     H1_REG_CHKPT_DELTA_QP_CHK4(x)\t\t(((x) & 0x0f) << 16)\n#define     H1_REG_CHKPT_DELTA_QP_CHK5(x)\t\t(((x) & 0x0f) << 20)\n#define     H1_REG_CHKPT_DELTA_QP_CHK6(x)\t\t(((x) & 0x0f) << 24)\n#define H1_REG_VP8_CTRL0\t\t\t\t0x090\n#define H1_REG_RLC_CTRL\t\t\t\t\t0x094\n#define     H1_REG_RLC_CTRL_STR_OFFS_SHIFT\t\t23\n#define     H1_REG_RLC_CTRL_STR_OFFS_MASK\t\t(0x3f << 23)\n#define     H1_REG_RLC_CTRL_RLC_SUM(x)\t\t\t((x))\n#define H1_REG_MB_CTRL\t\t\t\t\t0x098\n#define     H1_REG_MB_CNT_OUT(x)\t\t\t(((x) & 0xffff))\n#define     H1_REG_MB_CNT_SET(x)\t\t\t(((x) & 0xffff) << 16)\n#define H1_REG_ADDR_NEXT_PIC\t\t\t\t0x09c\n#define\tH1_REG_JPEG_LUMA_QUAT(i)\t\t\t(0x100 + ((i) * 0x4))\n#define\tH1_REG_JPEG_CHROMA_QUAT(i)\t\t\t(0x140 + ((i) * 0x4))\n#define H1_REG_STABILIZATION_OUTPUT\t\t\t0x0A0\n#define H1_REG_ADDR_CABAC_TBL\t\t\t\t0x0cc\n#define H1_REG_ADDR_MV_OUT\t\t\t\t0x0d0\n#define H1_REG_RGB_YUV_COEFF(i)\t\t\t\t(0x0d4 + ((i) * 0x4))\n#define H1_REG_RGB_MASK_MSB\t\t\t\t0x0dc\n#define H1_REG_INTRA_AREA_CTRL\t\t\t\t0x0e0\n#define H1_REG_CIR_INTRA_CTRL\t\t\t\t0x0e4\n#define H1_REG_INTRA_SLICE_BITMAP(i)\t\t\t(0x0e8 + ((i) * 0x4))\n#define H1_REG_ADDR_VP8_DCT_PART(i)\t\t\t(0x0e8 + ((i) * 0x4))\n#define H1_REG_FIRST_ROI_AREA\t\t\t\t0x0f0\n#define H1_REG_SECOND_ROI_AREA\t\t\t\t0x0f4\n#define H1_REG_MVC_CTRL\t\t\t\t\t0x0f8\n#define\tH1_REG_MVC_CTRL_MV16X16_FAVOR(x)\t\t((x) << 28)\n#define H1_REG_VP8_INTRA_PENALTY(i)\t\t\t(0x100 + ((i) * 0x4))\n#define H1_REG_ADDR_VP8_SEG_MAP\t\t\t\t0x11c\n#define H1_REG_VP8_SEG_QP(i)\t\t\t\t(0x120 + ((i) * 0x4))\n#define H1_REG_DMV_4P_1P_PENALTY(i)\t\t\t(0x180 + ((i) * 0x4))\n#define     H1_REG_DMV_4P_1P_PENALTY_BIT(x, i)\t\t((x) << (i) * 8)\n#define H1_REG_DMV_QPEL_PENALTY(i)\t\t\t(0x200 + ((i) * 0x4))\n#define     H1_REG_DMV_QPEL_PENALTY_BIT(x, i)\t\t((x) << (i) * 8)\n#define H1_REG_VP8_CTRL1\t\t\t\t0x280\n#define H1_REG_VP8_BIT_COST_GOLDEN\t\t\t0x284\n#define H1_REG_VP8_LOOP_FLT_DELTA(i)\t\t\t(0x288 + ((i) * 0x4))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}