<?xml version="1.0" encoding="shift_jis"?>
<debugInfo version="3.30">
    <cycleModelSymbolInfo>
        <registers>
            <register id="70">
                <name>RG_buffer</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="94"/>
                <reset portID="95" mode="async"/>
            </register>
            <register id="71">
                <name>RG_buffer_1</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="94"/>
                <reset portID="95" mode="async"/>
            </register>
            <register id="72">
                <name>RG_buffer_2</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="94"/>
                <reset portID="95" mode="async"/>
            </register>
            <register id="73">
                <name>RG_buffer_3</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="94"/>
                <reset portID="95" mode="async"/>
            </register>
            <register id="74">
                <name>RG_buffer_4</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="94"/>
                <reset portID="95" mode="async"/>
            </register>
            <register id="75">
                <name>RG_buffer_5</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="94"/>
                <reset portID="95" mode="async"/>
            </register>
            <register id="76">
                <name>RG_buffer_6</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="94"/>
                <reset portID="95" mode="async"/>
            </register>
            <register id="89">
                <name>ave8_ret_r</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="94"/>
                <reset portID="95" mode="async"/>
            </register>
        </registers>
        <terminals>
            <terminal id="80">
                <name>buffer_a06_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="81">
                <name>buffer_a05_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="82">
                <name>buffer_a04_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="83">
                <name>buffer_a03_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="84">
                <name>buffer_a02_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="85">
                <name>buffer_a01_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="86">
                <name>sum1_t</name>
                <sign>unsigned</sign>
                <bitwidth>11</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
        </terminals>
        <ports>
            <port id="77">
                <name>in0</name>
                <direction>in</direction>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
            <port id="78">
                <name>ave8_ret</name>
                <direction>out</direction>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
            <port id="94">
                <name>CLOCK</name>
                <direction>in</direction>
                <sign>unsigned</sign>
                <bitwidth>1</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
            <port id="95">
                <name>RESET</name>
                <direction>in</direction>
                <sign>unsigned</sign>
                <bitwidth>1</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
        </ports>
        <hier_ports>
        </hier_ports>
        <memories>
        </memories>
        <fsmStates>
            <fsmState id="1"><name>ST1_01</name></fsmState>
        </fsmStates>
    </cycleModelSymbolInfo>
    <langSymbolInfo>
        <structs>
        </structs>
        <bdlVars>
            <bdlVar id="4" array="yes">
                <name>buffer</name>
                <dim>1</dim>
                <element depth="1">8</element>
                <direction></direction>
                <sign>unsigned</sign>
                <physic>var</physic>
                <org_type>unsigned char</org_type>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>External</category>
                <line fileName="../../ave8_sw.c" start="16" end="16"/>
            </bdlVar>
            <bdlVar id="5">
                <scope><name>ave8</name></scope>
                <name>in0</name>
                <direction></direction>
                <sign>unsigned</sign>
                <physic>var</physic>
                <org_type>unsigned char</org_type>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../ave8_sw.c" start="20" end="20"/>
            </bdlVar>
            <bdlVar id="7">
                <scope><name>ave8</name></scope>
                <name>out0_v</name>
                <direction></direction>
                <sign>signed</sign>
                <physic>var</physic>
                <org_type>int</org_type>
                <bitwidth>32</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../ave8_sw.c" start="23" end="23"/>
            </bdlVar>
            <bdlVar id="8">
                <scope><name>ave8</name></scope>
                <name>sum</name>
                <direction></direction>
                <sign>signed</sign>
                <physic>var</physic>
                <org_type>int</org_type>
                <bitwidth>32</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../ave8_sw.c" start="23" end="23"/>
            </bdlVar>
            <bdlVar id="9">
                <scope><name>ave8</name></scope>
                <name>i</name>
                <direction></direction>
                <sign>signed</sign>
                <physic>var</physic>
                <org_type>int</org_type>
                <bitwidth>32</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../ave8_sw.c" start="23" end="23"/>
            </bdlVar>
        </bdlVars>
        <pointers>
        </pointers>
    </langSymbolInfo>
    <relations>
        <variable_relations>
            <var bdlVarID="4">
                <expand nestingLevel="1" depth="1" arrayIndex="0" id="97">
                    <reg_relation regID="70">
                        <relation_begin stateID="1" branchID="1"/>
                        <relation_end stateID="1" branchID="1"/>
                    </reg_relation>
                </expand>
                <expand nestingLevel="1" depth="1" arrayIndex="1" id="98">
                    <reg_relation regID="71">
                        <relation_begin stateID="1" branchID="1"/>
                        <relation_end stateID="1" branchID="1"/>
                    </reg_relation>
                    <ter_relation terID="85" stateID="1" branchID="1" order="27"/>
                </expand>
                <expand nestingLevel="1" depth="1" arrayIndex="2" id="99">
                    <reg_relation regID="72">
                        <relation_begin stateID="1" branchID="1"/>
                        <relation_end stateID="1" branchID="1"/>
                    </reg_relation>
                    <ter_relation terID="84" stateID="1" branchID="1" order="26"/>
                </expand>
                <expand nestingLevel="1" depth="1" arrayIndex="3" id="100">
                    <reg_relation regID="73">
                        <relation_begin stateID="1" branchID="1"/>
                        <relation_end stateID="1" branchID="1"/>
                    </reg_relation>
                    <ter_relation terID="83" stateID="1" branchID="1" order="25"/>
                </expand>
                <expand nestingLevel="1" depth="1" arrayIndex="4" id="101">
                    <reg_relation regID="74">
                        <relation_begin stateID="1" branchID="1"/>
                        <relation_end stateID="1" branchID="1"/>
                    </reg_relation>
                    <ter_relation terID="82" stateID="1" branchID="1" order="24"/>
                </expand>
                <expand nestingLevel="1" depth="1" arrayIndex="5" id="102">
                    <reg_relation regID="75">
                        <relation_begin stateID="1" branchID="1"/>
                        <relation_end stateID="1" branchID="1"/>
                    </reg_relation>
                    <ter_relation terID="81" stateID="1" branchID="1" order="23"/>
                </expand>
                <expand nestingLevel="1" depth="1" arrayIndex="6" id="103">
                    <reg_relation regID="76">
                        <relation_begin stateID="1" branchID="1"/>
                        <relation_end stateID="1" branchID="1"/>
                    </reg_relation>
                    <ter_relation terID="80" stateID="1" branchID="1" order="22"/>
                </expand>
            </var>
            <var bdlVarID="5">
                <port_relation portID="77"/>
            </var>
            <var bdlVarID="8">
                <ter_relation terID="86" stateID="1" branchID="1" order="29"/>
            </var>
        </variable_relations>
        <pointer_relations>
        </pointer_relations>
    </relations>
    <structureInfo>
        <loops>
        </loops>
        <functions>
            <function id="2" process="yes">
                <name>ave8</name>
                <line fileName="../../ave8_sw.c" start="20" end="46"/>
                <instance num="0"/>
            </function>
        </functions>
        <blocks>
        </blocks>
    </structureInfo>
    <state_line_relation>
        <state_relation stateID="1" branchID="1">
            <lineinfo fileName="../../ave8_sw.c">
                <line start="16" end="16"/>
                <line start="20" end="20"/>
                <line start="28" end="28"/>
                <line start="32" end="32"/>
                <line start="35" end="35"/>
                <line start="39" end="39"/>
                <line start="43" end="43"/>
                <line start="46" end="46"/>
            </lineinfo>
        </state_relation>
    </state_line_relation>
    <stage_line_relation>
    </stage_line_relation>
    <codeInfo></codeInfo>
    <processInfo>
        <name>ave8</name>
        <modelInfo>
            <name>ave8</name>
            <file></file>
        </modelInfo>
    </processInfo>
    <childProcessInfo>
    </childProcessInfo>
</debugInfo>
