#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Aug 20 01:20:16 2021
# Process ID: 15040
# Current directory: C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.runs/synth_1
# Command line: vivado.exe -log digital_clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source digital_clock.tcl
# Log file: C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.runs/synth_1/digital_clock.vds
# Journal file: C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source digital_clock.tcl -notrace
Command: synth_design -top digital_clock -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9156 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 565.199 ; gain = 187.168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'digital_clock' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.vhd:47]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/clkdiv.vhd:4' bound to instance 'create_1s_clock' of component 'clk_div' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.vhd:77]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/clkdiv.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/clkdiv.vhd:11]
WARNING: [Synth 8-614] signal 'H_in1' is read in the process but is not in the sensitivity list [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.vhd:79]
WARNING: [Synth 8-614] signal 'H_in0' is read in the process but is not in the sensitivity list [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.vhd:79]
WARNING: [Synth 8-614] signal 'M_in1' is read in the process but is not in the sensitivity list [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.vhd:79]
WARNING: [Synth 8-614] signal 'M_in0' is read in the process but is not in the sensitivity list [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.vhd:79]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/bin2hex.vhd:3' bound to instance 'convert_hex_H_out1' of component 'bin2hex' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.vhd:157]
INFO: [Synth 8-638] synthesizing module 'bin2hex' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/bin2hex.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'bin2hex' (2#1) [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/bin2hex.vhd:9]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/bin2hex.vhd:3' bound to instance 'convert_hex_H_out0' of component 'bin2hex' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.vhd:162]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/bin2hex.vhd:3' bound to instance 'convert_hex_M_out1' of component 'bin2hex' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.vhd:172]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/bin2hex.vhd:3' bound to instance 'convert_hex_M_out0' of component 'bin2hex' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.vhd:176]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/bin2hex.vhd:3' bound to instance 'convert_hex_S_out1' of component 'bin2hex' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.vhd:185]
INFO: [Synth 8-3491] module 'bin2hex' declared at 'C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/bin2hex.vhd:3' bound to instance 'convert_hex_S_out0' of component 'bin2hex' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'digital_clock' (3#1) [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.vhd:47]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 628.469 ; gain = 250.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 628.469 ; gain = 250.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 628.469 ; gain = 250.438
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'alarm_hour_reg' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.vhd:92]
WARNING: [Synth 8-327] inferring latch for variable 'alarm_min_reg' [C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.srcs/sources_1/new/digital_clock.vhd:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 628.469 ; gain = 250.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      4 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module digital_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      4 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[8]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[9]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[10]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[11]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[12]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[13]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[14]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[15]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[16]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[17]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[18]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[19]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[20]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[21]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[22]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[23]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[24]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[25]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[26]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[27]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[28]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[29]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[30]' (LD) to 'alarm_min_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_min_reg[31]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[6]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[7]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[8]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[9]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[10]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[11]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[12]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[13]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[14]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[15]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[16]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[17]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[18]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[19]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[20]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[21]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[22]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[23]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[24]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[25]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[26]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[27]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[28]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[29]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3886] merging instance 'alarm_hour_reg[30]' (LD) to 'alarm_hour_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\alarm_hour_reg[31] )
WARNING: [Synth 8-3332] Sequential element (alarm_hour_reg[31]) is unused and will be removed from module digital_clock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 947.535 ; gain = 569.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 953.469 ; gain = 575.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 953.637 ; gain = 575.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 953.637 ; gain = 575.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 953.637 ; gain = 575.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 953.637 ; gain = 575.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 953.637 ; gain = 575.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 953.637 ; gain = 575.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 953.637 ; gain = 575.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    97|
|3     |LUT1   |     5|
|4     |LUT2   |   511|
|5     |LUT3   |    50|
|6     |LUT4   |    42|
|7     |LUT5   |    42|
|8     |LUT6   |    96|
|9     |FDCE   |   100|
|10    |FDPE   |    18|
|11    |FDRE   |    30|
|12    |LD     |    14|
|13    |LDC    |    18|
|14    |IBUF   |    21|
|15    |OBUF   |    43|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------+------+
|      |Instance          |Module  |Cells |
+------+------------------+--------+------+
|1     |top               |        |  1089|
|2     |  create_1s_clock |clk_div |    47|
+------+------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 953.637 ; gain = 575.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 953.637 ; gain = 575.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 953.637 ; gain = 575.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'digital_clock' is not ideal for floorplanning, since the cellview 'digital_clock' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1073.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 14 instances
  LDC => LDCE: 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.176 ; gain = 718.984
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1073.176 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mr.Syncope/Documents/UniDigit/sutech-fpga-1400/digital_clock/digital_clock.runs/synth_1/digital_clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file digital_clock_utilization_synth.rpt -pb digital_clock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 20 01:20:40 2021...
