

================================================================
== Vivado HLS Report for 'paeth'
================================================================
* Date:           Mon Apr 27 13:07:16 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.754|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20202|  20202|  20202|  20202|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  20200|  20200|       202|          -|          -|   100|    no    |
        | + Loop 1.1  |    200|    200|         2|          -|          -|   100|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %a) nounwind, !map !7"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %b) nounwind, !map !13"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %c) nounwind, !map !17"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_r) nounwind, !map !21"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [100 x i32]* %out_r, i64 0, i64 0" [paeth.cpp:3]   --->   Operation 10 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !25"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @paeth_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "br label %.loopexit" [paeth.cpp:8]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.59ns)   --->   "%icmp_ln8 = icmp eq i7 %i_0, -28" [paeth.cpp:8]   --->   Operation 15 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.40ns)   --->   "%i = add i7 %i_0, 1" [paeth.cpp:8]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %4, label %.preheader.preheader" [paeth.cpp:8]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.60ns)   --->   "br label %.preheader" [paeth.cpp:10]   --->   Operation 19 'br' <Predicate = (!icmp_ln8)> <Delay = 0.60>
ST_2 : Operation 20 [2/2] (1.15ns)   --->   "%v = load i32* %out_addr, align 4" [paeth.cpp:30]   --->   Operation 20 'load' 'v' <Predicate = (icmp_ln8)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ %k, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 21 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.59ns)   --->   "%icmp_ln10 = icmp eq i7 %k_0, -28" [paeth.cpp:10]   --->   Operation 22 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 23 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.40ns)   --->   "%k = add i7 %k_0, 1" [paeth.cpp:10]   --->   Operation 24 'add' 'k' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.loopexit.loopexit, label %1" [paeth.cpp:10]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %k_0 to i64" [paeth.cpp:13]   --->   Operation 26 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [100 x i16]* %b, i64 0, i64 %zext_ln13" [paeth.cpp:13]   --->   Operation 27 'getelementptr' 'b_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (1.15ns)   --->   "%b_load = load i16* %b_addr, align 2" [paeth.cpp:13]   --->   Operation 28 'load' 'b_load' <Predicate = (!icmp_ln10)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [100 x i16]* %c, i64 0, i64 %zext_ln13" [paeth.cpp:13]   --->   Operation 29 'getelementptr' 'c_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (1.15ns)   --->   "%c_load = load i16* %c_addr, align 2" [paeth.cpp:13]   --->   Operation 30 'load' 'c_load' <Predicate = (!icmp_ln10)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [100 x i16]* %a, i64 0, i64 %zext_ln13" [paeth.cpp:14]   --->   Operation 31 'getelementptr' 'a_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (1.15ns)   --->   "%a_load = load i16* %a_addr, align 2" [paeth.cpp:14]   --->   Operation 32 'load' 'a_load' <Predicate = (!icmp_ln10)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln13" [paeth.cpp:20]   --->   Operation 33 'getelementptr' 'out_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 34 'br' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.75>
ST_4 : Operation 35 [1/2] (1.15ns)   --->   "%b_load = load i16* %b_addr, align 2" [paeth.cpp:13]   --->   Operation 35 'load' 'b_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i16 %b_load to i18" [paeth.cpp:13]   --->   Operation 36 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i16 %b_load to i17" [paeth.cpp:13]   --->   Operation 37 'sext' 'sext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (1.15ns)   --->   "%c_load = load i16* %c_addr, align 2" [paeth.cpp:13]   --->   Operation 38 'load' 'c_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln13_2 = sext i16 %c_load to i17" [paeth.cpp:13]   --->   Operation 39 'sext' 'sext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.60ns)   --->   "%pas = sub i17 %sext_ln13_1, %sext_ln13_2" [paeth.cpp:13]   --->   Operation 40 'sub' 'pas' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/2] (1.15ns)   --->   "%a_load = load i16* %a_addr, align 2" [paeth.cpp:14]   --->   Operation 41 'load' 'a_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i16 %a_load to i18" [paeth.cpp:14]   --->   Operation 42 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i16 %a_load to i17" [paeth.cpp:14]   --->   Operation 43 'sext' 'sext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.60ns)   --->   "%pbs = sub i17 %sext_ln14_1, %sext_ln13_2" [paeth.cpp:14]   --->   Operation 44 'sub' 'pbs' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %c_load, i1 false)" [paeth.cpp:15]   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i17 %shl_ln to i18" [paeth.cpp:15]   --->   Operation 46 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.59ns)   --->   "%sub_ln15 = sub i18 %sext_ln13, %sext_ln15" [paeth.cpp:15]   --->   Operation 47 'sub' 'sub_ln15' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.26ns)   --->   "%pcs = or i18 %sub_ln15, %sext_ln14" [paeth.cpp:15]   --->   Operation 48 'or' 'pcs' <Predicate = true> <Delay = 0.26> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i18 %pcs to i19" [paeth.cpp:15]   --->   Operation 49 'sext' 'sext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.59ns)   --->   "%neg = sub i17 0, %pas" [paeth.cpp:13]   --->   Operation 50 'sub' 'neg' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.68ns)   --->   "%abscond = icmp sgt i17 %pas, 0" [paeth.cpp:13]   --->   Operation 51 'icmp' 'abscond' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.26ns)   --->   "%abs = select i1 %abscond, i17 %pas, i17 %neg" [paeth.cpp:13]   --->   Operation 52 'select' 'abs' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%abs_cast_cast = sext i17 %abs to i19" [paeth.cpp:13]   --->   Operation 53 'sext' 'abs_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.59ns)   --->   "%neg1 = sub i17 0, %pbs" [paeth.cpp:14]   --->   Operation 54 'sub' 'neg1' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.68ns)   --->   "%abscond2 = icmp sgt i17 %pbs, 0" [paeth.cpp:14]   --->   Operation 55 'icmp' 'abscond2' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.26ns)   --->   "%abs3 = select i1 %abscond2, i17 %pbs, i17 %neg1" [paeth.cpp:14]   --->   Operation 56 'select' 'abs3' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%abs3_cast_cast = sext i17 %abs3 to i19" [paeth.cpp:14]   --->   Operation 57 'sext' 'abs3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.58ns)   --->   "%neg7 = sub i19 0, %sext_ln15_1" [paeth.cpp:15]   --->   Operation 58 'sub' 'neg7' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.69ns)   --->   "%abscond8 = icmp sgt i18 %pcs, 0" [paeth.cpp:15]   --->   Operation 59 'icmp' 'abscond8' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.31ns)   --->   "%abs9 = select i1 %abscond8, i19 %sext_ln15_1, i19 %neg7" [paeth.cpp:15]   --->   Operation 60 'select' 'abs9' <Predicate = true> <Delay = 0.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.71ns)   --->   "%icmp_ln17 = icmp slt i19 %abs9, %abs_cast_cast" [paeth.cpp:17]   --->   Operation 61 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node test_3)   --->   "%test_2 = xor i1 %icmp_ln17, true" [paeth.cpp:17]   --->   Operation 62 'xor' 'test_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.71ns)   --->   "%test_4 = icmp sgt i19 %abs3_cast_cast, %abs9" [paeth.cpp:18]   --->   Operation 63 'icmp' 'test_4' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.68ns)   --->   "%icmp_ln19 = icmp slt i17 %abs3, %abs" [paeth.cpp:19]   --->   Operation 64 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node test_3)   --->   "%xor_ln19 = xor i1 %icmp_ln19, true" [paeth.cpp:19]   --->   Operation 65 'xor' 'xor_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.12ns) (out node of the LUT)   --->   "%test_3 = and i1 %test_2, %xor_ln19" [paeth.cpp:19]   --->   Operation 66 'and' 'test_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.60ns)   --->   "br i1 %test_3, label %3, label %2" [paeth.cpp:20]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.60>
ST_4 : Operation 68 [1/1] (0.24ns)   --->   "%c_load_b_load = select i1 %test_4, i16 %c_load, i16 %b_load" [paeth.cpp:18]   --->   Operation 68 'select' 'c_load_b_load' <Predicate = (!test_3)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.60ns)   --->   "br label %3"   --->   Operation 69 'br' <Predicate = (!test_3)> <Delay = 0.60>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%storemerge1_in = phi i16 [ %c_load_b_load, %2 ], [ %a_load, %1 ]" [paeth.cpp:18]   --->   Operation 70 'phi' 'storemerge1_in' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln14_2 = sext i16 %storemerge1_in to i32" [paeth.cpp:14]   --->   Operation 71 'sext' 'sext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.15ns)   --->   "store i32 %sext_ln14_2, i32* %out_addr_1, align 4" [paeth.cpp:20]   --->   Operation 72 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader" [paeth.cpp:10]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.15>
ST_5 : Operation 74 [1/2] (1.15ns)   --->   "%v = load i32* %out_addr, align 4" [paeth.cpp:30]   --->   Operation 74 'load' 'v' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "ret i32 %v" [paeth.cpp:37]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', paeth.cpp:8) [14]  (0.603 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'load' operation ('v', paeth.cpp:30) on array 'out_r' [77]  (1.16 ns)

 <State 3>: 1.16ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', paeth.cpp:10) [22]  (0 ns)
	'getelementptr' operation ('b_addr', paeth.cpp:13) [29]  (0 ns)
	'load' operation ('b_load', paeth.cpp:13) on array 'b' [30]  (1.16 ns)

 <State 4>: 5.75ns
The critical path consists of the following:
	'load' operation ('b_load', paeth.cpp:13) on array 'b' [30]  (1.16 ns)
	'sub' operation ('sub_ln15', paeth.cpp:15) [44]  (0.595 ns)
	'or' operation ('pcs', paeth.cpp:15) [45]  (0.269 ns)
	'icmp' operation ('abscond8', paeth.cpp:15) [56]  (0.699 ns)
	'select' operation ('abs9', paeth.cpp:15) [57]  (0.319 ns)
	'icmp' operation ('test_4', paeth.cpp:18) [60]  (0.71 ns)
	'select' operation ('c_load_b_load', paeth.cpp:18) [67]  (0.243 ns)
	multiplexor before 'phi' operation ('storemerge1_in', paeth.cpp:18) with incoming values : ('a_load', paeth.cpp:14) ('c_load_b_load', paeth.cpp:18) [70]  (0.603 ns)
	'phi' operation ('storemerge1_in', paeth.cpp:18) with incoming values : ('a_load', paeth.cpp:14) ('c_load_b_load', paeth.cpp:18) [70]  (0 ns)
	'store' operation ('store_ln20', paeth.cpp:20) of variable 'sext_ln14_2', paeth.cpp:14 on array 'out_r' [72]  (1.16 ns)

 <State 5>: 1.16ns
The critical path consists of the following:
	'load' operation ('v', paeth.cpp:30) on array 'out_r' [77]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
