
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/gcc_13B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000003 cycles: 2971476 heartbeat IPC: 3.36533 cumulative IPC: 3.36533 (Simulation time: 0 hr 0 min 36 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2971476 (Simulation time: 0 hr 0 min 36 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 52298869 heartbeat IPC: 0.202727 cumulative IPC: 0.202727 (Simulation time: 0 hr 2 min 25 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 106744641 heartbeat IPC: 0.183669 cumulative IPC: 0.192728 (Simulation time: 0 hr 4 min 27 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 144210703 heartbeat IPC: 0.266908 cumulative IPC: 0.212406 (Simulation time: 0 hr 6 min 13 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 162318399 heartbeat IPC: 0.552251 cumulative IPC: 0.251025 (Simulation time: 0 hr 6 min 52 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 180315883 heartbeat IPC: 0.555633 cumulative IPC: 0.281937 (Simulation time: 0 hr 7 min 31 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 198731918 heartbeat IPC: 0.543005 cumulative IPC: 0.306497 (Simulation time: 0 hr 8 min 9 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 216847896 heartbeat IPC: 0.551999 cumulative IPC: 0.327292 (Simulation time: 0 hr 8 min 48 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 235002182 heartbeat IPC: 0.550834 cumulative IPC: 0.344782 (Simulation time: 0 hr 9 min 25 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 252796422 heartbeat IPC: 0.56198 cumulative IPC: 0.360252 (Simulation time: 0 hr 10 min 2 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 277836855 heartbeat IPC: 0.399354 cumulative IPC: 0.363814 (Simulation time: 0 hr 10 min 47 sec) 
Finished CPU 0 instructions: 100000004 cycles: 274865380 cumulative IPC: 0.363814 (Simulation time: 0 hr 10 min 47 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.363814 instructions: 100000004 cycles: 274865380
cpu0_DTLB TOTAL     ACCESS:   19454700  HIT:   19352517  MISS:     102183
cpu0_DTLB LOAD      ACCESS:   14019414  HIT:   13932300  MISS:      87114
cpu0_DTLB RFO       ACCESS:    5435286  HIT:    5420217  MISS:      15069
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 30.2642 cycles
cpu0_ITLB TOTAL     ACCESS:   10352259  HIT:   10352198  MISS:         61
cpu0_ITLB LOAD      ACCESS:   10352259  HIT:   10352198  MISS:         61
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 143.852 cycles
cpu0_L1I TOTAL     ACCESS:    6565304  HIT:    6564933  MISS:        371
cpu0_L1I LOAD      ACCESS:    6565304  HIT:    6564933  MISS:        371
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 172.604 cycles
cpu0_STLB TOTAL     ACCESS:     102244  HIT:      33344  MISS:      68900
cpu0_STLB LOAD      ACCESS:      87175  HIT:      30305  MISS:      56870
cpu0_STLB RFO       ACCESS:      15069  HIT:       3039  MISS:      12030
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 31.6493 cycles
cpu0_L1D TOTAL     ACCESS:   26259687  HIT:   24715927  MISS:    1543760
cpu0_L1D LOAD      ACCESS:   12770673  HIT:   11504100  MISS:    1266573
cpu0_L1D RFO       ACCESS:   13420314  HIT:   13144199  MISS:     276115
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      68700  HIT:      67628  MISS:       1072
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 272.123 cycles
cpu0_L2C TOTAL     ACCESS:    1956342  HIT:     461295  MISS:    1495047
cpu0_L2C LOAD      ACCESS:    1266944  HIT:      46453  MISS:    1220491
cpu0_L2C RFO       ACCESS:     276115  HIT:       1819  MISS:     274296
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     412211  HIT:     412160  MISS:         51
cpu0_L2C TRANSLATION ACCESS:       1072  HIT:        863  MISS:        209
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 269.64 cycles
LLC TOTAL     ACCESS:    1904910  HIT:     214533  MISS:    1690377
LLC LOAD      ACCESS:    1220491  HIT:      90589  MISS:    1129902
LLC RFO       ACCESS:     274296  HIT:      25852  MISS:     248444
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     409914  HIT:      97933  MISS:     311981
LLC TRANSLATION ACCESS:        209  HIT:        159  MISS:         50
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 219.9 cycles
Insertion Distribution: 
	LOAD 62899 0 91297 1245199 
	RFO 41553 0 46528 320555 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 478528 
	 7 0 34 40 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     208488  ROW_BUFFER_MISS:    1169832
 DBUS AVG_CONGESTED_CYCLE:    3.93254
 WQ ROW_BUFFER_HIT:      43347  ROW_BUFFER_MISS:     341499  FULL:      26435


CPU 0 Branch Prediction Accuracy: 87.437% MPKI: 28.6507 Average ROB Occupancy at Mispredict: 19.8874
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0008
BRANCH_INDIRECT: 0.00403
BRANCH_CONDITIONAL: 28.6428
BRANCH_DIRECT_CALL: 0.00114
BRANCH_INDIRECT_CALL: 0.0008
BRANCH_RETURN: 0.00114

