Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Mar 12 22:51:09 2018
| Host         : 25thBam running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Game_Top_timing_summary_routed.rpt -rpx Game_Top_timing_summary_routed.rpx
| Design       : Game_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: h1/flag2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: h1/flag3_reg/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: v1/VS_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.350        0.000                      0                   68        0.167        0.000                      0                   68        3.000        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100MHz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       35.350        0.000                      0                   68        0.167        0.000                      0                   68       19.500        0.000                       0                    36  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.350ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 1.054ns (26.859%)  route 2.870ns (73.141%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.630    -0.882    v1/CLK
    SLICE_X5Y14          FDRE                                         r  v1/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  v1/hcounter_reg[9]/Q
                         net (fo=31, routed)          0.847     0.422    v1/Q[9]
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.146     0.568 f  v1/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.452     1.020    v1/vcounter[10]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.328     1.348 r  v1/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.020     2.368    v1/eqOp
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.492 r  v1/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.551     3.043    v1/vcounter[10]_i_1_n_0
    SLICE_X10Y13         FDRE                                         r  v1/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    38.451    v1/CLK
    SLICE_X10Y13         FDRE                                         r  v1/vcounter_reg[6]/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.098    38.917    
    SLICE_X10Y13         FDRE (Setup_fdre_C_R)       -0.524    38.393    v1/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.393    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                 35.350    

Slack (MET) :             35.350ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 1.054ns (26.859%)  route 2.870ns (73.141%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.630    -0.882    v1/CLK
    SLICE_X5Y14          FDRE                                         r  v1/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  v1/hcounter_reg[9]/Q
                         net (fo=31, routed)          0.847     0.422    v1/Q[9]
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.146     0.568 f  v1/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.452     1.020    v1/vcounter[10]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.328     1.348 r  v1/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.020     2.368    v1/eqOp
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.492 r  v1/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.551     3.043    v1/vcounter[10]_i_1_n_0
    SLICE_X10Y13         FDRE                                         r  v1/vcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    38.451    v1/CLK
    SLICE_X10Y13         FDRE                                         r  v1/vcounter_reg[8]/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.098    38.917    
    SLICE_X10Y13         FDRE (Setup_fdre_C_R)       -0.524    38.393    v1/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.393    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                 35.350    

Slack (MET) :             35.350ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 1.054ns (26.859%)  route 2.870ns (73.141%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.630    -0.882    v1/CLK
    SLICE_X5Y14          FDRE                                         r  v1/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  v1/hcounter_reg[9]/Q
                         net (fo=31, routed)          0.847     0.422    v1/Q[9]
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.146     0.568 f  v1/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.452     1.020    v1/vcounter[10]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.328     1.348 r  v1/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.020     2.368    v1/eqOp
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.492 r  v1/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.551     3.043    v1/vcounter[10]_i_1_n_0
    SLICE_X10Y13         FDRE                                         r  v1/vcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    38.451    v1/CLK
    SLICE_X10Y13         FDRE                                         r  v1/vcounter_reg[9]/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.098    38.917    
    SLICE_X10Y13         FDRE (Setup_fdre_C_R)       -0.524    38.393    v1/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.393    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                 35.350    

Slack (MET) :             35.445ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 1.054ns (26.859%)  route 2.870ns (73.141%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.630    -0.882    v1/CLK
    SLICE_X5Y14          FDRE                                         r  v1/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  v1/hcounter_reg[9]/Q
                         net (fo=31, routed)          0.847     0.422    v1/Q[9]
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.146     0.568 f  v1/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.452     1.020    v1/vcounter[10]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.328     1.348 r  v1/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.020     2.368    v1/eqOp
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.492 r  v1/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.551     3.043    v1/vcounter[10]_i_1_n_0
    SLICE_X11Y13         FDRE                                         r  v1/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    38.451    v1/CLK
    SLICE_X11Y13         FDRE                                         r  v1/vcounter_reg[10]/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.098    38.917    
    SLICE_X11Y13         FDRE (Setup_fdre_C_R)       -0.429    38.488    v1/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                 35.445    

Slack (MET) :             35.445ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 1.054ns (26.859%)  route 2.870ns (73.141%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.630    -0.882    v1/CLK
    SLICE_X5Y14          FDRE                                         r  v1/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  v1/hcounter_reg[9]/Q
                         net (fo=31, routed)          0.847     0.422    v1/Q[9]
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.146     0.568 f  v1/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.452     1.020    v1/vcounter[10]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.328     1.348 r  v1/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.020     2.368    v1/eqOp
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.492 r  v1/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.551     3.043    v1/vcounter[10]_i_1_n_0
    SLICE_X11Y13         FDRE                                         r  v1/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    38.451    v1/CLK
    SLICE_X11Y13         FDRE                                         r  v1/vcounter_reg[1]/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.098    38.917    
    SLICE_X11Y13         FDRE (Setup_fdre_C_R)       -0.429    38.488    v1/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                 35.445    

Slack (MET) :             35.445ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 1.054ns (26.859%)  route 2.870ns (73.141%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.630    -0.882    v1/CLK
    SLICE_X5Y14          FDRE                                         r  v1/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  v1/hcounter_reg[9]/Q
                         net (fo=31, routed)          0.847     0.422    v1/Q[9]
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.146     0.568 f  v1/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.452     1.020    v1/vcounter[10]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.328     1.348 r  v1/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.020     2.368    v1/eqOp
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.492 r  v1/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.551     3.043    v1/vcounter[10]_i_1_n_0
    SLICE_X11Y13         FDRE                                         r  v1/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    38.451    v1/CLK
    SLICE_X11Y13         FDRE                                         r  v1/vcounter_reg[4]/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.098    38.917    
    SLICE_X11Y13         FDRE (Setup_fdre_C_R)       -0.429    38.488    v1/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                 35.445    

Slack (MET) :             35.445ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 1.054ns (26.859%)  route 2.870ns (73.141%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.630    -0.882    v1/CLK
    SLICE_X5Y14          FDRE                                         r  v1/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  v1/hcounter_reg[9]/Q
                         net (fo=31, routed)          0.847     0.422    v1/Q[9]
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.146     0.568 f  v1/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.452     1.020    v1/vcounter[10]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.328     1.348 r  v1/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.020     2.368    v1/eqOp
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.492 r  v1/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.551     3.043    v1/vcounter[10]_i_1_n_0
    SLICE_X11Y13         FDRE                                         r  v1/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    38.451    v1/CLK
    SLICE_X11Y13         FDRE                                         r  v1/vcounter_reg[7]/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.098    38.917    
    SLICE_X11Y13         FDRE (Setup_fdre_C_R)       -0.429    38.488    v1/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                 35.445    

Slack (MET) :             35.446ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.054ns (26.872%)  route 2.868ns (73.128%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.630    -0.882    v1/CLK
    SLICE_X5Y14          FDRE                                         r  v1/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  v1/hcounter_reg[9]/Q
                         net (fo=31, routed)          0.847     0.422    v1/Q[9]
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.146     0.568 f  v1/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.452     1.020    v1/vcounter[10]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.328     1.348 r  v1/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.020     2.368    v1/eqOp
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.492 r  v1/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.549     3.041    v1/vcounter[10]_i_1_n_0
    SLICE_X9Y13          FDRE                                         r  v1/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    38.450    v1/CLK
    SLICE_X9Y13          FDRE                                         r  v1/vcounter_reg[0]/C
                         clock pessimism              0.564    39.013    
                         clock uncertainty           -0.098    38.916    
    SLICE_X9Y13          FDRE (Setup_fdre_C_R)       -0.429    38.487    v1/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                 35.446    

Slack (MET) :             35.446ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.054ns (26.872%)  route 2.868ns (73.128%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.630    -0.882    v1/CLK
    SLICE_X5Y14          FDRE                                         r  v1/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  v1/hcounter_reg[9]/Q
                         net (fo=31, routed)          0.847     0.422    v1/Q[9]
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.146     0.568 f  v1/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.452     1.020    v1/vcounter[10]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.328     1.348 r  v1/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.020     2.368    v1/eqOp
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.492 r  v1/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.549     3.041    v1/vcounter[10]_i_1_n_0
    SLICE_X9Y13          FDRE                                         r  v1/vcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    38.450    v1/CLK
    SLICE_X9Y13          FDRE                                         r  v1/vcounter_reg[2]/C
                         clock pessimism              0.564    39.013    
                         clock uncertainty           -0.098    38.916    
    SLICE_X9Y13          FDRE (Setup_fdre_C_R)       -0.429    38.487    v1/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                 35.446    

Slack (MET) :             35.446ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.054ns (26.872%)  route 2.868ns (73.128%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.450 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.630    -0.882    v1/CLK
    SLICE_X5Y14          FDRE                                         r  v1/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  v1/hcounter_reg[9]/Q
                         net (fo=31, routed)          0.847     0.422    v1/Q[9]
    SLICE_X6Y14          LUT4 (Prop_lut4_I2_O)        0.146     0.568 f  v1/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.452     1.020    v1/vcounter[10]_i_6_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.328     1.348 r  v1/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.020     2.368    v1/eqOp
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.492 r  v1/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.549     3.041    v1/vcounter[10]_i_1_n_0
    SLICE_X9Y13          FDRE                                         r  v1/vcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    38.450    v1/CLK
    SLICE_X9Y13          FDRE                                         r  v1/vcounter_reg[3]/C
                         clock pessimism              0.564    39.013    
                         clock uncertainty           -0.098    38.916    
    SLICE_X9Y13          FDRE (Setup_fdre_C_R)       -0.429    38.487    v1/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                 35.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 v1/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.306%)  route 0.086ns (31.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.592    v1/CLK
    SLICE_X4Y14          FDRE                                         r  v1/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  v1/hcounter_reg[5]/Q
                         net (fo=35, routed)          0.086    -0.365    v1/Q[5]
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.045    -0.320 r  v1/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    v1/plusOp[9]
    SLICE_X5Y14          FDRE                                         r  v1/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859    -0.831    v1/CLK
    SLICE_X5Y14          FDRE                                         r  v1/hcounter_reg[9]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.092    -0.487    v1/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 v1/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.190ns (56.433%)  route 0.147ns (43.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.562    -0.619    v1/CLK
    SLICE_X11Y13         FDRE                                         r  v1/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  v1/vcounter_reg[7]/Q
                         net (fo=20, routed)          0.147    -0.332    v1/vcount__0[7]
    SLICE_X10Y13         LUT5 (Prop_lut5_I3_O)        0.049    -0.283 r  v1/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    v1/vcounter[9]_i_1_n_0
    SLICE_X10Y13         FDRE                                         r  v1/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.831    -0.859    v1/CLK
    SLICE_X10Y13         FDRE                                         r  v1/vcounter_reg[9]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.131    -0.475    v1/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 v1/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.909%)  route 0.147ns (44.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.562    -0.619    v1/CLK
    SLICE_X11Y13         FDRE                                         r  v1/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  v1/vcounter_reg[7]/Q
                         net (fo=20, routed)          0.147    -0.332    v1/vcount__0[7]
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.045    -0.287 r  v1/vcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    v1/plusOp__0[8]
    SLICE_X10Y13         FDRE                                         r  v1/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.831    -0.859    v1/CLK
    SLICE_X10Y13         FDRE                                         r  v1/vcounter_reg[8]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.121    -0.485    v1/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 m1/col2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            m1/INTENSITY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.254ns (68.736%)  route 0.116ns (31.264%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.561    -0.620    m1/CLK
    SLICE_X10Y16         FDRE                                         r  m1/col2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  m1/col2_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.341    m1/col2[2]
    SLICE_X8Y16          MUXF7 (Prop_muxf7_S_O)       0.090    -0.251 r  m1/INTENSITY_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.251    m1/INTENSITY_reg_i_1_n_0
    SLICE_X8Y16          FDRE                                         r  m1/INTENSITY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.829    -0.861    m1/CLK
    SLICE_X8Y16          FDRE                                         r  m1/INTENSITY_reg/C
                         clock pessimism              0.274    -0.586    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.134    -0.452    m1/INTENSITY_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 v1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.404%)  route 0.150ns (44.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.562    -0.619    v1/CLK
    SLICE_X11Y13         FDRE                                         r  v1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  v1/vcounter_reg[1]/Q
                         net (fo=23, routed)          0.150    -0.329    v1/vcounter_reg[5]_0[1]
    SLICE_X10Y13         LUT6 (Prop_lut6_I3_O)        0.045    -0.284 r  v1/vcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    v1/plusOp__0[6]
    SLICE_X10Y13         FDRE                                         r  v1/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.831    -0.859    v1/CLK
    SLICE_X10Y13         FDRE                                         r  v1/vcounter_reg[6]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.121    -0.485    v1/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 v1/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.235%)  route 0.107ns (33.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.562    -0.619    v1/CLK
    SLICE_X10Y13         FDRE                                         r  v1/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  v1/vcounter_reg[6]/Q
                         net (fo=22, routed)          0.107    -0.349    v1/vcount__0[6]
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.045    -0.304 r  v1/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.304    v1/plusOp__0[10]
    SLICE_X11Y13         FDRE                                         r  v1/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.831    -0.859    v1/CLK
    SLICE_X11Y13         FDRE                                         r  v1/vcounter_reg[10]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X11Y13         FDRE (Hold_fdre_C_D)         0.092    -0.514    v1/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 v1/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.611%)  route 0.110ns (34.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.562    -0.619    v1/CLK
    SLICE_X10Y13         FDRE                                         r  v1/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  v1/vcounter_reg[6]/Q
                         net (fo=22, routed)          0.110    -0.346    v1/vcount__0[6]
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.045    -0.301 r  v1/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    v1/plusOp__0[7]
    SLICE_X11Y13         FDRE                                         r  v1/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.831    -0.859    v1/CLK
    SLICE_X11Y13         FDRE                                         r  v1/vcounter_reg[7]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X11Y13         FDRE (Hold_fdre_C_D)         0.092    -0.514    v1/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 v1/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.562    -0.619    v1/CLK
    SLICE_X9Y13          FDRE                                         r  v1/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  v1/vcounter_reg[3]/Q
                         net (fo=18, routed)          0.083    -0.408    v1/vcount__0[3]
    SLICE_X9Y13          LUT6 (Prop_lut6_I4_O)        0.099    -0.309 r  v1/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    v1/plusOp__0[5]
    SLICE_X9Y13          FDRE                                         r  v1/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.831    -0.859    v1/CLK
    SLICE_X9Y13          FDRE                                         r  v1/vcounter_reg[5]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.092    -0.527    v1/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.715%)  route 0.156ns (45.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.592    v1/CLK
    SLICE_X4Y14          FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  v1/hcounter_reg[0]/Q
                         net (fo=31, routed)          0.156    -0.295    v1/Q[0]
    SLICE_X5Y14          LUT3 (Prop_lut3_I1_O)        0.048    -0.247 r  v1/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    v1/hcounter[2]_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  v1/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859    -0.831    v1/CLK
    SLICE_X5Y14          FDRE                                         r  v1/hcounter_reg[2]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.107    -0.472    v1/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 v1/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.283%)  route 0.144ns (43.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.589    -0.592    v1/CLK
    SLICE_X5Y14          FDRE                                         r  v1/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  v1/hcounter_reg[1]/Q
                         net (fo=28, routed)          0.144    -0.307    v1/Q[1]
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.045    -0.262 r  v1/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    v1/plusOp[5]
    SLICE_X4Y14          FDRE                                         r  v1/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.859    -0.831    v1/CLK
    SLICE_X4Y14          FDRE                                         r  v1/hcounter_reg[5]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.092    -0.487    v1/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { c1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y6      m1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y6      m1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    c1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y17      m1/col2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y16     m1/col2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y14      v1/hcounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y14      v1/hcounter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y14      v1/hcounter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y14      v1/hcounter_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y16     m1/col2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y14      v1/hcounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y14      v1/hcounter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y14      v1/hcounter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y14      v1/hcounter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y14      v1/hcounter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y13      v1/vcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y13      v1/vcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y13      v1/vcounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y16      m1/INTENSITY_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y17      m1/col2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y17      m1/col2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y16     m1/col2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y16     m1/col2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y14      v1/hcounter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y14      v1/hcounter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y14      v1/hcounter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y14      v1/hcounter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y14      v1/hcounter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y13     v1/vcounter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    c1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT



