vendor_name = ModelSim
source_file = 1, C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab/quart/add_11.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Reds2/OneDrive/School/College/Junior/Fa23/Digi 2/lab/quart/db/add_11.cbx.xml
design_name = hard_block
design_name = add_11
instance = comp, \C~output\, C~output, add_11, 1
instance = comp, \B~input\, B~input, add_11, 1
instance = comp, \A~input\, A~input, add_11, 1
instance = comp, \C~0\, C~0, add_11, 1
