/*===========================================================================

FILE:        ul_data.c

DESCRIPTION: This file implements the target-specific NPA Bus subnodes

   Copyright (c) 2022 QUALCOMM Technologies, Incorporated.
             All Rights Reserved
             QUALCOMM Proprietary/GTDR
-------------------------------------------------------------------------------

$Header: //source/qcom/qct/core/systemdrivers/icb/rel/3.0/templates/ul_data.c#12 $ 
$DateTime: 2021/05/11 15:04:35 $
$Author: bcalder $
$Change: 30613337 $

                      EDIT HISTORY FOR FILE

 Autogenerated for target: UEFI
 This file was generated using Autogen script: 
 gen.py

 when         who     what, where, why
 ----------   ---     -----------------------------------------------------------
 2022/08/22 Autogen  Autogenerated version

=============================================================================*/
#include "../../../../../Library/ICBArbLib/ul_i.h"
#include "../../../../../Library/ICBArbLib/ul_tree.h"
#include "../../../../../Library/ICBArbLib/icb_soc_data.h"

/****************************************************************************/
/*                              HLOS RSC                                    */
/****************************************************************************/

/****************************************************************************/
/*                              BUSES                                       */
/****************************************************************************/
/**** Bus: aggre1_noc ****/
static HAL_noc_InfoType aggre1_noc_hal_info =
{
  0,        /* Base address */
  0, /* Number of masters with QoS */ 
  0xc000, /* QoS offset */
  0x1000, /* QoS block size */
  0x0, /* Disable sbm offset */
};

static icb_bus_def_type bus_aggre1_noc =
{
  NULL, /* HWIO base: +A1_NOC_A1NOC_SERVICE_NETWORK unused, no qos to configure */
  0, /* base address */
  0x16400, /* HWIO region size */
  ICB_BUS_NOC, /* Bus type */
  (void *)&aggre1_noc_hal_info, /* Bus info structure */
  0,    /* No enable/disable config clocks. */
  NULL,
  NULL,
  0,    /* No power domains. */
  NULL,
  NULL,
};

/**** Bus: aggre2_noc ****/
static HAL_noc_InfoType aggre2_noc_hal_info =
{
  0,        /* Base address */
  0, /* Number of masters with QoS */ 
  0x11000, /* QoS offset */
  0x1000, /* QoS block size */
  0x0, /* Disable sbm offset */
};

static icb_bus_def_type bus_aggre2_noc =
{
  NULL, /* HWIO base: +A2_NOC_A2NOC_SERVICE_NETWORK unused, no qos to configure */
  0, /* base address */
  0x1E400, /* HWIO region size */
  ICB_BUS_NOC, /* Bus type */
  (void *)&aggre2_noc_hal_info, /* Bus info structure */
  0,    /* No enable/disable config clocks. */
  NULL,
  NULL,
  0,    /* No power domains. */
  NULL,
  NULL,
};

/**** Bus: clk_virt ****/

static icb_bus_def_type bus_clk_virt =
{
  NULL, /* HWIO base unused for virtual bus */
  0, /* base address */
  0x0, /* HWIO region size */
  ICB_BUS_VIRT, /* Bus type */
  NULL, /* Bus info structure */
  0,    /* No enable/disable config clocks. */
  NULL,
  NULL,
  0,    /* No power domains. */
  NULL,
  NULL,
};

/**** Bus: cnoc_cfg ****/
static HAL_noc_InfoType cnoc_cfg_hal_info =
{
  0,        /* Base address */
  0, /* Number of masters with QoS */ 
  0x0, /* QoS offset */
  0x0, /* QoS block size */
  0x0, /* Disable sbm offset */
};

static icb_bus_def_type bus_cnoc_cfg =
{
  NULL, /* HWIO base: +CNOC_CFG_SERVICE_NETWORK unused, no qos to configure */
  0, /* base address */
  0x6200, /* HWIO region size */
  ICB_BUS_NOC, /* Bus type */
  (void *)&cnoc_cfg_hal_info, /* Bus info structure */
  0,    /* No enable/disable config clocks. */
  NULL,
  NULL,
  0,    /* No power domains. */
  NULL,
  NULL,
};

/**** Bus: cnoc_main ****/
static HAL_noc_InfoType cnoc_main_hal_info =
{
  0,        /* Base address */
  0, /* Number of masters with QoS */ 
  0x0, /* QoS offset */
  0x0, /* QoS block size */
  0x0, /* Disable sbm offset */
};

static icb_bus_def_type bus_cnoc_main =
{
  NULL, /* HWIO base: +CNOC_MAIN_SERVICE_NETWORK unused, no qos to configure */
  0, /* base address */
  0x14080, /* HWIO region size */
  ICB_BUS_NOC, /* Bus type */
  (void *)&cnoc_main_hal_info, /* Bus info structure */
  0,    /* No enable/disable config clocks. */
  NULL,
  NULL,
  0,    /* No power domains. */
  NULL,
  NULL,
};

/**** Bus: gem_noc ****/
static HAL_noc_InfoType gem_noc_hal_info =
{
  0,        /* Base address */
  0, /* Number of masters with QoS */ 
  0x31000, /* QoS offset */
  0x1000, /* QoS block size */
  0x0, /* Disable sbm offset */
};

static icb_bus_def_type bus_gem_noc =
{
  NULL, /* HWIO base: +GEM_NOC unused, no qos to configure */
  0, /* base address */
  0xC5080, /* HWIO region size */
  ICB_BUS_NOC, /* Bus type */
  (void *)&gem_noc_hal_info, /* Bus info structure */
  0,    /* No enable/disable config clocks. */
  NULL,
  NULL,
  0,    /* No power domains. */
  NULL,
  NULL,
};

/**** Bus: lpass_ag_noc ****/
static HAL_noc_InfoType lpass_ag_noc_hal_info =
{
  0,        /* Base address */
  0, /* Number of masters with QoS */ 
  0xd000, /* QoS offset */
  0x1000, /* QoS block size */
  0x0, /* Disable sbm offset */
};

static icb_bus_def_type bus_lpass_ag_noc =
{
  NULL, /* HWIO base: +LPASS_AG_NOC unused, no qos to configure */
  0, /* base address */
  0xE080, /* HWIO region size */
  ICB_BUS_NOC, /* Bus type */
  (void *)&lpass_ag_noc_hal_info, /* Bus info structure */
  0,    /* No enable/disable config clocks. */
  NULL,
  NULL,
  0,    /* No power domains. */
  NULL,
  NULL,
};

/**** Bus: lpass_lpiaon_noc ****/
static HAL_noc_InfoType lpass_lpiaon_noc_hal_info =
{
  0,        /* Base address */
  0, /* Number of masters with QoS */ 
  0x0, /* QoS offset */
  0x0, /* QoS block size */
  0x0, /* Disable sbm offset */
};

static icb_bus_def_type bus_lpass_lpiaon_noc =
{
  NULL, /* HWIO base: +LPASS_LPIAON_NOC unused, no qos to configure */
  0, /* base address */
  0x19080, /* HWIO region size */
  ICB_BUS_NOC, /* Bus type */
  (void *)&lpass_lpiaon_noc_hal_info, /* Bus info structure */
  0,    /* No enable/disable config clocks. */
  NULL,
  NULL,
  0,    /* No power domains. */
  NULL,
  NULL,
};

/**** Bus: lpass_lpicx_noc ****/
static HAL_noc_InfoType lpass_lpicx_noc_hal_info =
{
  0,        /* Base address */
  0, /* Number of masters with QoS */ 
  0x19000, /* QoS offset */
  0x1000, /* QoS block size */
  0x0, /* Disable sbm offset */
};

static icb_bus_def_type bus_lpass_lpicx_noc =
{
  NULL, /* HWIO base: +LPASS_LPICX_NOC unused, no qos to configure */
  0, /* base address */
  0x3A200, /* HWIO region size */
  ICB_BUS_NOC, /* Bus type */
  (void *)&lpass_lpicx_noc_hal_info, /* Bus info structure */
  0,    /* No enable/disable config clocks. */
  NULL,
  NULL,
  0,    /* No power domains. */
  NULL,
  NULL,
};

/**** Bus: mc_virt ****/

static icb_bus_def_type bus_mc_virt =
{
  NULL, /* HWIO base unused for virtual bus */
  0, /* base address */
  0x0, /* HWIO region size */
  ICB_BUS_VIRT, /* Bus type */
  NULL, /* Bus info structure */
  0,    /* No enable/disable config clocks. */
  NULL,
  NULL,
  0,    /* No power domains. */
  NULL,
  NULL,
};

/**** Bus: mmss_noc ****/
static HAL_noc_InfoType mmss_noc_hal_info =
{
  0,        /* Base address */
  0, /* Number of masters with QoS */ 
  0x28000, /* QoS offset */
  0x1000, /* QoS block size */
  0x0, /* Disable sbm offset */
};

static icb_bus_def_type bus_mmss_noc =
{
  NULL, /* HWIO base: +MMSS_NOC unused, no qos to configure */
  0, /* base address */
  0x5B800, /* HWIO region size */
  ICB_BUS_NOC, /* Bus type */
  (void *)&mmss_noc_hal_info, /* Bus info structure */
  0,    /* No enable/disable config clocks. */
  NULL,
  NULL,
  0,    /* No power domains. */
  NULL,
  NULL,
};

/**** Bus: nsp_noc ****/
static HAL_noc_InfoType nsp_noc_hal_info =
{
  0,        /* Base address */
  0, /* Number of masters with QoS */ 
  0xd000, /* QoS offset */
  0x1000, /* QoS block size */
  0x0, /* Disable sbm offset */
};

static icb_bus_def_type bus_nsp_noc =
{
  NULL, /* HWIO base: +TURING_NSP_NOC unused, no qos to configure */
  0, /* base address */
  0xF080, /* HWIO region size */
  ICB_BUS_NOC, /* Bus type */
  (void *)&nsp_noc_hal_info, /* Bus info structure */
  0,    /* No enable/disable config clocks. */
  NULL,
  NULL,
  0,    /* No power domains. */
  NULL,
  NULL,
};

/**** Bus: pcie_anoc ****/
static HAL_noc_InfoType pcie_anoc_hal_info =
{
  0,        /* Base address */
  0, /* Number of masters with QoS */ 
  0xb000, /* QoS offset */
  0x1000, /* QoS block size */
  0x0, /* Disable sbm offset */
};

static icb_bus_def_type bus_pcie_anoc =
{
  NULL, /* HWIO base: +PCIE_ANOC_SERVICE_NETWORK unused, no qos to configure */
  0, /* base address */
  0x12200, /* HWIO region size */
  ICB_BUS_NOC, /* Bus type */
  (void *)&pcie_anoc_hal_info, /* Bus info structure */
  0,    /* No enable/disable config clocks. */
  NULL,
  NULL,
  0,    /* No power domains. */
  NULL,
  NULL,
};

/**** Bus: system_noc ****/
static HAL_noc_InfoType system_noc_hal_info =
{
  0,        /* Base address */
  0, /* Number of masters with QoS */ 
  0x10000, /* QoS offset */
  0x1000, /* QoS block size */
  0x0, /* Disable sbm offset */
};

static icb_bus_def_type bus_system_noc =
{
  NULL, /* HWIO base: +SNOC_SERVICE_NETWORK unused, no qos to configure */
  0, /* base address */
  0x1D080, /* HWIO region size */
  ICB_BUS_NOC, /* Bus type */
  (void *)&system_noc_hal_info, /* Bus info structure */
  0,    /* No enable/disable config clocks. */
  NULL,
  NULL,
  0,    /* No power domains. */
  NULL,
  NULL,
};

/****************************************************************************/
/*                              HW NODES                                    */
/****************************************************************************/

static icb_hw_node_type hw_node_acv;
static icb_hw_node_type hw_node_acv_perf;

static icb_hw_request_type *hw_node_acv_requests[1];
static icb_hw_request_type *hw_node_acv_queries[1];

static icb_hw_node_type *hw_node_acv_relatives[1] =
{
  &hw_node_acv_perf,
};

static icb_hw_node_type hw_node_acv =
{
  "ACV",
  ICB_HW_NODE_KIND_VECTOR,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0x8, /* output state */
  { NULL, ICB_HW_VECTOR_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 1, hw_node_acv_requests }, /* request list */
  { 0, 1, hw_node_acv_queries }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  1, /* number of related BCMs */
  hw_node_acv_relatives,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

static icb_hw_request_type *hw_node_acv_perf_requests[1];
static icb_hw_request_type *hw_node_acv_perf_queries[1];

static icb_hw_node_type *hw_node_acv_perf_relatives[1] =
{
  &hw_node_acv,
};

static icb_hw_node_type hw_node_acv_perf =
{
  "ACV",
  ICB_HW_NODE_KIND_VECTOR,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0x2, /* output state */
  { NULL, ICB_HW_VECTOR_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 1, hw_node_acv_perf_requests }, /* request list */
  { 0, 1, hw_node_acv_perf_queries }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  1, /* number of related BCMs */
  hw_node_acv_perf_relatives,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

static icb_hw_request_type *hw_node_ce0_requests[1];
static icb_hw_request_type *hw_node_ce0_queries[1];

static icb_hw_node_type hw_node_ce0 =
{
  "CE0",
  ICB_HW_NODE_KIND_BANDWIDTH,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0, /* output state */
  { NULL, ICB_HW_BANDWIDTH_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 1, hw_node_ce0_requests }, /* request list */
  { 0, 1, hw_node_ce0_queries }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  0, /* number of related BCMs */
  NULL,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

static icb_hw_request_type *hw_node_cn0_requests[59];
static icb_hw_request_type *hw_node_cn0_queries[59];

static icb_hw_node_type hw_node_cn0 =
{
  "CN0",
  ICB_HW_NODE_KIND_VECTOR,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0x1, /* output state */
  { NULL, ICB_HW_VECTOR_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 59, hw_node_cn0_requests }, /* request list */
  { 0, 59, hw_node_cn0_queries }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  0, /* number of related BCMs */
  NULL,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

static icb_hw_request_type *hw_node_co0_requests[2];
static icb_hw_request_type *hw_node_co0_queries[2];

static icb_hw_node_type hw_node_co0 =
{
  "CO0",
  ICB_HW_NODE_KIND_VECTOR,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0x1, /* output state */
  { NULL, ICB_HW_VECTOR_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 2, hw_node_co0_requests }, /* request list */
  { 0, 2, hw_node_co0_queries }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  0, /* number of related BCMs */
  NULL,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

static icb_hw_node_type hw_node_ip0 =
{
  "IP0",
  ICB_HW_NODE_KIND_BANDWIDTH,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0, /* output state */
  { NULL, ICB_HW_BANDWIDTH_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 0, NULL }, /* request list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  0, /* number of related BCMs */
  NULL,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

static icb_hw_request_type *hw_node_lp0_requests[2];
static icb_hw_request_type *hw_node_lp0_queries[2];

static icb_hw_node_type hw_node_lp0 =
{
  "LP0",
  ICB_HW_NODE_KIND_BANDWIDTH,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0, /* output state */
  { NULL, ICB_HW_BANDWIDTH_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 2, hw_node_lp0_requests }, /* request list */
  { 0, 2, hw_node_lp0_queries }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  0, /* number of related BCMs */
  NULL,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

static icb_hw_request_type *hw_node_mc0_requests[1];
static icb_hw_request_type *hw_node_mc0_queries[1];

static icb_hw_node_type hw_node_mc0 =
{
  "MC0",
  ICB_HW_NODE_KIND_BANDWIDTH,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0, /* output state */
  { NULL, ICB_HW_BANDWIDTH_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 1, hw_node_mc0_requests }, /* request list */
  { 0, 1, hw_node_mc0_queries }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  0, /* number of related BCMs */
  NULL,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

static icb_hw_request_type *hw_node_mm0_requests[1];
static icb_hw_request_type *hw_node_mm0_queries[1];

static icb_hw_node_type hw_node_mm0 =
{
  "MM0",
  ICB_HW_NODE_KIND_BANDWIDTH,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0, /* output state */
  { NULL, ICB_HW_BANDWIDTH_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 1, hw_node_mm0_requests }, /* request list */
  { 0, 1, hw_node_mm0_queries }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  0, /* number of related BCMs */
  NULL,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

static icb_hw_request_type *hw_node_mm1_requests[8];
static icb_hw_request_type *hw_node_mm1_queries[8];

static icb_hw_node_type hw_node_mm1 =
{
  "MM1",
  ICB_HW_NODE_KIND_VECTOR,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0x1, /* output state */
  { NULL, ICB_HW_VECTOR_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 8, hw_node_mm1_requests }, /* request list */
  { 0, 8, hw_node_mm1_queries }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  0, /* number of related BCMs */
  NULL,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

static icb_hw_request_type *hw_node_qup0_requests[1];
static icb_hw_request_type *hw_node_qup0_queries[1];

static icb_hw_node_type hw_node_qup0 =
{
  "QUP0",
  ICB_HW_NODE_KIND_BANDWIDTH,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0, /* output state */
  { NULL, ICB_HW_BANDWIDTH_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 1, hw_node_qup0_requests }, /* request list */
  { 0, 1, hw_node_qup0_queries }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  0, /* number of related BCMs */
  NULL,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

static icb_hw_request_type *hw_node_qup1_requests[1];
static icb_hw_request_type *hw_node_qup1_queries[1];

static icb_hw_node_type hw_node_qup1 =
{
  "QUP1",
  ICB_HW_NODE_KIND_BANDWIDTH,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0, /* output state */
  { NULL, ICB_HW_BANDWIDTH_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 1, hw_node_qup1_requests }, /* request list */
  { 0, 1, hw_node_qup1_queries }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  0, /* number of related BCMs */
  NULL,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

static icb_hw_request_type *hw_node_qup2_requests[1];
static icb_hw_request_type *hw_node_qup2_queries[1];

static icb_hw_node_type hw_node_qup2 =
{
  "QUP2",
  ICB_HW_NODE_KIND_BANDWIDTH,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0, /* output state */
  { NULL, ICB_HW_BANDWIDTH_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 1, hw_node_qup2_requests }, /* request list */
  { 0, 1, hw_node_qup2_queries }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  0, /* number of related BCMs */
  NULL,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

static icb_hw_request_type *hw_node_sh0_requests[1];
static icb_hw_request_type *hw_node_sh0_queries[1];

static icb_hw_node_type hw_node_sh0 =
{
  "SH0",
  ICB_HW_NODE_KIND_BANDWIDTH,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0, /* output state */
  { NULL, ICB_HW_BANDWIDTH_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 1, hw_node_sh0_requests }, /* request list */
  { 0, 1, hw_node_sh0_queries }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  0, /* number of related BCMs */
  NULL,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

static icb_hw_request_type *hw_node_sh1_requests[15];
static icb_hw_request_type *hw_node_sh1_queries[15];

static icb_hw_node_type hw_node_sh1 =
{
  "SH1",
  ICB_HW_NODE_KIND_VECTOR,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0x1, /* output state */
  { NULL, ICB_HW_VECTOR_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 15, hw_node_sh1_requests }, /* request list */
  { 0, 15, hw_node_sh1_queries }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  0, /* number of related BCMs */
  NULL,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

static icb_hw_request_type *hw_node_sn0_requests[1];
static icb_hw_request_type *hw_node_sn0_queries[1];

static icb_hw_node_type hw_node_sn0 =
{
  "SN0",
  ICB_HW_NODE_KIND_BANDWIDTH,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0, /* output state */
  { NULL, ICB_HW_BANDWIDTH_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 1, hw_node_sn0_requests }, /* request list */
  { 0, 1, hw_node_sn0_queries }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  0, /* number of related BCMs */
  NULL,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

static icb_hw_request_type *hw_node_sn2_requests[1];
static icb_hw_request_type *hw_node_sn2_queries[1];

static icb_hw_node_type hw_node_sn2 =
{
  "SN2",
  ICB_HW_NODE_KIND_BANDWIDTH,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0, /* output state */
  { NULL, ICB_HW_BANDWIDTH_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 1, hw_node_sn2_requests }, /* request list */
  { 0, 1, hw_node_sn2_queries }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  0, /* number of related BCMs */
  NULL,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

static icb_hw_request_type *hw_node_sn3_requests[1];
static icb_hw_request_type *hw_node_sn3_queries[1];

static icb_hw_node_type hw_node_sn3 =
{
  "SN3",
  ICB_HW_NODE_KIND_BANDWIDTH,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0, /* output state */
  { NULL, ICB_HW_BANDWIDTH_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 1, hw_node_sn3_requests }, /* request list */
  { 0, 1, hw_node_sn3_queries }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  0, /* number of related BCMs */
  NULL,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

static icb_hw_request_type *hw_node_sn4_requests[1];
static icb_hw_request_type *hw_node_sn4_queries[1];

static icb_hw_node_type hw_node_sn4 =
{
  "SN4",
  ICB_HW_NODE_KIND_BANDWIDTH,
  0, /* hw_id */
  0, /* width */
  0, /* bw_unit */
  0, /* clk_id */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  0, /* output state */
  { NULL, ICB_HW_BANDWIDTH_REQUEST, NULL, false }, /* node request */
  { NULL, NULL, 0, false }, /* active/wake rpm request */
  { NULL, NULL, 0, false }, /* sleep rpm request */
  { 0, 1, hw_node_sn4_requests }, /* request list */
  { 0, 1, hw_node_sn4_queries }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  0, /* number of related BCMs */
  NULL,
  NULL, 0, 0, /* local_clk_name, C1, C2 */
  NULL, NULL, /* npa handles, required and suppressible */
};

/****************************************************************************/
/*                              MASTERS                                     */
/****************************************************************************/
/**** Master: alm_gpu_tcu ****/
static uint32_t master_alm_gpu_tcu_qos_ports[1] =
{
  142, /* port 0 */
};

static icb_hw_node_type *master_alm_gpu_tcu_bws[] =
{
  &hw_node_sh1,
};

/* master definition */
static icb_master_def_type master_alm_gpu_tcu =
{
  "alm_gpu_tcu",
  ICBID_MASTER_GPU_TCU, /* master id */
  &bus_gem_noc, /* bus */
  8, /* width in bytes */
  1, /* number of qos ports */
  master_alm_gpu_tcu_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_alm_gpu_tcu_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: alm_sys_tcu ****/
static uint32_t master_alm_sys_tcu_qos_ports[1] =
{
  144, /* port 0 */
};

static icb_hw_node_type *master_alm_sys_tcu_bws[] =
{
  &hw_node_sh1,
};

/* master definition */
static icb_master_def_type master_alm_sys_tcu =
{
  "alm_sys_tcu",
  ICBID_MASTER_SYS_TCU, /* master id */
  &bus_gem_noc, /* bus */
  8, /* width in bytes */
  1, /* number of qos ports */
  master_alm_sys_tcu_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_alm_sys_tcu_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: alm_ubwc_p_tcu ****/
static uint32_t master_alm_ubwc_p_tcu_qos_ports[1] =
{
  148, /* port 0 */
};

static icb_hw_node_type *master_alm_ubwc_p_tcu_bws[] =
{
  &hw_node_sh1,
};

/* master definition */
static icb_master_def_type master_alm_ubwc_p_tcu =
{
  "alm_ubwc_p_tcu",
  ICBID_MASTER_UBWC_P_TCU, /* master id */
  &bus_gem_noc, /* bus */
  8, /* width in bytes */
  1, /* number of qos ports */
  master_alm_ubwc_p_tcu_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_alm_ubwc_p_tcu_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: chm_apps ****/
static icb_hw_node_type *master_chm_apps_bws[] =
{
  &hw_node_sh1,
};

/* master definition */
static icb_master_def_type master_chm_apps =
{
  "chm_apps",
  ICBID_MASTER_APPSS_PROC, /* master id */
  &bus_gem_noc, /* bus */
  32, /* width in bytes */
  0, /* number of qos ports */
  NULL, /* qos ports */
  3, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_chm_apps_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: ddr_perf_mode_master ****/
/* master definition */
static icb_master_def_type master_ddr_perf_mode_master =
{
  "ddr_perf_mode_master",
  ICBID_MASTER_DDR_PERF_MODE, /* master id */
  &bus_clk_virt, /* bus */
  4, /* width in bytes */
  0, /* number of qos ports */
  NULL, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: llcc_mc ****/
/* master definition */
static icb_master_def_type master_llcc_mc =
{
  "llcc_mc",
  ICBID_MASTER_LLCC, /* master id */
  &bus_mc_virt, /* bus */
  4, /* width in bytes */
  0, /* number of qos ports */
  NULL, /* qos ports */
  4, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qhm_qdss_bam ****/
static uint32_t master_qhm_qdss_bam_qos_ports[1] =
{
  1, /* port 0 */
};

/* master definition */
static icb_master_def_type master_qhm_qdss_bam =
{
  "qhm_qdss_bam",
  ICBID_MASTER_QDSS_BAM, /* master id */
  &bus_aggre2_noc, /* bus */
  4, /* width in bytes */
  1, /* number of qos ports */
  master_qhm_qdss_bam_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qhm_qspi ****/
static uint32_t master_qhm_qspi_qos_ports[1] =
{
  0, /* port 0 */
};

/* master definition */
static icb_master_def_type master_qhm_qspi =
{
  "qhm_qspi",
  ICBID_MASTER_QSPI_0, /* master id */
  &bus_aggre1_noc, /* bus */
  4, /* width in bytes */
  1, /* number of qos ports */
  master_qhm_qspi_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qhm_qup1 ****/
static uint32_t master_qhm_qup1_qos_ports[1] =
{
  1, /* port 0 */
};

/* master definition */
static icb_master_def_type master_qhm_qup1 =
{
  "qhm_qup1",
  ICBID_MASTER_QUP_1, /* master id */
  &bus_aggre1_noc, /* bus */
  4, /* width in bytes */
  1, /* number of qos ports */
  master_qhm_qup1_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qhm_qup2 ****/
static uint32_t master_qhm_qup2_qos_ports[1] =
{
  2, /* port 0 */
};

/* master definition */
static icb_master_def_type master_qhm_qup2 =
{
  "qhm_qup2",
  ICBID_MASTER_QUP_2, /* master id */
  &bus_aggre2_noc, /* bus */
  4, /* width in bytes */
  1, /* number of qos ports */
  master_qhm_qup2_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_aggre1_noc ****/
static icb_hw_node_type *master_qnm_aggre1_noc_bws[] =
{
  &hw_node_sn2,
};

/* master definition */
static icb_master_def_type master_qnm_aggre1_noc =
{
  "qnm_aggre1_noc",
  ICBID_MASTER_A1NOC_SNOC, /* master id */
  &bus_system_noc, /* bus */
  16, /* width in bytes */
  0, /* number of qos ports */
  NULL, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_aggre1_noc_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_aggre2_noc ****/
static icb_hw_node_type *master_qnm_aggre2_noc_bws[] =
{
  &hw_node_sn3,
};

/* master definition */
static icb_master_def_type master_qnm_aggre2_noc =
{
  "qnm_aggre2_noc",
  ICBID_MASTER_A2NOC_SNOC, /* master id */
  &bus_system_noc, /* bus */
  16, /* width in bytes */
  0, /* number of qos ports */
  NULL, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_aggre2_noc_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_camnoc_hf ****/
static uint32_t master_qnm_camnoc_hf_qos_ports[2] =
{
  0, /* port 0 */
  1, /* port 1 */
};

static icb_hw_node_type *master_qnm_camnoc_hf_bws[] =
{
  &hw_node_mm1,
};

/* master definition */
static icb_master_def_type master_qnm_camnoc_hf =
{
  "qnm_camnoc_hf",
  ICBID_MASTER_CAMNOC_HF, /* master id */
  &bus_mmss_noc, /* bus */
  32, /* width in bytes */
  2, /* number of qos ports */
  master_qnm_camnoc_hf_qos_ports, /* qos ports */
  2, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_camnoc_hf_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_camnoc_icp ****/
static uint32_t master_qnm_camnoc_icp_qos_ports[1] =
{
  2, /* port 0 */
};

static icb_hw_node_type *master_qnm_camnoc_icp_bws[] =
{
  &hw_node_mm1,
};

/* master definition */
static icb_master_def_type master_qnm_camnoc_icp =
{
  "qnm_camnoc_icp",
  ICBID_MASTER_CAMNOC_ICP, /* master id */
  &bus_mmss_noc, /* bus */
  8, /* width in bytes */
  1, /* number of qos ports */
  master_qnm_camnoc_icp_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_camnoc_icp_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_camnoc_sf ****/
static uint32_t master_qnm_camnoc_sf_qos_ports[2] =
{
  3, /* port 0 */
  4, /* port 1 */
};

static icb_hw_node_type *master_qnm_camnoc_sf_bws[] =
{
  &hw_node_mm1,
};

/* master definition */
static icb_master_def_type master_qnm_camnoc_sf =
{
  "qnm_camnoc_sf",
  ICBID_MASTER_CAMNOC_SF, /* master id */
  &bus_mmss_noc, /* bus */
  32, /* width in bytes */
  2, /* number of qos ports */
  master_qnm_camnoc_sf_qos_ports, /* qos ports */
  2, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_camnoc_sf_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_gemnoc_cnoc ****/
static icb_hw_node_type *master_qnm_gemnoc_cnoc_bws[] =
{
  &hw_node_cn0,
};

/* master definition */
static icb_master_def_type master_qnm_gemnoc_cnoc =
{
  "qnm_gemnoc_cnoc",
  ICBID_MASTER_GEM_NOC_CNOC, /* master id */
  &bus_cnoc_main, /* bus */
  16, /* width in bytes */
  0, /* number of qos ports */
  NULL, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_gemnoc_cnoc_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_gemnoc_pcie ****/
static icb_hw_node_type *master_qnm_gemnoc_pcie_bws[] =
{
  &hw_node_cn0,
};

/* master definition */
static icb_master_def_type master_qnm_gemnoc_pcie =
{
  "qnm_gemnoc_pcie",
  ICBID_MASTER_GEM_NOC_PCIE_SNOC, /* master id */
  &bus_cnoc_main, /* bus */
  8, /* width in bytes */
  0, /* number of qos ports */
  NULL, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_gemnoc_pcie_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_gpu ****/
static uint32_t master_qnm_gpu_qos_ports[2] =
{
  0, /* port 0 */
  64, /* port 1 */
};

static icb_hw_node_type *master_qnm_gpu_bws[] =
{
  &hw_node_sh1,
};

/* master definition */
static icb_master_def_type master_qnm_gpu =
{
  "qnm_gpu",
  ICBID_MASTER_GFX3D, /* master id */
  &bus_gem_noc, /* bus */
  32, /* width in bytes */
  2, /* number of qos ports */
  master_qnm_gpu_qos_ports, /* qos ports */
  2, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_gpu_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_lpass_gemnoc ****/
static uint32_t master_qnm_lpass_gemnoc_qos_ports[1] =
{
  132, /* port 0 */
};

/* master definition */
static icb_master_def_type master_qnm_lpass_gemnoc =
{
  "qnm_lpass_gemnoc",
  ICBID_MASTER_LPASS_GEM_NOC, /* master id */
  &bus_gem_noc, /* bus */
  16, /* width in bytes */
  1, /* number of qos ports */
  master_qnm_lpass_gemnoc_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_lpass_lpinoc ****/
static icb_hw_node_type *master_qnm_lpass_lpinoc_bws[] =
{
  &hw_node_lp0,
};

/* master definition */
static icb_master_def_type master_qnm_lpass_lpinoc =
{
  "qnm_lpass_lpinoc",
  ICBID_MASTER_LPASS_LPINOC, /* master id */
  &bus_lpass_lpiaon_noc, /* bus */
  16, /* width in bytes */
  0, /* number of qos ports */
  NULL, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_lpass_lpinoc_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_lpiaon_noc ****/
/* master definition */
static icb_master_def_type master_qnm_lpiaon_noc =
{
  "qnm_lpiaon_noc",
  ICBID_MASTER_LPIAON_NOC, /* master id */
  &bus_lpass_ag_noc, /* bus */
  16, /* width in bytes */
  0, /* number of qos ports */
  NULL, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_mdp ****/
static uint32_t master_qnm_mdp_qos_ports[2] =
{
  5, /* port 0 */
  6, /* port 1 */
};

/* master definition */
static icb_master_def_type master_qnm_mdp =
{
  "qnm_mdp",
  ICBID_MASTER_MDP, /* master id */
  &bus_mmss_noc, /* bus */
  32, /* width in bytes */
  2, /* number of qos ports */
  master_qnm_mdp_qos_ports, /* qos ports */
  2, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_mdsp ****/
static uint32_t master_qnm_mdsp_qos_ports[1] =
{
  128, /* port 0 */
};

static icb_hw_node_type *master_qnm_mdsp_bws[] =
{
  &hw_node_sh1,
};

/* master definition */
static icb_master_def_type master_qnm_mdsp =
{
  "qnm_mdsp",
  ICBID_MASTER_MSS_PROC, /* master id */
  &bus_gem_noc, /* bus */
  16, /* width in bytes */
  1, /* number of qos ports */
  master_qnm_mdsp_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_mdsp_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_mnoc_hf ****/
static uint32_t master_qnm_mnoc_hf_qos_ports[2] =
{
  2, /* port 0 */
  66, /* port 1 */
};

static icb_hw_node_type *master_qnm_mnoc_hf_bws[] =
{
  &hw_node_sh1,
};

/* master definition */
static icb_master_def_type master_qnm_mnoc_hf =
{
  "qnm_mnoc_hf",
  ICBID_MASTER_MNOC_HF_MEM_NOC, /* master id */
  &bus_gem_noc, /* bus */
  32, /* width in bytes */
  2, /* number of qos ports */
  master_qnm_mnoc_hf_qos_ports, /* qos ports */
  2, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_mnoc_hf_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_mnoc_sf ****/
static uint32_t master_qnm_mnoc_sf_qos_ports[2] =
{
  4, /* port 0 */
  68, /* port 1 */
};

static icb_hw_node_type *master_qnm_mnoc_sf_bws[] =
{
  &hw_node_sh1,
};

/* master definition */
static icb_master_def_type master_qnm_mnoc_sf =
{
  "qnm_mnoc_sf",
  ICBID_MASTER_MNOC_SF_MEM_NOC, /* master id */
  &bus_gem_noc, /* bus */
  32, /* width in bytes */
  2, /* number of qos ports */
  master_qnm_mnoc_sf_qos_ports, /* qos ports */
  2, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_mnoc_sf_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_nsp ****/
static uint32_t master_qnm_nsp_qos_ports[2] =
{
  1, /* port 0 */
  2, /* port 1 */
};

static icb_hw_node_type *master_qnm_nsp_bws[] =
{
  &hw_node_co0,
};

/* master definition */
static icb_master_def_type master_qnm_nsp =
{
  "qnm_nsp",
  ICBID_MASTER_CDSP_PROC, /* master id */
  &bus_nsp_noc, /* bus */
  32, /* width in bytes */
  2, /* number of qos ports */
  master_qnm_nsp_qos_ports, /* qos ports */
  2, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_nsp_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_nsp_gemnoc ****/
static uint32_t master_qnm_nsp_gemnoc_qos_ports[2] =
{
  6, /* port 0 */
  70, /* port 1 */
};

static icb_hw_node_type *master_qnm_nsp_gemnoc_bws[] =
{
  &hw_node_sh1,
};

/* master definition */
static icb_master_def_type master_qnm_nsp_gemnoc =
{
  "qnm_nsp_gemnoc",
  ICBID_MASTER_COMPUTE_NOC, /* master id */
  &bus_gem_noc, /* bus */
  32, /* width in bytes */
  2, /* number of qos ports */
  master_qnm_nsp_gemnoc_qos_ports, /* qos ports */
  2, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_nsp_gemnoc_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_pcie ****/
static uint32_t master_qnm_pcie_qos_ports[1] =
{
  134, /* port 0 */
};

static icb_hw_node_type *master_qnm_pcie_bws[] =
{
  &hw_node_sh1,
};

/* master definition */
static icb_master_def_type master_qnm_pcie =
{
  "qnm_pcie",
  ICBID_MASTER_ANOC_PCIE_GEM_NOC, /* master id */
  &bus_gem_noc, /* bus */
  16, /* width in bytes */
  1, /* number of qos ports */
  master_qnm_pcie_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_pcie_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_snoc_sf ****/
static uint32_t master_qnm_snoc_sf_qos_ports[1] =
{
  138, /* port 0 */
};

static icb_hw_node_type *master_qnm_snoc_sf_bws[] =
{
  &hw_node_sh1,
};

/* master definition */
static icb_master_def_type master_qnm_snoc_sf =
{
  "qnm_snoc_sf",
  ICBID_MASTER_SNOC_SF_MEM_NOC, /* master id */
  &bus_gem_noc, /* bus */
  16, /* width in bytes */
  1, /* number of qos ports */
  master_qnm_snoc_sf_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_snoc_sf_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_ubwc_p ****/
static uint32_t master_qnm_ubwc_p_qos_ports[1] =
{
  146, /* port 0 */
};

static icb_hw_node_type *master_qnm_ubwc_p_bws[] =
{
  &hw_node_sh1,
};

/* master definition */
static icb_master_def_type master_qnm_ubwc_p =
{
  "qnm_ubwc_p",
  ICBID_MASTER_UBWC_P, /* master id */
  &bus_gem_noc, /* bus */
  32, /* width in bytes */
  1, /* number of qos ports */
  master_qnm_ubwc_p_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_ubwc_p_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_vapss_hcp ****/
static uint32_t master_qnm_vapss_hcp_qos_ports[1] =
{
  7, /* port 0 */
};

static icb_hw_node_type *master_qnm_vapss_hcp_bws[] =
{
  &hw_node_mm1,
};

/* master definition */
static icb_master_def_type master_qnm_vapss_hcp =
{
  "qnm_vapss_hcp",
  ICBID_MASTER_CDSP_HCP, /* master id */
  &bus_mmss_noc, /* bus */
  32, /* width in bytes */
  1, /* number of qos ports */
  master_qnm_vapss_hcp_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_vapss_hcp_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_video ****/
static uint32_t master_qnm_video_qos_ports[2] =
{
  8, /* port 0 */
  9, /* port 1 */
};

/* master definition */
static icb_master_def_type master_qnm_video =
{
  "qnm_video",
  ICBID_MASTER_VIDEO, /* master id */
  &bus_mmss_noc, /* bus */
  32, /* width in bytes */
  2, /* number of qos ports */
  master_qnm_video_qos_ports, /* qos ports */
  2, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_video_cv_cpu ****/
static uint32_t master_qnm_video_cv_cpu_qos_ports[1] =
{
  10, /* port 0 */
};

static icb_hw_node_type *master_qnm_video_cv_cpu_bws[] =
{
  &hw_node_mm1,
};

/* master definition */
static icb_master_def_type master_qnm_video_cv_cpu =
{
  "qnm_video_cv_cpu",
  ICBID_MASTER_VIDEO_CV_PROC, /* master id */
  &bus_mmss_noc, /* bus */
  8, /* width in bytes */
  1, /* number of qos ports */
  master_qnm_video_cv_cpu_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_video_cv_cpu_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_video_cvp ****/
static uint32_t master_qnm_video_cvp_qos_ports[2] =
{
  11, /* port 0 */
  12, /* port 1 */
};

static icb_hw_node_type *master_qnm_video_cvp_bws[] =
{
  &hw_node_mm1,
};

/* master definition */
static icb_master_def_type master_qnm_video_cvp =
{
  "qnm_video_cvp",
  ICBID_MASTER_VIDEO_PROC, /* master id */
  &bus_mmss_noc, /* bus */
  32, /* width in bytes */
  2, /* number of qos ports */
  master_qnm_video_cvp_qos_ports, /* qos ports */
  2, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_video_cvp_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qnm_video_v_cpu ****/
static uint32_t master_qnm_video_v_cpu_qos_ports[1] =
{
  13, /* port 0 */
};

static icb_hw_node_type *master_qnm_video_v_cpu_bws[] =
{
  &hw_node_mm1,
};

/* master definition */
static icb_master_def_type master_qnm_video_v_cpu =
{
  "qnm_video_v_cpu",
  ICBID_MASTER_VIDEO_V_PROC, /* master id */
  &bus_mmss_noc, /* bus */
  8, /* width in bytes */
  1, /* number of qos ports */
  master_qnm_video_v_cpu_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qnm_video_v_cpu_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qsm_cfg ****/
static icb_hw_node_type *master_qsm_cfg_bws[] =
{
  &hw_node_cn0,
};

/* master definition */
static icb_master_def_type master_qsm_cfg =
{
  "qsm_cfg",
  ICBID_MASTER_CNOC_CFG, /* master id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  0, /* number of qos ports */
  NULL, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qsm_cfg_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qsm_mnoc_cfg ****/
/* master definition */
static icb_master_def_type master_qsm_mnoc_cfg =
{
  "qsm_mnoc_cfg",
  ICBID_MASTER_CNOC_MNOC_CFG, /* master id */
  &bus_mmss_noc, /* bus */
  4, /* width in bytes */
  0, /* number of qos ports */
  NULL, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qsm_pcie_anoc_cfg ****/
/* master definition */
static icb_master_def_type master_qsm_pcie_anoc_cfg =
{
  "qsm_pcie_anoc_cfg",
  ICBID_MASTER_PCIE_ANOC_CFG, /* master id */
  &bus_pcie_anoc, /* bus */
  4, /* width in bytes */
  0, /* number of qos ports */
  NULL, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qup0_core_master ****/
/* master definition */
static icb_master_def_type master_qup0_core_master =
{
  "qup0_core_master",
  ICBID_MASTER_QUP_CORE_0, /* master id */
  &bus_clk_virt, /* bus */
  4, /* width in bytes */
  0, /* number of qos ports */
  NULL, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qup1_core_master ****/
/* master definition */
static icb_master_def_type master_qup1_core_master =
{
  "qup1_core_master",
  ICBID_MASTER_QUP_CORE_1, /* master id */
  &bus_clk_virt, /* bus */
  4, /* width in bytes */
  0, /* number of qos ports */
  NULL, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qup2_core_master ****/
/* master definition */
static icb_master_def_type master_qup2_core_master =
{
  "qup2_core_master",
  ICBID_MASTER_QUP_CORE_2, /* master id */
  &bus_clk_virt, /* bus */
  4, /* width in bytes */
  0, /* number of qos ports */
  NULL, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qxm_crypto ****/
static uint32_t master_qxm_crypto_qos_ports[1] =
{
  4, /* port 0 */
};

static icb_hw_node_type *master_qxm_crypto_bws[] =
{
  &hw_node_ce0,
};

/* master definition */
static icb_master_def_type master_qxm_crypto =
{
  "qxm_crypto",
  ICBID_MASTER_CRYPTO, /* master id */
  &bus_aggre2_noc, /* bus */
  8, /* width in bytes */
  1, /* number of qos ports */
  master_qxm_crypto_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_qxm_crypto_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qxm_ipa ****/
static uint32_t master_qxm_ipa_qos_ports[1] =
{
  5, /* port 0 */
};

/* master definition */
static icb_master_def_type master_qxm_ipa =
{
  "qxm_ipa",
  ICBID_MASTER_IPA, /* master id */
  &bus_aggre2_noc, /* bus */
  8, /* width in bytes */
  1, /* number of qos ports */
  master_qxm_ipa_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qxm_lpinoc_dsp_axim ****/
static uint32_t master_qxm_lpinoc_dsp_axim_qos_ports[1] =
{
  4, /* port 0 */
};

/* master definition */
static icb_master_def_type master_qxm_lpinoc_dsp_axim =
{
  "qxm_lpinoc_dsp_axim",
  ICBID_MASTER_LPASS_PROC, /* master id */
  &bus_lpass_lpicx_noc, /* bus */
  16, /* width in bytes */
  1, /* number of qos ports */
  master_qxm_lpinoc_dsp_axim_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qxm_qup02 ****/
/* master definition */
static icb_master_def_type master_qxm_qup02 =
{
  "qxm_qup02",
  ICBID_MASTER_QUP_3, /* master id */
  &bus_aggre1_noc, /* bus */
  8, /* width in bytes */
  0, /* number of qos ports */
  NULL, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: qxm_sp ****/
static uint32_t master_qxm_sp_qos_ports[1] =
{
  0, /* port 0 */
};

/* master definition */
static icb_master_def_type master_qxm_sp =
{
  "qxm_sp",
  ICBID_MASTER_SP, /* master id */
  &bus_aggre2_noc, /* bus */
  8, /* width in bytes */
  1, /* number of qos ports */
  master_qxm_sp_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: xm_gic ****/
static uint32_t master_xm_gic_qos_ports[1] =
{
  136, /* port 0 */
};

static icb_hw_node_type *master_xm_gic_bws[] =
{
  &hw_node_sh1,
};

/* master definition */
static icb_master_def_type master_xm_gic =
{
  "xm_gic",
  ICBID_MASTER_GIC, /* master id */
  &bus_gem_noc, /* bus */
  8, /* width in bytes */
  1, /* number of qos ports */
  master_xm_gic_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  master_xm_gic_bws, /* bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: xm_pcie3_0 ****/
static uint32_t master_xm_pcie3_0_qos_ports[1] =
{
  0, /* port 0 */
};

/* master definition */
static icb_master_def_type master_xm_pcie3_0 =
{
  "xm_pcie3_0",
  ICBID_MASTER_PCIE_0, /* master id */
  &bus_pcie_anoc, /* bus */
  8, /* width in bytes */
  1, /* number of qos ports */
  master_xm_pcie3_0_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: xm_pcie3_1 ****/
static uint32_t master_xm_pcie3_1_qos_ports[1] =
{
  1, /* port 0 */
};

/* master definition */
static icb_master_def_type master_xm_pcie3_1 =
{
  "xm_pcie3_1",
  ICBID_MASTER_PCIE_1, /* master id */
  &bus_pcie_anoc, /* bus */
  16, /* width in bytes */
  1, /* number of qos ports */
  master_xm_pcie3_1_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: xm_qdss_etr_0 ****/
static uint32_t master_xm_qdss_etr_0_qos_ports[1] =
{
  6, /* port 0 */
};

/* master definition */
static icb_master_def_type master_xm_qdss_etr_0 =
{
  "xm_qdss_etr_0",
  ICBID_MASTER_QDSS_ETR, /* master id */
  &bus_aggre2_noc, /* bus */
  8, /* width in bytes */
  1, /* number of qos ports */
  master_xm_qdss_etr_0_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: xm_qdss_etr_1 ****/
static uint32_t master_xm_qdss_etr_1_qos_ports[1] =
{
  7, /* port 0 */
};

/* master definition */
static icb_master_def_type master_xm_qdss_etr_1 =
{
  "xm_qdss_etr_1",
  ICBID_MASTER_QDSS_ETR_1, /* master id */
  &bus_aggre2_noc, /* bus */
  8, /* width in bytes */
  1, /* number of qos ports */
  master_xm_qdss_etr_1_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: xm_sdc2 ****/
static uint32_t master_xm_sdc2_qos_ports[1] =
{
  8, /* port 0 */
};

/* master definition */
static icb_master_def_type master_xm_sdc2 =
{
  "xm_sdc2",
  ICBID_MASTER_SDCC_2, /* master id */
  &bus_aggre2_noc, /* bus */
  8, /* width in bytes */
  1, /* number of qos ports */
  master_xm_sdc2_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: xm_sdc4 ****/
static uint32_t master_xm_sdc4_qos_ports[1] =
{
  2, /* port 0 */
};

/* master definition */
static icb_master_def_type master_xm_sdc4 =
{
  "xm_sdc4",
  ICBID_MASTER_SDCC_4, /* master id */
  &bus_aggre1_noc, /* bus */
  8, /* width in bytes */
  1, /* number of qos ports */
  master_xm_sdc4_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: xm_ufs_mem ****/
static uint32_t master_xm_ufs_mem_qos_ports[1] =
{
  3, /* port 0 */
};

/* master definition */
static icb_master_def_type master_xm_ufs_mem =
{
  "xm_ufs_mem",
  ICBID_MASTER_UFS_MEM, /* master id */
  &bus_aggre1_noc, /* bus */
  16, /* width in bytes */
  1, /* number of qos ports */
  master_xm_ufs_mem_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/**** Master: xm_usb3_0 ****/
static uint32_t master_xm_usb3_0_qos_ports[1] =
{
  4, /* port 0 */
};

/* master definition */
static icb_master_def_type master_xm_usb3_0 =
{
  "xm_usb3_0",
  ICBID_MASTER_USB3_0, /* master id */
  &bus_aggre1_noc, /* bus */
  8, /* width in bytes */
  1, /* number of qos ports */
  master_xm_usb3_0_qos_ports, /* qos ports */
  1, /* Number of ports for aggregation purposes */
  false, /* Locally managed QoS? */
  NULL, /* qos policy */
  NULL, /* qos policy override */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_MASTER_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { NULL, ICB_MASTER_LATENCY_REQUEST, NULL, false }, /* Latency request structure */
  { ICB_MASTER_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  0,
  NULL, /* no latency nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
};

/****************************************************************************/
/*                              SLAVES                                      */
/****************************************************************************/
/**** Slave: ddr_perf_mode_slave ****/
static icb_hw_node_type *slave_ddr_perf_mode_slave_bws[] =
{
  &hw_node_acv_perf,
};

static icb_slave_def_type slave_ddr_perf_mode_slave =
{
  "ddr_perf_mode_slave",
  ICBID_SLAVE_DDR_PERF_MODE, /* id */
  &bus_clk_virt, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_ddr_perf_mode_slave_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: ebi ****/
static icb_hw_node_type *slave_ebi_bws[] =
{
  &hw_node_mc0,
  &hw_node_acv,
};

static icb_slave_def_type slave_ebi =
{
  "ebi",
  ICBID_SLAVE_EBI1, /* id */
  &bus_mc_virt, /* bus */
  4, /* width in bytes */
  4, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  2,
  slave_ebi_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_ahb2phy0 ****/
static icb_hw_node_type *slave_qhs_ahb2phy0_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_ahb2phy0 =
{
  "qhs_ahb2phy0",
  ICBID_SLAVE_AHB2PHY_SOUTH, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_ahb2phy0_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_ahb2phy1 ****/
static icb_hw_node_type *slave_qhs_ahb2phy1_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_ahb2phy1 =
{
  "qhs_ahb2phy1",
  ICBID_SLAVE_AHB2PHY_NORTH, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_ahb2phy1_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_aoss ****/
static icb_hw_node_type *slave_qhs_aoss_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_aoss =
{
  "qhs_aoss",
  ICBID_SLAVE_AOSS, /* id */
  &bus_cnoc_main, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_aoss_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_camera_cfg ****/
static icb_hw_node_type *slave_qhs_camera_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_camera_cfg =
{
  "qhs_camera_cfg",
  ICBID_SLAVE_CAMERA_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_camera_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_clk_ctl ****/
static icb_hw_node_type *slave_qhs_clk_ctl_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_clk_ctl =
{
  "qhs_clk_ctl",
  ICBID_SLAVE_CLK_CTL, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_clk_ctl_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_cpr_cx ****/
static icb_hw_node_type *slave_qhs_cpr_cx_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_cpr_cx =
{
  "qhs_cpr_cx",
  ICBID_SLAVE_RBCPR_CX_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_cpr_cx_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_cpr_hmx ****/
static icb_hw_node_type *slave_qhs_cpr_hmx_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_cpr_hmx =
{
  "qhs_cpr_hmx",
  ICBID_SLAVE_CPR_HMX, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_cpr_hmx_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_cpr_mmcx ****/
static icb_hw_node_type *slave_qhs_cpr_mmcx_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_cpr_mmcx =
{
  "qhs_cpr_mmcx",
  ICBID_SLAVE_RBCPR_MMCX_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_cpr_mmcx_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_cpr_mxa ****/
static icb_hw_node_type *slave_qhs_cpr_mxa_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_cpr_mxa =
{
  "qhs_cpr_mxa",
  ICBID_SLAVE_RBCPR_MXA_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_cpr_mxa_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_cpr_mxc ****/
static icb_hw_node_type *slave_qhs_cpr_mxc_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_cpr_mxc =
{
  "qhs_cpr_mxc",
  ICBID_SLAVE_RBCPR_MXC_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_cpr_mxc_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_cpr_nspcx ****/
static icb_hw_node_type *slave_qhs_cpr_nspcx_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_cpr_nspcx =
{
  "qhs_cpr_nspcx",
  ICBID_SLAVE_CPR_NSPCX, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_cpr_nspcx_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_crypto0_cfg ****/
static icb_hw_node_type *slave_qhs_crypto0_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_crypto0_cfg =
{
  "qhs_crypto0_cfg",
  ICBID_SLAVE_CRYPTO_0_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_crypto0_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_cx_rdpm ****/
static icb_hw_node_type *slave_qhs_cx_rdpm_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_cx_rdpm =
{
  "qhs_cx_rdpm",
  ICBID_SLAVE_CX_RDPM, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_cx_rdpm_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_display_cfg ****/
static icb_hw_node_type *slave_qhs_display_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_display_cfg =
{
  "qhs_display_cfg",
  ICBID_SLAVE_DISPLAY_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_display_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_gpuss_cfg ****/
static icb_hw_node_type *slave_qhs_gpuss_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_gpuss_cfg =
{
  "qhs_gpuss_cfg",
  ICBID_SLAVE_GFX3D_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  8, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_gpuss_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_i2c ****/
static icb_hw_node_type *slave_qhs_i2c_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_i2c =
{
  "qhs_i2c",
  ICBID_SLAVE_I2C, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_i2c_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_i3c_ibi0_cfg ****/
static icb_hw_node_type *slave_qhs_i3c_ibi0_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_i3c_ibi0_cfg =
{
  "qhs_i3c_ibi0_cfg",
  ICBID_SLAVE_I3C_IBI0_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_i3c_ibi0_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_i3c_ibi1_cfg ****/
static icb_hw_node_type *slave_qhs_i3c_ibi1_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_i3c_ibi1_cfg =
{
  "qhs_i3c_ibi1_cfg",
  ICBID_SLAVE_I3C_IBI1_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_i3c_ibi1_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_imem_cfg ****/
static icb_hw_node_type *slave_qhs_imem_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_imem_cfg =
{
  "qhs_imem_cfg",
  ICBID_SLAVE_IMEM_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_imem_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_ipa ****/
static icb_hw_node_type *slave_qhs_ipa_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_ipa =
{
  "qhs_ipa",
  ICBID_SLAVE_IPA_CFG, /* id */
  &bus_cnoc_main, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_ipa_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_ipc_router ****/
static icb_hw_node_type *slave_qhs_ipc_router_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_ipc_router =
{
  "qhs_ipc_router",
  ICBID_SLAVE_IPC_ROUTER_CFG, /* id */
  &bus_cnoc_main, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_ipc_router_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_mss_cfg ****/
static icb_hw_node_type *slave_qhs_mss_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_mss_cfg =
{
  "qhs_mss_cfg",
  ICBID_SLAVE_CNOC_MSS, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_mss_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_mx_2_rdpm ****/
static icb_hw_node_type *slave_qhs_mx_2_rdpm_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_mx_2_rdpm =
{
  "qhs_mx_2_rdpm",
  ICBID_SLAVE_MX_2_RDPM, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_mx_2_rdpm_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_mx_rdpm ****/
static icb_hw_node_type *slave_qhs_mx_rdpm_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_mx_rdpm =
{
  "qhs_mx_rdpm",
  ICBID_SLAVE_MX_RDPM, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_mx_rdpm_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_pcie0_cfg ****/
static icb_hw_node_type *slave_qhs_pcie0_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_pcie0_cfg =
{
  "qhs_pcie0_cfg",
  ICBID_SLAVE_PCIE_0_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_pcie0_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_pcie1_cfg ****/
static icb_hw_node_type *slave_qhs_pcie1_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_pcie1_cfg =
{
  "qhs_pcie1_cfg",
  ICBID_SLAVE_PCIE_1_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_pcie1_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_pcie_rscc ****/
static icb_hw_node_type *slave_qhs_pcie_rscc_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_pcie_rscc =
{
  "qhs_pcie_rscc",
  ICBID_SLAVE_PCIE_RSCC, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_pcie_rscc_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_pdm ****/
static icb_hw_node_type *slave_qhs_pdm_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_pdm =
{
  "qhs_pdm",
  ICBID_SLAVE_PDM, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_pdm_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_prng ****/
static icb_hw_node_type *slave_qhs_prng_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_prng =
{
  "qhs_prng",
  ICBID_SLAVE_PRNG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_prng_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_qdss_cfg ****/
static icb_hw_node_type *slave_qhs_qdss_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_qdss_cfg =
{
  "qhs_qdss_cfg",
  ICBID_SLAVE_QDSS_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_qdss_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_qspi ****/
static icb_hw_node_type *slave_qhs_qspi_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_qspi =
{
  "qhs_qspi",
  ICBID_SLAVE_QSPI_0, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_qspi_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_qup02 ****/
static icb_hw_node_type *slave_qhs_qup02_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_qup02 =
{
  "qhs_qup02",
  ICBID_SLAVE_QUP_3, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_qup02_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_qup1 ****/
static icb_hw_node_type *slave_qhs_qup1_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_qup1 =
{
  "qhs_qup1",
  ICBID_SLAVE_QUP_1, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_qup1_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_qup2 ****/
static icb_hw_node_type *slave_qhs_qup2_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_qup2 =
{
  "qhs_qup2",
  ICBID_SLAVE_QUP_2, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_qup2_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_sdc2 ****/
static icb_hw_node_type *slave_qhs_sdc2_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_sdc2 =
{
  "qhs_sdc2",
  ICBID_SLAVE_SDCC_2, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_sdc2_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_sdc4 ****/
static icb_hw_node_type *slave_qhs_sdc4_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_sdc4 =
{
  "qhs_sdc4",
  ICBID_SLAVE_SDCC_4, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_sdc4_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_spss_cfg ****/
static icb_hw_node_type *slave_qhs_spss_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_spss_cfg =
{
  "qhs_spss_cfg",
  ICBID_SLAVE_SPSS_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_spss_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_tcsr ****/
static icb_hw_node_type *slave_qhs_tcsr_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_tcsr =
{
  "qhs_tcsr",
  ICBID_SLAVE_TCSR, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_tcsr_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_tlmm ****/
static icb_hw_node_type *slave_qhs_tlmm_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_tlmm =
{
  "qhs_tlmm",
  ICBID_SLAVE_TLMM, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_tlmm_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_tme_cfg ****/
static icb_hw_node_type *slave_qhs_tme_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_tme_cfg =
{
  "qhs_tme_cfg",
  ICBID_SLAVE_TME_CFG, /* id */
  &bus_cnoc_main, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_tme_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_ufs_mem_cfg ****/
static icb_hw_node_type *slave_qhs_ufs_mem_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_ufs_mem_cfg =
{
  "qhs_ufs_mem_cfg",
  ICBID_SLAVE_UFS_MEM_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_ufs_mem_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_usb3_0 ****/
static icb_hw_node_type *slave_qhs_usb3_0_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_usb3_0 =
{
  "qhs_usb3_0",
  ICBID_SLAVE_USB3_0, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_usb3_0_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_venus_cfg ****/
static icb_hw_node_type *slave_qhs_venus_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_venus_cfg =
{
  "qhs_venus_cfg",
  ICBID_SLAVE_VENUS_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_venus_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qhs_vsense_ctrl_cfg ****/
static icb_hw_node_type *slave_qhs_vsense_ctrl_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qhs_vsense_ctrl_cfg =
{
  "qhs_vsense_ctrl_cfg",
  ICBID_SLAVE_VSENSE_CTRL_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qhs_vsense_ctrl_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qns_a1noc_snoc ****/
static icb_slave_def_type slave_qns_a1noc_snoc =
{
  "qns_a1noc_snoc",
  ICBID_SLAVE_A1NOC_SNOC, /* id */
  &bus_aggre1_noc, /* bus */
  16, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qns_a2noc_snoc ****/
static icb_slave_def_type slave_qns_a2noc_snoc =
{
  "qns_a2noc_snoc",
  ICBID_SLAVE_A2NOC_SNOC, /* id */
  &bus_aggre2_noc, /* bus */
  16, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qns_gem_noc_cnoc ****/
static icb_hw_node_type *slave_qns_gem_noc_cnoc_bws[] =
{
  &hw_node_sh1,
};

static icb_slave_def_type slave_qns_gem_noc_cnoc =
{
  "qns_gem_noc_cnoc",
  ICBID_SLAVE_GEM_NOC_CNOC, /* id */
  &bus_gem_noc, /* bus */
  16, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qns_gem_noc_cnoc_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qns_gemnoc_sf ****/
static icb_hw_node_type *slave_qns_gemnoc_sf_bws[] =
{
  &hw_node_sn0,
};

static icb_slave_def_type slave_qns_gemnoc_sf =
{
  "qns_gemnoc_sf",
  ICBID_SLAVE_SNOC_GEM_NOC_SF, /* id */
  &bus_system_noc, /* bus */
  16, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qns_gemnoc_sf_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qns_llcc ****/
static icb_hw_node_type *slave_qns_llcc_bws[] =
{
  &hw_node_sh0,
};

static icb_slave_def_type slave_qns_llcc =
{
  "qns_llcc",
  ICBID_SLAVE_LLCC, /* id */
  &bus_gem_noc, /* bus */
  16, /* width in bytes */
  4, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qns_llcc_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qns_lpass_ag_noc_gemnoc ****/
static icb_slave_def_type slave_qns_lpass_ag_noc_gemnoc =
{
  "qns_lpass_ag_noc_gemnoc",
  ICBID_SLAVE_LPASS_GEM_NOC, /* id */
  &bus_lpass_ag_noc, /* bus */
  16, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qns_lpass_aggnoc ****/
static icb_hw_node_type *slave_qns_lpass_aggnoc_bws[] =
{
  &hw_node_lp0,
};

static icb_slave_def_type slave_qns_lpass_aggnoc =
{
  "qns_lpass_aggnoc",
  ICBID_SLAVE_LPIAON_NOC_LPASS_AG_NOC, /* id */
  &bus_lpass_lpiaon_noc, /* bus */
  16, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qns_lpass_aggnoc_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qns_lpi_aon_noc ****/
static icb_slave_def_type slave_qns_lpi_aon_noc =
{
  "qns_lpi_aon_noc",
  ICBID_SLAVE_LPICX_NOC_LPIAON_NOC, /* id */
  &bus_lpass_lpicx_noc, /* bus */
  16, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qns_mem_noc_hf ****/
static icb_hw_node_type *slave_qns_mem_noc_hf_bws[] =
{
  &hw_node_mm0,
};

static icb_slave_def_type slave_qns_mem_noc_hf =
{
  "qns_mem_noc_hf",
  ICBID_SLAVE_MNOC_HF_MEM_NOC, /* id */
  &bus_mmss_noc, /* bus */
  32, /* width in bytes */
  2, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qns_mem_noc_hf_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qns_mem_noc_sf ****/
static icb_hw_node_type *slave_qns_mem_noc_sf_bws[] =
{
  &hw_node_mm1,
};

static icb_slave_def_type slave_qns_mem_noc_sf =
{
  "qns_mem_noc_sf",
  ICBID_SLAVE_MNOC_SF_MEM_NOC, /* id */
  &bus_mmss_noc, /* bus */
  32, /* width in bytes */
  2, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qns_mem_noc_sf_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qns_nsp_gemnoc ****/
static icb_hw_node_type *slave_qns_nsp_gemnoc_bws[] =
{
  &hw_node_co0,
};

static icb_slave_def_type slave_qns_nsp_gemnoc =
{
  "qns_nsp_gemnoc",
  ICBID_SLAVE_CDSP_MEM_NOC, /* id */
  &bus_nsp_noc, /* bus */
  32, /* width in bytes */
  2, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qns_nsp_gemnoc_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qns_pcie ****/
static icb_hw_node_type *slave_qns_pcie_bws[] =
{
  &hw_node_sh1,
};

static icb_slave_def_type slave_qns_pcie =
{
  "qns_pcie",
  ICBID_SLAVE_MEM_NOC_PCIE_SNOC, /* id */
  &bus_gem_noc, /* bus */
  8, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qns_pcie_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qns_pcie_mem_noc ****/
static icb_hw_node_type *slave_qns_pcie_mem_noc_bws[] =
{
  &hw_node_sn4,
};

static icb_slave_def_type slave_qns_pcie_mem_noc =
{
  "qns_pcie_mem_noc",
  ICBID_SLAVE_ANOC_PCIE_GEM_NOC, /* id */
  &bus_pcie_anoc, /* bus */
  16, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qns_pcie_mem_noc_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qss_apss ****/
static icb_hw_node_type *slave_qss_apss_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qss_apss =
{
  "qss_apss",
  ICBID_SLAVE_APPSS, /* id */
  &bus_cnoc_main, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qss_apss_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qss_cfg ****/
static icb_hw_node_type *slave_qss_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qss_cfg =
{
  "qss_cfg",
  ICBID_SLAVE_CNOC_CFG, /* id */
  &bus_cnoc_main, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qss_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qss_ddrss_cfg ****/
static icb_hw_node_type *slave_qss_ddrss_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qss_ddrss_cfg =
{
  "qss_ddrss_cfg",
  ICBID_SLAVE_DDRSS_CFG, /* id */
  &bus_cnoc_main, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qss_ddrss_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qss_mnoc_cfg ****/
static icb_hw_node_type *slave_qss_mnoc_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qss_mnoc_cfg =
{
  "qss_mnoc_cfg",
  ICBID_SLAVE_CNOC_MNOC_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qss_mnoc_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qss_nsp_qtb_cfg ****/
static icb_hw_node_type *slave_qss_nsp_qtb_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qss_nsp_qtb_cfg =
{
  "qss_nsp_qtb_cfg",
  ICBID_SLAVE_NSP_QTB_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qss_nsp_qtb_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qss_pcie_anoc_cfg ****/
static icb_hw_node_type *slave_qss_pcie_anoc_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qss_pcie_anoc_cfg =
{
  "qss_pcie_anoc_cfg",
  ICBID_SLAVE_PCIE_ANOC_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qss_pcie_anoc_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qup0_core_slave ****/
static icb_hw_node_type *slave_qup0_core_slave_bws[] =
{
  &hw_node_qup0,
};

static icb_slave_def_type slave_qup0_core_slave =
{
  "qup0_core_slave",
  ICBID_SLAVE_QUP_CORE_0, /* id */
  &bus_clk_virt, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qup0_core_slave_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qup1_core_slave ****/
static icb_hw_node_type *slave_qup1_core_slave_bws[] =
{
  &hw_node_qup1,
};

static icb_slave_def_type slave_qup1_core_slave =
{
  "qup1_core_slave",
  ICBID_SLAVE_QUP_CORE_1, /* id */
  &bus_clk_virt, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qup1_core_slave_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qup2_core_slave ****/
static icb_hw_node_type *slave_qup2_core_slave_bws[] =
{
  &hw_node_qup2,
};

static icb_slave_def_type slave_qup2_core_slave =
{
  "qup2_core_slave",
  ICBID_SLAVE_QUP_CORE_2, /* id */
  &bus_clk_virt, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qup2_core_slave_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: qxs_imem ****/
static icb_hw_node_type *slave_qxs_imem_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_qxs_imem =
{
  "qxs_imem",
  ICBID_SLAVE_IMEM, /* id */
  &bus_cnoc_main, /* bus */
  8, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_qxs_imem_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: srvc_cnoc_cfg ****/
static icb_hw_node_type *slave_srvc_cnoc_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_srvc_cnoc_cfg =
{
  "srvc_cnoc_cfg",
  ICBID_SLAVE_SERVICE_CNOC_CFG, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_srvc_cnoc_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: srvc_cnoc_main ****/
static icb_hw_node_type *slave_srvc_cnoc_main_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_srvc_cnoc_main =
{
  "srvc_cnoc_main",
  ICBID_SLAVE_SERVICE_CNOC, /* id */
  &bus_cnoc_main, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_srvc_cnoc_main_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: srvc_mnoc ****/
static icb_slave_def_type slave_srvc_mnoc =
{
  "srvc_mnoc",
  ICBID_SLAVE_SERVICE_MNOC, /* id */
  &bus_mmss_noc, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: srvc_pcie_aggre_noc ****/
static icb_slave_def_type slave_srvc_pcie_aggre_noc =
{
  "srvc_pcie_aggre_noc",
  ICBID_SLAVE_SERVICE_PCIE_ANOC, /* id */
  &bus_pcie_anoc, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  0,
  NULL, /* no bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: xs_pcie_0 ****/
static icb_hw_node_type *slave_xs_pcie_0_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_xs_pcie_0 =
{
  "xs_pcie_0",
  ICBID_SLAVE_PCIE_0, /* id */
  &bus_cnoc_main, /* bus */
  8, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_xs_pcie_0_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: xs_qdss_stm ****/
static icb_hw_node_type *slave_xs_qdss_stm_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_xs_qdss_stm =
{
  "xs_qdss_stm",
  ICBID_SLAVE_QDSS_STM, /* id */
  &bus_cnoc_cfg, /* bus */
  4, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_xs_qdss_stm_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/**** Slave: xs_sys_tcu_cfg ****/
static icb_hw_node_type *slave_xs_sys_tcu_cfg_bws[] =
{
  &hw_node_cn0,
};

static icb_slave_def_type slave_xs_sys_tcu_cfg =
{
  "xs_sys_tcu_cfg",
  ICBID_SLAVE_TCU, /* id */
  &bus_cnoc_cfg, /* bus */
  8, /* width in bytes */
  1, /* number of aggregation ports */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* node state */
  { NULL, ICB_SLAVE_BW_REQUEST, NULL, false }, /* Bandwidth request structure */
  { ICB_SLAVE_HW_REQUEST, NULL }, /* Hardware request structure */
  { 0, 0, NULL }, /* request list */
  1,
  slave_xs_sys_tcu_cfg_bws, /* bw nodes */
  { NULL, 0 }, /* notification list */
  { 0, 0, NULL }, /* query list */
  { 0ULL, 0ULL, 0ULL, 0ULL, 0ULL, 0, 0, 0ULL }, /* query state */
  false, /* is disabled? */
  0, /* number of disable ports */
  NULL, /* No disable ports */
};

/*============================================================================
                        TOPOLOGY ROUTE DECLARATIONS
============================================================================*/
/* Define the valid routes  */
static icb_pair_type route_alm_gpu_tcu_ebi_list_array[2] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_alm_gpu_tcu_ebi_list =
{
  2,
  route_alm_gpu_tcu_ebi_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_ahb2phy0_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy0
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_ahb2phy0_list =
{
  3,
  route_alm_gpu_tcu_qhs_ahb2phy0_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_ahb2phy1_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy1
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_ahb2phy1_list =
{
  3,
  route_alm_gpu_tcu_qhs_ahb2phy1_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_aoss_list_array[2] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_aoss
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_aoss_list =
{
  2,
  route_alm_gpu_tcu_qhs_aoss_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_camera_cfg_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_camera_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_camera_cfg_list =
{
  3,
  route_alm_gpu_tcu_qhs_camera_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_clk_ctl_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_clk_ctl
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_clk_ctl_list =
{
  3,
  route_alm_gpu_tcu_qhs_clk_ctl_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_cpr_cx_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_cx
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_cpr_cx_list =
{
  3,
  route_alm_gpu_tcu_qhs_cpr_cx_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_cpr_hmx_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_hmx
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_cpr_hmx_list =
{
  3,
  route_alm_gpu_tcu_qhs_cpr_hmx_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_cpr_mmcx_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mmcx
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_cpr_mmcx_list =
{
  3,
  route_alm_gpu_tcu_qhs_cpr_mmcx_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_cpr_mxa_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxa
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_cpr_mxa_list =
{
  3,
  route_alm_gpu_tcu_qhs_cpr_mxa_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_cpr_mxc_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxc
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_cpr_mxc_list =
{
  3,
  route_alm_gpu_tcu_qhs_cpr_mxc_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_cpr_nspcx_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_nspcx
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_cpr_nspcx_list =
{
  3,
  route_alm_gpu_tcu_qhs_cpr_nspcx_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_crypto0_cfg_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_crypto0_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_crypto0_cfg_list =
{
  3,
  route_alm_gpu_tcu_qhs_crypto0_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_cx_rdpm_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cx_rdpm
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_cx_rdpm_list =
{
  3,
  route_alm_gpu_tcu_qhs_cx_rdpm_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_display_cfg_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_display_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_display_cfg_list =
{
  3,
  route_alm_gpu_tcu_qhs_display_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_gpuss_cfg_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_gpuss_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_gpuss_cfg_list =
{
  3,
  route_alm_gpu_tcu_qhs_gpuss_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_i2c_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i2c
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_i2c_list =
{
  3,
  route_alm_gpu_tcu_qhs_i2c_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_i3c_ibi0_cfg_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi0_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_i3c_ibi0_cfg_list =
{
  3,
  route_alm_gpu_tcu_qhs_i3c_ibi0_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_i3c_ibi1_cfg_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi1_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_i3c_ibi1_cfg_list =
{
  3,
  route_alm_gpu_tcu_qhs_i3c_ibi1_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_imem_cfg_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_imem_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_imem_cfg_list =
{
  3,
  route_alm_gpu_tcu_qhs_imem_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_ipa_list_array[2] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipa
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_ipa_list =
{
  2,
  route_alm_gpu_tcu_qhs_ipa_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_ipc_router_list_array[2] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipc_router
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_ipc_router_list =
{
  2,
  route_alm_gpu_tcu_qhs_ipc_router_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_mss_cfg_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mss_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_mss_cfg_list =
{
  3,
  route_alm_gpu_tcu_qhs_mss_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_mx_2_rdpm_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_2_rdpm
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_mx_2_rdpm_list =
{
  3,
  route_alm_gpu_tcu_qhs_mx_2_rdpm_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_mx_rdpm_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_rdpm
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_mx_rdpm_list =
{
  3,
  route_alm_gpu_tcu_qhs_mx_rdpm_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_pcie0_cfg_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie0_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_pcie0_cfg_list =
{
  3,
  route_alm_gpu_tcu_qhs_pcie0_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_pcie1_cfg_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie1_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_pcie1_cfg_list =
{
  3,
  route_alm_gpu_tcu_qhs_pcie1_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_pcie_rscc_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie_rscc
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_pcie_rscc_list =
{
  3,
  route_alm_gpu_tcu_qhs_pcie_rscc_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_pdm_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pdm
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_pdm_list =
{
  3,
  route_alm_gpu_tcu_qhs_pdm_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_prng_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_prng
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_prng_list =
{
  3,
  route_alm_gpu_tcu_qhs_prng_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_qdss_cfg_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qdss_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_qdss_cfg_list =
{
  3,
  route_alm_gpu_tcu_qhs_qdss_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_qspi_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qspi
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_qspi_list =
{
  3,
  route_alm_gpu_tcu_qhs_qspi_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_qup02_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup02
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_qup02_list =
{
  3,
  route_alm_gpu_tcu_qhs_qup02_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_qup1_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup1
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_qup1_list =
{
  3,
  route_alm_gpu_tcu_qhs_qup1_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_qup2_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup2
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_qup2_list =
{
  3,
  route_alm_gpu_tcu_qhs_qup2_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_sdc2_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc2
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_sdc2_list =
{
  3,
  route_alm_gpu_tcu_qhs_sdc2_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_sdc4_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc4
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_sdc4_list =
{
  3,
  route_alm_gpu_tcu_qhs_sdc4_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_spss_cfg_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_spss_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_spss_cfg_list =
{
  3,
  route_alm_gpu_tcu_qhs_spss_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_tcsr_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tcsr
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_tcsr_list =
{
  3,
  route_alm_gpu_tcu_qhs_tcsr_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_tlmm_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tlmm
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_tlmm_list =
{
  3,
  route_alm_gpu_tcu_qhs_tlmm_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_tme_cfg_list_array[2] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_tme_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_tme_cfg_list =
{
  2,
  route_alm_gpu_tcu_qhs_tme_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_ufs_mem_cfg_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ufs_mem_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_ufs_mem_cfg_list =
{
  3,
  route_alm_gpu_tcu_qhs_ufs_mem_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_usb3_0_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_usb3_0
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_usb3_0_list =
{
  3,
  route_alm_gpu_tcu_qhs_usb3_0_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_venus_cfg_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_venus_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_venus_cfg_list =
{
  3,
  route_alm_gpu_tcu_qhs_venus_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_qhs_vsense_ctrl_cfg_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_vsense_ctrl_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_qhs_vsense_ctrl_cfg_list =
{
  3,
  route_alm_gpu_tcu_qhs_vsense_ctrl_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_qns_llcc_list_array[1] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_alm_gpu_tcu_qns_llcc_list =
{
  1,
  route_alm_gpu_tcu_qns_llcc_list_array
};
static icb_pair_type route_alm_gpu_tcu_qss_apss_list_array[2] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_apss
  },
};
static icb_route_list_type route_alm_gpu_tcu_qss_apss_list =
{
  2,
  route_alm_gpu_tcu_qss_apss_list_array
};
static icb_pair_type route_alm_gpu_tcu_qss_ddrss_cfg_list_array[2] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_ddrss_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_qss_ddrss_cfg_list =
{
  2,
  route_alm_gpu_tcu_qss_ddrss_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_qss_nsp_qtb_cfg_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_nsp_qtb_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_qss_nsp_qtb_cfg_list =
{
  3,
  route_alm_gpu_tcu_qss_nsp_qtb_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_qxs_imem_list_array[2] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qxs_imem
  },
};
static icb_route_list_type route_alm_gpu_tcu_qxs_imem_list =
{
  2,
  route_alm_gpu_tcu_qxs_imem_list_array
};
static icb_pair_type route_alm_gpu_tcu_srvc_cnoc_cfg_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_srvc_cnoc_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_srvc_cnoc_cfg_list =
{
  3,
  route_alm_gpu_tcu_srvc_cnoc_cfg_list_array
};
static icb_pair_type route_alm_gpu_tcu_srvc_cnoc_main_list_array[2] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_srvc_cnoc_main
  },
};
static icb_route_list_type route_alm_gpu_tcu_srvc_cnoc_main_list =
{
  2,
  route_alm_gpu_tcu_srvc_cnoc_main_list_array
};
static icb_pair_type route_alm_gpu_tcu_srvc_mnoc_list_array[4] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_mnoc_cfg
  },
  {
    &master_qsm_mnoc_cfg,
    &slave_srvc_mnoc
  },
};
static icb_route_list_type route_alm_gpu_tcu_srvc_mnoc_list =
{
  4,
  route_alm_gpu_tcu_srvc_mnoc_list_array
};
static icb_pair_type route_alm_gpu_tcu_srvc_pcie_aggre_noc_list_array[4] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_pcie_anoc_cfg
  },
  {
    &master_qsm_pcie_anoc_cfg,
    &slave_srvc_pcie_aggre_noc
  },
};
static icb_route_list_type route_alm_gpu_tcu_srvc_pcie_aggre_noc_list =
{
  4,
  route_alm_gpu_tcu_srvc_pcie_aggre_noc_list_array
};
static icb_pair_type route_alm_gpu_tcu_xs_qdss_stm_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_qdss_stm
  },
};
static icb_route_list_type route_alm_gpu_tcu_xs_qdss_stm_list =
{
  3,
  route_alm_gpu_tcu_xs_qdss_stm_list_array
};
static icb_pair_type route_alm_gpu_tcu_xs_sys_tcu_cfg_list_array[3] =
{
  {
    &master_alm_gpu_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_sys_tcu_cfg
  },
};
static icb_route_list_type route_alm_gpu_tcu_xs_sys_tcu_cfg_list =
{
  3,
  route_alm_gpu_tcu_xs_sys_tcu_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_ebi_list_array[2] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_alm_sys_tcu_ebi_list =
{
  2,
  route_alm_sys_tcu_ebi_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_ahb2phy0_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy0
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_ahb2phy0_list =
{
  3,
  route_alm_sys_tcu_qhs_ahb2phy0_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_ahb2phy1_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy1
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_ahb2phy1_list =
{
  3,
  route_alm_sys_tcu_qhs_ahb2phy1_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_aoss_list_array[2] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_aoss
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_aoss_list =
{
  2,
  route_alm_sys_tcu_qhs_aoss_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_camera_cfg_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_camera_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_camera_cfg_list =
{
  3,
  route_alm_sys_tcu_qhs_camera_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_clk_ctl_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_clk_ctl
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_clk_ctl_list =
{
  3,
  route_alm_sys_tcu_qhs_clk_ctl_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_cpr_cx_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_cx
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_cpr_cx_list =
{
  3,
  route_alm_sys_tcu_qhs_cpr_cx_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_cpr_hmx_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_hmx
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_cpr_hmx_list =
{
  3,
  route_alm_sys_tcu_qhs_cpr_hmx_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_cpr_mmcx_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mmcx
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_cpr_mmcx_list =
{
  3,
  route_alm_sys_tcu_qhs_cpr_mmcx_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_cpr_mxa_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxa
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_cpr_mxa_list =
{
  3,
  route_alm_sys_tcu_qhs_cpr_mxa_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_cpr_mxc_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxc
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_cpr_mxc_list =
{
  3,
  route_alm_sys_tcu_qhs_cpr_mxc_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_cpr_nspcx_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_nspcx
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_cpr_nspcx_list =
{
  3,
  route_alm_sys_tcu_qhs_cpr_nspcx_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_crypto0_cfg_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_crypto0_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_crypto0_cfg_list =
{
  3,
  route_alm_sys_tcu_qhs_crypto0_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_cx_rdpm_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cx_rdpm
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_cx_rdpm_list =
{
  3,
  route_alm_sys_tcu_qhs_cx_rdpm_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_display_cfg_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_display_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_display_cfg_list =
{
  3,
  route_alm_sys_tcu_qhs_display_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_gpuss_cfg_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_gpuss_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_gpuss_cfg_list =
{
  3,
  route_alm_sys_tcu_qhs_gpuss_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_i2c_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i2c
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_i2c_list =
{
  3,
  route_alm_sys_tcu_qhs_i2c_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_i3c_ibi0_cfg_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi0_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_i3c_ibi0_cfg_list =
{
  3,
  route_alm_sys_tcu_qhs_i3c_ibi0_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_i3c_ibi1_cfg_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi1_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_i3c_ibi1_cfg_list =
{
  3,
  route_alm_sys_tcu_qhs_i3c_ibi1_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_imem_cfg_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_imem_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_imem_cfg_list =
{
  3,
  route_alm_sys_tcu_qhs_imem_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_ipa_list_array[2] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipa
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_ipa_list =
{
  2,
  route_alm_sys_tcu_qhs_ipa_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_ipc_router_list_array[2] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipc_router
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_ipc_router_list =
{
  2,
  route_alm_sys_tcu_qhs_ipc_router_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_mss_cfg_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mss_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_mss_cfg_list =
{
  3,
  route_alm_sys_tcu_qhs_mss_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_mx_2_rdpm_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_2_rdpm
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_mx_2_rdpm_list =
{
  3,
  route_alm_sys_tcu_qhs_mx_2_rdpm_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_mx_rdpm_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_rdpm
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_mx_rdpm_list =
{
  3,
  route_alm_sys_tcu_qhs_mx_rdpm_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_pcie0_cfg_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie0_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_pcie0_cfg_list =
{
  3,
  route_alm_sys_tcu_qhs_pcie0_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_pcie1_cfg_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie1_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_pcie1_cfg_list =
{
  3,
  route_alm_sys_tcu_qhs_pcie1_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_pcie_rscc_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie_rscc
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_pcie_rscc_list =
{
  3,
  route_alm_sys_tcu_qhs_pcie_rscc_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_pdm_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pdm
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_pdm_list =
{
  3,
  route_alm_sys_tcu_qhs_pdm_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_prng_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_prng
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_prng_list =
{
  3,
  route_alm_sys_tcu_qhs_prng_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_qdss_cfg_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qdss_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_qdss_cfg_list =
{
  3,
  route_alm_sys_tcu_qhs_qdss_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_qspi_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qspi
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_qspi_list =
{
  3,
  route_alm_sys_tcu_qhs_qspi_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_qup02_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup02
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_qup02_list =
{
  3,
  route_alm_sys_tcu_qhs_qup02_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_qup1_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup1
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_qup1_list =
{
  3,
  route_alm_sys_tcu_qhs_qup1_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_qup2_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup2
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_qup2_list =
{
  3,
  route_alm_sys_tcu_qhs_qup2_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_sdc2_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc2
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_sdc2_list =
{
  3,
  route_alm_sys_tcu_qhs_sdc2_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_sdc4_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc4
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_sdc4_list =
{
  3,
  route_alm_sys_tcu_qhs_sdc4_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_spss_cfg_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_spss_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_spss_cfg_list =
{
  3,
  route_alm_sys_tcu_qhs_spss_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_tcsr_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tcsr
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_tcsr_list =
{
  3,
  route_alm_sys_tcu_qhs_tcsr_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_tlmm_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tlmm
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_tlmm_list =
{
  3,
  route_alm_sys_tcu_qhs_tlmm_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_tme_cfg_list_array[2] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_tme_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_tme_cfg_list =
{
  2,
  route_alm_sys_tcu_qhs_tme_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_ufs_mem_cfg_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ufs_mem_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_ufs_mem_cfg_list =
{
  3,
  route_alm_sys_tcu_qhs_ufs_mem_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_usb3_0_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_usb3_0
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_usb3_0_list =
{
  3,
  route_alm_sys_tcu_qhs_usb3_0_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_venus_cfg_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_venus_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_venus_cfg_list =
{
  3,
  route_alm_sys_tcu_qhs_venus_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_qhs_vsense_ctrl_cfg_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_vsense_ctrl_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_qhs_vsense_ctrl_cfg_list =
{
  3,
  route_alm_sys_tcu_qhs_vsense_ctrl_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_qns_llcc_list_array[1] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_alm_sys_tcu_qns_llcc_list =
{
  1,
  route_alm_sys_tcu_qns_llcc_list_array
};
static icb_pair_type route_alm_sys_tcu_qss_apss_list_array[2] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_apss
  },
};
static icb_route_list_type route_alm_sys_tcu_qss_apss_list =
{
  2,
  route_alm_sys_tcu_qss_apss_list_array
};
static icb_pair_type route_alm_sys_tcu_qss_ddrss_cfg_list_array[2] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_ddrss_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_qss_ddrss_cfg_list =
{
  2,
  route_alm_sys_tcu_qss_ddrss_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_qss_nsp_qtb_cfg_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_nsp_qtb_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_qss_nsp_qtb_cfg_list =
{
  3,
  route_alm_sys_tcu_qss_nsp_qtb_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_qxs_imem_list_array[2] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qxs_imem
  },
};
static icb_route_list_type route_alm_sys_tcu_qxs_imem_list =
{
  2,
  route_alm_sys_tcu_qxs_imem_list_array
};
static icb_pair_type route_alm_sys_tcu_srvc_cnoc_cfg_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_srvc_cnoc_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_srvc_cnoc_cfg_list =
{
  3,
  route_alm_sys_tcu_srvc_cnoc_cfg_list_array
};
static icb_pair_type route_alm_sys_tcu_srvc_cnoc_main_list_array[2] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_srvc_cnoc_main
  },
};
static icb_route_list_type route_alm_sys_tcu_srvc_cnoc_main_list =
{
  2,
  route_alm_sys_tcu_srvc_cnoc_main_list_array
};
static icb_pair_type route_alm_sys_tcu_srvc_mnoc_list_array[4] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_mnoc_cfg
  },
  {
    &master_qsm_mnoc_cfg,
    &slave_srvc_mnoc
  },
};
static icb_route_list_type route_alm_sys_tcu_srvc_mnoc_list =
{
  4,
  route_alm_sys_tcu_srvc_mnoc_list_array
};
static icb_pair_type route_alm_sys_tcu_srvc_pcie_aggre_noc_list_array[4] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_pcie_anoc_cfg
  },
  {
    &master_qsm_pcie_anoc_cfg,
    &slave_srvc_pcie_aggre_noc
  },
};
static icb_route_list_type route_alm_sys_tcu_srvc_pcie_aggre_noc_list =
{
  4,
  route_alm_sys_tcu_srvc_pcie_aggre_noc_list_array
};
static icb_pair_type route_alm_sys_tcu_xs_qdss_stm_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_qdss_stm
  },
};
static icb_route_list_type route_alm_sys_tcu_xs_qdss_stm_list =
{
  3,
  route_alm_sys_tcu_xs_qdss_stm_list_array
};
static icb_pair_type route_alm_sys_tcu_xs_sys_tcu_cfg_list_array[3] =
{
  {
    &master_alm_sys_tcu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_sys_tcu_cfg
  },
};
static icb_route_list_type route_alm_sys_tcu_xs_sys_tcu_cfg_list =
{
  3,
  route_alm_sys_tcu_xs_sys_tcu_cfg_list_array
};
static icb_pair_type route_alm_ubwc_p_tcu_ebi_list_array[2] =
{
  {
    &master_alm_ubwc_p_tcu,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_alm_ubwc_p_tcu_ebi_list =
{
  2,
  route_alm_ubwc_p_tcu_ebi_list_array
};
static icb_pair_type route_alm_ubwc_p_tcu_qns_llcc_list_array[1] =
{
  {
    &master_alm_ubwc_p_tcu,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_alm_ubwc_p_tcu_qns_llcc_list =
{
  1,
  route_alm_ubwc_p_tcu_qns_llcc_list_array
};
static icb_pair_type route_chm_apps_ebi_list_array[2] =
{
  {
    &master_chm_apps,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_chm_apps_ebi_list =
{
  2,
  route_chm_apps_ebi_list_array
};
static icb_pair_type route_chm_apps_qhs_ahb2phy0_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy0
  },
};
static icb_route_list_type route_chm_apps_qhs_ahb2phy0_list =
{
  3,
  route_chm_apps_qhs_ahb2phy0_list_array
};
static icb_pair_type route_chm_apps_qhs_ahb2phy1_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy1
  },
};
static icb_route_list_type route_chm_apps_qhs_ahb2phy1_list =
{
  3,
  route_chm_apps_qhs_ahb2phy1_list_array
};
static icb_pair_type route_chm_apps_qhs_aoss_list_array[2] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_aoss
  },
};
static icb_route_list_type route_chm_apps_qhs_aoss_list =
{
  2,
  route_chm_apps_qhs_aoss_list_array
};
static icb_pair_type route_chm_apps_qhs_camera_cfg_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_camera_cfg
  },
};
static icb_route_list_type route_chm_apps_qhs_camera_cfg_list =
{
  3,
  route_chm_apps_qhs_camera_cfg_list_array
};
static icb_pair_type route_chm_apps_qhs_clk_ctl_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_clk_ctl
  },
};
static icb_route_list_type route_chm_apps_qhs_clk_ctl_list =
{
  3,
  route_chm_apps_qhs_clk_ctl_list_array
};
static icb_pair_type route_chm_apps_qhs_cpr_cx_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_cx
  },
};
static icb_route_list_type route_chm_apps_qhs_cpr_cx_list =
{
  3,
  route_chm_apps_qhs_cpr_cx_list_array
};
static icb_pair_type route_chm_apps_qhs_cpr_hmx_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_hmx
  },
};
static icb_route_list_type route_chm_apps_qhs_cpr_hmx_list =
{
  3,
  route_chm_apps_qhs_cpr_hmx_list_array
};
static icb_pair_type route_chm_apps_qhs_cpr_mmcx_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mmcx
  },
};
static icb_route_list_type route_chm_apps_qhs_cpr_mmcx_list =
{
  3,
  route_chm_apps_qhs_cpr_mmcx_list_array
};
static icb_pair_type route_chm_apps_qhs_cpr_mxa_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxa
  },
};
static icb_route_list_type route_chm_apps_qhs_cpr_mxa_list =
{
  3,
  route_chm_apps_qhs_cpr_mxa_list_array
};
static icb_pair_type route_chm_apps_qhs_cpr_mxc_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxc
  },
};
static icb_route_list_type route_chm_apps_qhs_cpr_mxc_list =
{
  3,
  route_chm_apps_qhs_cpr_mxc_list_array
};
static icb_pair_type route_chm_apps_qhs_cpr_nspcx_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_nspcx
  },
};
static icb_route_list_type route_chm_apps_qhs_cpr_nspcx_list =
{
  3,
  route_chm_apps_qhs_cpr_nspcx_list_array
};
static icb_pair_type route_chm_apps_qhs_crypto0_cfg_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_crypto0_cfg
  },
};
static icb_route_list_type route_chm_apps_qhs_crypto0_cfg_list =
{
  3,
  route_chm_apps_qhs_crypto0_cfg_list_array
};
static icb_pair_type route_chm_apps_qhs_cx_rdpm_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cx_rdpm
  },
};
static icb_route_list_type route_chm_apps_qhs_cx_rdpm_list =
{
  3,
  route_chm_apps_qhs_cx_rdpm_list_array
};
static icb_pair_type route_chm_apps_qhs_display_cfg_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_display_cfg
  },
};
static icb_route_list_type route_chm_apps_qhs_display_cfg_list =
{
  3,
  route_chm_apps_qhs_display_cfg_list_array
};
static icb_pair_type route_chm_apps_qhs_gpuss_cfg_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_gpuss_cfg
  },
};
static icb_route_list_type route_chm_apps_qhs_gpuss_cfg_list =
{
  3,
  route_chm_apps_qhs_gpuss_cfg_list_array
};
static icb_pair_type route_chm_apps_qhs_i2c_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i2c
  },
};
static icb_route_list_type route_chm_apps_qhs_i2c_list =
{
  3,
  route_chm_apps_qhs_i2c_list_array
};
static icb_pair_type route_chm_apps_qhs_i3c_ibi0_cfg_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi0_cfg
  },
};
static icb_route_list_type route_chm_apps_qhs_i3c_ibi0_cfg_list =
{
  3,
  route_chm_apps_qhs_i3c_ibi0_cfg_list_array
};
static icb_pair_type route_chm_apps_qhs_i3c_ibi1_cfg_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi1_cfg
  },
};
static icb_route_list_type route_chm_apps_qhs_i3c_ibi1_cfg_list =
{
  3,
  route_chm_apps_qhs_i3c_ibi1_cfg_list_array
};
static icb_pair_type route_chm_apps_qhs_imem_cfg_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_imem_cfg
  },
};
static icb_route_list_type route_chm_apps_qhs_imem_cfg_list =
{
  3,
  route_chm_apps_qhs_imem_cfg_list_array
};
static icb_pair_type route_chm_apps_qhs_ipa_list_array[2] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipa
  },
};
static icb_route_list_type route_chm_apps_qhs_ipa_list =
{
  2,
  route_chm_apps_qhs_ipa_list_array
};
static icb_pair_type route_chm_apps_qhs_ipc_router_list_array[2] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipc_router
  },
};
static icb_route_list_type route_chm_apps_qhs_ipc_router_list =
{
  2,
  route_chm_apps_qhs_ipc_router_list_array
};
static icb_pair_type route_chm_apps_qhs_mss_cfg_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mss_cfg
  },
};
static icb_route_list_type route_chm_apps_qhs_mss_cfg_list =
{
  3,
  route_chm_apps_qhs_mss_cfg_list_array
};
static icb_pair_type route_chm_apps_qhs_mx_2_rdpm_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_2_rdpm
  },
};
static icb_route_list_type route_chm_apps_qhs_mx_2_rdpm_list =
{
  3,
  route_chm_apps_qhs_mx_2_rdpm_list_array
};
static icb_pair_type route_chm_apps_qhs_mx_rdpm_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_rdpm
  },
};
static icb_route_list_type route_chm_apps_qhs_mx_rdpm_list =
{
  3,
  route_chm_apps_qhs_mx_rdpm_list_array
};
static icb_pair_type route_chm_apps_qhs_pcie0_cfg_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie0_cfg
  },
};
static icb_route_list_type route_chm_apps_qhs_pcie0_cfg_list =
{
  3,
  route_chm_apps_qhs_pcie0_cfg_list_array
};
static icb_pair_type route_chm_apps_qhs_pcie1_cfg_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie1_cfg
  },
};
static icb_route_list_type route_chm_apps_qhs_pcie1_cfg_list =
{
  3,
  route_chm_apps_qhs_pcie1_cfg_list_array
};
static icb_pair_type route_chm_apps_qhs_pcie_rscc_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie_rscc
  },
};
static icb_route_list_type route_chm_apps_qhs_pcie_rscc_list =
{
  3,
  route_chm_apps_qhs_pcie_rscc_list_array
};
static icb_pair_type route_chm_apps_qhs_pdm_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pdm
  },
};
static icb_route_list_type route_chm_apps_qhs_pdm_list =
{
  3,
  route_chm_apps_qhs_pdm_list_array
};
static icb_pair_type route_chm_apps_qhs_prng_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_prng
  },
};
static icb_route_list_type route_chm_apps_qhs_prng_list =
{
  3,
  route_chm_apps_qhs_prng_list_array
};
static icb_pair_type route_chm_apps_qhs_qdss_cfg_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qdss_cfg
  },
};
static icb_route_list_type route_chm_apps_qhs_qdss_cfg_list =
{
  3,
  route_chm_apps_qhs_qdss_cfg_list_array
};
static icb_pair_type route_chm_apps_qhs_qspi_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qspi
  },
};
static icb_route_list_type route_chm_apps_qhs_qspi_list =
{
  3,
  route_chm_apps_qhs_qspi_list_array
};
static icb_pair_type route_chm_apps_qhs_qup02_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup02
  },
};
static icb_route_list_type route_chm_apps_qhs_qup02_list =
{
  3,
  route_chm_apps_qhs_qup02_list_array
};
static icb_pair_type route_chm_apps_qhs_qup1_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup1
  },
};
static icb_route_list_type route_chm_apps_qhs_qup1_list =
{
  3,
  route_chm_apps_qhs_qup1_list_array
};
static icb_pair_type route_chm_apps_qhs_qup2_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup2
  },
};
static icb_route_list_type route_chm_apps_qhs_qup2_list =
{
  3,
  route_chm_apps_qhs_qup2_list_array
};
static icb_pair_type route_chm_apps_qhs_sdc2_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc2
  },
};
static icb_route_list_type route_chm_apps_qhs_sdc2_list =
{
  3,
  route_chm_apps_qhs_sdc2_list_array
};
static icb_pair_type route_chm_apps_qhs_sdc4_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc4
  },
};
static icb_route_list_type route_chm_apps_qhs_sdc4_list =
{
  3,
  route_chm_apps_qhs_sdc4_list_array
};
static icb_pair_type route_chm_apps_qhs_spss_cfg_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_spss_cfg
  },
};
static icb_route_list_type route_chm_apps_qhs_spss_cfg_list =
{
  3,
  route_chm_apps_qhs_spss_cfg_list_array
};
static icb_pair_type route_chm_apps_qhs_tcsr_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tcsr
  },
};
static icb_route_list_type route_chm_apps_qhs_tcsr_list =
{
  3,
  route_chm_apps_qhs_tcsr_list_array
};
static icb_pair_type route_chm_apps_qhs_tlmm_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tlmm
  },
};
static icb_route_list_type route_chm_apps_qhs_tlmm_list =
{
  3,
  route_chm_apps_qhs_tlmm_list_array
};
static icb_pair_type route_chm_apps_qhs_tme_cfg_list_array[2] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_tme_cfg
  },
};
static icb_route_list_type route_chm_apps_qhs_tme_cfg_list =
{
  2,
  route_chm_apps_qhs_tme_cfg_list_array
};
static icb_pair_type route_chm_apps_qhs_ufs_mem_cfg_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ufs_mem_cfg
  },
};
static icb_route_list_type route_chm_apps_qhs_ufs_mem_cfg_list =
{
  3,
  route_chm_apps_qhs_ufs_mem_cfg_list_array
};
static icb_pair_type route_chm_apps_qhs_usb3_0_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_usb3_0
  },
};
static icb_route_list_type route_chm_apps_qhs_usb3_0_list =
{
  3,
  route_chm_apps_qhs_usb3_0_list_array
};
static icb_pair_type route_chm_apps_qhs_venus_cfg_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_venus_cfg
  },
};
static icb_route_list_type route_chm_apps_qhs_venus_cfg_list =
{
  3,
  route_chm_apps_qhs_venus_cfg_list_array
};
static icb_pair_type route_chm_apps_qhs_vsense_ctrl_cfg_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_vsense_ctrl_cfg
  },
};
static icb_route_list_type route_chm_apps_qhs_vsense_ctrl_cfg_list =
{
  3,
  route_chm_apps_qhs_vsense_ctrl_cfg_list_array
};
static icb_pair_type route_chm_apps_qns_llcc_list_array[1] =
{
  {
    &master_chm_apps,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_chm_apps_qns_llcc_list =
{
  1,
  route_chm_apps_qns_llcc_list_array
};
static icb_pair_type route_chm_apps_qss_apss_list_array[2] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_apss
  },
};
static icb_route_list_type route_chm_apps_qss_apss_list =
{
  2,
  route_chm_apps_qss_apss_list_array
};
static icb_pair_type route_chm_apps_qss_ddrss_cfg_list_array[2] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_ddrss_cfg
  },
};
static icb_route_list_type route_chm_apps_qss_ddrss_cfg_list =
{
  2,
  route_chm_apps_qss_ddrss_cfg_list_array
};
static icb_pair_type route_chm_apps_qss_nsp_qtb_cfg_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_nsp_qtb_cfg
  },
};
static icb_route_list_type route_chm_apps_qss_nsp_qtb_cfg_list =
{
  3,
  route_chm_apps_qss_nsp_qtb_cfg_list_array
};
static icb_pair_type route_chm_apps_qxs_imem_list_array[2] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qxs_imem
  },
};
static icb_route_list_type route_chm_apps_qxs_imem_list =
{
  2,
  route_chm_apps_qxs_imem_list_array
};
static icb_pair_type route_chm_apps_srvc_cnoc_cfg_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_srvc_cnoc_cfg
  },
};
static icb_route_list_type route_chm_apps_srvc_cnoc_cfg_list =
{
  3,
  route_chm_apps_srvc_cnoc_cfg_list_array
};
static icb_pair_type route_chm_apps_srvc_cnoc_main_list_array[2] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_srvc_cnoc_main
  },
};
static icb_route_list_type route_chm_apps_srvc_cnoc_main_list =
{
  2,
  route_chm_apps_srvc_cnoc_main_list_array
};
static icb_pair_type route_chm_apps_srvc_mnoc_list_array[4] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_mnoc_cfg
  },
  {
    &master_qsm_mnoc_cfg,
    &slave_srvc_mnoc
  },
};
static icb_route_list_type route_chm_apps_srvc_mnoc_list =
{
  4,
  route_chm_apps_srvc_mnoc_list_array
};
static icb_pair_type route_chm_apps_srvc_pcie_aggre_noc_list_array[4] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_pcie_anoc_cfg
  },
  {
    &master_qsm_pcie_anoc_cfg,
    &slave_srvc_pcie_aggre_noc
  },
};
static icb_route_list_type route_chm_apps_srvc_pcie_aggre_noc_list =
{
  4,
  route_chm_apps_srvc_pcie_aggre_noc_list_array
};
static icb_pair_type route_chm_apps_xs_pcie_0_list_array[2] =
{
  {
    &master_chm_apps,
    &slave_qns_pcie
  },
  {
    &master_qnm_gemnoc_pcie,
    &slave_xs_pcie_0
  },
};
static icb_route_list_type route_chm_apps_xs_pcie_0_list =
{
  2,
  route_chm_apps_xs_pcie_0_list_array
};
static icb_pair_type route_chm_apps_xs_qdss_stm_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_qdss_stm
  },
};
static icb_route_list_type route_chm_apps_xs_qdss_stm_list =
{
  3,
  route_chm_apps_xs_qdss_stm_list_array
};
static icb_pair_type route_chm_apps_xs_sys_tcu_cfg_list_array[3] =
{
  {
    &master_chm_apps,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_sys_tcu_cfg
  },
};
static icb_route_list_type route_chm_apps_xs_sys_tcu_cfg_list =
{
  3,
  route_chm_apps_xs_sys_tcu_cfg_list_array
};
static icb_pair_type route_ddr_perf_mode_master_ddr_perf_mode_slave_list_array[1] =
{
  {
    &master_ddr_perf_mode_master,
    &slave_ddr_perf_mode_slave
  },
};
static icb_route_list_type route_ddr_perf_mode_master_ddr_perf_mode_slave_list =
{
  1,
  route_ddr_perf_mode_master_ddr_perf_mode_slave_list_array
};
static icb_pair_type route_llcc_mc_ebi_list_array[1] =
{
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_llcc_mc_ebi_list =
{
  1,
  route_llcc_mc_ebi_list_array
};
static icb_pair_type route_qhm_qdss_bam_ebi_list_array[4] =
{
  {
    &master_qhm_qdss_bam,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qhm_qdss_bam_ebi_list =
{
  4,
  route_qhm_qdss_bam_ebi_list_array
};
static icb_pair_type route_qhm_qdss_bam_qns_llcc_list_array[3] =
{
  {
    &master_qhm_qdss_bam,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qhm_qdss_bam_qns_llcc_list =
{
  3,
  route_qhm_qdss_bam_qns_llcc_list_array
};
static icb_pair_type route_qhm_qdss_bam_xs_pcie_0_list_array[4] =
{
  {
    &master_qhm_qdss_bam,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_pcie
  },
  {
    &master_qnm_gemnoc_pcie,
    &slave_xs_pcie_0
  },
};
static icb_route_list_type route_qhm_qdss_bam_xs_pcie_0_list =
{
  4,
  route_qhm_qdss_bam_xs_pcie_0_list_array
};
static icb_pair_type route_qhm_qspi_ebi_list_array[4] =
{
  {
    &master_qhm_qspi,
    &slave_qns_a1noc_snoc
  },
  {
    &master_qnm_aggre1_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qhm_qspi_ebi_list =
{
  4,
  route_qhm_qspi_ebi_list_array
};
static icb_pair_type route_qhm_qspi_qns_llcc_list_array[3] =
{
  {
    &master_qhm_qspi,
    &slave_qns_a1noc_snoc
  },
  {
    &master_qnm_aggre1_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qhm_qspi_qns_llcc_list =
{
  3,
  route_qhm_qspi_qns_llcc_list_array
};
static icb_pair_type route_qhm_qspi_xs_pcie_0_list_array[4] =
{
  {
    &master_qhm_qspi,
    &slave_qns_a1noc_snoc
  },
  {
    &master_qnm_aggre1_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_pcie
  },
  {
    &master_qnm_gemnoc_pcie,
    &slave_xs_pcie_0
  },
};
static icb_route_list_type route_qhm_qspi_xs_pcie_0_list =
{
  4,
  route_qhm_qspi_xs_pcie_0_list_array
};
static icb_pair_type route_qhm_qup1_ebi_list_array[4] =
{
  {
    &master_qhm_qup1,
    &slave_qns_a1noc_snoc
  },
  {
    &master_qnm_aggre1_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qhm_qup1_ebi_list =
{
  4,
  route_qhm_qup1_ebi_list_array
};
static icb_pair_type route_qhm_qup1_qns_llcc_list_array[3] =
{
  {
    &master_qhm_qup1,
    &slave_qns_a1noc_snoc
  },
  {
    &master_qnm_aggre1_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qhm_qup1_qns_llcc_list =
{
  3,
  route_qhm_qup1_qns_llcc_list_array
};
static icb_pair_type route_qhm_qup1_xs_pcie_0_list_array[4] =
{
  {
    &master_qhm_qup1,
    &slave_qns_a1noc_snoc
  },
  {
    &master_qnm_aggre1_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_pcie
  },
  {
    &master_qnm_gemnoc_pcie,
    &slave_xs_pcie_0
  },
};
static icb_route_list_type route_qhm_qup1_xs_pcie_0_list =
{
  4,
  route_qhm_qup1_xs_pcie_0_list_array
};
static icb_pair_type route_qhm_qup2_ebi_list_array[4] =
{
  {
    &master_qhm_qup2,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qhm_qup2_ebi_list =
{
  4,
  route_qhm_qup2_ebi_list_array
};
static icb_pair_type route_qhm_qup2_qns_llcc_list_array[3] =
{
  {
    &master_qhm_qup2,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qhm_qup2_qns_llcc_list =
{
  3,
  route_qhm_qup2_qns_llcc_list_array
};
static icb_pair_type route_qhm_qup2_xs_pcie_0_list_array[4] =
{
  {
    &master_qhm_qup2,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_pcie
  },
  {
    &master_qnm_gemnoc_pcie,
    &slave_xs_pcie_0
  },
};
static icb_route_list_type route_qhm_qup2_xs_pcie_0_list =
{
  4,
  route_qhm_qup2_xs_pcie_0_list_array
};
static icb_pair_type route_qnm_camnoc_hf_ebi_list_array[3] =
{
  {
    &master_qnm_camnoc_hf,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qnm_camnoc_hf_ebi_list =
{
  3,
  route_qnm_camnoc_hf_ebi_list_array
};
static icb_pair_type route_qnm_camnoc_hf_qns_llcc_list_array[2] =
{
  {
    &master_qnm_camnoc_hf,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qnm_camnoc_hf_qns_llcc_list =
{
  2,
  route_qnm_camnoc_hf_qns_llcc_list_array
};
static icb_pair_type route_qnm_camnoc_icp_ebi_list_array[3] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qnm_camnoc_icp_ebi_list =
{
  3,
  route_qnm_camnoc_icp_ebi_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_ahb2phy0_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy0
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_ahb2phy0_list =
{
  4,
  route_qnm_camnoc_icp_qhs_ahb2phy0_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_ahb2phy1_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy1
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_ahb2phy1_list =
{
  4,
  route_qnm_camnoc_icp_qhs_ahb2phy1_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_aoss_list_array[3] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_aoss
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_aoss_list =
{
  3,
  route_qnm_camnoc_icp_qhs_aoss_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_camera_cfg_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_camera_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_camera_cfg_list =
{
  4,
  route_qnm_camnoc_icp_qhs_camera_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_clk_ctl_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_clk_ctl
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_clk_ctl_list =
{
  4,
  route_qnm_camnoc_icp_qhs_clk_ctl_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_cpr_cx_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_cx
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_cpr_cx_list =
{
  4,
  route_qnm_camnoc_icp_qhs_cpr_cx_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_cpr_hmx_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_hmx
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_cpr_hmx_list =
{
  4,
  route_qnm_camnoc_icp_qhs_cpr_hmx_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_cpr_mmcx_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mmcx
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_cpr_mmcx_list =
{
  4,
  route_qnm_camnoc_icp_qhs_cpr_mmcx_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_cpr_mxa_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxa
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_cpr_mxa_list =
{
  4,
  route_qnm_camnoc_icp_qhs_cpr_mxa_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_cpr_mxc_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxc
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_cpr_mxc_list =
{
  4,
  route_qnm_camnoc_icp_qhs_cpr_mxc_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_cpr_nspcx_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_nspcx
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_cpr_nspcx_list =
{
  4,
  route_qnm_camnoc_icp_qhs_cpr_nspcx_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_crypto0_cfg_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_crypto0_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_crypto0_cfg_list =
{
  4,
  route_qnm_camnoc_icp_qhs_crypto0_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_cx_rdpm_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cx_rdpm
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_cx_rdpm_list =
{
  4,
  route_qnm_camnoc_icp_qhs_cx_rdpm_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_display_cfg_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_display_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_display_cfg_list =
{
  4,
  route_qnm_camnoc_icp_qhs_display_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_gpuss_cfg_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_gpuss_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_gpuss_cfg_list =
{
  4,
  route_qnm_camnoc_icp_qhs_gpuss_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_i2c_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i2c
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_i2c_list =
{
  4,
  route_qnm_camnoc_icp_qhs_i2c_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_i3c_ibi0_cfg_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi0_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_i3c_ibi0_cfg_list =
{
  4,
  route_qnm_camnoc_icp_qhs_i3c_ibi0_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_i3c_ibi1_cfg_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi1_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_i3c_ibi1_cfg_list =
{
  4,
  route_qnm_camnoc_icp_qhs_i3c_ibi1_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_imem_cfg_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_imem_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_imem_cfg_list =
{
  4,
  route_qnm_camnoc_icp_qhs_imem_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_ipa_list_array[3] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipa
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_ipa_list =
{
  3,
  route_qnm_camnoc_icp_qhs_ipa_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_ipc_router_list_array[3] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipc_router
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_ipc_router_list =
{
  3,
  route_qnm_camnoc_icp_qhs_ipc_router_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_mss_cfg_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mss_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_mss_cfg_list =
{
  4,
  route_qnm_camnoc_icp_qhs_mss_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_mx_2_rdpm_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_2_rdpm
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_mx_2_rdpm_list =
{
  4,
  route_qnm_camnoc_icp_qhs_mx_2_rdpm_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_mx_rdpm_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_rdpm
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_mx_rdpm_list =
{
  4,
  route_qnm_camnoc_icp_qhs_mx_rdpm_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_pcie0_cfg_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie0_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_pcie0_cfg_list =
{
  4,
  route_qnm_camnoc_icp_qhs_pcie0_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_pcie1_cfg_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie1_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_pcie1_cfg_list =
{
  4,
  route_qnm_camnoc_icp_qhs_pcie1_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_pcie_rscc_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie_rscc
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_pcie_rscc_list =
{
  4,
  route_qnm_camnoc_icp_qhs_pcie_rscc_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_pdm_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pdm
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_pdm_list =
{
  4,
  route_qnm_camnoc_icp_qhs_pdm_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_prng_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_prng
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_prng_list =
{
  4,
  route_qnm_camnoc_icp_qhs_prng_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_qdss_cfg_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qdss_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_qdss_cfg_list =
{
  4,
  route_qnm_camnoc_icp_qhs_qdss_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_qspi_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qspi
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_qspi_list =
{
  4,
  route_qnm_camnoc_icp_qhs_qspi_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_qup02_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup02
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_qup02_list =
{
  4,
  route_qnm_camnoc_icp_qhs_qup02_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_qup1_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup1
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_qup1_list =
{
  4,
  route_qnm_camnoc_icp_qhs_qup1_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_qup2_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup2
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_qup2_list =
{
  4,
  route_qnm_camnoc_icp_qhs_qup2_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_sdc2_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc2
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_sdc2_list =
{
  4,
  route_qnm_camnoc_icp_qhs_sdc2_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_sdc4_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc4
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_sdc4_list =
{
  4,
  route_qnm_camnoc_icp_qhs_sdc4_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_spss_cfg_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_spss_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_spss_cfg_list =
{
  4,
  route_qnm_camnoc_icp_qhs_spss_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_tcsr_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tcsr
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_tcsr_list =
{
  4,
  route_qnm_camnoc_icp_qhs_tcsr_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_tlmm_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tlmm
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_tlmm_list =
{
  4,
  route_qnm_camnoc_icp_qhs_tlmm_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_tme_cfg_list_array[3] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_tme_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_tme_cfg_list =
{
  3,
  route_qnm_camnoc_icp_qhs_tme_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_ufs_mem_cfg_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ufs_mem_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_ufs_mem_cfg_list =
{
  4,
  route_qnm_camnoc_icp_qhs_ufs_mem_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_usb3_0_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_usb3_0
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_usb3_0_list =
{
  4,
  route_qnm_camnoc_icp_qhs_usb3_0_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_venus_cfg_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_venus_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_venus_cfg_list =
{
  4,
  route_qnm_camnoc_icp_qhs_venus_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qhs_vsense_ctrl_cfg_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_vsense_ctrl_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qhs_vsense_ctrl_cfg_list =
{
  4,
  route_qnm_camnoc_icp_qhs_vsense_ctrl_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qns_llcc_list_array[2] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qns_llcc_list =
{
  2,
  route_qnm_camnoc_icp_qns_llcc_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qss_apss_list_array[3] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_apss
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qss_apss_list =
{
  3,
  route_qnm_camnoc_icp_qss_apss_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qss_ddrss_cfg_list_array[3] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_ddrss_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qss_ddrss_cfg_list =
{
  3,
  route_qnm_camnoc_icp_qss_ddrss_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qss_nsp_qtb_cfg_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_nsp_qtb_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qss_nsp_qtb_cfg_list =
{
  4,
  route_qnm_camnoc_icp_qss_nsp_qtb_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_qxs_imem_list_array[3] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qxs_imem
  },
};
static icb_route_list_type route_qnm_camnoc_icp_qxs_imem_list =
{
  3,
  route_qnm_camnoc_icp_qxs_imem_list_array
};
static icb_pair_type route_qnm_camnoc_icp_srvc_cnoc_cfg_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_srvc_cnoc_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_srvc_cnoc_cfg_list =
{
  4,
  route_qnm_camnoc_icp_srvc_cnoc_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_icp_srvc_cnoc_main_list_array[3] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_srvc_cnoc_main
  },
};
static icb_route_list_type route_qnm_camnoc_icp_srvc_cnoc_main_list =
{
  3,
  route_qnm_camnoc_icp_srvc_cnoc_main_list_array
};
static icb_pair_type route_qnm_camnoc_icp_srvc_mnoc_list_array[5] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_mnoc_cfg
  },
  {
    &master_qsm_mnoc_cfg,
    &slave_srvc_mnoc
  },
};
static icb_route_list_type route_qnm_camnoc_icp_srvc_mnoc_list =
{
  5,
  route_qnm_camnoc_icp_srvc_mnoc_list_array
};
static icb_pair_type route_qnm_camnoc_icp_srvc_pcie_aggre_noc_list_array[5] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_pcie_anoc_cfg
  },
  {
    &master_qsm_pcie_anoc_cfg,
    &slave_srvc_pcie_aggre_noc
  },
};
static icb_route_list_type route_qnm_camnoc_icp_srvc_pcie_aggre_noc_list =
{
  5,
  route_qnm_camnoc_icp_srvc_pcie_aggre_noc_list_array
};
static icb_pair_type route_qnm_camnoc_icp_xs_qdss_stm_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_qdss_stm
  },
};
static icb_route_list_type route_qnm_camnoc_icp_xs_qdss_stm_list =
{
  4,
  route_qnm_camnoc_icp_xs_qdss_stm_list_array
};
static icb_pair_type route_qnm_camnoc_icp_xs_sys_tcu_cfg_list_array[4] =
{
  {
    &master_qnm_camnoc_icp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_sys_tcu_cfg
  },
};
static icb_route_list_type route_qnm_camnoc_icp_xs_sys_tcu_cfg_list =
{
  4,
  route_qnm_camnoc_icp_xs_sys_tcu_cfg_list_array
};
static icb_pair_type route_qnm_camnoc_sf_ebi_list_array[3] =
{
  {
    &master_qnm_camnoc_sf,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qnm_camnoc_sf_ebi_list =
{
  3,
  route_qnm_camnoc_sf_ebi_list_array
};
static icb_pair_type route_qnm_camnoc_sf_qns_llcc_list_array[2] =
{
  {
    &master_qnm_camnoc_sf,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qnm_camnoc_sf_qns_llcc_list =
{
  2,
  route_qnm_camnoc_sf_qns_llcc_list_array
};
static icb_pair_type route_qnm_gpu_ebi_list_array[2] =
{
  {
    &master_qnm_gpu,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qnm_gpu_ebi_list =
{
  2,
  route_qnm_gpu_ebi_list_array
};
static icb_pair_type route_qnm_gpu_qhs_ahb2phy0_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy0
  },
};
static icb_route_list_type route_qnm_gpu_qhs_ahb2phy0_list =
{
  3,
  route_qnm_gpu_qhs_ahb2phy0_list_array
};
static icb_pair_type route_qnm_gpu_qhs_ahb2phy1_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy1
  },
};
static icb_route_list_type route_qnm_gpu_qhs_ahb2phy1_list =
{
  3,
  route_qnm_gpu_qhs_ahb2phy1_list_array
};
static icb_pair_type route_qnm_gpu_qhs_aoss_list_array[2] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_aoss
  },
};
static icb_route_list_type route_qnm_gpu_qhs_aoss_list =
{
  2,
  route_qnm_gpu_qhs_aoss_list_array
};
static icb_pair_type route_qnm_gpu_qhs_camera_cfg_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_camera_cfg
  },
};
static icb_route_list_type route_qnm_gpu_qhs_camera_cfg_list =
{
  3,
  route_qnm_gpu_qhs_camera_cfg_list_array
};
static icb_pair_type route_qnm_gpu_qhs_clk_ctl_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_clk_ctl
  },
};
static icb_route_list_type route_qnm_gpu_qhs_clk_ctl_list =
{
  3,
  route_qnm_gpu_qhs_clk_ctl_list_array
};
static icb_pair_type route_qnm_gpu_qhs_cpr_cx_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_cx
  },
};
static icb_route_list_type route_qnm_gpu_qhs_cpr_cx_list =
{
  3,
  route_qnm_gpu_qhs_cpr_cx_list_array
};
static icb_pair_type route_qnm_gpu_qhs_cpr_hmx_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_hmx
  },
};
static icb_route_list_type route_qnm_gpu_qhs_cpr_hmx_list =
{
  3,
  route_qnm_gpu_qhs_cpr_hmx_list_array
};
static icb_pair_type route_qnm_gpu_qhs_cpr_mmcx_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mmcx
  },
};
static icb_route_list_type route_qnm_gpu_qhs_cpr_mmcx_list =
{
  3,
  route_qnm_gpu_qhs_cpr_mmcx_list_array
};
static icb_pair_type route_qnm_gpu_qhs_cpr_mxa_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxa
  },
};
static icb_route_list_type route_qnm_gpu_qhs_cpr_mxa_list =
{
  3,
  route_qnm_gpu_qhs_cpr_mxa_list_array
};
static icb_pair_type route_qnm_gpu_qhs_cpr_mxc_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxc
  },
};
static icb_route_list_type route_qnm_gpu_qhs_cpr_mxc_list =
{
  3,
  route_qnm_gpu_qhs_cpr_mxc_list_array
};
static icb_pair_type route_qnm_gpu_qhs_cpr_nspcx_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_nspcx
  },
};
static icb_route_list_type route_qnm_gpu_qhs_cpr_nspcx_list =
{
  3,
  route_qnm_gpu_qhs_cpr_nspcx_list_array
};
static icb_pair_type route_qnm_gpu_qhs_crypto0_cfg_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_crypto0_cfg
  },
};
static icb_route_list_type route_qnm_gpu_qhs_crypto0_cfg_list =
{
  3,
  route_qnm_gpu_qhs_crypto0_cfg_list_array
};
static icb_pair_type route_qnm_gpu_qhs_cx_rdpm_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cx_rdpm
  },
};
static icb_route_list_type route_qnm_gpu_qhs_cx_rdpm_list =
{
  3,
  route_qnm_gpu_qhs_cx_rdpm_list_array
};
static icb_pair_type route_qnm_gpu_qhs_display_cfg_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_display_cfg
  },
};
static icb_route_list_type route_qnm_gpu_qhs_display_cfg_list =
{
  3,
  route_qnm_gpu_qhs_display_cfg_list_array
};
static icb_pair_type route_qnm_gpu_qhs_gpuss_cfg_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_gpuss_cfg
  },
};
static icb_route_list_type route_qnm_gpu_qhs_gpuss_cfg_list =
{
  3,
  route_qnm_gpu_qhs_gpuss_cfg_list_array
};
static icb_pair_type route_qnm_gpu_qhs_i2c_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i2c
  },
};
static icb_route_list_type route_qnm_gpu_qhs_i2c_list =
{
  3,
  route_qnm_gpu_qhs_i2c_list_array
};
static icb_pair_type route_qnm_gpu_qhs_i3c_ibi0_cfg_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi0_cfg
  },
};
static icb_route_list_type route_qnm_gpu_qhs_i3c_ibi0_cfg_list =
{
  3,
  route_qnm_gpu_qhs_i3c_ibi0_cfg_list_array
};
static icb_pair_type route_qnm_gpu_qhs_i3c_ibi1_cfg_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi1_cfg
  },
};
static icb_route_list_type route_qnm_gpu_qhs_i3c_ibi1_cfg_list =
{
  3,
  route_qnm_gpu_qhs_i3c_ibi1_cfg_list_array
};
static icb_pair_type route_qnm_gpu_qhs_imem_cfg_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_imem_cfg
  },
};
static icb_route_list_type route_qnm_gpu_qhs_imem_cfg_list =
{
  3,
  route_qnm_gpu_qhs_imem_cfg_list_array
};
static icb_pair_type route_qnm_gpu_qhs_ipa_list_array[2] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipa
  },
};
static icb_route_list_type route_qnm_gpu_qhs_ipa_list =
{
  2,
  route_qnm_gpu_qhs_ipa_list_array
};
static icb_pair_type route_qnm_gpu_qhs_ipc_router_list_array[2] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipc_router
  },
};
static icb_route_list_type route_qnm_gpu_qhs_ipc_router_list =
{
  2,
  route_qnm_gpu_qhs_ipc_router_list_array
};
static icb_pair_type route_qnm_gpu_qhs_mss_cfg_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mss_cfg
  },
};
static icb_route_list_type route_qnm_gpu_qhs_mss_cfg_list =
{
  3,
  route_qnm_gpu_qhs_mss_cfg_list_array
};
static icb_pair_type route_qnm_gpu_qhs_mx_2_rdpm_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_2_rdpm
  },
};
static icb_route_list_type route_qnm_gpu_qhs_mx_2_rdpm_list =
{
  3,
  route_qnm_gpu_qhs_mx_2_rdpm_list_array
};
static icb_pair_type route_qnm_gpu_qhs_mx_rdpm_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_rdpm
  },
};
static icb_route_list_type route_qnm_gpu_qhs_mx_rdpm_list =
{
  3,
  route_qnm_gpu_qhs_mx_rdpm_list_array
};
static icb_pair_type route_qnm_gpu_qhs_pcie0_cfg_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie0_cfg
  },
};
static icb_route_list_type route_qnm_gpu_qhs_pcie0_cfg_list =
{
  3,
  route_qnm_gpu_qhs_pcie0_cfg_list_array
};
static icb_pair_type route_qnm_gpu_qhs_pcie1_cfg_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie1_cfg
  },
};
static icb_route_list_type route_qnm_gpu_qhs_pcie1_cfg_list =
{
  3,
  route_qnm_gpu_qhs_pcie1_cfg_list_array
};
static icb_pair_type route_qnm_gpu_qhs_pcie_rscc_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie_rscc
  },
};
static icb_route_list_type route_qnm_gpu_qhs_pcie_rscc_list =
{
  3,
  route_qnm_gpu_qhs_pcie_rscc_list_array
};
static icb_pair_type route_qnm_gpu_qhs_pdm_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pdm
  },
};
static icb_route_list_type route_qnm_gpu_qhs_pdm_list =
{
  3,
  route_qnm_gpu_qhs_pdm_list_array
};
static icb_pair_type route_qnm_gpu_qhs_prng_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_prng
  },
};
static icb_route_list_type route_qnm_gpu_qhs_prng_list =
{
  3,
  route_qnm_gpu_qhs_prng_list_array
};
static icb_pair_type route_qnm_gpu_qhs_qdss_cfg_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qdss_cfg
  },
};
static icb_route_list_type route_qnm_gpu_qhs_qdss_cfg_list =
{
  3,
  route_qnm_gpu_qhs_qdss_cfg_list_array
};
static icb_pair_type route_qnm_gpu_qhs_qspi_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qspi
  },
};
static icb_route_list_type route_qnm_gpu_qhs_qspi_list =
{
  3,
  route_qnm_gpu_qhs_qspi_list_array
};
static icb_pair_type route_qnm_gpu_qhs_qup02_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup02
  },
};
static icb_route_list_type route_qnm_gpu_qhs_qup02_list =
{
  3,
  route_qnm_gpu_qhs_qup02_list_array
};
static icb_pair_type route_qnm_gpu_qhs_qup1_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup1
  },
};
static icb_route_list_type route_qnm_gpu_qhs_qup1_list =
{
  3,
  route_qnm_gpu_qhs_qup1_list_array
};
static icb_pair_type route_qnm_gpu_qhs_qup2_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup2
  },
};
static icb_route_list_type route_qnm_gpu_qhs_qup2_list =
{
  3,
  route_qnm_gpu_qhs_qup2_list_array
};
static icb_pair_type route_qnm_gpu_qhs_sdc2_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc2
  },
};
static icb_route_list_type route_qnm_gpu_qhs_sdc2_list =
{
  3,
  route_qnm_gpu_qhs_sdc2_list_array
};
static icb_pair_type route_qnm_gpu_qhs_sdc4_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc4
  },
};
static icb_route_list_type route_qnm_gpu_qhs_sdc4_list =
{
  3,
  route_qnm_gpu_qhs_sdc4_list_array
};
static icb_pair_type route_qnm_gpu_qhs_spss_cfg_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_spss_cfg
  },
};
static icb_route_list_type route_qnm_gpu_qhs_spss_cfg_list =
{
  3,
  route_qnm_gpu_qhs_spss_cfg_list_array
};
static icb_pair_type route_qnm_gpu_qhs_tcsr_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tcsr
  },
};
static icb_route_list_type route_qnm_gpu_qhs_tcsr_list =
{
  3,
  route_qnm_gpu_qhs_tcsr_list_array
};
static icb_pair_type route_qnm_gpu_qhs_tlmm_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tlmm
  },
};
static icb_route_list_type route_qnm_gpu_qhs_tlmm_list =
{
  3,
  route_qnm_gpu_qhs_tlmm_list_array
};
static icb_pair_type route_qnm_gpu_qhs_tme_cfg_list_array[2] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_tme_cfg
  },
};
static icb_route_list_type route_qnm_gpu_qhs_tme_cfg_list =
{
  2,
  route_qnm_gpu_qhs_tme_cfg_list_array
};
static icb_pair_type route_qnm_gpu_qhs_ufs_mem_cfg_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ufs_mem_cfg
  },
};
static icb_route_list_type route_qnm_gpu_qhs_ufs_mem_cfg_list =
{
  3,
  route_qnm_gpu_qhs_ufs_mem_cfg_list_array
};
static icb_pair_type route_qnm_gpu_qhs_usb3_0_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_usb3_0
  },
};
static icb_route_list_type route_qnm_gpu_qhs_usb3_0_list =
{
  3,
  route_qnm_gpu_qhs_usb3_0_list_array
};
static icb_pair_type route_qnm_gpu_qhs_venus_cfg_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_venus_cfg
  },
};
static icb_route_list_type route_qnm_gpu_qhs_venus_cfg_list =
{
  3,
  route_qnm_gpu_qhs_venus_cfg_list_array
};
static icb_pair_type route_qnm_gpu_qhs_vsense_ctrl_cfg_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_vsense_ctrl_cfg
  },
};
static icb_route_list_type route_qnm_gpu_qhs_vsense_ctrl_cfg_list =
{
  3,
  route_qnm_gpu_qhs_vsense_ctrl_cfg_list_array
};
static icb_pair_type route_qnm_gpu_qns_llcc_list_array[1] =
{
  {
    &master_qnm_gpu,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qnm_gpu_qns_llcc_list =
{
  1,
  route_qnm_gpu_qns_llcc_list_array
};
static icb_pair_type route_qnm_gpu_qss_apss_list_array[2] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_apss
  },
};
static icb_route_list_type route_qnm_gpu_qss_apss_list =
{
  2,
  route_qnm_gpu_qss_apss_list_array
};
static icb_pair_type route_qnm_gpu_qss_ddrss_cfg_list_array[2] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_ddrss_cfg
  },
};
static icb_route_list_type route_qnm_gpu_qss_ddrss_cfg_list =
{
  2,
  route_qnm_gpu_qss_ddrss_cfg_list_array
};
static icb_pair_type route_qnm_gpu_qss_nsp_qtb_cfg_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_nsp_qtb_cfg
  },
};
static icb_route_list_type route_qnm_gpu_qss_nsp_qtb_cfg_list =
{
  3,
  route_qnm_gpu_qss_nsp_qtb_cfg_list_array
};
static icb_pair_type route_qnm_gpu_qxs_imem_list_array[2] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qxs_imem
  },
};
static icb_route_list_type route_qnm_gpu_qxs_imem_list =
{
  2,
  route_qnm_gpu_qxs_imem_list_array
};
static icb_pair_type route_qnm_gpu_srvc_cnoc_cfg_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_srvc_cnoc_cfg
  },
};
static icb_route_list_type route_qnm_gpu_srvc_cnoc_cfg_list =
{
  3,
  route_qnm_gpu_srvc_cnoc_cfg_list_array
};
static icb_pair_type route_qnm_gpu_srvc_cnoc_main_list_array[2] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_srvc_cnoc_main
  },
};
static icb_route_list_type route_qnm_gpu_srvc_cnoc_main_list =
{
  2,
  route_qnm_gpu_srvc_cnoc_main_list_array
};
static icb_pair_type route_qnm_gpu_srvc_mnoc_list_array[4] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_mnoc_cfg
  },
  {
    &master_qsm_mnoc_cfg,
    &slave_srvc_mnoc
  },
};
static icb_route_list_type route_qnm_gpu_srvc_mnoc_list =
{
  4,
  route_qnm_gpu_srvc_mnoc_list_array
};
static icb_pair_type route_qnm_gpu_srvc_pcie_aggre_noc_list_array[4] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_pcie_anoc_cfg
  },
  {
    &master_qsm_pcie_anoc_cfg,
    &slave_srvc_pcie_aggre_noc
  },
};
static icb_route_list_type route_qnm_gpu_srvc_pcie_aggre_noc_list =
{
  4,
  route_qnm_gpu_srvc_pcie_aggre_noc_list_array
};
static icb_pair_type route_qnm_gpu_xs_qdss_stm_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_qdss_stm
  },
};
static icb_route_list_type route_qnm_gpu_xs_qdss_stm_list =
{
  3,
  route_qnm_gpu_xs_qdss_stm_list_array
};
static icb_pair_type route_qnm_gpu_xs_sys_tcu_cfg_list_array[3] =
{
  {
    &master_qnm_gpu,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_sys_tcu_cfg
  },
};
static icb_route_list_type route_qnm_gpu_xs_sys_tcu_cfg_list =
{
  3,
  route_qnm_gpu_xs_sys_tcu_cfg_list_array
};
static icb_pair_type route_qnm_mdp_ebi_list_array[3] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qnm_mdp_ebi_list =
{
  3,
  route_qnm_mdp_ebi_list_array
};
static icb_pair_type route_qnm_mdp_qhs_ahb2phy0_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy0
  },
};
static icb_route_list_type route_qnm_mdp_qhs_ahb2phy0_list =
{
  4,
  route_qnm_mdp_qhs_ahb2phy0_list_array
};
static icb_pair_type route_qnm_mdp_qhs_ahb2phy1_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy1
  },
};
static icb_route_list_type route_qnm_mdp_qhs_ahb2phy1_list =
{
  4,
  route_qnm_mdp_qhs_ahb2phy1_list_array
};
static icb_pair_type route_qnm_mdp_qhs_aoss_list_array[3] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_aoss
  },
};
static icb_route_list_type route_qnm_mdp_qhs_aoss_list =
{
  3,
  route_qnm_mdp_qhs_aoss_list_array
};
static icb_pair_type route_qnm_mdp_qhs_camera_cfg_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_camera_cfg
  },
};
static icb_route_list_type route_qnm_mdp_qhs_camera_cfg_list =
{
  4,
  route_qnm_mdp_qhs_camera_cfg_list_array
};
static icb_pair_type route_qnm_mdp_qhs_clk_ctl_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_clk_ctl
  },
};
static icb_route_list_type route_qnm_mdp_qhs_clk_ctl_list =
{
  4,
  route_qnm_mdp_qhs_clk_ctl_list_array
};
static icb_pair_type route_qnm_mdp_qhs_cpr_cx_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_cx
  },
};
static icb_route_list_type route_qnm_mdp_qhs_cpr_cx_list =
{
  4,
  route_qnm_mdp_qhs_cpr_cx_list_array
};
static icb_pair_type route_qnm_mdp_qhs_cpr_hmx_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_hmx
  },
};
static icb_route_list_type route_qnm_mdp_qhs_cpr_hmx_list =
{
  4,
  route_qnm_mdp_qhs_cpr_hmx_list_array
};
static icb_pair_type route_qnm_mdp_qhs_cpr_mmcx_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mmcx
  },
};
static icb_route_list_type route_qnm_mdp_qhs_cpr_mmcx_list =
{
  4,
  route_qnm_mdp_qhs_cpr_mmcx_list_array
};
static icb_pair_type route_qnm_mdp_qhs_cpr_mxa_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxa
  },
};
static icb_route_list_type route_qnm_mdp_qhs_cpr_mxa_list =
{
  4,
  route_qnm_mdp_qhs_cpr_mxa_list_array
};
static icb_pair_type route_qnm_mdp_qhs_cpr_mxc_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxc
  },
};
static icb_route_list_type route_qnm_mdp_qhs_cpr_mxc_list =
{
  4,
  route_qnm_mdp_qhs_cpr_mxc_list_array
};
static icb_pair_type route_qnm_mdp_qhs_cpr_nspcx_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_nspcx
  },
};
static icb_route_list_type route_qnm_mdp_qhs_cpr_nspcx_list =
{
  4,
  route_qnm_mdp_qhs_cpr_nspcx_list_array
};
static icb_pair_type route_qnm_mdp_qhs_crypto0_cfg_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_crypto0_cfg
  },
};
static icb_route_list_type route_qnm_mdp_qhs_crypto0_cfg_list =
{
  4,
  route_qnm_mdp_qhs_crypto0_cfg_list_array
};
static icb_pair_type route_qnm_mdp_qhs_cx_rdpm_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cx_rdpm
  },
};
static icb_route_list_type route_qnm_mdp_qhs_cx_rdpm_list =
{
  4,
  route_qnm_mdp_qhs_cx_rdpm_list_array
};
static icb_pair_type route_qnm_mdp_qhs_display_cfg_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_display_cfg
  },
};
static icb_route_list_type route_qnm_mdp_qhs_display_cfg_list =
{
  4,
  route_qnm_mdp_qhs_display_cfg_list_array
};
static icb_pair_type route_qnm_mdp_qhs_gpuss_cfg_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_gpuss_cfg
  },
};
static icb_route_list_type route_qnm_mdp_qhs_gpuss_cfg_list =
{
  4,
  route_qnm_mdp_qhs_gpuss_cfg_list_array
};
static icb_pair_type route_qnm_mdp_qhs_i2c_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i2c
  },
};
static icb_route_list_type route_qnm_mdp_qhs_i2c_list =
{
  4,
  route_qnm_mdp_qhs_i2c_list_array
};
static icb_pair_type route_qnm_mdp_qhs_i3c_ibi0_cfg_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi0_cfg
  },
};
static icb_route_list_type route_qnm_mdp_qhs_i3c_ibi0_cfg_list =
{
  4,
  route_qnm_mdp_qhs_i3c_ibi0_cfg_list_array
};
static icb_pair_type route_qnm_mdp_qhs_i3c_ibi1_cfg_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi1_cfg
  },
};
static icb_route_list_type route_qnm_mdp_qhs_i3c_ibi1_cfg_list =
{
  4,
  route_qnm_mdp_qhs_i3c_ibi1_cfg_list_array
};
static icb_pair_type route_qnm_mdp_qhs_imem_cfg_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_imem_cfg
  },
};
static icb_route_list_type route_qnm_mdp_qhs_imem_cfg_list =
{
  4,
  route_qnm_mdp_qhs_imem_cfg_list_array
};
static icb_pair_type route_qnm_mdp_qhs_ipa_list_array[3] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipa
  },
};
static icb_route_list_type route_qnm_mdp_qhs_ipa_list =
{
  3,
  route_qnm_mdp_qhs_ipa_list_array
};
static icb_pair_type route_qnm_mdp_qhs_ipc_router_list_array[3] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipc_router
  },
};
static icb_route_list_type route_qnm_mdp_qhs_ipc_router_list =
{
  3,
  route_qnm_mdp_qhs_ipc_router_list_array
};
static icb_pair_type route_qnm_mdp_qhs_mss_cfg_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mss_cfg
  },
};
static icb_route_list_type route_qnm_mdp_qhs_mss_cfg_list =
{
  4,
  route_qnm_mdp_qhs_mss_cfg_list_array
};
static icb_pair_type route_qnm_mdp_qhs_mx_2_rdpm_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_2_rdpm
  },
};
static icb_route_list_type route_qnm_mdp_qhs_mx_2_rdpm_list =
{
  4,
  route_qnm_mdp_qhs_mx_2_rdpm_list_array
};
static icb_pair_type route_qnm_mdp_qhs_mx_rdpm_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_rdpm
  },
};
static icb_route_list_type route_qnm_mdp_qhs_mx_rdpm_list =
{
  4,
  route_qnm_mdp_qhs_mx_rdpm_list_array
};
static icb_pair_type route_qnm_mdp_qhs_pcie0_cfg_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie0_cfg
  },
};
static icb_route_list_type route_qnm_mdp_qhs_pcie0_cfg_list =
{
  4,
  route_qnm_mdp_qhs_pcie0_cfg_list_array
};
static icb_pair_type route_qnm_mdp_qhs_pcie1_cfg_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie1_cfg
  },
};
static icb_route_list_type route_qnm_mdp_qhs_pcie1_cfg_list =
{
  4,
  route_qnm_mdp_qhs_pcie1_cfg_list_array
};
static icb_pair_type route_qnm_mdp_qhs_pcie_rscc_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie_rscc
  },
};
static icb_route_list_type route_qnm_mdp_qhs_pcie_rscc_list =
{
  4,
  route_qnm_mdp_qhs_pcie_rscc_list_array
};
static icb_pair_type route_qnm_mdp_qhs_pdm_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pdm
  },
};
static icb_route_list_type route_qnm_mdp_qhs_pdm_list =
{
  4,
  route_qnm_mdp_qhs_pdm_list_array
};
static icb_pair_type route_qnm_mdp_qhs_prng_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_prng
  },
};
static icb_route_list_type route_qnm_mdp_qhs_prng_list =
{
  4,
  route_qnm_mdp_qhs_prng_list_array
};
static icb_pair_type route_qnm_mdp_qhs_qdss_cfg_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qdss_cfg
  },
};
static icb_route_list_type route_qnm_mdp_qhs_qdss_cfg_list =
{
  4,
  route_qnm_mdp_qhs_qdss_cfg_list_array
};
static icb_pair_type route_qnm_mdp_qhs_qspi_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qspi
  },
};
static icb_route_list_type route_qnm_mdp_qhs_qspi_list =
{
  4,
  route_qnm_mdp_qhs_qspi_list_array
};
static icb_pair_type route_qnm_mdp_qhs_qup02_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup02
  },
};
static icb_route_list_type route_qnm_mdp_qhs_qup02_list =
{
  4,
  route_qnm_mdp_qhs_qup02_list_array
};
static icb_pair_type route_qnm_mdp_qhs_qup1_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup1
  },
};
static icb_route_list_type route_qnm_mdp_qhs_qup1_list =
{
  4,
  route_qnm_mdp_qhs_qup1_list_array
};
static icb_pair_type route_qnm_mdp_qhs_qup2_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup2
  },
};
static icb_route_list_type route_qnm_mdp_qhs_qup2_list =
{
  4,
  route_qnm_mdp_qhs_qup2_list_array
};
static icb_pair_type route_qnm_mdp_qhs_sdc2_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc2
  },
};
static icb_route_list_type route_qnm_mdp_qhs_sdc2_list =
{
  4,
  route_qnm_mdp_qhs_sdc2_list_array
};
static icb_pair_type route_qnm_mdp_qhs_sdc4_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc4
  },
};
static icb_route_list_type route_qnm_mdp_qhs_sdc4_list =
{
  4,
  route_qnm_mdp_qhs_sdc4_list_array
};
static icb_pair_type route_qnm_mdp_qhs_spss_cfg_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_spss_cfg
  },
};
static icb_route_list_type route_qnm_mdp_qhs_spss_cfg_list =
{
  4,
  route_qnm_mdp_qhs_spss_cfg_list_array
};
static icb_pair_type route_qnm_mdp_qhs_tcsr_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tcsr
  },
};
static icb_route_list_type route_qnm_mdp_qhs_tcsr_list =
{
  4,
  route_qnm_mdp_qhs_tcsr_list_array
};
static icb_pair_type route_qnm_mdp_qhs_tlmm_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tlmm
  },
};
static icb_route_list_type route_qnm_mdp_qhs_tlmm_list =
{
  4,
  route_qnm_mdp_qhs_tlmm_list_array
};
static icb_pair_type route_qnm_mdp_qhs_tme_cfg_list_array[3] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_tme_cfg
  },
};
static icb_route_list_type route_qnm_mdp_qhs_tme_cfg_list =
{
  3,
  route_qnm_mdp_qhs_tme_cfg_list_array
};
static icb_pair_type route_qnm_mdp_qhs_ufs_mem_cfg_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ufs_mem_cfg
  },
};
static icb_route_list_type route_qnm_mdp_qhs_ufs_mem_cfg_list =
{
  4,
  route_qnm_mdp_qhs_ufs_mem_cfg_list_array
};
static icb_pair_type route_qnm_mdp_qhs_usb3_0_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_usb3_0
  },
};
static icb_route_list_type route_qnm_mdp_qhs_usb3_0_list =
{
  4,
  route_qnm_mdp_qhs_usb3_0_list_array
};
static icb_pair_type route_qnm_mdp_qhs_venus_cfg_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_venus_cfg
  },
};
static icb_route_list_type route_qnm_mdp_qhs_venus_cfg_list =
{
  4,
  route_qnm_mdp_qhs_venus_cfg_list_array
};
static icb_pair_type route_qnm_mdp_qhs_vsense_ctrl_cfg_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_vsense_ctrl_cfg
  },
};
static icb_route_list_type route_qnm_mdp_qhs_vsense_ctrl_cfg_list =
{
  4,
  route_qnm_mdp_qhs_vsense_ctrl_cfg_list_array
};
static icb_pair_type route_qnm_mdp_qns_llcc_list_array[2] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qnm_mdp_qns_llcc_list =
{
  2,
  route_qnm_mdp_qns_llcc_list_array
};
static icb_pair_type route_qnm_mdp_qss_apss_list_array[3] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_apss
  },
};
static icb_route_list_type route_qnm_mdp_qss_apss_list =
{
  3,
  route_qnm_mdp_qss_apss_list_array
};
static icb_pair_type route_qnm_mdp_qss_ddrss_cfg_list_array[3] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_ddrss_cfg
  },
};
static icb_route_list_type route_qnm_mdp_qss_ddrss_cfg_list =
{
  3,
  route_qnm_mdp_qss_ddrss_cfg_list_array
};
static icb_pair_type route_qnm_mdp_qss_nsp_qtb_cfg_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_nsp_qtb_cfg
  },
};
static icb_route_list_type route_qnm_mdp_qss_nsp_qtb_cfg_list =
{
  4,
  route_qnm_mdp_qss_nsp_qtb_cfg_list_array
};
static icb_pair_type route_qnm_mdp_qxs_imem_list_array[3] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qxs_imem
  },
};
static icb_route_list_type route_qnm_mdp_qxs_imem_list =
{
  3,
  route_qnm_mdp_qxs_imem_list_array
};
static icb_pair_type route_qnm_mdp_srvc_cnoc_cfg_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_srvc_cnoc_cfg
  },
};
static icb_route_list_type route_qnm_mdp_srvc_cnoc_cfg_list =
{
  4,
  route_qnm_mdp_srvc_cnoc_cfg_list_array
};
static icb_pair_type route_qnm_mdp_srvc_cnoc_main_list_array[3] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_srvc_cnoc_main
  },
};
static icb_route_list_type route_qnm_mdp_srvc_cnoc_main_list =
{
  3,
  route_qnm_mdp_srvc_cnoc_main_list_array
};
static icb_pair_type route_qnm_mdp_srvc_mnoc_list_array[5] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_mnoc_cfg
  },
  {
    &master_qsm_mnoc_cfg,
    &slave_srvc_mnoc
  },
};
static icb_route_list_type route_qnm_mdp_srvc_mnoc_list =
{
  5,
  route_qnm_mdp_srvc_mnoc_list_array
};
static icb_pair_type route_qnm_mdp_srvc_pcie_aggre_noc_list_array[5] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_pcie_anoc_cfg
  },
  {
    &master_qsm_pcie_anoc_cfg,
    &slave_srvc_pcie_aggre_noc
  },
};
static icb_route_list_type route_qnm_mdp_srvc_pcie_aggre_noc_list =
{
  5,
  route_qnm_mdp_srvc_pcie_aggre_noc_list_array
};
static icb_pair_type route_qnm_mdp_xs_qdss_stm_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_qdss_stm
  },
};
static icb_route_list_type route_qnm_mdp_xs_qdss_stm_list =
{
  4,
  route_qnm_mdp_xs_qdss_stm_list_array
};
static icb_pair_type route_qnm_mdp_xs_sys_tcu_cfg_list_array[4] =
{
  {
    &master_qnm_mdp,
    &slave_qns_mem_noc_hf
  },
  {
    &master_qnm_mnoc_hf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_sys_tcu_cfg
  },
};
static icb_route_list_type route_qnm_mdp_xs_sys_tcu_cfg_list =
{
  4,
  route_qnm_mdp_xs_sys_tcu_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_ebi_list_array[2] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qnm_mdsp_ebi_list =
{
  2,
  route_qnm_mdsp_ebi_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_ahb2phy0_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy0
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_ahb2phy0_list =
{
  3,
  route_qnm_mdsp_qhs_ahb2phy0_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_ahb2phy1_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy1
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_ahb2phy1_list =
{
  3,
  route_qnm_mdsp_qhs_ahb2phy1_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_aoss_list_array[2] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_aoss
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_aoss_list =
{
  2,
  route_qnm_mdsp_qhs_aoss_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_camera_cfg_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_camera_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_camera_cfg_list =
{
  3,
  route_qnm_mdsp_qhs_camera_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_clk_ctl_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_clk_ctl
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_clk_ctl_list =
{
  3,
  route_qnm_mdsp_qhs_clk_ctl_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_cpr_cx_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_cx
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_cpr_cx_list =
{
  3,
  route_qnm_mdsp_qhs_cpr_cx_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_cpr_hmx_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_hmx
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_cpr_hmx_list =
{
  3,
  route_qnm_mdsp_qhs_cpr_hmx_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_cpr_mmcx_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mmcx
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_cpr_mmcx_list =
{
  3,
  route_qnm_mdsp_qhs_cpr_mmcx_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_cpr_mxa_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxa
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_cpr_mxa_list =
{
  3,
  route_qnm_mdsp_qhs_cpr_mxa_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_cpr_mxc_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxc
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_cpr_mxc_list =
{
  3,
  route_qnm_mdsp_qhs_cpr_mxc_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_cpr_nspcx_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_nspcx
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_cpr_nspcx_list =
{
  3,
  route_qnm_mdsp_qhs_cpr_nspcx_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_crypto0_cfg_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_crypto0_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_crypto0_cfg_list =
{
  3,
  route_qnm_mdsp_qhs_crypto0_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_cx_rdpm_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cx_rdpm
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_cx_rdpm_list =
{
  3,
  route_qnm_mdsp_qhs_cx_rdpm_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_display_cfg_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_display_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_display_cfg_list =
{
  3,
  route_qnm_mdsp_qhs_display_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_gpuss_cfg_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_gpuss_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_gpuss_cfg_list =
{
  3,
  route_qnm_mdsp_qhs_gpuss_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_i2c_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i2c
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_i2c_list =
{
  3,
  route_qnm_mdsp_qhs_i2c_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_i3c_ibi0_cfg_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi0_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_i3c_ibi0_cfg_list =
{
  3,
  route_qnm_mdsp_qhs_i3c_ibi0_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_i3c_ibi1_cfg_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi1_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_i3c_ibi1_cfg_list =
{
  3,
  route_qnm_mdsp_qhs_i3c_ibi1_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_imem_cfg_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_imem_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_imem_cfg_list =
{
  3,
  route_qnm_mdsp_qhs_imem_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_ipa_list_array[2] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipa
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_ipa_list =
{
  2,
  route_qnm_mdsp_qhs_ipa_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_ipc_router_list_array[2] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipc_router
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_ipc_router_list =
{
  2,
  route_qnm_mdsp_qhs_ipc_router_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_mss_cfg_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mss_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_mss_cfg_list =
{
  3,
  route_qnm_mdsp_qhs_mss_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_mx_2_rdpm_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_2_rdpm
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_mx_2_rdpm_list =
{
  3,
  route_qnm_mdsp_qhs_mx_2_rdpm_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_mx_rdpm_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_rdpm
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_mx_rdpm_list =
{
  3,
  route_qnm_mdsp_qhs_mx_rdpm_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_pcie0_cfg_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie0_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_pcie0_cfg_list =
{
  3,
  route_qnm_mdsp_qhs_pcie0_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_pcie1_cfg_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie1_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_pcie1_cfg_list =
{
  3,
  route_qnm_mdsp_qhs_pcie1_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_pcie_rscc_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie_rscc
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_pcie_rscc_list =
{
  3,
  route_qnm_mdsp_qhs_pcie_rscc_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_pdm_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pdm
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_pdm_list =
{
  3,
  route_qnm_mdsp_qhs_pdm_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_prng_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_prng
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_prng_list =
{
  3,
  route_qnm_mdsp_qhs_prng_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_qdss_cfg_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qdss_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_qdss_cfg_list =
{
  3,
  route_qnm_mdsp_qhs_qdss_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_qspi_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qspi
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_qspi_list =
{
  3,
  route_qnm_mdsp_qhs_qspi_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_qup02_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup02
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_qup02_list =
{
  3,
  route_qnm_mdsp_qhs_qup02_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_qup1_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup1
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_qup1_list =
{
  3,
  route_qnm_mdsp_qhs_qup1_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_qup2_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup2
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_qup2_list =
{
  3,
  route_qnm_mdsp_qhs_qup2_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_sdc2_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc2
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_sdc2_list =
{
  3,
  route_qnm_mdsp_qhs_sdc2_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_sdc4_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc4
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_sdc4_list =
{
  3,
  route_qnm_mdsp_qhs_sdc4_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_spss_cfg_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_spss_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_spss_cfg_list =
{
  3,
  route_qnm_mdsp_qhs_spss_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_tcsr_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tcsr
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_tcsr_list =
{
  3,
  route_qnm_mdsp_qhs_tcsr_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_tlmm_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tlmm
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_tlmm_list =
{
  3,
  route_qnm_mdsp_qhs_tlmm_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_tme_cfg_list_array[2] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_tme_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_tme_cfg_list =
{
  2,
  route_qnm_mdsp_qhs_tme_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_ufs_mem_cfg_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ufs_mem_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_ufs_mem_cfg_list =
{
  3,
  route_qnm_mdsp_qhs_ufs_mem_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_usb3_0_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_usb3_0
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_usb3_0_list =
{
  3,
  route_qnm_mdsp_qhs_usb3_0_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_venus_cfg_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_venus_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_venus_cfg_list =
{
  3,
  route_qnm_mdsp_qhs_venus_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_qhs_vsense_ctrl_cfg_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_vsense_ctrl_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_qhs_vsense_ctrl_cfg_list =
{
  3,
  route_qnm_mdsp_qhs_vsense_ctrl_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_qns_llcc_list_array[1] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qnm_mdsp_qns_llcc_list =
{
  1,
  route_qnm_mdsp_qns_llcc_list_array
};
static icb_pair_type route_qnm_mdsp_qss_apss_list_array[2] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_apss
  },
};
static icb_route_list_type route_qnm_mdsp_qss_apss_list =
{
  2,
  route_qnm_mdsp_qss_apss_list_array
};
static icb_pair_type route_qnm_mdsp_qss_ddrss_cfg_list_array[2] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_ddrss_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_qss_ddrss_cfg_list =
{
  2,
  route_qnm_mdsp_qss_ddrss_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_qss_nsp_qtb_cfg_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_nsp_qtb_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_qss_nsp_qtb_cfg_list =
{
  3,
  route_qnm_mdsp_qss_nsp_qtb_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_qxs_imem_list_array[2] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qxs_imem
  },
};
static icb_route_list_type route_qnm_mdsp_qxs_imem_list =
{
  2,
  route_qnm_mdsp_qxs_imem_list_array
};
static icb_pair_type route_qnm_mdsp_srvc_cnoc_cfg_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_srvc_cnoc_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_srvc_cnoc_cfg_list =
{
  3,
  route_qnm_mdsp_srvc_cnoc_cfg_list_array
};
static icb_pair_type route_qnm_mdsp_srvc_cnoc_main_list_array[2] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_srvc_cnoc_main
  },
};
static icb_route_list_type route_qnm_mdsp_srvc_cnoc_main_list =
{
  2,
  route_qnm_mdsp_srvc_cnoc_main_list_array
};
static icb_pair_type route_qnm_mdsp_srvc_mnoc_list_array[4] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_mnoc_cfg
  },
  {
    &master_qsm_mnoc_cfg,
    &slave_srvc_mnoc
  },
};
static icb_route_list_type route_qnm_mdsp_srvc_mnoc_list =
{
  4,
  route_qnm_mdsp_srvc_mnoc_list_array
};
static icb_pair_type route_qnm_mdsp_srvc_pcie_aggre_noc_list_array[4] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_pcie_anoc_cfg
  },
  {
    &master_qsm_pcie_anoc_cfg,
    &slave_srvc_pcie_aggre_noc
  },
};
static icb_route_list_type route_qnm_mdsp_srvc_pcie_aggre_noc_list =
{
  4,
  route_qnm_mdsp_srvc_pcie_aggre_noc_list_array
};
static icb_pair_type route_qnm_mdsp_xs_pcie_0_list_array[2] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_pcie
  },
  {
    &master_qnm_gemnoc_pcie,
    &slave_xs_pcie_0
  },
};
static icb_route_list_type route_qnm_mdsp_xs_pcie_0_list =
{
  2,
  route_qnm_mdsp_xs_pcie_0_list_array
};
static icb_pair_type route_qnm_mdsp_xs_qdss_stm_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_qdss_stm
  },
};
static icb_route_list_type route_qnm_mdsp_xs_qdss_stm_list =
{
  3,
  route_qnm_mdsp_xs_qdss_stm_list_array
};
static icb_pair_type route_qnm_mdsp_xs_sys_tcu_cfg_list_array[3] =
{
  {
    &master_qnm_mdsp,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_sys_tcu_cfg
  },
};
static icb_route_list_type route_qnm_mdsp_xs_sys_tcu_cfg_list =
{
  3,
  route_qnm_mdsp_xs_sys_tcu_cfg_list_array
};
static icb_pair_type route_qnm_nsp_ebi_list_array[3] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qnm_nsp_ebi_list =
{
  3,
  route_qnm_nsp_ebi_list_array
};
static icb_pair_type route_qnm_nsp_qhs_ahb2phy0_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy0
  },
};
static icb_route_list_type route_qnm_nsp_qhs_ahb2phy0_list =
{
  4,
  route_qnm_nsp_qhs_ahb2phy0_list_array
};
static icb_pair_type route_qnm_nsp_qhs_ahb2phy1_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy1
  },
};
static icb_route_list_type route_qnm_nsp_qhs_ahb2phy1_list =
{
  4,
  route_qnm_nsp_qhs_ahb2phy1_list_array
};
static icb_pair_type route_qnm_nsp_qhs_aoss_list_array[3] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_aoss
  },
};
static icb_route_list_type route_qnm_nsp_qhs_aoss_list =
{
  3,
  route_qnm_nsp_qhs_aoss_list_array
};
static icb_pair_type route_qnm_nsp_qhs_camera_cfg_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_camera_cfg
  },
};
static icb_route_list_type route_qnm_nsp_qhs_camera_cfg_list =
{
  4,
  route_qnm_nsp_qhs_camera_cfg_list_array
};
static icb_pair_type route_qnm_nsp_qhs_clk_ctl_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_clk_ctl
  },
};
static icb_route_list_type route_qnm_nsp_qhs_clk_ctl_list =
{
  4,
  route_qnm_nsp_qhs_clk_ctl_list_array
};
static icb_pair_type route_qnm_nsp_qhs_cpr_cx_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_cx
  },
};
static icb_route_list_type route_qnm_nsp_qhs_cpr_cx_list =
{
  4,
  route_qnm_nsp_qhs_cpr_cx_list_array
};
static icb_pair_type route_qnm_nsp_qhs_cpr_hmx_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_hmx
  },
};
static icb_route_list_type route_qnm_nsp_qhs_cpr_hmx_list =
{
  4,
  route_qnm_nsp_qhs_cpr_hmx_list_array
};
static icb_pair_type route_qnm_nsp_qhs_cpr_mmcx_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mmcx
  },
};
static icb_route_list_type route_qnm_nsp_qhs_cpr_mmcx_list =
{
  4,
  route_qnm_nsp_qhs_cpr_mmcx_list_array
};
static icb_pair_type route_qnm_nsp_qhs_cpr_mxa_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxa
  },
};
static icb_route_list_type route_qnm_nsp_qhs_cpr_mxa_list =
{
  4,
  route_qnm_nsp_qhs_cpr_mxa_list_array
};
static icb_pair_type route_qnm_nsp_qhs_cpr_mxc_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxc
  },
};
static icb_route_list_type route_qnm_nsp_qhs_cpr_mxc_list =
{
  4,
  route_qnm_nsp_qhs_cpr_mxc_list_array
};
static icb_pair_type route_qnm_nsp_qhs_cpr_nspcx_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_nspcx
  },
};
static icb_route_list_type route_qnm_nsp_qhs_cpr_nspcx_list =
{
  4,
  route_qnm_nsp_qhs_cpr_nspcx_list_array
};
static icb_pair_type route_qnm_nsp_qhs_crypto0_cfg_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_crypto0_cfg
  },
};
static icb_route_list_type route_qnm_nsp_qhs_crypto0_cfg_list =
{
  4,
  route_qnm_nsp_qhs_crypto0_cfg_list_array
};
static icb_pair_type route_qnm_nsp_qhs_cx_rdpm_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cx_rdpm
  },
};
static icb_route_list_type route_qnm_nsp_qhs_cx_rdpm_list =
{
  4,
  route_qnm_nsp_qhs_cx_rdpm_list_array
};
static icb_pair_type route_qnm_nsp_qhs_display_cfg_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_display_cfg
  },
};
static icb_route_list_type route_qnm_nsp_qhs_display_cfg_list =
{
  4,
  route_qnm_nsp_qhs_display_cfg_list_array
};
static icb_pair_type route_qnm_nsp_qhs_gpuss_cfg_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_gpuss_cfg
  },
};
static icb_route_list_type route_qnm_nsp_qhs_gpuss_cfg_list =
{
  4,
  route_qnm_nsp_qhs_gpuss_cfg_list_array
};
static icb_pair_type route_qnm_nsp_qhs_i2c_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i2c
  },
};
static icb_route_list_type route_qnm_nsp_qhs_i2c_list =
{
  4,
  route_qnm_nsp_qhs_i2c_list_array
};
static icb_pair_type route_qnm_nsp_qhs_i3c_ibi0_cfg_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi0_cfg
  },
};
static icb_route_list_type route_qnm_nsp_qhs_i3c_ibi0_cfg_list =
{
  4,
  route_qnm_nsp_qhs_i3c_ibi0_cfg_list_array
};
static icb_pair_type route_qnm_nsp_qhs_i3c_ibi1_cfg_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi1_cfg
  },
};
static icb_route_list_type route_qnm_nsp_qhs_i3c_ibi1_cfg_list =
{
  4,
  route_qnm_nsp_qhs_i3c_ibi1_cfg_list_array
};
static icb_pair_type route_qnm_nsp_qhs_imem_cfg_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_imem_cfg
  },
};
static icb_route_list_type route_qnm_nsp_qhs_imem_cfg_list =
{
  4,
  route_qnm_nsp_qhs_imem_cfg_list_array
};
static icb_pair_type route_qnm_nsp_qhs_ipa_list_array[3] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipa
  },
};
static icb_route_list_type route_qnm_nsp_qhs_ipa_list =
{
  3,
  route_qnm_nsp_qhs_ipa_list_array
};
static icb_pair_type route_qnm_nsp_qhs_ipc_router_list_array[3] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipc_router
  },
};
static icb_route_list_type route_qnm_nsp_qhs_ipc_router_list =
{
  3,
  route_qnm_nsp_qhs_ipc_router_list_array
};
static icb_pair_type route_qnm_nsp_qhs_mss_cfg_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mss_cfg
  },
};
static icb_route_list_type route_qnm_nsp_qhs_mss_cfg_list =
{
  4,
  route_qnm_nsp_qhs_mss_cfg_list_array
};
static icb_pair_type route_qnm_nsp_qhs_mx_2_rdpm_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_2_rdpm
  },
};
static icb_route_list_type route_qnm_nsp_qhs_mx_2_rdpm_list =
{
  4,
  route_qnm_nsp_qhs_mx_2_rdpm_list_array
};
static icb_pair_type route_qnm_nsp_qhs_mx_rdpm_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_rdpm
  },
};
static icb_route_list_type route_qnm_nsp_qhs_mx_rdpm_list =
{
  4,
  route_qnm_nsp_qhs_mx_rdpm_list_array
};
static icb_pair_type route_qnm_nsp_qhs_pcie0_cfg_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie0_cfg
  },
};
static icb_route_list_type route_qnm_nsp_qhs_pcie0_cfg_list =
{
  4,
  route_qnm_nsp_qhs_pcie0_cfg_list_array
};
static icb_pair_type route_qnm_nsp_qhs_pcie1_cfg_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie1_cfg
  },
};
static icb_route_list_type route_qnm_nsp_qhs_pcie1_cfg_list =
{
  4,
  route_qnm_nsp_qhs_pcie1_cfg_list_array
};
static icb_pair_type route_qnm_nsp_qhs_pcie_rscc_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie_rscc
  },
};
static icb_route_list_type route_qnm_nsp_qhs_pcie_rscc_list =
{
  4,
  route_qnm_nsp_qhs_pcie_rscc_list_array
};
static icb_pair_type route_qnm_nsp_qhs_pdm_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pdm
  },
};
static icb_route_list_type route_qnm_nsp_qhs_pdm_list =
{
  4,
  route_qnm_nsp_qhs_pdm_list_array
};
static icb_pair_type route_qnm_nsp_qhs_prng_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_prng
  },
};
static icb_route_list_type route_qnm_nsp_qhs_prng_list =
{
  4,
  route_qnm_nsp_qhs_prng_list_array
};
static icb_pair_type route_qnm_nsp_qhs_qdss_cfg_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qdss_cfg
  },
};
static icb_route_list_type route_qnm_nsp_qhs_qdss_cfg_list =
{
  4,
  route_qnm_nsp_qhs_qdss_cfg_list_array
};
static icb_pair_type route_qnm_nsp_qhs_qspi_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qspi
  },
};
static icb_route_list_type route_qnm_nsp_qhs_qspi_list =
{
  4,
  route_qnm_nsp_qhs_qspi_list_array
};
static icb_pair_type route_qnm_nsp_qhs_qup02_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup02
  },
};
static icb_route_list_type route_qnm_nsp_qhs_qup02_list =
{
  4,
  route_qnm_nsp_qhs_qup02_list_array
};
static icb_pair_type route_qnm_nsp_qhs_qup1_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup1
  },
};
static icb_route_list_type route_qnm_nsp_qhs_qup1_list =
{
  4,
  route_qnm_nsp_qhs_qup1_list_array
};
static icb_pair_type route_qnm_nsp_qhs_qup2_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup2
  },
};
static icb_route_list_type route_qnm_nsp_qhs_qup2_list =
{
  4,
  route_qnm_nsp_qhs_qup2_list_array
};
static icb_pair_type route_qnm_nsp_qhs_sdc2_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc2
  },
};
static icb_route_list_type route_qnm_nsp_qhs_sdc2_list =
{
  4,
  route_qnm_nsp_qhs_sdc2_list_array
};
static icb_pair_type route_qnm_nsp_qhs_sdc4_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc4
  },
};
static icb_route_list_type route_qnm_nsp_qhs_sdc4_list =
{
  4,
  route_qnm_nsp_qhs_sdc4_list_array
};
static icb_pair_type route_qnm_nsp_qhs_spss_cfg_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_spss_cfg
  },
};
static icb_route_list_type route_qnm_nsp_qhs_spss_cfg_list =
{
  4,
  route_qnm_nsp_qhs_spss_cfg_list_array
};
static icb_pair_type route_qnm_nsp_qhs_tcsr_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tcsr
  },
};
static icb_route_list_type route_qnm_nsp_qhs_tcsr_list =
{
  4,
  route_qnm_nsp_qhs_tcsr_list_array
};
static icb_pair_type route_qnm_nsp_qhs_tlmm_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tlmm
  },
};
static icb_route_list_type route_qnm_nsp_qhs_tlmm_list =
{
  4,
  route_qnm_nsp_qhs_tlmm_list_array
};
static icb_pair_type route_qnm_nsp_qhs_tme_cfg_list_array[3] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_tme_cfg
  },
};
static icb_route_list_type route_qnm_nsp_qhs_tme_cfg_list =
{
  3,
  route_qnm_nsp_qhs_tme_cfg_list_array
};
static icb_pair_type route_qnm_nsp_qhs_ufs_mem_cfg_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ufs_mem_cfg
  },
};
static icb_route_list_type route_qnm_nsp_qhs_ufs_mem_cfg_list =
{
  4,
  route_qnm_nsp_qhs_ufs_mem_cfg_list_array
};
static icb_pair_type route_qnm_nsp_qhs_usb3_0_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_usb3_0
  },
};
static icb_route_list_type route_qnm_nsp_qhs_usb3_0_list =
{
  4,
  route_qnm_nsp_qhs_usb3_0_list_array
};
static icb_pair_type route_qnm_nsp_qhs_venus_cfg_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_venus_cfg
  },
};
static icb_route_list_type route_qnm_nsp_qhs_venus_cfg_list =
{
  4,
  route_qnm_nsp_qhs_venus_cfg_list_array
};
static icb_pair_type route_qnm_nsp_qhs_vsense_ctrl_cfg_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_vsense_ctrl_cfg
  },
};
static icb_route_list_type route_qnm_nsp_qhs_vsense_ctrl_cfg_list =
{
  4,
  route_qnm_nsp_qhs_vsense_ctrl_cfg_list_array
};
static icb_pair_type route_qnm_nsp_qns_llcc_list_array[2] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qnm_nsp_qns_llcc_list =
{
  2,
  route_qnm_nsp_qns_llcc_list_array
};
static icb_pair_type route_qnm_nsp_qss_apss_list_array[3] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_apss
  },
};
static icb_route_list_type route_qnm_nsp_qss_apss_list =
{
  3,
  route_qnm_nsp_qss_apss_list_array
};
static icb_pair_type route_qnm_nsp_qss_ddrss_cfg_list_array[3] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_ddrss_cfg
  },
};
static icb_route_list_type route_qnm_nsp_qss_ddrss_cfg_list =
{
  3,
  route_qnm_nsp_qss_ddrss_cfg_list_array
};
static icb_pair_type route_qnm_nsp_qss_nsp_qtb_cfg_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_nsp_qtb_cfg
  },
};
static icb_route_list_type route_qnm_nsp_qss_nsp_qtb_cfg_list =
{
  4,
  route_qnm_nsp_qss_nsp_qtb_cfg_list_array
};
static icb_pair_type route_qnm_nsp_qxs_imem_list_array[3] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qxs_imem
  },
};
static icb_route_list_type route_qnm_nsp_qxs_imem_list =
{
  3,
  route_qnm_nsp_qxs_imem_list_array
};
static icb_pair_type route_qnm_nsp_srvc_cnoc_cfg_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_srvc_cnoc_cfg
  },
};
static icb_route_list_type route_qnm_nsp_srvc_cnoc_cfg_list =
{
  4,
  route_qnm_nsp_srvc_cnoc_cfg_list_array
};
static icb_pair_type route_qnm_nsp_srvc_cnoc_main_list_array[3] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_srvc_cnoc_main
  },
};
static icb_route_list_type route_qnm_nsp_srvc_cnoc_main_list =
{
  3,
  route_qnm_nsp_srvc_cnoc_main_list_array
};
static icb_pair_type route_qnm_nsp_srvc_mnoc_list_array[5] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_mnoc_cfg
  },
  {
    &master_qsm_mnoc_cfg,
    &slave_srvc_mnoc
  },
};
static icb_route_list_type route_qnm_nsp_srvc_mnoc_list =
{
  5,
  route_qnm_nsp_srvc_mnoc_list_array
};
static icb_pair_type route_qnm_nsp_srvc_pcie_aggre_noc_list_array[5] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_pcie_anoc_cfg
  },
  {
    &master_qsm_pcie_anoc_cfg,
    &slave_srvc_pcie_aggre_noc
  },
};
static icb_route_list_type route_qnm_nsp_srvc_pcie_aggre_noc_list =
{
  5,
  route_qnm_nsp_srvc_pcie_aggre_noc_list_array
};
static icb_pair_type route_qnm_nsp_xs_pcie_0_list_array[3] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_pcie
  },
  {
    &master_qnm_gemnoc_pcie,
    &slave_xs_pcie_0
  },
};
static icb_route_list_type route_qnm_nsp_xs_pcie_0_list =
{
  3,
  route_qnm_nsp_xs_pcie_0_list_array
};
static icb_pair_type route_qnm_nsp_xs_qdss_stm_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_qdss_stm
  },
};
static icb_route_list_type route_qnm_nsp_xs_qdss_stm_list =
{
  4,
  route_qnm_nsp_xs_qdss_stm_list_array
};
static icb_pair_type route_qnm_nsp_xs_sys_tcu_cfg_list_array[4] =
{
  {
    &master_qnm_nsp,
    &slave_qns_nsp_gemnoc
  },
  {
    &master_qnm_nsp_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_sys_tcu_cfg
  },
};
static icb_route_list_type route_qnm_nsp_xs_sys_tcu_cfg_list =
{
  4,
  route_qnm_nsp_xs_sys_tcu_cfg_list_array
};
static icb_pair_type route_qnm_pcie_ebi_list_array[2] =
{
  {
    &master_qnm_pcie,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qnm_pcie_ebi_list =
{
  2,
  route_qnm_pcie_ebi_list_array
};
static icb_pair_type route_qnm_pcie_qhs_ahb2phy0_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy0
  },
};
static icb_route_list_type route_qnm_pcie_qhs_ahb2phy0_list =
{
  3,
  route_qnm_pcie_qhs_ahb2phy0_list_array
};
static icb_pair_type route_qnm_pcie_qhs_ahb2phy1_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy1
  },
};
static icb_route_list_type route_qnm_pcie_qhs_ahb2phy1_list =
{
  3,
  route_qnm_pcie_qhs_ahb2phy1_list_array
};
static icb_pair_type route_qnm_pcie_qhs_aoss_list_array[2] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_aoss
  },
};
static icb_route_list_type route_qnm_pcie_qhs_aoss_list =
{
  2,
  route_qnm_pcie_qhs_aoss_list_array
};
static icb_pair_type route_qnm_pcie_qhs_camera_cfg_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_camera_cfg
  },
};
static icb_route_list_type route_qnm_pcie_qhs_camera_cfg_list =
{
  3,
  route_qnm_pcie_qhs_camera_cfg_list_array
};
static icb_pair_type route_qnm_pcie_qhs_clk_ctl_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_clk_ctl
  },
};
static icb_route_list_type route_qnm_pcie_qhs_clk_ctl_list =
{
  3,
  route_qnm_pcie_qhs_clk_ctl_list_array
};
static icb_pair_type route_qnm_pcie_qhs_cpr_cx_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_cx
  },
};
static icb_route_list_type route_qnm_pcie_qhs_cpr_cx_list =
{
  3,
  route_qnm_pcie_qhs_cpr_cx_list_array
};
static icb_pair_type route_qnm_pcie_qhs_cpr_hmx_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_hmx
  },
};
static icb_route_list_type route_qnm_pcie_qhs_cpr_hmx_list =
{
  3,
  route_qnm_pcie_qhs_cpr_hmx_list_array
};
static icb_pair_type route_qnm_pcie_qhs_cpr_mmcx_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mmcx
  },
};
static icb_route_list_type route_qnm_pcie_qhs_cpr_mmcx_list =
{
  3,
  route_qnm_pcie_qhs_cpr_mmcx_list_array
};
static icb_pair_type route_qnm_pcie_qhs_cpr_mxa_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxa
  },
};
static icb_route_list_type route_qnm_pcie_qhs_cpr_mxa_list =
{
  3,
  route_qnm_pcie_qhs_cpr_mxa_list_array
};
static icb_pair_type route_qnm_pcie_qhs_cpr_mxc_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxc
  },
};
static icb_route_list_type route_qnm_pcie_qhs_cpr_mxc_list =
{
  3,
  route_qnm_pcie_qhs_cpr_mxc_list_array
};
static icb_pair_type route_qnm_pcie_qhs_cpr_nspcx_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_nspcx
  },
};
static icb_route_list_type route_qnm_pcie_qhs_cpr_nspcx_list =
{
  3,
  route_qnm_pcie_qhs_cpr_nspcx_list_array
};
static icb_pair_type route_qnm_pcie_qhs_crypto0_cfg_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_crypto0_cfg
  },
};
static icb_route_list_type route_qnm_pcie_qhs_crypto0_cfg_list =
{
  3,
  route_qnm_pcie_qhs_crypto0_cfg_list_array
};
static icb_pair_type route_qnm_pcie_qhs_cx_rdpm_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cx_rdpm
  },
};
static icb_route_list_type route_qnm_pcie_qhs_cx_rdpm_list =
{
  3,
  route_qnm_pcie_qhs_cx_rdpm_list_array
};
static icb_pair_type route_qnm_pcie_qhs_display_cfg_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_display_cfg
  },
};
static icb_route_list_type route_qnm_pcie_qhs_display_cfg_list =
{
  3,
  route_qnm_pcie_qhs_display_cfg_list_array
};
static icb_pair_type route_qnm_pcie_qhs_gpuss_cfg_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_gpuss_cfg
  },
};
static icb_route_list_type route_qnm_pcie_qhs_gpuss_cfg_list =
{
  3,
  route_qnm_pcie_qhs_gpuss_cfg_list_array
};
static icb_pair_type route_qnm_pcie_qhs_i2c_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i2c
  },
};
static icb_route_list_type route_qnm_pcie_qhs_i2c_list =
{
  3,
  route_qnm_pcie_qhs_i2c_list_array
};
static icb_pair_type route_qnm_pcie_qhs_i3c_ibi0_cfg_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi0_cfg
  },
};
static icb_route_list_type route_qnm_pcie_qhs_i3c_ibi0_cfg_list =
{
  3,
  route_qnm_pcie_qhs_i3c_ibi0_cfg_list_array
};
static icb_pair_type route_qnm_pcie_qhs_i3c_ibi1_cfg_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi1_cfg
  },
};
static icb_route_list_type route_qnm_pcie_qhs_i3c_ibi1_cfg_list =
{
  3,
  route_qnm_pcie_qhs_i3c_ibi1_cfg_list_array
};
static icb_pair_type route_qnm_pcie_qhs_imem_cfg_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_imem_cfg
  },
};
static icb_route_list_type route_qnm_pcie_qhs_imem_cfg_list =
{
  3,
  route_qnm_pcie_qhs_imem_cfg_list_array
};
static icb_pair_type route_qnm_pcie_qhs_ipa_list_array[2] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipa
  },
};
static icb_route_list_type route_qnm_pcie_qhs_ipa_list =
{
  2,
  route_qnm_pcie_qhs_ipa_list_array
};
static icb_pair_type route_qnm_pcie_qhs_ipc_router_list_array[2] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipc_router
  },
};
static icb_route_list_type route_qnm_pcie_qhs_ipc_router_list =
{
  2,
  route_qnm_pcie_qhs_ipc_router_list_array
};
static icb_pair_type route_qnm_pcie_qhs_mss_cfg_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mss_cfg
  },
};
static icb_route_list_type route_qnm_pcie_qhs_mss_cfg_list =
{
  3,
  route_qnm_pcie_qhs_mss_cfg_list_array
};
static icb_pair_type route_qnm_pcie_qhs_mx_2_rdpm_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_2_rdpm
  },
};
static icb_route_list_type route_qnm_pcie_qhs_mx_2_rdpm_list =
{
  3,
  route_qnm_pcie_qhs_mx_2_rdpm_list_array
};
static icb_pair_type route_qnm_pcie_qhs_mx_rdpm_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_rdpm
  },
};
static icb_route_list_type route_qnm_pcie_qhs_mx_rdpm_list =
{
  3,
  route_qnm_pcie_qhs_mx_rdpm_list_array
};
static icb_pair_type route_qnm_pcie_qhs_pcie0_cfg_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie0_cfg
  },
};
static icb_route_list_type route_qnm_pcie_qhs_pcie0_cfg_list =
{
  3,
  route_qnm_pcie_qhs_pcie0_cfg_list_array
};
static icb_pair_type route_qnm_pcie_qhs_pcie1_cfg_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie1_cfg
  },
};
static icb_route_list_type route_qnm_pcie_qhs_pcie1_cfg_list =
{
  3,
  route_qnm_pcie_qhs_pcie1_cfg_list_array
};
static icb_pair_type route_qnm_pcie_qhs_pcie_rscc_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie_rscc
  },
};
static icb_route_list_type route_qnm_pcie_qhs_pcie_rscc_list =
{
  3,
  route_qnm_pcie_qhs_pcie_rscc_list_array
};
static icb_pair_type route_qnm_pcie_qhs_pdm_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pdm
  },
};
static icb_route_list_type route_qnm_pcie_qhs_pdm_list =
{
  3,
  route_qnm_pcie_qhs_pdm_list_array
};
static icb_pair_type route_qnm_pcie_qhs_prng_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_prng
  },
};
static icb_route_list_type route_qnm_pcie_qhs_prng_list =
{
  3,
  route_qnm_pcie_qhs_prng_list_array
};
static icb_pair_type route_qnm_pcie_qhs_qdss_cfg_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qdss_cfg
  },
};
static icb_route_list_type route_qnm_pcie_qhs_qdss_cfg_list =
{
  3,
  route_qnm_pcie_qhs_qdss_cfg_list_array
};
static icb_pair_type route_qnm_pcie_qhs_qspi_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qspi
  },
};
static icb_route_list_type route_qnm_pcie_qhs_qspi_list =
{
  3,
  route_qnm_pcie_qhs_qspi_list_array
};
static icb_pair_type route_qnm_pcie_qhs_qup02_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup02
  },
};
static icb_route_list_type route_qnm_pcie_qhs_qup02_list =
{
  3,
  route_qnm_pcie_qhs_qup02_list_array
};
static icb_pair_type route_qnm_pcie_qhs_qup1_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup1
  },
};
static icb_route_list_type route_qnm_pcie_qhs_qup1_list =
{
  3,
  route_qnm_pcie_qhs_qup1_list_array
};
static icb_pair_type route_qnm_pcie_qhs_qup2_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup2
  },
};
static icb_route_list_type route_qnm_pcie_qhs_qup2_list =
{
  3,
  route_qnm_pcie_qhs_qup2_list_array
};
static icb_pair_type route_qnm_pcie_qhs_sdc2_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc2
  },
};
static icb_route_list_type route_qnm_pcie_qhs_sdc2_list =
{
  3,
  route_qnm_pcie_qhs_sdc2_list_array
};
static icb_pair_type route_qnm_pcie_qhs_sdc4_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc4
  },
};
static icb_route_list_type route_qnm_pcie_qhs_sdc4_list =
{
  3,
  route_qnm_pcie_qhs_sdc4_list_array
};
static icb_pair_type route_qnm_pcie_qhs_spss_cfg_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_spss_cfg
  },
};
static icb_route_list_type route_qnm_pcie_qhs_spss_cfg_list =
{
  3,
  route_qnm_pcie_qhs_spss_cfg_list_array
};
static icb_pair_type route_qnm_pcie_qhs_tcsr_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tcsr
  },
};
static icb_route_list_type route_qnm_pcie_qhs_tcsr_list =
{
  3,
  route_qnm_pcie_qhs_tcsr_list_array
};
static icb_pair_type route_qnm_pcie_qhs_tlmm_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tlmm
  },
};
static icb_route_list_type route_qnm_pcie_qhs_tlmm_list =
{
  3,
  route_qnm_pcie_qhs_tlmm_list_array
};
static icb_pair_type route_qnm_pcie_qhs_tme_cfg_list_array[2] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_tme_cfg
  },
};
static icb_route_list_type route_qnm_pcie_qhs_tme_cfg_list =
{
  2,
  route_qnm_pcie_qhs_tme_cfg_list_array
};
static icb_pair_type route_qnm_pcie_qhs_ufs_mem_cfg_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ufs_mem_cfg
  },
};
static icb_route_list_type route_qnm_pcie_qhs_ufs_mem_cfg_list =
{
  3,
  route_qnm_pcie_qhs_ufs_mem_cfg_list_array
};
static icb_pair_type route_qnm_pcie_qhs_usb3_0_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_usb3_0
  },
};
static icb_route_list_type route_qnm_pcie_qhs_usb3_0_list =
{
  3,
  route_qnm_pcie_qhs_usb3_0_list_array
};
static icb_pair_type route_qnm_pcie_qhs_venus_cfg_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_venus_cfg
  },
};
static icb_route_list_type route_qnm_pcie_qhs_venus_cfg_list =
{
  3,
  route_qnm_pcie_qhs_venus_cfg_list_array
};
static icb_pair_type route_qnm_pcie_qhs_vsense_ctrl_cfg_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_vsense_ctrl_cfg
  },
};
static icb_route_list_type route_qnm_pcie_qhs_vsense_ctrl_cfg_list =
{
  3,
  route_qnm_pcie_qhs_vsense_ctrl_cfg_list_array
};
static icb_pair_type route_qnm_pcie_qns_llcc_list_array[1] =
{
  {
    &master_qnm_pcie,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qnm_pcie_qns_llcc_list =
{
  1,
  route_qnm_pcie_qns_llcc_list_array
};
static icb_pair_type route_qnm_pcie_qss_apss_list_array[2] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_apss
  },
};
static icb_route_list_type route_qnm_pcie_qss_apss_list =
{
  2,
  route_qnm_pcie_qss_apss_list_array
};
static icb_pair_type route_qnm_pcie_qss_ddrss_cfg_list_array[2] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_ddrss_cfg
  },
};
static icb_route_list_type route_qnm_pcie_qss_ddrss_cfg_list =
{
  2,
  route_qnm_pcie_qss_ddrss_cfg_list_array
};
static icb_pair_type route_qnm_pcie_qss_nsp_qtb_cfg_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_nsp_qtb_cfg
  },
};
static icb_route_list_type route_qnm_pcie_qss_nsp_qtb_cfg_list =
{
  3,
  route_qnm_pcie_qss_nsp_qtb_cfg_list_array
};
static icb_pair_type route_qnm_pcie_qxs_imem_list_array[2] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qxs_imem
  },
};
static icb_route_list_type route_qnm_pcie_qxs_imem_list =
{
  2,
  route_qnm_pcie_qxs_imem_list_array
};
static icb_pair_type route_qnm_pcie_srvc_cnoc_cfg_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_srvc_cnoc_cfg
  },
};
static icb_route_list_type route_qnm_pcie_srvc_cnoc_cfg_list =
{
  3,
  route_qnm_pcie_srvc_cnoc_cfg_list_array
};
static icb_pair_type route_qnm_pcie_srvc_cnoc_main_list_array[2] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_srvc_cnoc_main
  },
};
static icb_route_list_type route_qnm_pcie_srvc_cnoc_main_list =
{
  2,
  route_qnm_pcie_srvc_cnoc_main_list_array
};
static icb_pair_type route_qnm_pcie_srvc_mnoc_list_array[4] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_mnoc_cfg
  },
  {
    &master_qsm_mnoc_cfg,
    &slave_srvc_mnoc
  },
};
static icb_route_list_type route_qnm_pcie_srvc_mnoc_list =
{
  4,
  route_qnm_pcie_srvc_mnoc_list_array
};
static icb_pair_type route_qnm_pcie_srvc_pcie_aggre_noc_list_array[4] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_pcie_anoc_cfg
  },
  {
    &master_qsm_pcie_anoc_cfg,
    &slave_srvc_pcie_aggre_noc
  },
};
static icb_route_list_type route_qnm_pcie_srvc_pcie_aggre_noc_list =
{
  4,
  route_qnm_pcie_srvc_pcie_aggre_noc_list_array
};
static icb_pair_type route_qnm_pcie_xs_qdss_stm_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_qdss_stm
  },
};
static icb_route_list_type route_qnm_pcie_xs_qdss_stm_list =
{
  3,
  route_qnm_pcie_xs_qdss_stm_list_array
};
static icb_pair_type route_qnm_pcie_xs_sys_tcu_cfg_list_array[3] =
{
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_sys_tcu_cfg
  },
};
static icb_route_list_type route_qnm_pcie_xs_sys_tcu_cfg_list =
{
  3,
  route_qnm_pcie_xs_sys_tcu_cfg_list_array
};
static icb_pair_type route_qnm_ubwc_p_ebi_list_array[2] =
{
  {
    &master_qnm_ubwc_p,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qnm_ubwc_p_ebi_list =
{
  2,
  route_qnm_ubwc_p_ebi_list_array
};
static icb_pair_type route_qnm_ubwc_p_qns_llcc_list_array[1] =
{
  {
    &master_qnm_ubwc_p,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qnm_ubwc_p_qns_llcc_list =
{
  1,
  route_qnm_ubwc_p_qns_llcc_list_array
};
static icb_pair_type route_qnm_vapss_hcp_ebi_list_array[3] =
{
  {
    &master_qnm_vapss_hcp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qnm_vapss_hcp_ebi_list =
{
  3,
  route_qnm_vapss_hcp_ebi_list_array
};
static icb_pair_type route_qnm_vapss_hcp_qns_llcc_list_array[2] =
{
  {
    &master_qnm_vapss_hcp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qnm_vapss_hcp_qns_llcc_list =
{
  2,
  route_qnm_vapss_hcp_qns_llcc_list_array
};
static icb_pair_type route_qnm_video_cv_cpu_ebi_list_array[3] =
{
  {
    &master_qnm_video_cv_cpu,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qnm_video_cv_cpu_ebi_list =
{
  3,
  route_qnm_video_cv_cpu_ebi_list_array
};
static icb_pair_type route_qnm_video_cv_cpu_qns_llcc_list_array[2] =
{
  {
    &master_qnm_video_cv_cpu,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qnm_video_cv_cpu_qns_llcc_list =
{
  2,
  route_qnm_video_cv_cpu_qns_llcc_list_array
};
static icb_pair_type route_qnm_video_cvp_ebi_list_array[3] =
{
  {
    &master_qnm_video_cvp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qnm_video_cvp_ebi_list =
{
  3,
  route_qnm_video_cvp_ebi_list_array
};
static icb_pair_type route_qnm_video_cvp_qns_llcc_list_array[2] =
{
  {
    &master_qnm_video_cvp,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qnm_video_cvp_qns_llcc_list =
{
  2,
  route_qnm_video_cvp_qns_llcc_list_array
};
static icb_pair_type route_qnm_video_v_cpu_ebi_list_array[3] =
{
  {
    &master_qnm_video_v_cpu,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qnm_video_v_cpu_ebi_list =
{
  3,
  route_qnm_video_v_cpu_ebi_list_array
};
static icb_pair_type route_qnm_video_v_cpu_qns_llcc_list_array[2] =
{
  {
    &master_qnm_video_v_cpu,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qnm_video_v_cpu_qns_llcc_list =
{
  2,
  route_qnm_video_v_cpu_qns_llcc_list_array
};
static icb_pair_type route_qnm_video_ebi_list_array[3] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qnm_video_ebi_list =
{
  3,
  route_qnm_video_ebi_list_array
};
static icb_pair_type route_qnm_video_qhs_ahb2phy0_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy0
  },
};
static icb_route_list_type route_qnm_video_qhs_ahb2phy0_list =
{
  4,
  route_qnm_video_qhs_ahb2phy0_list_array
};
static icb_pair_type route_qnm_video_qhs_ahb2phy1_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy1
  },
};
static icb_route_list_type route_qnm_video_qhs_ahb2phy1_list =
{
  4,
  route_qnm_video_qhs_ahb2phy1_list_array
};
static icb_pair_type route_qnm_video_qhs_aoss_list_array[3] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_aoss
  },
};
static icb_route_list_type route_qnm_video_qhs_aoss_list =
{
  3,
  route_qnm_video_qhs_aoss_list_array
};
static icb_pair_type route_qnm_video_qhs_camera_cfg_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_camera_cfg
  },
};
static icb_route_list_type route_qnm_video_qhs_camera_cfg_list =
{
  4,
  route_qnm_video_qhs_camera_cfg_list_array
};
static icb_pair_type route_qnm_video_qhs_clk_ctl_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_clk_ctl
  },
};
static icb_route_list_type route_qnm_video_qhs_clk_ctl_list =
{
  4,
  route_qnm_video_qhs_clk_ctl_list_array
};
static icb_pair_type route_qnm_video_qhs_cpr_cx_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_cx
  },
};
static icb_route_list_type route_qnm_video_qhs_cpr_cx_list =
{
  4,
  route_qnm_video_qhs_cpr_cx_list_array
};
static icb_pair_type route_qnm_video_qhs_cpr_hmx_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_hmx
  },
};
static icb_route_list_type route_qnm_video_qhs_cpr_hmx_list =
{
  4,
  route_qnm_video_qhs_cpr_hmx_list_array
};
static icb_pair_type route_qnm_video_qhs_cpr_mmcx_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mmcx
  },
};
static icb_route_list_type route_qnm_video_qhs_cpr_mmcx_list =
{
  4,
  route_qnm_video_qhs_cpr_mmcx_list_array
};
static icb_pair_type route_qnm_video_qhs_cpr_mxa_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxa
  },
};
static icb_route_list_type route_qnm_video_qhs_cpr_mxa_list =
{
  4,
  route_qnm_video_qhs_cpr_mxa_list_array
};
static icb_pair_type route_qnm_video_qhs_cpr_mxc_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxc
  },
};
static icb_route_list_type route_qnm_video_qhs_cpr_mxc_list =
{
  4,
  route_qnm_video_qhs_cpr_mxc_list_array
};
static icb_pair_type route_qnm_video_qhs_cpr_nspcx_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_nspcx
  },
};
static icb_route_list_type route_qnm_video_qhs_cpr_nspcx_list =
{
  4,
  route_qnm_video_qhs_cpr_nspcx_list_array
};
static icb_pair_type route_qnm_video_qhs_crypto0_cfg_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_crypto0_cfg
  },
};
static icb_route_list_type route_qnm_video_qhs_crypto0_cfg_list =
{
  4,
  route_qnm_video_qhs_crypto0_cfg_list_array
};
static icb_pair_type route_qnm_video_qhs_cx_rdpm_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cx_rdpm
  },
};
static icb_route_list_type route_qnm_video_qhs_cx_rdpm_list =
{
  4,
  route_qnm_video_qhs_cx_rdpm_list_array
};
static icb_pair_type route_qnm_video_qhs_display_cfg_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_display_cfg
  },
};
static icb_route_list_type route_qnm_video_qhs_display_cfg_list =
{
  4,
  route_qnm_video_qhs_display_cfg_list_array
};
static icb_pair_type route_qnm_video_qhs_gpuss_cfg_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_gpuss_cfg
  },
};
static icb_route_list_type route_qnm_video_qhs_gpuss_cfg_list =
{
  4,
  route_qnm_video_qhs_gpuss_cfg_list_array
};
static icb_pair_type route_qnm_video_qhs_i2c_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i2c
  },
};
static icb_route_list_type route_qnm_video_qhs_i2c_list =
{
  4,
  route_qnm_video_qhs_i2c_list_array
};
static icb_pair_type route_qnm_video_qhs_i3c_ibi0_cfg_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi0_cfg
  },
};
static icb_route_list_type route_qnm_video_qhs_i3c_ibi0_cfg_list =
{
  4,
  route_qnm_video_qhs_i3c_ibi0_cfg_list_array
};
static icb_pair_type route_qnm_video_qhs_i3c_ibi1_cfg_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi1_cfg
  },
};
static icb_route_list_type route_qnm_video_qhs_i3c_ibi1_cfg_list =
{
  4,
  route_qnm_video_qhs_i3c_ibi1_cfg_list_array
};
static icb_pair_type route_qnm_video_qhs_imem_cfg_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_imem_cfg
  },
};
static icb_route_list_type route_qnm_video_qhs_imem_cfg_list =
{
  4,
  route_qnm_video_qhs_imem_cfg_list_array
};
static icb_pair_type route_qnm_video_qhs_ipa_list_array[3] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipa
  },
};
static icb_route_list_type route_qnm_video_qhs_ipa_list =
{
  3,
  route_qnm_video_qhs_ipa_list_array
};
static icb_pair_type route_qnm_video_qhs_ipc_router_list_array[3] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipc_router
  },
};
static icb_route_list_type route_qnm_video_qhs_ipc_router_list =
{
  3,
  route_qnm_video_qhs_ipc_router_list_array
};
static icb_pair_type route_qnm_video_qhs_mss_cfg_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mss_cfg
  },
};
static icb_route_list_type route_qnm_video_qhs_mss_cfg_list =
{
  4,
  route_qnm_video_qhs_mss_cfg_list_array
};
static icb_pair_type route_qnm_video_qhs_mx_2_rdpm_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_2_rdpm
  },
};
static icb_route_list_type route_qnm_video_qhs_mx_2_rdpm_list =
{
  4,
  route_qnm_video_qhs_mx_2_rdpm_list_array
};
static icb_pair_type route_qnm_video_qhs_mx_rdpm_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_rdpm
  },
};
static icb_route_list_type route_qnm_video_qhs_mx_rdpm_list =
{
  4,
  route_qnm_video_qhs_mx_rdpm_list_array
};
static icb_pair_type route_qnm_video_qhs_pcie0_cfg_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie0_cfg
  },
};
static icb_route_list_type route_qnm_video_qhs_pcie0_cfg_list =
{
  4,
  route_qnm_video_qhs_pcie0_cfg_list_array
};
static icb_pair_type route_qnm_video_qhs_pcie1_cfg_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie1_cfg
  },
};
static icb_route_list_type route_qnm_video_qhs_pcie1_cfg_list =
{
  4,
  route_qnm_video_qhs_pcie1_cfg_list_array
};
static icb_pair_type route_qnm_video_qhs_pcie_rscc_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie_rscc
  },
};
static icb_route_list_type route_qnm_video_qhs_pcie_rscc_list =
{
  4,
  route_qnm_video_qhs_pcie_rscc_list_array
};
static icb_pair_type route_qnm_video_qhs_pdm_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pdm
  },
};
static icb_route_list_type route_qnm_video_qhs_pdm_list =
{
  4,
  route_qnm_video_qhs_pdm_list_array
};
static icb_pair_type route_qnm_video_qhs_prng_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_prng
  },
};
static icb_route_list_type route_qnm_video_qhs_prng_list =
{
  4,
  route_qnm_video_qhs_prng_list_array
};
static icb_pair_type route_qnm_video_qhs_qdss_cfg_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qdss_cfg
  },
};
static icb_route_list_type route_qnm_video_qhs_qdss_cfg_list =
{
  4,
  route_qnm_video_qhs_qdss_cfg_list_array
};
static icb_pair_type route_qnm_video_qhs_qspi_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qspi
  },
};
static icb_route_list_type route_qnm_video_qhs_qspi_list =
{
  4,
  route_qnm_video_qhs_qspi_list_array
};
static icb_pair_type route_qnm_video_qhs_qup02_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup02
  },
};
static icb_route_list_type route_qnm_video_qhs_qup02_list =
{
  4,
  route_qnm_video_qhs_qup02_list_array
};
static icb_pair_type route_qnm_video_qhs_qup1_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup1
  },
};
static icb_route_list_type route_qnm_video_qhs_qup1_list =
{
  4,
  route_qnm_video_qhs_qup1_list_array
};
static icb_pair_type route_qnm_video_qhs_qup2_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup2
  },
};
static icb_route_list_type route_qnm_video_qhs_qup2_list =
{
  4,
  route_qnm_video_qhs_qup2_list_array
};
static icb_pair_type route_qnm_video_qhs_sdc2_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc2
  },
};
static icb_route_list_type route_qnm_video_qhs_sdc2_list =
{
  4,
  route_qnm_video_qhs_sdc2_list_array
};
static icb_pair_type route_qnm_video_qhs_sdc4_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc4
  },
};
static icb_route_list_type route_qnm_video_qhs_sdc4_list =
{
  4,
  route_qnm_video_qhs_sdc4_list_array
};
static icb_pair_type route_qnm_video_qhs_spss_cfg_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_spss_cfg
  },
};
static icb_route_list_type route_qnm_video_qhs_spss_cfg_list =
{
  4,
  route_qnm_video_qhs_spss_cfg_list_array
};
static icb_pair_type route_qnm_video_qhs_tcsr_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tcsr
  },
};
static icb_route_list_type route_qnm_video_qhs_tcsr_list =
{
  4,
  route_qnm_video_qhs_tcsr_list_array
};
static icb_pair_type route_qnm_video_qhs_tlmm_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tlmm
  },
};
static icb_route_list_type route_qnm_video_qhs_tlmm_list =
{
  4,
  route_qnm_video_qhs_tlmm_list_array
};
static icb_pair_type route_qnm_video_qhs_tme_cfg_list_array[3] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_tme_cfg
  },
};
static icb_route_list_type route_qnm_video_qhs_tme_cfg_list =
{
  3,
  route_qnm_video_qhs_tme_cfg_list_array
};
static icb_pair_type route_qnm_video_qhs_ufs_mem_cfg_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ufs_mem_cfg
  },
};
static icb_route_list_type route_qnm_video_qhs_ufs_mem_cfg_list =
{
  4,
  route_qnm_video_qhs_ufs_mem_cfg_list_array
};
static icb_pair_type route_qnm_video_qhs_usb3_0_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_usb3_0
  },
};
static icb_route_list_type route_qnm_video_qhs_usb3_0_list =
{
  4,
  route_qnm_video_qhs_usb3_0_list_array
};
static icb_pair_type route_qnm_video_qhs_venus_cfg_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_venus_cfg
  },
};
static icb_route_list_type route_qnm_video_qhs_venus_cfg_list =
{
  4,
  route_qnm_video_qhs_venus_cfg_list_array
};
static icb_pair_type route_qnm_video_qhs_vsense_ctrl_cfg_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_vsense_ctrl_cfg
  },
};
static icb_route_list_type route_qnm_video_qhs_vsense_ctrl_cfg_list =
{
  4,
  route_qnm_video_qhs_vsense_ctrl_cfg_list_array
};
static icb_pair_type route_qnm_video_qns_llcc_list_array[2] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qnm_video_qns_llcc_list =
{
  2,
  route_qnm_video_qns_llcc_list_array
};
static icb_pair_type route_qnm_video_qss_apss_list_array[3] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_apss
  },
};
static icb_route_list_type route_qnm_video_qss_apss_list =
{
  3,
  route_qnm_video_qss_apss_list_array
};
static icb_pair_type route_qnm_video_qss_ddrss_cfg_list_array[3] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_ddrss_cfg
  },
};
static icb_route_list_type route_qnm_video_qss_ddrss_cfg_list =
{
  3,
  route_qnm_video_qss_ddrss_cfg_list_array
};
static icb_pair_type route_qnm_video_qss_nsp_qtb_cfg_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_nsp_qtb_cfg
  },
};
static icb_route_list_type route_qnm_video_qss_nsp_qtb_cfg_list =
{
  4,
  route_qnm_video_qss_nsp_qtb_cfg_list_array
};
static icb_pair_type route_qnm_video_qxs_imem_list_array[3] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qxs_imem
  },
};
static icb_route_list_type route_qnm_video_qxs_imem_list =
{
  3,
  route_qnm_video_qxs_imem_list_array
};
static icb_pair_type route_qnm_video_srvc_cnoc_cfg_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_srvc_cnoc_cfg
  },
};
static icb_route_list_type route_qnm_video_srvc_cnoc_cfg_list =
{
  4,
  route_qnm_video_srvc_cnoc_cfg_list_array
};
static icb_pair_type route_qnm_video_srvc_cnoc_main_list_array[3] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_srvc_cnoc_main
  },
};
static icb_route_list_type route_qnm_video_srvc_cnoc_main_list =
{
  3,
  route_qnm_video_srvc_cnoc_main_list_array
};
static icb_pair_type route_qnm_video_srvc_mnoc_list_array[5] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_mnoc_cfg
  },
  {
    &master_qsm_mnoc_cfg,
    &slave_srvc_mnoc
  },
};
static icb_route_list_type route_qnm_video_srvc_mnoc_list =
{
  5,
  route_qnm_video_srvc_mnoc_list_array
};
static icb_pair_type route_qnm_video_srvc_pcie_aggre_noc_list_array[5] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_pcie_anoc_cfg
  },
  {
    &master_qsm_pcie_anoc_cfg,
    &slave_srvc_pcie_aggre_noc
  },
};
static icb_route_list_type route_qnm_video_srvc_pcie_aggre_noc_list =
{
  5,
  route_qnm_video_srvc_pcie_aggre_noc_list_array
};
static icb_pair_type route_qnm_video_xs_qdss_stm_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_qdss_stm
  },
};
static icb_route_list_type route_qnm_video_xs_qdss_stm_list =
{
  4,
  route_qnm_video_xs_qdss_stm_list_array
};
static icb_pair_type route_qnm_video_xs_sys_tcu_cfg_list_array[4] =
{
  {
    &master_qnm_video,
    &slave_qns_mem_noc_sf
  },
  {
    &master_qnm_mnoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_sys_tcu_cfg
  },
};
static icb_route_list_type route_qnm_video_xs_sys_tcu_cfg_list =
{
  4,
  route_qnm_video_xs_sys_tcu_cfg_list_array
};
static icb_pair_type route_qup0_core_master_qup0_core_slave_list_array[1] =
{
  {
    &master_qup0_core_master,
    &slave_qup0_core_slave
  },
};
static icb_route_list_type route_qup0_core_master_qup0_core_slave_list =
{
  1,
  route_qup0_core_master_qup0_core_slave_list_array
};
static icb_pair_type route_qup1_core_master_qup1_core_slave_list_array[1] =
{
  {
    &master_qup1_core_master,
    &slave_qup1_core_slave
  },
};
static icb_route_list_type route_qup1_core_master_qup1_core_slave_list =
{
  1,
  route_qup1_core_master_qup1_core_slave_list_array
};
static icb_pair_type route_qup2_core_master_qup2_core_slave_list_array[1] =
{
  {
    &master_qup2_core_master,
    &slave_qup2_core_slave
  },
};
static icb_route_list_type route_qup2_core_master_qup2_core_slave_list =
{
  1,
  route_qup2_core_master_qup2_core_slave_list_array
};
static icb_pair_type route_qxm_crypto_ebi_list_array[4] =
{
  {
    &master_qxm_crypto,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qxm_crypto_ebi_list =
{
  4,
  route_qxm_crypto_ebi_list_array
};
static icb_pair_type route_qxm_crypto_qns_llcc_list_array[3] =
{
  {
    &master_qxm_crypto,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qxm_crypto_qns_llcc_list =
{
  3,
  route_qxm_crypto_qns_llcc_list_array
};
static icb_pair_type route_qxm_crypto_xs_pcie_0_list_array[4] =
{
  {
    &master_qxm_crypto,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_pcie
  },
  {
    &master_qnm_gemnoc_pcie,
    &slave_xs_pcie_0
  },
};
static icb_route_list_type route_qxm_crypto_xs_pcie_0_list =
{
  4,
  route_qxm_crypto_xs_pcie_0_list_array
};
static icb_pair_type route_qxm_ipa_ebi_list_array[4] =
{
  {
    &master_qxm_ipa,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qxm_ipa_ebi_list =
{
  4,
  route_qxm_ipa_ebi_list_array
};
static icb_pair_type route_qxm_ipa_qns_llcc_list_array[3] =
{
  {
    &master_qxm_ipa,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qxm_ipa_qns_llcc_list =
{
  3,
  route_qxm_ipa_qns_llcc_list_array
};
static icb_pair_type route_qxm_ipa_xs_pcie_0_list_array[4] =
{
  {
    &master_qxm_ipa,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_pcie
  },
  {
    &master_qnm_gemnoc_pcie,
    &slave_xs_pcie_0
  },
};
static icb_route_list_type route_qxm_ipa_xs_pcie_0_list =
{
  4,
  route_qxm_ipa_xs_pcie_0_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_ebi_list_array[5] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_ebi_list =
{
  5,
  route_qxm_lpinoc_dsp_axim_ebi_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_ahb2phy0_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy0
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_ahb2phy0_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_ahb2phy0_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_ahb2phy1_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy1
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_ahb2phy1_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_ahb2phy1_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_aoss_list_array[5] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_aoss
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_aoss_list =
{
  5,
  route_qxm_lpinoc_dsp_axim_qhs_aoss_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_camera_cfg_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_camera_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_camera_cfg_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_camera_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_clk_ctl_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_clk_ctl
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_clk_ctl_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_clk_ctl_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_cpr_cx_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_cx
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_cpr_cx_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_cpr_cx_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_cpr_hmx_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_hmx
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_cpr_hmx_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_cpr_hmx_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_cpr_mmcx_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mmcx
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_cpr_mmcx_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_cpr_mmcx_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_cpr_mxa_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxa
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_cpr_mxa_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_cpr_mxa_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_cpr_mxc_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxc
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_cpr_mxc_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_cpr_mxc_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_cpr_nspcx_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_nspcx
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_cpr_nspcx_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_cpr_nspcx_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_crypto0_cfg_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_crypto0_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_crypto0_cfg_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_crypto0_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_cx_rdpm_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cx_rdpm
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_cx_rdpm_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_cx_rdpm_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_display_cfg_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_display_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_display_cfg_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_display_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_gpuss_cfg_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_gpuss_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_gpuss_cfg_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_gpuss_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_i2c_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i2c
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_i2c_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_i2c_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_i3c_ibi0_cfg_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi0_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_i3c_ibi0_cfg_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_i3c_ibi0_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_i3c_ibi1_cfg_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi1_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_i3c_ibi1_cfg_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_i3c_ibi1_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_imem_cfg_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_imem_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_imem_cfg_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_imem_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_ipa_list_array[5] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipa
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_ipa_list =
{
  5,
  route_qxm_lpinoc_dsp_axim_qhs_ipa_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_ipc_router_list_array[5] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipc_router
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_ipc_router_list =
{
  5,
  route_qxm_lpinoc_dsp_axim_qhs_ipc_router_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_mss_cfg_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mss_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_mss_cfg_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_mss_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_mx_2_rdpm_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_2_rdpm
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_mx_2_rdpm_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_mx_2_rdpm_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_mx_rdpm_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_rdpm
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_mx_rdpm_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_mx_rdpm_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_pcie0_cfg_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie0_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_pcie0_cfg_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_pcie0_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_pcie1_cfg_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie1_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_pcie1_cfg_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_pcie1_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_pcie_rscc_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie_rscc
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_pcie_rscc_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_pcie_rscc_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_pdm_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pdm
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_pdm_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_pdm_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_prng_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_prng
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_prng_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_prng_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_qdss_cfg_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qdss_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_qdss_cfg_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_qdss_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_qspi_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qspi
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_qspi_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_qspi_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_qup02_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup02
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_qup02_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_qup02_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_qup1_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup1
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_qup1_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_qup1_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_qup2_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup2
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_qup2_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_qup2_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_sdc2_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc2
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_sdc2_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_sdc2_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_sdc4_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc4
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_sdc4_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_sdc4_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_spss_cfg_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_spss_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_spss_cfg_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_spss_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_tcsr_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tcsr
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_tcsr_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_tcsr_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_tlmm_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tlmm
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_tlmm_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_tlmm_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_tme_cfg_list_array[5] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_tme_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_tme_cfg_list =
{
  5,
  route_qxm_lpinoc_dsp_axim_qhs_tme_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_ufs_mem_cfg_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ufs_mem_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_ufs_mem_cfg_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_ufs_mem_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_usb3_0_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_usb3_0
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_usb3_0_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_usb3_0_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_venus_cfg_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_venus_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_venus_cfg_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_venus_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qhs_vsense_ctrl_cfg_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_vsense_ctrl_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qhs_vsense_ctrl_cfg_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qhs_vsense_ctrl_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qns_llcc_list_array[4] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qns_llcc_list =
{
  4,
  route_qxm_lpinoc_dsp_axim_qns_llcc_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qss_apss_list_array[5] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_apss
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qss_apss_list =
{
  5,
  route_qxm_lpinoc_dsp_axim_qss_apss_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qss_ddrss_cfg_list_array[5] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_ddrss_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qss_ddrss_cfg_list =
{
  5,
  route_qxm_lpinoc_dsp_axim_qss_ddrss_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qss_nsp_qtb_cfg_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_nsp_qtb_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qss_nsp_qtb_cfg_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_qss_nsp_qtb_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_qxs_imem_list_array[5] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qxs_imem
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_qxs_imem_list =
{
  5,
  route_qxm_lpinoc_dsp_axim_qxs_imem_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_srvc_cnoc_cfg_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_srvc_cnoc_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_srvc_cnoc_cfg_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_srvc_cnoc_cfg_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_srvc_cnoc_main_list_array[5] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_srvc_cnoc_main
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_srvc_cnoc_main_list =
{
  5,
  route_qxm_lpinoc_dsp_axim_srvc_cnoc_main_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_srvc_mnoc_list_array[7] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_mnoc_cfg
  },
  {
    &master_qsm_mnoc_cfg,
    &slave_srvc_mnoc
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_srvc_mnoc_list =
{
  7,
  route_qxm_lpinoc_dsp_axim_srvc_mnoc_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_srvc_pcie_aggre_noc_list_array[7] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_pcie_anoc_cfg
  },
  {
    &master_qsm_pcie_anoc_cfg,
    &slave_srvc_pcie_aggre_noc
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_srvc_pcie_aggre_noc_list =
{
  7,
  route_qxm_lpinoc_dsp_axim_srvc_pcie_aggre_noc_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_xs_pcie_0_list_array[5] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_pcie
  },
  {
    &master_qnm_gemnoc_pcie,
    &slave_xs_pcie_0
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_xs_pcie_0_list =
{
  5,
  route_qxm_lpinoc_dsp_axim_xs_pcie_0_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_xs_qdss_stm_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_qdss_stm
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_xs_qdss_stm_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_xs_qdss_stm_list_array
};
static icb_pair_type route_qxm_lpinoc_dsp_axim_xs_sys_tcu_cfg_list_array[6] =
{
  {
    &master_qxm_lpinoc_dsp_axim,
    &slave_qns_lpi_aon_noc
  },
  {
    &master_qnm_lpass_lpinoc,
    &slave_qns_lpass_aggnoc
  },
  {
    &master_qnm_lpiaon_noc,
    &slave_qns_lpass_ag_noc_gemnoc
  },
  {
    &master_qnm_lpass_gemnoc,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_sys_tcu_cfg
  },
};
static icb_route_list_type route_qxm_lpinoc_dsp_axim_xs_sys_tcu_cfg_list =
{
  6,
  route_qxm_lpinoc_dsp_axim_xs_sys_tcu_cfg_list_array
};
static icb_pair_type route_qxm_qup02_ebi_list_array[4] =
{
  {
    &master_qxm_qup02,
    &slave_qns_a1noc_snoc
  },
  {
    &master_qnm_aggre1_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qxm_qup02_ebi_list =
{
  4,
  route_qxm_qup02_ebi_list_array
};
static icb_pair_type route_qxm_qup02_qns_llcc_list_array[3] =
{
  {
    &master_qxm_qup02,
    &slave_qns_a1noc_snoc
  },
  {
    &master_qnm_aggre1_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qxm_qup02_qns_llcc_list =
{
  3,
  route_qxm_qup02_qns_llcc_list_array
};
static icb_pair_type route_qxm_qup02_xs_pcie_0_list_array[4] =
{
  {
    &master_qxm_qup02,
    &slave_qns_a1noc_snoc
  },
  {
    &master_qnm_aggre1_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_pcie
  },
  {
    &master_qnm_gemnoc_pcie,
    &slave_xs_pcie_0
  },
};
static icb_route_list_type route_qxm_qup02_xs_pcie_0_list =
{
  4,
  route_qxm_qup02_xs_pcie_0_list_array
};
static icb_pair_type route_qxm_sp_ebi_list_array[4] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_qxm_sp_ebi_list =
{
  4,
  route_qxm_sp_ebi_list_array
};
static icb_pair_type route_qxm_sp_qhs_ahb2phy0_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy0
  },
};
static icb_route_list_type route_qxm_sp_qhs_ahb2phy0_list =
{
  5,
  route_qxm_sp_qhs_ahb2phy0_list_array
};
static icb_pair_type route_qxm_sp_qhs_ahb2phy1_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy1
  },
};
static icb_route_list_type route_qxm_sp_qhs_ahb2phy1_list =
{
  5,
  route_qxm_sp_qhs_ahb2phy1_list_array
};
static icb_pair_type route_qxm_sp_qhs_aoss_list_array[4] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_aoss
  },
};
static icb_route_list_type route_qxm_sp_qhs_aoss_list =
{
  4,
  route_qxm_sp_qhs_aoss_list_array
};
static icb_pair_type route_qxm_sp_qhs_camera_cfg_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_camera_cfg
  },
};
static icb_route_list_type route_qxm_sp_qhs_camera_cfg_list =
{
  5,
  route_qxm_sp_qhs_camera_cfg_list_array
};
static icb_pair_type route_qxm_sp_qhs_clk_ctl_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_clk_ctl
  },
};
static icb_route_list_type route_qxm_sp_qhs_clk_ctl_list =
{
  5,
  route_qxm_sp_qhs_clk_ctl_list_array
};
static icb_pair_type route_qxm_sp_qhs_cpr_cx_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_cx
  },
};
static icb_route_list_type route_qxm_sp_qhs_cpr_cx_list =
{
  5,
  route_qxm_sp_qhs_cpr_cx_list_array
};
static icb_pair_type route_qxm_sp_qhs_cpr_hmx_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_hmx
  },
};
static icb_route_list_type route_qxm_sp_qhs_cpr_hmx_list =
{
  5,
  route_qxm_sp_qhs_cpr_hmx_list_array
};
static icb_pair_type route_qxm_sp_qhs_cpr_mmcx_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mmcx
  },
};
static icb_route_list_type route_qxm_sp_qhs_cpr_mmcx_list =
{
  5,
  route_qxm_sp_qhs_cpr_mmcx_list_array
};
static icb_pair_type route_qxm_sp_qhs_cpr_mxa_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxa
  },
};
static icb_route_list_type route_qxm_sp_qhs_cpr_mxa_list =
{
  5,
  route_qxm_sp_qhs_cpr_mxa_list_array
};
static icb_pair_type route_qxm_sp_qhs_cpr_mxc_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxc
  },
};
static icb_route_list_type route_qxm_sp_qhs_cpr_mxc_list =
{
  5,
  route_qxm_sp_qhs_cpr_mxc_list_array
};
static icb_pair_type route_qxm_sp_qhs_cpr_nspcx_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_nspcx
  },
};
static icb_route_list_type route_qxm_sp_qhs_cpr_nspcx_list =
{
  5,
  route_qxm_sp_qhs_cpr_nspcx_list_array
};
static icb_pair_type route_qxm_sp_qhs_crypto0_cfg_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_crypto0_cfg
  },
};
static icb_route_list_type route_qxm_sp_qhs_crypto0_cfg_list =
{
  5,
  route_qxm_sp_qhs_crypto0_cfg_list_array
};
static icb_pair_type route_qxm_sp_qhs_cx_rdpm_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cx_rdpm
  },
};
static icb_route_list_type route_qxm_sp_qhs_cx_rdpm_list =
{
  5,
  route_qxm_sp_qhs_cx_rdpm_list_array
};
static icb_pair_type route_qxm_sp_qhs_display_cfg_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_display_cfg
  },
};
static icb_route_list_type route_qxm_sp_qhs_display_cfg_list =
{
  5,
  route_qxm_sp_qhs_display_cfg_list_array
};
static icb_pair_type route_qxm_sp_qhs_gpuss_cfg_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_gpuss_cfg
  },
};
static icb_route_list_type route_qxm_sp_qhs_gpuss_cfg_list =
{
  5,
  route_qxm_sp_qhs_gpuss_cfg_list_array
};
static icb_pair_type route_qxm_sp_qhs_i2c_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i2c
  },
};
static icb_route_list_type route_qxm_sp_qhs_i2c_list =
{
  5,
  route_qxm_sp_qhs_i2c_list_array
};
static icb_pair_type route_qxm_sp_qhs_i3c_ibi0_cfg_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi0_cfg
  },
};
static icb_route_list_type route_qxm_sp_qhs_i3c_ibi0_cfg_list =
{
  5,
  route_qxm_sp_qhs_i3c_ibi0_cfg_list_array
};
static icb_pair_type route_qxm_sp_qhs_i3c_ibi1_cfg_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi1_cfg
  },
};
static icb_route_list_type route_qxm_sp_qhs_i3c_ibi1_cfg_list =
{
  5,
  route_qxm_sp_qhs_i3c_ibi1_cfg_list_array
};
static icb_pair_type route_qxm_sp_qhs_imem_cfg_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_imem_cfg
  },
};
static icb_route_list_type route_qxm_sp_qhs_imem_cfg_list =
{
  5,
  route_qxm_sp_qhs_imem_cfg_list_array
};
static icb_pair_type route_qxm_sp_qhs_ipa_list_array[4] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipa
  },
};
static icb_route_list_type route_qxm_sp_qhs_ipa_list =
{
  4,
  route_qxm_sp_qhs_ipa_list_array
};
static icb_pair_type route_qxm_sp_qhs_ipc_router_list_array[4] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipc_router
  },
};
static icb_route_list_type route_qxm_sp_qhs_ipc_router_list =
{
  4,
  route_qxm_sp_qhs_ipc_router_list_array
};
static icb_pair_type route_qxm_sp_qhs_mss_cfg_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mss_cfg
  },
};
static icb_route_list_type route_qxm_sp_qhs_mss_cfg_list =
{
  5,
  route_qxm_sp_qhs_mss_cfg_list_array
};
static icb_pair_type route_qxm_sp_qhs_mx_2_rdpm_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_2_rdpm
  },
};
static icb_route_list_type route_qxm_sp_qhs_mx_2_rdpm_list =
{
  5,
  route_qxm_sp_qhs_mx_2_rdpm_list_array
};
static icb_pair_type route_qxm_sp_qhs_mx_rdpm_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_rdpm
  },
};
static icb_route_list_type route_qxm_sp_qhs_mx_rdpm_list =
{
  5,
  route_qxm_sp_qhs_mx_rdpm_list_array
};
static icb_pair_type route_qxm_sp_qhs_pcie0_cfg_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie0_cfg
  },
};
static icb_route_list_type route_qxm_sp_qhs_pcie0_cfg_list =
{
  5,
  route_qxm_sp_qhs_pcie0_cfg_list_array
};
static icb_pair_type route_qxm_sp_qhs_pcie1_cfg_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie1_cfg
  },
};
static icb_route_list_type route_qxm_sp_qhs_pcie1_cfg_list =
{
  5,
  route_qxm_sp_qhs_pcie1_cfg_list_array
};
static icb_pair_type route_qxm_sp_qhs_pcie_rscc_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie_rscc
  },
};
static icb_route_list_type route_qxm_sp_qhs_pcie_rscc_list =
{
  5,
  route_qxm_sp_qhs_pcie_rscc_list_array
};
static icb_pair_type route_qxm_sp_qhs_pdm_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pdm
  },
};
static icb_route_list_type route_qxm_sp_qhs_pdm_list =
{
  5,
  route_qxm_sp_qhs_pdm_list_array
};
static icb_pair_type route_qxm_sp_qhs_prng_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_prng
  },
};
static icb_route_list_type route_qxm_sp_qhs_prng_list =
{
  5,
  route_qxm_sp_qhs_prng_list_array
};
static icb_pair_type route_qxm_sp_qhs_qdss_cfg_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qdss_cfg
  },
};
static icb_route_list_type route_qxm_sp_qhs_qdss_cfg_list =
{
  5,
  route_qxm_sp_qhs_qdss_cfg_list_array
};
static icb_pair_type route_qxm_sp_qhs_qspi_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qspi
  },
};
static icb_route_list_type route_qxm_sp_qhs_qspi_list =
{
  5,
  route_qxm_sp_qhs_qspi_list_array
};
static icb_pair_type route_qxm_sp_qhs_qup02_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup02
  },
};
static icb_route_list_type route_qxm_sp_qhs_qup02_list =
{
  5,
  route_qxm_sp_qhs_qup02_list_array
};
static icb_pair_type route_qxm_sp_qhs_qup1_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup1
  },
};
static icb_route_list_type route_qxm_sp_qhs_qup1_list =
{
  5,
  route_qxm_sp_qhs_qup1_list_array
};
static icb_pair_type route_qxm_sp_qhs_qup2_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup2
  },
};
static icb_route_list_type route_qxm_sp_qhs_qup2_list =
{
  5,
  route_qxm_sp_qhs_qup2_list_array
};
static icb_pair_type route_qxm_sp_qhs_sdc2_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc2
  },
};
static icb_route_list_type route_qxm_sp_qhs_sdc2_list =
{
  5,
  route_qxm_sp_qhs_sdc2_list_array
};
static icb_pair_type route_qxm_sp_qhs_sdc4_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc4
  },
};
static icb_route_list_type route_qxm_sp_qhs_sdc4_list =
{
  5,
  route_qxm_sp_qhs_sdc4_list_array
};
static icb_pair_type route_qxm_sp_qhs_spss_cfg_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_spss_cfg
  },
};
static icb_route_list_type route_qxm_sp_qhs_spss_cfg_list =
{
  5,
  route_qxm_sp_qhs_spss_cfg_list_array
};
static icb_pair_type route_qxm_sp_qhs_tcsr_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tcsr
  },
};
static icb_route_list_type route_qxm_sp_qhs_tcsr_list =
{
  5,
  route_qxm_sp_qhs_tcsr_list_array
};
static icb_pair_type route_qxm_sp_qhs_tlmm_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tlmm
  },
};
static icb_route_list_type route_qxm_sp_qhs_tlmm_list =
{
  5,
  route_qxm_sp_qhs_tlmm_list_array
};
static icb_pair_type route_qxm_sp_qhs_tme_cfg_list_array[4] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_tme_cfg
  },
};
static icb_route_list_type route_qxm_sp_qhs_tme_cfg_list =
{
  4,
  route_qxm_sp_qhs_tme_cfg_list_array
};
static icb_pair_type route_qxm_sp_qhs_ufs_mem_cfg_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ufs_mem_cfg
  },
};
static icb_route_list_type route_qxm_sp_qhs_ufs_mem_cfg_list =
{
  5,
  route_qxm_sp_qhs_ufs_mem_cfg_list_array
};
static icb_pair_type route_qxm_sp_qhs_usb3_0_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_usb3_0
  },
};
static icb_route_list_type route_qxm_sp_qhs_usb3_0_list =
{
  5,
  route_qxm_sp_qhs_usb3_0_list_array
};
static icb_pair_type route_qxm_sp_qhs_venus_cfg_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_venus_cfg
  },
};
static icb_route_list_type route_qxm_sp_qhs_venus_cfg_list =
{
  5,
  route_qxm_sp_qhs_venus_cfg_list_array
};
static icb_pair_type route_qxm_sp_qhs_vsense_ctrl_cfg_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_vsense_ctrl_cfg
  },
};
static icb_route_list_type route_qxm_sp_qhs_vsense_ctrl_cfg_list =
{
  5,
  route_qxm_sp_qhs_vsense_ctrl_cfg_list_array
};
static icb_pair_type route_qxm_sp_qns_llcc_list_array[3] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_qxm_sp_qns_llcc_list =
{
  3,
  route_qxm_sp_qns_llcc_list_array
};
static icb_pair_type route_qxm_sp_qss_apss_list_array[4] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_apss
  },
};
static icb_route_list_type route_qxm_sp_qss_apss_list =
{
  4,
  route_qxm_sp_qss_apss_list_array
};
static icb_pair_type route_qxm_sp_qss_ddrss_cfg_list_array[4] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_ddrss_cfg
  },
};
static icb_route_list_type route_qxm_sp_qss_ddrss_cfg_list =
{
  4,
  route_qxm_sp_qss_ddrss_cfg_list_array
};
static icb_pair_type route_qxm_sp_qss_nsp_qtb_cfg_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_nsp_qtb_cfg
  },
};
static icb_route_list_type route_qxm_sp_qss_nsp_qtb_cfg_list =
{
  5,
  route_qxm_sp_qss_nsp_qtb_cfg_list_array
};
static icb_pair_type route_qxm_sp_qxs_imem_list_array[4] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qxs_imem
  },
};
static icb_route_list_type route_qxm_sp_qxs_imem_list =
{
  4,
  route_qxm_sp_qxs_imem_list_array
};
static icb_pair_type route_qxm_sp_srvc_cnoc_cfg_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_srvc_cnoc_cfg
  },
};
static icb_route_list_type route_qxm_sp_srvc_cnoc_cfg_list =
{
  5,
  route_qxm_sp_srvc_cnoc_cfg_list_array
};
static icb_pair_type route_qxm_sp_srvc_cnoc_main_list_array[4] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_srvc_cnoc_main
  },
};
static icb_route_list_type route_qxm_sp_srvc_cnoc_main_list =
{
  4,
  route_qxm_sp_srvc_cnoc_main_list_array
};
static icb_pair_type route_qxm_sp_srvc_mnoc_list_array[6] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_mnoc_cfg
  },
  {
    &master_qsm_mnoc_cfg,
    &slave_srvc_mnoc
  },
};
static icb_route_list_type route_qxm_sp_srvc_mnoc_list =
{
  6,
  route_qxm_sp_srvc_mnoc_list_array
};
static icb_pair_type route_qxm_sp_srvc_pcie_aggre_noc_list_array[6] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_pcie_anoc_cfg
  },
  {
    &master_qsm_pcie_anoc_cfg,
    &slave_srvc_pcie_aggre_noc
  },
};
static icb_route_list_type route_qxm_sp_srvc_pcie_aggre_noc_list =
{
  6,
  route_qxm_sp_srvc_pcie_aggre_noc_list_array
};
static icb_pair_type route_qxm_sp_xs_pcie_0_list_array[4] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_pcie
  },
  {
    &master_qnm_gemnoc_pcie,
    &slave_xs_pcie_0
  },
};
static icb_route_list_type route_qxm_sp_xs_pcie_0_list =
{
  4,
  route_qxm_sp_xs_pcie_0_list_array
};
static icb_pair_type route_qxm_sp_xs_qdss_stm_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_qdss_stm
  },
};
static icb_route_list_type route_qxm_sp_xs_qdss_stm_list =
{
  5,
  route_qxm_sp_xs_qdss_stm_list_array
};
static icb_pair_type route_qxm_sp_xs_sys_tcu_cfg_list_array[5] =
{
  {
    &master_qxm_sp,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_sys_tcu_cfg
  },
};
static icb_route_list_type route_qxm_sp_xs_sys_tcu_cfg_list =
{
  5,
  route_qxm_sp_xs_sys_tcu_cfg_list_array
};
static icb_pair_type route_xm_gic_ebi_list_array[2] =
{
  {
    &master_xm_gic,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_xm_gic_ebi_list =
{
  2,
  route_xm_gic_ebi_list_array
};
static icb_pair_type route_xm_gic_qns_llcc_list_array[1] =
{
  {
    &master_xm_gic,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_xm_gic_qns_llcc_list =
{
  1,
  route_xm_gic_qns_llcc_list_array
};
static icb_pair_type route_xm_pcie3_0_ebi_list_array[3] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_xm_pcie3_0_ebi_list =
{
  3,
  route_xm_pcie3_0_ebi_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_ahb2phy0_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy0
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_ahb2phy0_list =
{
  4,
  route_xm_pcie3_0_qhs_ahb2phy0_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_ahb2phy1_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy1
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_ahb2phy1_list =
{
  4,
  route_xm_pcie3_0_qhs_ahb2phy1_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_aoss_list_array[3] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_aoss
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_aoss_list =
{
  3,
  route_xm_pcie3_0_qhs_aoss_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_camera_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_camera_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_camera_cfg_list =
{
  4,
  route_xm_pcie3_0_qhs_camera_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_clk_ctl_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_clk_ctl
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_clk_ctl_list =
{
  4,
  route_xm_pcie3_0_qhs_clk_ctl_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_cpr_cx_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_cx
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_cpr_cx_list =
{
  4,
  route_xm_pcie3_0_qhs_cpr_cx_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_cpr_hmx_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_hmx
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_cpr_hmx_list =
{
  4,
  route_xm_pcie3_0_qhs_cpr_hmx_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_cpr_mmcx_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mmcx
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_cpr_mmcx_list =
{
  4,
  route_xm_pcie3_0_qhs_cpr_mmcx_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_cpr_mxa_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxa
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_cpr_mxa_list =
{
  4,
  route_xm_pcie3_0_qhs_cpr_mxa_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_cpr_mxc_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxc
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_cpr_mxc_list =
{
  4,
  route_xm_pcie3_0_qhs_cpr_mxc_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_cpr_nspcx_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_nspcx
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_cpr_nspcx_list =
{
  4,
  route_xm_pcie3_0_qhs_cpr_nspcx_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_crypto0_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_crypto0_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_crypto0_cfg_list =
{
  4,
  route_xm_pcie3_0_qhs_crypto0_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_cx_rdpm_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cx_rdpm
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_cx_rdpm_list =
{
  4,
  route_xm_pcie3_0_qhs_cx_rdpm_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_display_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_display_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_display_cfg_list =
{
  4,
  route_xm_pcie3_0_qhs_display_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_gpuss_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_gpuss_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_gpuss_cfg_list =
{
  4,
  route_xm_pcie3_0_qhs_gpuss_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_i2c_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i2c
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_i2c_list =
{
  4,
  route_xm_pcie3_0_qhs_i2c_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_i3c_ibi0_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi0_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_i3c_ibi0_cfg_list =
{
  4,
  route_xm_pcie3_0_qhs_i3c_ibi0_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_i3c_ibi1_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi1_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_i3c_ibi1_cfg_list =
{
  4,
  route_xm_pcie3_0_qhs_i3c_ibi1_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_imem_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_imem_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_imem_cfg_list =
{
  4,
  route_xm_pcie3_0_qhs_imem_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_ipa_list_array[3] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipa
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_ipa_list =
{
  3,
  route_xm_pcie3_0_qhs_ipa_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_ipc_router_list_array[3] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipc_router
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_ipc_router_list =
{
  3,
  route_xm_pcie3_0_qhs_ipc_router_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_mss_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mss_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_mss_cfg_list =
{
  4,
  route_xm_pcie3_0_qhs_mss_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_mx_2_rdpm_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_2_rdpm
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_mx_2_rdpm_list =
{
  4,
  route_xm_pcie3_0_qhs_mx_2_rdpm_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_mx_rdpm_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_rdpm
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_mx_rdpm_list =
{
  4,
  route_xm_pcie3_0_qhs_mx_rdpm_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_pcie0_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie0_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_pcie0_cfg_list =
{
  4,
  route_xm_pcie3_0_qhs_pcie0_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_pcie1_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie1_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_pcie1_cfg_list =
{
  4,
  route_xm_pcie3_0_qhs_pcie1_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_pcie_rscc_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie_rscc
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_pcie_rscc_list =
{
  4,
  route_xm_pcie3_0_qhs_pcie_rscc_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_pdm_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pdm
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_pdm_list =
{
  4,
  route_xm_pcie3_0_qhs_pdm_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_prng_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_prng
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_prng_list =
{
  4,
  route_xm_pcie3_0_qhs_prng_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_qdss_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qdss_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_qdss_cfg_list =
{
  4,
  route_xm_pcie3_0_qhs_qdss_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_qspi_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qspi
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_qspi_list =
{
  4,
  route_xm_pcie3_0_qhs_qspi_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_qup02_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup02
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_qup02_list =
{
  4,
  route_xm_pcie3_0_qhs_qup02_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_qup1_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup1
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_qup1_list =
{
  4,
  route_xm_pcie3_0_qhs_qup1_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_qup2_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup2
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_qup2_list =
{
  4,
  route_xm_pcie3_0_qhs_qup2_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_sdc2_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc2
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_sdc2_list =
{
  4,
  route_xm_pcie3_0_qhs_sdc2_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_sdc4_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc4
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_sdc4_list =
{
  4,
  route_xm_pcie3_0_qhs_sdc4_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_spss_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_spss_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_spss_cfg_list =
{
  4,
  route_xm_pcie3_0_qhs_spss_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_tcsr_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tcsr
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_tcsr_list =
{
  4,
  route_xm_pcie3_0_qhs_tcsr_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_tlmm_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tlmm
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_tlmm_list =
{
  4,
  route_xm_pcie3_0_qhs_tlmm_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_tme_cfg_list_array[3] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_tme_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_tme_cfg_list =
{
  3,
  route_xm_pcie3_0_qhs_tme_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_ufs_mem_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ufs_mem_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_ufs_mem_cfg_list =
{
  4,
  route_xm_pcie3_0_qhs_ufs_mem_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_usb3_0_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_usb3_0
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_usb3_0_list =
{
  4,
  route_xm_pcie3_0_qhs_usb3_0_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_venus_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_venus_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_venus_cfg_list =
{
  4,
  route_xm_pcie3_0_qhs_venus_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_qhs_vsense_ctrl_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_vsense_ctrl_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_qhs_vsense_ctrl_cfg_list =
{
  4,
  route_xm_pcie3_0_qhs_vsense_ctrl_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_qns_llcc_list_array[2] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_xm_pcie3_0_qns_llcc_list =
{
  2,
  route_xm_pcie3_0_qns_llcc_list_array
};
static icb_pair_type route_xm_pcie3_0_qns_pcie_mem_noc_list_array[1] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
};
static icb_route_list_type route_xm_pcie3_0_qns_pcie_mem_noc_list =
{
  1,
  route_xm_pcie3_0_qns_pcie_mem_noc_list_array
};
static icb_pair_type route_xm_pcie3_0_qss_apss_list_array[3] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_apss
  },
};
static icb_route_list_type route_xm_pcie3_0_qss_apss_list =
{
  3,
  route_xm_pcie3_0_qss_apss_list_array
};
static icb_pair_type route_xm_pcie3_0_qss_ddrss_cfg_list_array[3] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_ddrss_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_qss_ddrss_cfg_list =
{
  3,
  route_xm_pcie3_0_qss_ddrss_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_qss_nsp_qtb_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_nsp_qtb_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_qss_nsp_qtb_cfg_list =
{
  4,
  route_xm_pcie3_0_qss_nsp_qtb_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_qxs_imem_list_array[3] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qxs_imem
  },
};
static icb_route_list_type route_xm_pcie3_0_qxs_imem_list =
{
  3,
  route_xm_pcie3_0_qxs_imem_list_array
};
static icb_pair_type route_xm_pcie3_0_srvc_cnoc_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_srvc_cnoc_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_srvc_cnoc_cfg_list =
{
  4,
  route_xm_pcie3_0_srvc_cnoc_cfg_list_array
};
static icb_pair_type route_xm_pcie3_0_srvc_cnoc_main_list_array[3] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_srvc_cnoc_main
  },
};
static icb_route_list_type route_xm_pcie3_0_srvc_cnoc_main_list =
{
  3,
  route_xm_pcie3_0_srvc_cnoc_main_list_array
};
static icb_pair_type route_xm_pcie3_0_srvc_mnoc_list_array[5] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_mnoc_cfg
  },
  {
    &master_qsm_mnoc_cfg,
    &slave_srvc_mnoc
  },
};
static icb_route_list_type route_xm_pcie3_0_srvc_mnoc_list =
{
  5,
  route_xm_pcie3_0_srvc_mnoc_list_array
};
static icb_pair_type route_xm_pcie3_0_srvc_pcie_aggre_noc_list_array[5] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_pcie_anoc_cfg
  },
  {
    &master_qsm_pcie_anoc_cfg,
    &slave_srvc_pcie_aggre_noc
  },
};
static icb_route_list_type route_xm_pcie3_0_srvc_pcie_aggre_noc_list =
{
  5,
  route_xm_pcie3_0_srvc_pcie_aggre_noc_list_array
};
static icb_pair_type route_xm_pcie3_0_xs_qdss_stm_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_qdss_stm
  },
};
static icb_route_list_type route_xm_pcie3_0_xs_qdss_stm_list =
{
  4,
  route_xm_pcie3_0_xs_qdss_stm_list_array
};
static icb_pair_type route_xm_pcie3_0_xs_sys_tcu_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_0,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_sys_tcu_cfg
  },
};
static icb_route_list_type route_xm_pcie3_0_xs_sys_tcu_cfg_list =
{
  4,
  route_xm_pcie3_0_xs_sys_tcu_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_ebi_list_array[3] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_xm_pcie3_1_ebi_list =
{
  3,
  route_xm_pcie3_1_ebi_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_ahb2phy0_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy0
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_ahb2phy0_list =
{
  4,
  route_xm_pcie3_1_qhs_ahb2phy0_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_ahb2phy1_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ahb2phy1
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_ahb2phy1_list =
{
  4,
  route_xm_pcie3_1_qhs_ahb2phy1_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_aoss_list_array[3] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_aoss
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_aoss_list =
{
  3,
  route_xm_pcie3_1_qhs_aoss_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_camera_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_camera_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_camera_cfg_list =
{
  4,
  route_xm_pcie3_1_qhs_camera_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_clk_ctl_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_clk_ctl
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_clk_ctl_list =
{
  4,
  route_xm_pcie3_1_qhs_clk_ctl_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_cpr_cx_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_cx
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_cpr_cx_list =
{
  4,
  route_xm_pcie3_1_qhs_cpr_cx_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_cpr_hmx_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_hmx
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_cpr_hmx_list =
{
  4,
  route_xm_pcie3_1_qhs_cpr_hmx_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_cpr_mmcx_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mmcx
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_cpr_mmcx_list =
{
  4,
  route_xm_pcie3_1_qhs_cpr_mmcx_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_cpr_mxa_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxa
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_cpr_mxa_list =
{
  4,
  route_xm_pcie3_1_qhs_cpr_mxa_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_cpr_mxc_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_mxc
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_cpr_mxc_list =
{
  4,
  route_xm_pcie3_1_qhs_cpr_mxc_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_cpr_nspcx_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cpr_nspcx
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_cpr_nspcx_list =
{
  4,
  route_xm_pcie3_1_qhs_cpr_nspcx_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_crypto0_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_crypto0_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_crypto0_cfg_list =
{
  4,
  route_xm_pcie3_1_qhs_crypto0_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_cx_rdpm_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_cx_rdpm
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_cx_rdpm_list =
{
  4,
  route_xm_pcie3_1_qhs_cx_rdpm_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_display_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_display_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_display_cfg_list =
{
  4,
  route_xm_pcie3_1_qhs_display_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_gpuss_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_gpuss_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_gpuss_cfg_list =
{
  4,
  route_xm_pcie3_1_qhs_gpuss_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_i2c_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i2c
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_i2c_list =
{
  4,
  route_xm_pcie3_1_qhs_i2c_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_i3c_ibi0_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi0_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_i3c_ibi0_cfg_list =
{
  4,
  route_xm_pcie3_1_qhs_i3c_ibi0_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_i3c_ibi1_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_i3c_ibi1_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_i3c_ibi1_cfg_list =
{
  4,
  route_xm_pcie3_1_qhs_i3c_ibi1_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_imem_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_imem_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_imem_cfg_list =
{
  4,
  route_xm_pcie3_1_qhs_imem_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_ipa_list_array[3] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipa
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_ipa_list =
{
  3,
  route_xm_pcie3_1_qhs_ipa_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_ipc_router_list_array[3] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_ipc_router
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_ipc_router_list =
{
  3,
  route_xm_pcie3_1_qhs_ipc_router_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_mss_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mss_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_mss_cfg_list =
{
  4,
  route_xm_pcie3_1_qhs_mss_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_mx_2_rdpm_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_2_rdpm
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_mx_2_rdpm_list =
{
  4,
  route_xm_pcie3_1_qhs_mx_2_rdpm_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_mx_rdpm_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_mx_rdpm
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_mx_rdpm_list =
{
  4,
  route_xm_pcie3_1_qhs_mx_rdpm_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_pcie0_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie0_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_pcie0_cfg_list =
{
  4,
  route_xm_pcie3_1_qhs_pcie0_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_pcie1_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie1_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_pcie1_cfg_list =
{
  4,
  route_xm_pcie3_1_qhs_pcie1_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_pcie_rscc_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pcie_rscc
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_pcie_rscc_list =
{
  4,
  route_xm_pcie3_1_qhs_pcie_rscc_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_pdm_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_pdm
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_pdm_list =
{
  4,
  route_xm_pcie3_1_qhs_pdm_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_prng_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_prng
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_prng_list =
{
  4,
  route_xm_pcie3_1_qhs_prng_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_qdss_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qdss_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_qdss_cfg_list =
{
  4,
  route_xm_pcie3_1_qhs_qdss_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_qspi_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qspi
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_qspi_list =
{
  4,
  route_xm_pcie3_1_qhs_qspi_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_qup02_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup02
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_qup02_list =
{
  4,
  route_xm_pcie3_1_qhs_qup02_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_qup1_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup1
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_qup1_list =
{
  4,
  route_xm_pcie3_1_qhs_qup1_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_qup2_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_qup2
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_qup2_list =
{
  4,
  route_xm_pcie3_1_qhs_qup2_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_sdc2_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc2
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_sdc2_list =
{
  4,
  route_xm_pcie3_1_qhs_sdc2_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_sdc4_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_sdc4
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_sdc4_list =
{
  4,
  route_xm_pcie3_1_qhs_sdc4_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_spss_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_spss_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_spss_cfg_list =
{
  4,
  route_xm_pcie3_1_qhs_spss_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_tcsr_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tcsr
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_tcsr_list =
{
  4,
  route_xm_pcie3_1_qhs_tcsr_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_tlmm_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_tlmm
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_tlmm_list =
{
  4,
  route_xm_pcie3_1_qhs_tlmm_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_tme_cfg_list_array[3] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qhs_tme_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_tme_cfg_list =
{
  3,
  route_xm_pcie3_1_qhs_tme_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_ufs_mem_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_ufs_mem_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_ufs_mem_cfg_list =
{
  4,
  route_xm_pcie3_1_qhs_ufs_mem_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_usb3_0_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_usb3_0
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_usb3_0_list =
{
  4,
  route_xm_pcie3_1_qhs_usb3_0_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_venus_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_venus_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_venus_cfg_list =
{
  4,
  route_xm_pcie3_1_qhs_venus_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_qhs_vsense_ctrl_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qhs_vsense_ctrl_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_qhs_vsense_ctrl_cfg_list =
{
  4,
  route_xm_pcie3_1_qhs_vsense_ctrl_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_qns_llcc_list_array[2] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_xm_pcie3_1_qns_llcc_list =
{
  2,
  route_xm_pcie3_1_qns_llcc_list_array
};
static icb_pair_type route_xm_pcie3_1_qns_pcie_mem_noc_list_array[1] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
};
static icb_route_list_type route_xm_pcie3_1_qns_pcie_mem_noc_list =
{
  1,
  route_xm_pcie3_1_qns_pcie_mem_noc_list_array
};
static icb_pair_type route_xm_pcie3_1_qss_apss_list_array[3] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_apss
  },
};
static icb_route_list_type route_xm_pcie3_1_qss_apss_list =
{
  3,
  route_xm_pcie3_1_qss_apss_list_array
};
static icb_pair_type route_xm_pcie3_1_qss_ddrss_cfg_list_array[3] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_ddrss_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_qss_ddrss_cfg_list =
{
  3,
  route_xm_pcie3_1_qss_ddrss_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_qss_nsp_qtb_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_nsp_qtb_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_qss_nsp_qtb_cfg_list =
{
  4,
  route_xm_pcie3_1_qss_nsp_qtb_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_qxs_imem_list_array[3] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qxs_imem
  },
};
static icb_route_list_type route_xm_pcie3_1_qxs_imem_list =
{
  3,
  route_xm_pcie3_1_qxs_imem_list_array
};
static icb_pair_type route_xm_pcie3_1_srvc_cnoc_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_srvc_cnoc_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_srvc_cnoc_cfg_list =
{
  4,
  route_xm_pcie3_1_srvc_cnoc_cfg_list_array
};
static icb_pair_type route_xm_pcie3_1_srvc_cnoc_main_list_array[3] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_srvc_cnoc_main
  },
};
static icb_route_list_type route_xm_pcie3_1_srvc_cnoc_main_list =
{
  3,
  route_xm_pcie3_1_srvc_cnoc_main_list_array
};
static icb_pair_type route_xm_pcie3_1_srvc_mnoc_list_array[5] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_mnoc_cfg
  },
  {
    &master_qsm_mnoc_cfg,
    &slave_srvc_mnoc
  },
};
static icb_route_list_type route_xm_pcie3_1_srvc_mnoc_list =
{
  5,
  route_xm_pcie3_1_srvc_mnoc_list_array
};
static icb_pair_type route_xm_pcie3_1_srvc_pcie_aggre_noc_list_array[5] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_qss_pcie_anoc_cfg
  },
  {
    &master_qsm_pcie_anoc_cfg,
    &slave_srvc_pcie_aggre_noc
  },
};
static icb_route_list_type route_xm_pcie3_1_srvc_pcie_aggre_noc_list =
{
  5,
  route_xm_pcie3_1_srvc_pcie_aggre_noc_list_array
};
static icb_pair_type route_xm_pcie3_1_xs_qdss_stm_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_qdss_stm
  },
};
static icb_route_list_type route_xm_pcie3_1_xs_qdss_stm_list =
{
  4,
  route_xm_pcie3_1_xs_qdss_stm_list_array
};
static icb_pair_type route_xm_pcie3_1_xs_sys_tcu_cfg_list_array[4] =
{
  {
    &master_xm_pcie3_1,
    &slave_qns_pcie_mem_noc
  },
  {
    &master_qnm_pcie,
    &slave_qns_gem_noc_cnoc
  },
  {
    &master_qnm_gemnoc_cnoc,
    &slave_qss_cfg
  },
  {
    &master_qsm_cfg,
    &slave_xs_sys_tcu_cfg
  },
};
static icb_route_list_type route_xm_pcie3_1_xs_sys_tcu_cfg_list =
{
  4,
  route_xm_pcie3_1_xs_sys_tcu_cfg_list_array
};
static icb_pair_type route_xm_qdss_etr_0_ebi_list_array[4] =
{
  {
    &master_xm_qdss_etr_0,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_xm_qdss_etr_0_ebi_list =
{
  4,
  route_xm_qdss_etr_0_ebi_list_array
};
static icb_pair_type route_xm_qdss_etr_0_qns_llcc_list_array[3] =
{
  {
    &master_xm_qdss_etr_0,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_xm_qdss_etr_0_qns_llcc_list =
{
  3,
  route_xm_qdss_etr_0_qns_llcc_list_array
};
static icb_pair_type route_xm_qdss_etr_0_xs_pcie_0_list_array[4] =
{
  {
    &master_xm_qdss_etr_0,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_pcie
  },
  {
    &master_qnm_gemnoc_pcie,
    &slave_xs_pcie_0
  },
};
static icb_route_list_type route_xm_qdss_etr_0_xs_pcie_0_list =
{
  4,
  route_xm_qdss_etr_0_xs_pcie_0_list_array
};
static icb_pair_type route_xm_qdss_etr_1_ebi_list_array[4] =
{
  {
    &master_xm_qdss_etr_1,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_xm_qdss_etr_1_ebi_list =
{
  4,
  route_xm_qdss_etr_1_ebi_list_array
};
static icb_pair_type route_xm_qdss_etr_1_qns_llcc_list_array[3] =
{
  {
    &master_xm_qdss_etr_1,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_xm_qdss_etr_1_qns_llcc_list =
{
  3,
  route_xm_qdss_etr_1_qns_llcc_list_array
};
static icb_pair_type route_xm_qdss_etr_1_xs_pcie_0_list_array[4] =
{
  {
    &master_xm_qdss_etr_1,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_pcie
  },
  {
    &master_qnm_gemnoc_pcie,
    &slave_xs_pcie_0
  },
};
static icb_route_list_type route_xm_qdss_etr_1_xs_pcie_0_list =
{
  4,
  route_xm_qdss_etr_1_xs_pcie_0_list_array
};
static icb_pair_type route_xm_sdc2_ebi_list_array[4] =
{
  {
    &master_xm_sdc2,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_xm_sdc2_ebi_list =
{
  4,
  route_xm_sdc2_ebi_list_array
};
static icb_pair_type route_xm_sdc2_qns_llcc_list_array[3] =
{
  {
    &master_xm_sdc2,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_xm_sdc2_qns_llcc_list =
{
  3,
  route_xm_sdc2_qns_llcc_list_array
};
static icb_pair_type route_xm_sdc2_xs_pcie_0_list_array[4] =
{
  {
    &master_xm_sdc2,
    &slave_qns_a2noc_snoc
  },
  {
    &master_qnm_aggre2_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_pcie
  },
  {
    &master_qnm_gemnoc_pcie,
    &slave_xs_pcie_0
  },
};
static icb_route_list_type route_xm_sdc2_xs_pcie_0_list =
{
  4,
  route_xm_sdc2_xs_pcie_0_list_array
};
static icb_pair_type route_xm_sdc4_ebi_list_array[4] =
{
  {
    &master_xm_sdc4,
    &slave_qns_a1noc_snoc
  },
  {
    &master_qnm_aggre1_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_xm_sdc4_ebi_list =
{
  4,
  route_xm_sdc4_ebi_list_array
};
static icb_pair_type route_xm_sdc4_qns_llcc_list_array[3] =
{
  {
    &master_xm_sdc4,
    &slave_qns_a1noc_snoc
  },
  {
    &master_qnm_aggre1_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_xm_sdc4_qns_llcc_list =
{
  3,
  route_xm_sdc4_qns_llcc_list_array
};
static icb_pair_type route_xm_sdc4_xs_pcie_0_list_array[4] =
{
  {
    &master_xm_sdc4,
    &slave_qns_a1noc_snoc
  },
  {
    &master_qnm_aggre1_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_pcie
  },
  {
    &master_qnm_gemnoc_pcie,
    &slave_xs_pcie_0
  },
};
static icb_route_list_type route_xm_sdc4_xs_pcie_0_list =
{
  4,
  route_xm_sdc4_xs_pcie_0_list_array
};
static icb_pair_type route_xm_ufs_mem_ebi_list_array[4] =
{
  {
    &master_xm_ufs_mem,
    &slave_qns_a1noc_snoc
  },
  {
    &master_qnm_aggre1_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_xm_ufs_mem_ebi_list =
{
  4,
  route_xm_ufs_mem_ebi_list_array
};
static icb_pair_type route_xm_ufs_mem_qns_llcc_list_array[3] =
{
  {
    &master_xm_ufs_mem,
    &slave_qns_a1noc_snoc
  },
  {
    &master_qnm_aggre1_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_xm_ufs_mem_qns_llcc_list =
{
  3,
  route_xm_ufs_mem_qns_llcc_list_array
};
static icb_pair_type route_xm_ufs_mem_xs_pcie_0_list_array[4] =
{
  {
    &master_xm_ufs_mem,
    &slave_qns_a1noc_snoc
  },
  {
    &master_qnm_aggre1_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_pcie
  },
  {
    &master_qnm_gemnoc_pcie,
    &slave_xs_pcie_0
  },
};
static icb_route_list_type route_xm_ufs_mem_xs_pcie_0_list =
{
  4,
  route_xm_ufs_mem_xs_pcie_0_list_array
};
static icb_pair_type route_xm_usb3_0_ebi_list_array[4] =
{
  {
    &master_xm_usb3_0,
    &slave_qns_a1noc_snoc
  },
  {
    &master_qnm_aggre1_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
  {
    &master_llcc_mc,
    &slave_ebi
  },
};
static icb_route_list_type route_xm_usb3_0_ebi_list =
{
  4,
  route_xm_usb3_0_ebi_list_array
};
static icb_pair_type route_xm_usb3_0_qns_llcc_list_array[3] =
{
  {
    &master_xm_usb3_0,
    &slave_qns_a1noc_snoc
  },
  {
    &master_qnm_aggre1_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_llcc
  },
};
static icb_route_list_type route_xm_usb3_0_qns_llcc_list =
{
  3,
  route_xm_usb3_0_qns_llcc_list_array
};
static icb_pair_type route_xm_usb3_0_xs_pcie_0_list_array[4] =
{
  {
    &master_xm_usb3_0,
    &slave_qns_a1noc_snoc
  },
  {
    &master_qnm_aggre1_noc,
    &slave_qns_gemnoc_sf
  },
  {
    &master_qnm_snoc_sf,
    &slave_qns_pcie
  },
  {
    &master_qnm_gemnoc_pcie,
    &slave_xs_pcie_0
  },
};
static icb_route_list_type route_xm_usb3_0_xs_pcie_0_list =
{
  4,
  route_xm_usb3_0_xs_pcie_0_list_array
};

/*============================================================================
                         ROUTE TREE - 853 routes
============================================================================*/
/* Forward declarations */
static ul_treeNodeType route_0x0_chm_apps_ebi_node;
static ul_treeNodeType route_0x3_chm_apps_qhs_camera_cfg_node;
static ul_treeNodeType route_0x4_chm_apps_qhs_display_cfg_node;
static ul_treeNodeType route_0xa_chm_apps_qhs_venus_cfg_node;
static ul_treeNodeType route_0xb_chm_apps_qhs_gpuss_cfg_node;
static ul_treeNodeType route_0x11_chm_apps_srvc_mnoc_node;
static ul_treeNodeType route_0x14_chm_apps_qss_apss_node;
static ul_treeNodeType route_0x16_chm_apps_qhs_usb3_0_node;
static ul_treeNodeType route_0x1a_chm_apps_qxs_imem_node;
static ul_treeNodeType route_0x1e_chm_apps_xs_qdss_stm_node;
static ul_treeNodeType route_0x21_chm_apps_qhs_sdc2_node;
static ul_treeNodeType route_0x22_chm_apps_qhs_sdc4_node;
static ul_treeNodeType route_0x25_chm_apps_qhs_qup2_node;
static ul_treeNodeType route_0x27_chm_apps_qhs_qup1_node;
static ul_treeNodeType route_0x29_chm_apps_qhs_pdm_node;
static ul_treeNodeType route_0x2c_chm_apps_qhs_prng_node;
static ul_treeNodeType route_0x2f_chm_apps_qhs_clk_ctl_node;
static ul_treeNodeType route_0x30_chm_apps_qhs_mss_cfg_node;
static ul_treeNodeType route_0x32_chm_apps_qhs_tcsr_node;
static ul_treeNodeType route_0x33_chm_apps_qhs_tlmm_node;
static ul_treeNodeType route_0x34_chm_apps_qhs_crypto0_cfg_node;
static ul_treeNodeType route_0x36_chm_apps_qhs_imem_cfg_node;
static ul_treeNodeType route_0x3f_chm_apps_qhs_qdss_cfg_node;
static ul_treeNodeType route_0x40_chm_apps_qhs_cpr_cx_node;
static ul_treeNodeType route_0x4c_chm_apps_srvc_cnoc_main_node;
static ul_treeNodeType route_0x54_chm_apps_xs_pcie_0_node;
static ul_treeNodeType route_0x58_chm_apps_qhs_pcie0_cfg_node;
static ul_treeNodeType route_0x59_chm_apps_qhs_pcie1_cfg_node;
static ul_treeNodeType route_0x60_chm_apps_qhs_cpr_mxa_node;
static ul_treeNodeType route_0x85_chm_apps_xs_sys_tcu_cfg_node;
static ul_treeNodeType route_0xb7_chm_apps_qhs_ipa_node;
static ul_treeNodeType route_0xbe_chm_apps_qhs_qspi_node;
static ul_treeNodeType route_0xd9_chm_apps_qhs_spss_cfg_node;
static ul_treeNodeType route_0xdb_chm_apps_qhs_aoss_node;
static ul_treeNodeType route_0xde_chm_apps_qss_ddrss_cfg_node;
static ul_treeNodeType route_0xec_chm_apps_qhs_ufs_mem_cfg_node;
static ul_treeNodeType route_0xed_chm_apps_qhs_vsense_ctrl_cfg_node;
static ul_treeNodeType route_0xf3_chm_apps_qns_llcc_node;
static ul_treeNodeType route_0x11c_chm_apps_qhs_ahb2phy0_node;
static ul_treeNodeType route_0x11e_chm_apps_qhs_cpr_mmcx_node;
static ul_treeNodeType route_0x140_chm_apps_qhs_ahb2phy1_node;
static ul_treeNodeType route_0x142_chm_apps_qhs_cx_rdpm_node;
static ul_treeNodeType route_0x143_chm_apps_qhs_ipc_router_node;
static ul_treeNodeType route_0x15f_chm_apps_qhs_mx_rdpm_node;
static ul_treeNodeType route_0x16b_chm_apps_qhs_cpr_nspcx_node;
static ul_treeNodeType route_0x18b_chm_apps_qhs_cpr_mxc_node;
static ul_treeNodeType route_0x19f_chm_apps_qhs_tme_cfg_node;
static ul_treeNodeType route_0x1b8_chm_apps_srvc_pcie_aggre_noc_node;
static ul_treeNodeType route_0x1bf_chm_apps_qhs_i2c_node;
static ul_treeNodeType route_0x1c2_chm_apps_srvc_cnoc_cfg_node;
static ul_treeNodeType route_0x1da_chm_apps_qss_nsp_qtb_cfg_node;
static ul_treeNodeType route_0x1fb_chm_apps_qhs_qup02_node;
static ul_treeNodeType route_0x232_chm_apps_qhs_cpr_hmx_node;
static ul_treeNodeType route_0x233_chm_apps_qhs_i3c_ibi0_cfg_node;
static ul_treeNodeType route_0x234_chm_apps_qhs_i3c_ibi1_cfg_node;
static ul_treeNodeType route_0x235_chm_apps_qhs_mx_2_rdpm_node;
static ul_treeNodeType route_0x236_chm_apps_qhs_pcie_rscc_node;
static ul_treeNodeType route_0x100000000_qnm_mdsp_ebi_node;
static ul_treeNodeType route_0x100000003_qnm_mdsp_qhs_camera_cfg_node;
static ul_treeNodeType route_0x100000004_qnm_mdsp_qhs_display_cfg_node;
static ul_treeNodeType route_0x10000000a_qnm_mdsp_qhs_venus_cfg_node;
static ul_treeNodeType route_0x10000000b_qnm_mdsp_qhs_gpuss_cfg_node;
static ul_treeNodeType route_0x100000011_qnm_mdsp_srvc_mnoc_node;
static ul_treeNodeType route_0x100000014_qnm_mdsp_qss_apss_node;
static ul_treeNodeType route_0x100000016_qnm_mdsp_qhs_usb3_0_node;
static ul_treeNodeType route_0x10000001a_qnm_mdsp_qxs_imem_node;
static ul_treeNodeType route_0x10000001e_qnm_mdsp_xs_qdss_stm_node;
static ul_treeNodeType route_0x100000021_qnm_mdsp_qhs_sdc2_node;
static ul_treeNodeType route_0x100000022_qnm_mdsp_qhs_sdc4_node;
static ul_treeNodeType route_0x100000025_qnm_mdsp_qhs_qup2_node;
static ul_treeNodeType route_0x100000027_qnm_mdsp_qhs_qup1_node;
static ul_treeNodeType route_0x100000029_qnm_mdsp_qhs_pdm_node;
static ul_treeNodeType route_0x10000002c_qnm_mdsp_qhs_prng_node;
static ul_treeNodeType route_0x10000002f_qnm_mdsp_qhs_clk_ctl_node;
static ul_treeNodeType route_0x100000030_qnm_mdsp_qhs_mss_cfg_node;
static ul_treeNodeType route_0x100000032_qnm_mdsp_qhs_tcsr_node;
static ul_treeNodeType route_0x100000033_qnm_mdsp_qhs_tlmm_node;
static ul_treeNodeType route_0x100000034_qnm_mdsp_qhs_crypto0_cfg_node;
static ul_treeNodeType route_0x100000036_qnm_mdsp_qhs_imem_cfg_node;
static ul_treeNodeType route_0x10000003f_qnm_mdsp_qhs_qdss_cfg_node;
static ul_treeNodeType route_0x100000040_qnm_mdsp_qhs_cpr_cx_node;
static ul_treeNodeType route_0x10000004c_qnm_mdsp_srvc_cnoc_main_node;
static ul_treeNodeType route_0x100000054_qnm_mdsp_xs_pcie_0_node;
static ul_treeNodeType route_0x100000058_qnm_mdsp_qhs_pcie0_cfg_node;
static ul_treeNodeType route_0x100000059_qnm_mdsp_qhs_pcie1_cfg_node;
static ul_treeNodeType route_0x100000060_qnm_mdsp_qhs_cpr_mxa_node;
static ul_treeNodeType route_0x100000085_qnm_mdsp_xs_sys_tcu_cfg_node;
static ul_treeNodeType route_0x1000000b7_qnm_mdsp_qhs_ipa_node;
static ul_treeNodeType route_0x1000000be_qnm_mdsp_qhs_qspi_node;
static ul_treeNodeType route_0x1000000d9_qnm_mdsp_qhs_spss_cfg_node;
static ul_treeNodeType route_0x1000000db_qnm_mdsp_qhs_aoss_node;
static ul_treeNodeType route_0x1000000de_qnm_mdsp_qss_ddrss_cfg_node;
static ul_treeNodeType route_0x1000000ec_qnm_mdsp_qhs_ufs_mem_cfg_node;
static ul_treeNodeType route_0x1000000ed_qnm_mdsp_qhs_vsense_ctrl_cfg_node;
static ul_treeNodeType route_0x1000000f3_qnm_mdsp_qns_llcc_node;
static ul_treeNodeType route_0x10000011c_qnm_mdsp_qhs_ahb2phy0_node;
static ul_treeNodeType route_0x10000011e_qnm_mdsp_qhs_cpr_mmcx_node;
static ul_treeNodeType route_0x100000140_qnm_mdsp_qhs_ahb2phy1_node;
static ul_treeNodeType route_0x100000142_qnm_mdsp_qhs_cx_rdpm_node;
static ul_treeNodeType route_0x100000143_qnm_mdsp_qhs_ipc_router_node;
static ul_treeNodeType route_0x10000015f_qnm_mdsp_qhs_mx_rdpm_node;
static ul_treeNodeType route_0x10000016b_qnm_mdsp_qhs_cpr_nspcx_node;
static ul_treeNodeType route_0x10000018b_qnm_mdsp_qhs_cpr_mxc_node;
static ul_treeNodeType route_0x10000019f_qnm_mdsp_qhs_tme_cfg_node;
static ul_treeNodeType route_0x1000001b8_qnm_mdsp_srvc_pcie_aggre_noc_node;
static ul_treeNodeType route_0x1000001bf_qnm_mdsp_qhs_i2c_node;
static ul_treeNodeType route_0x1000001c2_qnm_mdsp_srvc_cnoc_cfg_node;
static ul_treeNodeType route_0x1000001da_qnm_mdsp_qss_nsp_qtb_cfg_node;
static ul_treeNodeType route_0x1000001fb_qnm_mdsp_qhs_qup02_node;
static ul_treeNodeType route_0x100000232_qnm_mdsp_qhs_cpr_hmx_node;
static ul_treeNodeType route_0x100000233_qnm_mdsp_qhs_i3c_ibi0_cfg_node;
static ul_treeNodeType route_0x100000234_qnm_mdsp_qhs_i3c_ibi1_cfg_node;
static ul_treeNodeType route_0x100000235_qnm_mdsp_qhs_mx_2_rdpm_node;
static ul_treeNodeType route_0x100000236_qnm_mdsp_qhs_pcie_rscc_node;
static ul_treeNodeType route_0x600000000_qnm_gpu_ebi_node;
static ul_treeNodeType route_0x600000003_qnm_gpu_qhs_camera_cfg_node;
static ul_treeNodeType route_0x600000004_qnm_gpu_qhs_display_cfg_node;
static ul_treeNodeType route_0x60000000a_qnm_gpu_qhs_venus_cfg_node;
static ul_treeNodeType route_0x60000000b_qnm_gpu_qhs_gpuss_cfg_node;
static ul_treeNodeType route_0x600000011_qnm_gpu_srvc_mnoc_node;
static ul_treeNodeType route_0x600000014_qnm_gpu_qss_apss_node;
static ul_treeNodeType route_0x600000016_qnm_gpu_qhs_usb3_0_node;
static ul_treeNodeType route_0x60000001a_qnm_gpu_qxs_imem_node;
static ul_treeNodeType route_0x60000001e_qnm_gpu_xs_qdss_stm_node;
static ul_treeNodeType route_0x600000021_qnm_gpu_qhs_sdc2_node;
static ul_treeNodeType route_0x600000022_qnm_gpu_qhs_sdc4_node;
static ul_treeNodeType route_0x600000025_qnm_gpu_qhs_qup2_node;
static ul_treeNodeType route_0x600000027_qnm_gpu_qhs_qup1_node;
static ul_treeNodeType route_0x600000029_qnm_gpu_qhs_pdm_node;
static ul_treeNodeType route_0x60000002c_qnm_gpu_qhs_prng_node;
static ul_treeNodeType route_0x60000002f_qnm_gpu_qhs_clk_ctl_node;
static ul_treeNodeType route_0x600000030_qnm_gpu_qhs_mss_cfg_node;
static ul_treeNodeType route_0x600000032_qnm_gpu_qhs_tcsr_node;
static ul_treeNodeType route_0x600000033_qnm_gpu_qhs_tlmm_node;
static ul_treeNodeType route_0x600000034_qnm_gpu_qhs_crypto0_cfg_node;
static ul_treeNodeType route_0x600000036_qnm_gpu_qhs_imem_cfg_node;
static ul_treeNodeType route_0x60000003f_qnm_gpu_qhs_qdss_cfg_node;
static ul_treeNodeType route_0x600000040_qnm_gpu_qhs_cpr_cx_node;
static ul_treeNodeType route_0x60000004c_qnm_gpu_srvc_cnoc_main_node;
static ul_treeNodeType route_0x600000058_qnm_gpu_qhs_pcie0_cfg_node;
static ul_treeNodeType route_0x600000059_qnm_gpu_qhs_pcie1_cfg_node;
static ul_treeNodeType route_0x600000060_qnm_gpu_qhs_cpr_mxa_node;
static ul_treeNodeType route_0x600000085_qnm_gpu_xs_sys_tcu_cfg_node;
static ul_treeNodeType route_0x6000000b7_qnm_gpu_qhs_ipa_node;
static ul_treeNodeType route_0x6000000be_qnm_gpu_qhs_qspi_node;
static ul_treeNodeType route_0x6000000d9_qnm_gpu_qhs_spss_cfg_node;
static ul_treeNodeType route_0x6000000db_qnm_gpu_qhs_aoss_node;
static ul_treeNodeType route_0x6000000de_qnm_gpu_qss_ddrss_cfg_node;
static ul_treeNodeType route_0x6000000ec_qnm_gpu_qhs_ufs_mem_cfg_node;
static ul_treeNodeType route_0x6000000ed_qnm_gpu_qhs_vsense_ctrl_cfg_node;
static ul_treeNodeType route_0x6000000f3_qnm_gpu_qns_llcc_node;
static ul_treeNodeType route_0x60000011c_qnm_gpu_qhs_ahb2phy0_node;
static ul_treeNodeType route_0x60000011e_qnm_gpu_qhs_cpr_mmcx_node;
static ul_treeNodeType route_0x600000140_qnm_gpu_qhs_ahb2phy1_node;
static ul_treeNodeType route_0x600000142_qnm_gpu_qhs_cx_rdpm_node;
static ul_treeNodeType route_0x600000143_qnm_gpu_qhs_ipc_router_node;
static ul_treeNodeType route_0x60000015f_qnm_gpu_qhs_mx_rdpm_node;
static ul_treeNodeType route_0x60000016b_qnm_gpu_qhs_cpr_nspcx_node;
static ul_treeNodeType route_0x60000018b_qnm_gpu_qhs_cpr_mxc_node;
static ul_treeNodeType route_0x60000019f_qnm_gpu_qhs_tme_cfg_node;
static ul_treeNodeType route_0x6000001b8_qnm_gpu_srvc_pcie_aggre_noc_node;
static ul_treeNodeType route_0x6000001bf_qnm_gpu_qhs_i2c_node;
static ul_treeNodeType route_0x6000001c2_qnm_gpu_srvc_cnoc_cfg_node;
static ul_treeNodeType route_0x6000001da_qnm_gpu_qss_nsp_qtb_cfg_node;
static ul_treeNodeType route_0x6000001fb_qnm_gpu_qhs_qup02_node;
static ul_treeNodeType route_0x600000232_qnm_gpu_qhs_cpr_hmx_node;
static ul_treeNodeType route_0x600000233_qnm_gpu_qhs_i3c_ibi0_cfg_node;
static ul_treeNodeType route_0x600000234_qnm_gpu_qhs_i3c_ibi1_cfg_node;
static ul_treeNodeType route_0x600000235_qnm_gpu_qhs_mx_2_rdpm_node;
static ul_treeNodeType route_0x600000236_qnm_gpu_qhs_pcie_rscc_node;
static ul_treeNodeType route_0x800000000_qnm_mdp_ebi_node;
static ul_treeNodeType route_0x800000003_qnm_mdp_qhs_camera_cfg_node;
static ul_treeNodeType route_0x800000004_qnm_mdp_qhs_display_cfg_node;
static ul_treeNodeType route_0x80000000a_qnm_mdp_qhs_venus_cfg_node;
static ul_treeNodeType route_0x80000000b_qnm_mdp_qhs_gpuss_cfg_node;
static ul_treeNodeType route_0x800000011_qnm_mdp_srvc_mnoc_node;
static ul_treeNodeType route_0x800000014_qnm_mdp_qss_apss_node;
static ul_treeNodeType route_0x800000016_qnm_mdp_qhs_usb3_0_node;
static ul_treeNodeType route_0x80000001a_qnm_mdp_qxs_imem_node;
static ul_treeNodeType route_0x80000001e_qnm_mdp_xs_qdss_stm_node;
static ul_treeNodeType route_0x800000021_qnm_mdp_qhs_sdc2_node;
static ul_treeNodeType route_0x800000022_qnm_mdp_qhs_sdc4_node;
static ul_treeNodeType route_0x800000025_qnm_mdp_qhs_qup2_node;
static ul_treeNodeType route_0x800000027_qnm_mdp_qhs_qup1_node;
static ul_treeNodeType route_0x800000029_qnm_mdp_qhs_pdm_node;
static ul_treeNodeType route_0x80000002c_qnm_mdp_qhs_prng_node;
static ul_treeNodeType route_0x80000002f_qnm_mdp_qhs_clk_ctl_node;
static ul_treeNodeType route_0x800000030_qnm_mdp_qhs_mss_cfg_node;
static ul_treeNodeType route_0x800000032_qnm_mdp_qhs_tcsr_node;
static ul_treeNodeType route_0x800000033_qnm_mdp_qhs_tlmm_node;
static ul_treeNodeType route_0x800000034_qnm_mdp_qhs_crypto0_cfg_node;
static ul_treeNodeType route_0x800000036_qnm_mdp_qhs_imem_cfg_node;
static ul_treeNodeType route_0x80000003f_qnm_mdp_qhs_qdss_cfg_node;
static ul_treeNodeType route_0x800000040_qnm_mdp_qhs_cpr_cx_node;
static ul_treeNodeType route_0x80000004c_qnm_mdp_srvc_cnoc_main_node;
static ul_treeNodeType route_0x800000058_qnm_mdp_qhs_pcie0_cfg_node;
static ul_treeNodeType route_0x800000059_qnm_mdp_qhs_pcie1_cfg_node;
static ul_treeNodeType route_0x800000060_qnm_mdp_qhs_cpr_mxa_node;
static ul_treeNodeType route_0x800000085_qnm_mdp_xs_sys_tcu_cfg_node;
static ul_treeNodeType route_0x8000000b7_qnm_mdp_qhs_ipa_node;
static ul_treeNodeType route_0x8000000be_qnm_mdp_qhs_qspi_node;
static ul_treeNodeType route_0x8000000d9_qnm_mdp_qhs_spss_cfg_node;
static ul_treeNodeType route_0x8000000db_qnm_mdp_qhs_aoss_node;
static ul_treeNodeType route_0x8000000de_qnm_mdp_qss_ddrss_cfg_node;
static ul_treeNodeType route_0x8000000ec_qnm_mdp_qhs_ufs_mem_cfg_node;
static ul_treeNodeType route_0x8000000ed_qnm_mdp_qhs_vsense_ctrl_cfg_node;
static ul_treeNodeType route_0x8000000f3_qnm_mdp_qns_llcc_node;
static ul_treeNodeType route_0x80000011c_qnm_mdp_qhs_ahb2phy0_node;
static ul_treeNodeType route_0x80000011e_qnm_mdp_qhs_cpr_mmcx_node;
static ul_treeNodeType route_0x800000140_qnm_mdp_qhs_ahb2phy1_node;
static ul_treeNodeType route_0x800000142_qnm_mdp_qhs_cx_rdpm_node;
static ul_treeNodeType route_0x800000143_qnm_mdp_qhs_ipc_router_node;
static ul_treeNodeType route_0x80000015f_qnm_mdp_qhs_mx_rdpm_node;
static ul_treeNodeType route_0x80000016b_qnm_mdp_qhs_cpr_nspcx_node;
static ul_treeNodeType route_0x80000018b_qnm_mdp_qhs_cpr_mxc_node;
static ul_treeNodeType route_0x80000019f_qnm_mdp_qhs_tme_cfg_node;
static ul_treeNodeType route_0x8000001b8_qnm_mdp_srvc_pcie_aggre_noc_node;
static ul_treeNodeType route_0x8000001bf_qnm_mdp_qhs_i2c_node;
static ul_treeNodeType route_0x8000001c2_qnm_mdp_srvc_cnoc_cfg_node;
static ul_treeNodeType route_0x8000001da_qnm_mdp_qss_nsp_qtb_cfg_node;
static ul_treeNodeType route_0x8000001fb_qnm_mdp_qhs_qup02_node;
static ul_treeNodeType route_0x800000232_qnm_mdp_qhs_cpr_hmx_node;
static ul_treeNodeType route_0x800000233_qnm_mdp_qhs_i3c_ibi0_cfg_node;
static ul_treeNodeType route_0x800000234_qnm_mdp_qhs_i3c_ibi1_cfg_node;
static ul_treeNodeType route_0x800000235_qnm_mdp_qhs_mx_2_rdpm_node;
static ul_treeNodeType route_0x800000236_qnm_mdp_qhs_pcie_rscc_node;
static ul_treeNodeType route_0x900000000_qnm_video_ebi_node;
static ul_treeNodeType route_0x900000003_qnm_video_qhs_camera_cfg_node;
static ul_treeNodeType route_0x900000004_qnm_video_qhs_display_cfg_node;
static ul_treeNodeType route_0x90000000a_qnm_video_qhs_venus_cfg_node;
static ul_treeNodeType route_0x90000000b_qnm_video_qhs_gpuss_cfg_node;
static ul_treeNodeType route_0x900000011_qnm_video_srvc_mnoc_node;
static ul_treeNodeType route_0x900000014_qnm_video_qss_apss_node;
static ul_treeNodeType route_0x900000016_qnm_video_qhs_usb3_0_node;
static ul_treeNodeType route_0x90000001a_qnm_video_qxs_imem_node;
static ul_treeNodeType route_0x90000001e_qnm_video_xs_qdss_stm_node;
static ul_treeNodeType route_0x900000021_qnm_video_qhs_sdc2_node;
static ul_treeNodeType route_0x900000022_qnm_video_qhs_sdc4_node;
static ul_treeNodeType route_0x900000025_qnm_video_qhs_qup2_node;
static ul_treeNodeType route_0x900000027_qnm_video_qhs_qup1_node;
static ul_treeNodeType route_0x900000029_qnm_video_qhs_pdm_node;
static ul_treeNodeType route_0x90000002c_qnm_video_qhs_prng_node;
static ul_treeNodeType route_0x90000002f_qnm_video_qhs_clk_ctl_node;
static ul_treeNodeType route_0x900000030_qnm_video_qhs_mss_cfg_node;
static ul_treeNodeType route_0x900000032_qnm_video_qhs_tcsr_node;
static ul_treeNodeType route_0x900000033_qnm_video_qhs_tlmm_node;
static ul_treeNodeType route_0x900000034_qnm_video_qhs_crypto0_cfg_node;
static ul_treeNodeType route_0x900000036_qnm_video_qhs_imem_cfg_node;
static ul_treeNodeType route_0x90000003f_qnm_video_qhs_qdss_cfg_node;
static ul_treeNodeType route_0x900000040_qnm_video_qhs_cpr_cx_node;
static ul_treeNodeType route_0x90000004c_qnm_video_srvc_cnoc_main_node;
static ul_treeNodeType route_0x900000058_qnm_video_qhs_pcie0_cfg_node;
static ul_treeNodeType route_0x900000059_qnm_video_qhs_pcie1_cfg_node;
static ul_treeNodeType route_0x900000060_qnm_video_qhs_cpr_mxa_node;
static ul_treeNodeType route_0x900000085_qnm_video_xs_sys_tcu_cfg_node;
static ul_treeNodeType route_0x9000000b7_qnm_video_qhs_ipa_node;
static ul_treeNodeType route_0x9000000be_qnm_video_qhs_qspi_node;
static ul_treeNodeType route_0x9000000d9_qnm_video_qhs_spss_cfg_node;
static ul_treeNodeType route_0x9000000db_qnm_video_qhs_aoss_node;
static ul_treeNodeType route_0x9000000de_qnm_video_qss_ddrss_cfg_node;
static ul_treeNodeType route_0x9000000ec_qnm_video_qhs_ufs_mem_cfg_node;
static ul_treeNodeType route_0x9000000ed_qnm_video_qhs_vsense_ctrl_cfg_node;
static ul_treeNodeType route_0x9000000f3_qnm_video_qns_llcc_node;
static ul_treeNodeType route_0x90000011c_qnm_video_qhs_ahb2phy0_node;
static ul_treeNodeType route_0x90000011e_qnm_video_qhs_cpr_mmcx_node;
static ul_treeNodeType route_0x900000140_qnm_video_qhs_ahb2phy1_node;
static ul_treeNodeType route_0x900000142_qnm_video_qhs_cx_rdpm_node;
static ul_treeNodeType route_0x900000143_qnm_video_qhs_ipc_router_node;
static ul_treeNodeType route_0x90000015f_qnm_video_qhs_mx_rdpm_node;
static ul_treeNodeType route_0x90000016b_qnm_video_qhs_cpr_nspcx_node;
static ul_treeNodeType route_0x90000018b_qnm_video_qhs_cpr_mxc_node;
static ul_treeNodeType route_0x90000019f_qnm_video_qhs_tme_cfg_node;
static ul_treeNodeType route_0x9000001b8_qnm_video_srvc_pcie_aggre_noc_node;
static ul_treeNodeType route_0x9000001bf_qnm_video_qhs_i2c_node;
static ul_treeNodeType route_0x9000001c2_qnm_video_srvc_cnoc_cfg_node;
static ul_treeNodeType route_0x9000001da_qnm_video_qss_nsp_qtb_cfg_node;
static ul_treeNodeType route_0x9000001fb_qnm_video_qhs_qup02_node;
static ul_treeNodeType route_0x900000232_qnm_video_qhs_cpr_hmx_node;
static ul_treeNodeType route_0x900000233_qnm_video_qhs_i3c_ibi0_cfg_node;
static ul_treeNodeType route_0x900000234_qnm_video_qhs_i3c_ibi1_cfg_node;
static ul_treeNodeType route_0x900000235_qnm_video_qhs_mx_2_rdpm_node;
static ul_treeNodeType route_0x900000236_qnm_video_qhs_pcie_rscc_node;
static ul_treeNodeType route_0x1300000000_qhm_qdss_bam_ebi_node;
static ul_treeNodeType route_0x1300000054_qhm_qdss_bam_xs_pcie_0_node;
static ul_treeNodeType route_0x13000000f3_qhm_qdss_bam_qns_llcc_node;
static ul_treeNodeType route_0x1700000000_qxm_crypto_ebi_node;
static ul_treeNodeType route_0x1700000054_qxm_crypto_xs_pcie_0_node;
static ul_treeNodeType route_0x17000000f3_qxm_crypto_qns_llcc_node;
static ul_treeNodeType route_0x1900000000_qxm_lpinoc_dsp_axim_ebi_node;
static ul_treeNodeType route_0x1900000003_qxm_lpinoc_dsp_axim_qhs_camera_cfg_node;
static ul_treeNodeType route_0x1900000004_qxm_lpinoc_dsp_axim_qhs_display_cfg_node;
static ul_treeNodeType route_0x190000000a_qxm_lpinoc_dsp_axim_qhs_venus_cfg_node;
static ul_treeNodeType route_0x190000000b_qxm_lpinoc_dsp_axim_qhs_gpuss_cfg_node;
static ul_treeNodeType route_0x1900000011_qxm_lpinoc_dsp_axim_srvc_mnoc_node;
static ul_treeNodeType route_0x1900000014_qxm_lpinoc_dsp_axim_qss_apss_node;
static ul_treeNodeType route_0x1900000016_qxm_lpinoc_dsp_axim_qhs_usb3_0_node;
static ul_treeNodeType route_0x190000001a_qxm_lpinoc_dsp_axim_qxs_imem_node;
static ul_treeNodeType route_0x190000001e_qxm_lpinoc_dsp_axim_xs_qdss_stm_node;
static ul_treeNodeType route_0x1900000021_qxm_lpinoc_dsp_axim_qhs_sdc2_node;
static ul_treeNodeType route_0x1900000022_qxm_lpinoc_dsp_axim_qhs_sdc4_node;
static ul_treeNodeType route_0x1900000025_qxm_lpinoc_dsp_axim_qhs_qup2_node;
static ul_treeNodeType route_0x1900000027_qxm_lpinoc_dsp_axim_qhs_qup1_node;
static ul_treeNodeType route_0x1900000029_qxm_lpinoc_dsp_axim_qhs_pdm_node;
static ul_treeNodeType route_0x190000002c_qxm_lpinoc_dsp_axim_qhs_prng_node;
static ul_treeNodeType route_0x190000002f_qxm_lpinoc_dsp_axim_qhs_clk_ctl_node;
static ul_treeNodeType route_0x1900000030_qxm_lpinoc_dsp_axim_qhs_mss_cfg_node;
static ul_treeNodeType route_0x1900000032_qxm_lpinoc_dsp_axim_qhs_tcsr_node;
static ul_treeNodeType route_0x1900000033_qxm_lpinoc_dsp_axim_qhs_tlmm_node;
static ul_treeNodeType route_0x1900000034_qxm_lpinoc_dsp_axim_qhs_crypto0_cfg_node;
static ul_treeNodeType route_0x1900000036_qxm_lpinoc_dsp_axim_qhs_imem_cfg_node;
static ul_treeNodeType route_0x190000003f_qxm_lpinoc_dsp_axim_qhs_qdss_cfg_node;
static ul_treeNodeType route_0x1900000040_qxm_lpinoc_dsp_axim_qhs_cpr_cx_node;
static ul_treeNodeType route_0x190000004c_qxm_lpinoc_dsp_axim_srvc_cnoc_main_node;
static ul_treeNodeType route_0x1900000054_qxm_lpinoc_dsp_axim_xs_pcie_0_node;
static ul_treeNodeType route_0x1900000058_qxm_lpinoc_dsp_axim_qhs_pcie0_cfg_node;
static ul_treeNodeType route_0x1900000059_qxm_lpinoc_dsp_axim_qhs_pcie1_cfg_node;
static ul_treeNodeType route_0x1900000060_qxm_lpinoc_dsp_axim_qhs_cpr_mxa_node;
static ul_treeNodeType route_0x1900000085_qxm_lpinoc_dsp_axim_xs_sys_tcu_cfg_node;
static ul_treeNodeType route_0x19000000b7_qxm_lpinoc_dsp_axim_qhs_ipa_node;
static ul_treeNodeType route_0x19000000be_qxm_lpinoc_dsp_axim_qhs_qspi_node;
static ul_treeNodeType route_0x19000000d9_qxm_lpinoc_dsp_axim_qhs_spss_cfg_node;
static ul_treeNodeType route_0x19000000db_qxm_lpinoc_dsp_axim_qhs_aoss_node;
static ul_treeNodeType route_0x19000000de_qxm_lpinoc_dsp_axim_qss_ddrss_cfg_node;
static ul_treeNodeType route_0x19000000ec_qxm_lpinoc_dsp_axim_qhs_ufs_mem_cfg_node;
static ul_treeNodeType route_0x19000000ed_qxm_lpinoc_dsp_axim_qhs_vsense_ctrl_cfg_node;
static ul_treeNodeType route_0x19000000f3_qxm_lpinoc_dsp_axim_qns_llcc_node;
static ul_treeNodeType route_0x190000011c_qxm_lpinoc_dsp_axim_qhs_ahb2phy0_node;
static ul_treeNodeType route_0x190000011e_qxm_lpinoc_dsp_axim_qhs_cpr_mmcx_node;
static ul_treeNodeType route_0x1900000140_qxm_lpinoc_dsp_axim_qhs_ahb2phy1_node;
static ul_treeNodeType route_0x1900000142_qxm_lpinoc_dsp_axim_qhs_cx_rdpm_node;
static ul_treeNodeType route_0x1900000143_qxm_lpinoc_dsp_axim_qhs_ipc_router_node;
static ul_treeNodeType route_0x190000015f_qxm_lpinoc_dsp_axim_qhs_mx_rdpm_node;
static ul_treeNodeType route_0x190000016b_qxm_lpinoc_dsp_axim_qhs_cpr_nspcx_node;
static ul_treeNodeType route_0x190000018b_qxm_lpinoc_dsp_axim_qhs_cpr_mxc_node;
static ul_treeNodeType route_0x190000019f_qxm_lpinoc_dsp_axim_qhs_tme_cfg_node;
static ul_treeNodeType route_0x19000001b8_qxm_lpinoc_dsp_axim_srvc_pcie_aggre_noc_node;
static ul_treeNodeType route_0x19000001bf_qxm_lpinoc_dsp_axim_qhs_i2c_node;
static ul_treeNodeType route_0x19000001c2_qxm_lpinoc_dsp_axim_srvc_cnoc_cfg_node;
static ul_treeNodeType route_0x19000001da_qxm_lpinoc_dsp_axim_qss_nsp_qtb_cfg_node;
static ul_treeNodeType route_0x19000001fb_qxm_lpinoc_dsp_axim_qhs_qup02_node;
static ul_treeNodeType route_0x1900000232_qxm_lpinoc_dsp_axim_qhs_cpr_hmx_node;
static ul_treeNodeType route_0x1900000233_qxm_lpinoc_dsp_axim_qhs_i3c_ibi0_cfg_node;
static ul_treeNodeType route_0x1900000234_qxm_lpinoc_dsp_axim_qhs_i3c_ibi1_cfg_node;
static ul_treeNodeType route_0x1900000235_qxm_lpinoc_dsp_axim_qhs_mx_2_rdpm_node;
static ul_treeNodeType route_0x1900000236_qxm_lpinoc_dsp_axim_qhs_pcie_rscc_node;
static ul_treeNodeType route_0x1f00000000_xm_qdss_etr_0_ebi_node;
static ul_treeNodeType route_0x1f00000054_xm_qdss_etr_0_xs_pcie_0_node;
static ul_treeNodeType route_0x1f000000f3_xm_qdss_etr_0_qns_llcc_node;
static ul_treeNodeType route_0x2000000000_xm_usb3_0_ebi_node;
static ul_treeNodeType route_0x2000000054_xm_usb3_0_xs_pcie_0_node;
static ul_treeNodeType route_0x20000000f3_xm_usb3_0_qns_llcc_node;
static ul_treeNodeType route_0x2300000000_xm_sdc2_ebi_node;
static ul_treeNodeType route_0x2300000054_xm_sdc2_xs_pcie_0_node;
static ul_treeNodeType route_0x23000000f3_xm_sdc2_qns_llcc_node;
static ul_treeNodeType route_0x2400000000_xm_sdc4_ebi_node;
static ul_treeNodeType route_0x2400000054_xm_sdc4_xs_pcie_0_node;
static ul_treeNodeType route_0x24000000f3_xm_sdc4_qns_llcc_node;
static ul_treeNodeType route_0x2700000000_qhm_qup2_ebi_node;
static ul_treeNodeType route_0x2700000054_qhm_qup2_xs_pcie_0_node;
static ul_treeNodeType route_0x27000000f3_qhm_qup2_qns_llcc_node;
static ul_treeNodeType route_0x2900000000_qhm_qup1_ebi_node;
static ul_treeNodeType route_0x2900000054_qhm_qup1_xs_pcie_0_node;
static ul_treeNodeType route_0x29000000f3_qhm_qup1_qns_llcc_node;
static ul_treeNodeType route_0x3b00000000_qxm_ipa_ebi_node;
static ul_treeNodeType route_0x3b00000054_qxm_ipa_xs_pcie_0_node;
static ul_treeNodeType route_0x3b000000f3_qxm_ipa_qns_llcc_node;
static ul_treeNodeType route_0x4100000000_xm_pcie3_0_ebi_node;
static ul_treeNodeType route_0x4100000003_xm_pcie3_0_qhs_camera_cfg_node;
static ul_treeNodeType route_0x4100000004_xm_pcie3_0_qhs_display_cfg_node;
static ul_treeNodeType route_0x410000000a_xm_pcie3_0_qhs_venus_cfg_node;
static ul_treeNodeType route_0x410000000b_xm_pcie3_0_qhs_gpuss_cfg_node;
static ul_treeNodeType route_0x4100000011_xm_pcie3_0_srvc_mnoc_node;
static ul_treeNodeType route_0x4100000014_xm_pcie3_0_qss_apss_node;
static ul_treeNodeType route_0x4100000016_xm_pcie3_0_qhs_usb3_0_node;
static ul_treeNodeType route_0x410000001a_xm_pcie3_0_qxs_imem_node;
static ul_treeNodeType route_0x410000001e_xm_pcie3_0_xs_qdss_stm_node;
static ul_treeNodeType route_0x4100000021_xm_pcie3_0_qhs_sdc2_node;
static ul_treeNodeType route_0x4100000022_xm_pcie3_0_qhs_sdc4_node;
static ul_treeNodeType route_0x4100000025_xm_pcie3_0_qhs_qup2_node;
static ul_treeNodeType route_0x4100000027_xm_pcie3_0_qhs_qup1_node;
static ul_treeNodeType route_0x4100000029_xm_pcie3_0_qhs_pdm_node;
static ul_treeNodeType route_0x410000002c_xm_pcie3_0_qhs_prng_node;
static ul_treeNodeType route_0x410000002f_xm_pcie3_0_qhs_clk_ctl_node;
static ul_treeNodeType route_0x4100000030_xm_pcie3_0_qhs_mss_cfg_node;
static ul_treeNodeType route_0x4100000032_xm_pcie3_0_qhs_tcsr_node;
static ul_treeNodeType route_0x4100000033_xm_pcie3_0_qhs_tlmm_node;
static ul_treeNodeType route_0x4100000034_xm_pcie3_0_qhs_crypto0_cfg_node;
static ul_treeNodeType route_0x4100000036_xm_pcie3_0_qhs_imem_cfg_node;
static ul_treeNodeType route_0x410000003f_xm_pcie3_0_qhs_qdss_cfg_node;
static ul_treeNodeType route_0x4100000040_xm_pcie3_0_qhs_cpr_cx_node;
static ul_treeNodeType route_0x410000004c_xm_pcie3_0_srvc_cnoc_main_node;
static ul_treeNodeType route_0x4100000058_xm_pcie3_0_qhs_pcie0_cfg_node;
static ul_treeNodeType route_0x4100000059_xm_pcie3_0_qhs_pcie1_cfg_node;
static ul_treeNodeType route_0x4100000060_xm_pcie3_0_qhs_cpr_mxa_node;
static ul_treeNodeType route_0x4100000085_xm_pcie3_0_xs_sys_tcu_cfg_node;
static ul_treeNodeType route_0x41000000b7_xm_pcie3_0_qhs_ipa_node;
static ul_treeNodeType route_0x41000000be_xm_pcie3_0_qhs_qspi_node;
static ul_treeNodeType route_0x41000000d9_xm_pcie3_0_qhs_spss_cfg_node;
static ul_treeNodeType route_0x41000000db_xm_pcie3_0_qhs_aoss_node;
static ul_treeNodeType route_0x41000000de_xm_pcie3_0_qss_ddrss_cfg_node;
static ul_treeNodeType route_0x41000000ec_xm_pcie3_0_qhs_ufs_mem_cfg_node;
static ul_treeNodeType route_0x41000000ed_xm_pcie3_0_qhs_vsense_ctrl_cfg_node;
static ul_treeNodeType route_0x41000000f3_xm_pcie3_0_qns_llcc_node;
static ul_treeNodeType route_0x41000000f6_xm_pcie3_0_qns_pcie_mem_noc_node;
static ul_treeNodeType route_0x410000011c_xm_pcie3_0_qhs_ahb2phy0_node;
static ul_treeNodeType route_0x410000011e_xm_pcie3_0_qhs_cpr_mmcx_node;
static ul_treeNodeType route_0x4100000140_xm_pcie3_0_qhs_ahb2phy1_node;
static ul_treeNodeType route_0x4100000142_xm_pcie3_0_qhs_cx_rdpm_node;
static ul_treeNodeType route_0x4100000143_xm_pcie3_0_qhs_ipc_router_node;
static ul_treeNodeType route_0x410000015f_xm_pcie3_0_qhs_mx_rdpm_node;
static ul_treeNodeType route_0x410000016b_xm_pcie3_0_qhs_cpr_nspcx_node;
static ul_treeNodeType route_0x410000018b_xm_pcie3_0_qhs_cpr_mxc_node;
static ul_treeNodeType route_0x410000019f_xm_pcie3_0_qhs_tme_cfg_node;
static ul_treeNodeType route_0x41000001b8_xm_pcie3_0_srvc_pcie_aggre_noc_node;
static ul_treeNodeType route_0x41000001bf_xm_pcie3_0_qhs_i2c_node;
static ul_treeNodeType route_0x41000001c2_xm_pcie3_0_srvc_cnoc_cfg_node;
static ul_treeNodeType route_0x41000001da_xm_pcie3_0_qss_nsp_qtb_cfg_node;
static ul_treeNodeType route_0x41000001fb_xm_pcie3_0_qhs_qup02_node;
static ul_treeNodeType route_0x4100000232_xm_pcie3_0_qhs_cpr_hmx_node;
static ul_treeNodeType route_0x4100000233_xm_pcie3_0_qhs_i3c_ibi0_cfg_node;
static ul_treeNodeType route_0x4100000234_xm_pcie3_0_qhs_i3c_ibi1_cfg_node;
static ul_treeNodeType route_0x4100000235_xm_pcie3_0_qhs_mx_2_rdpm_node;
static ul_treeNodeType route_0x4100000236_xm_pcie3_0_qhs_pcie_rscc_node;
static ul_treeNodeType route_0x4200000000_xm_pcie3_1_ebi_node;
static ul_treeNodeType route_0x4200000003_xm_pcie3_1_qhs_camera_cfg_node;
static ul_treeNodeType route_0x4200000004_xm_pcie3_1_qhs_display_cfg_node;
static ul_treeNodeType route_0x420000000a_xm_pcie3_1_qhs_venus_cfg_node;
static ul_treeNodeType route_0x420000000b_xm_pcie3_1_qhs_gpuss_cfg_node;
static ul_treeNodeType route_0x4200000011_xm_pcie3_1_srvc_mnoc_node;
static ul_treeNodeType route_0x4200000014_xm_pcie3_1_qss_apss_node;
static ul_treeNodeType route_0x4200000016_xm_pcie3_1_qhs_usb3_0_node;
static ul_treeNodeType route_0x420000001a_xm_pcie3_1_qxs_imem_node;
static ul_treeNodeType route_0x420000001e_xm_pcie3_1_xs_qdss_stm_node;
static ul_treeNodeType route_0x4200000021_xm_pcie3_1_qhs_sdc2_node;
static ul_treeNodeType route_0x4200000022_xm_pcie3_1_qhs_sdc4_node;
static ul_treeNodeType route_0x4200000025_xm_pcie3_1_qhs_qup2_node;
static ul_treeNodeType route_0x4200000027_xm_pcie3_1_qhs_qup1_node;
static ul_treeNodeType route_0x4200000029_xm_pcie3_1_qhs_pdm_node;
static ul_treeNodeType route_0x420000002c_xm_pcie3_1_qhs_prng_node;
static ul_treeNodeType route_0x420000002f_xm_pcie3_1_qhs_clk_ctl_node;
static ul_treeNodeType route_0x4200000030_xm_pcie3_1_qhs_mss_cfg_node;
static ul_treeNodeType route_0x4200000032_xm_pcie3_1_qhs_tcsr_node;
static ul_treeNodeType route_0x4200000033_xm_pcie3_1_qhs_tlmm_node;
static ul_treeNodeType route_0x4200000034_xm_pcie3_1_qhs_crypto0_cfg_node;
static ul_treeNodeType route_0x4200000036_xm_pcie3_1_qhs_imem_cfg_node;
static ul_treeNodeType route_0x420000003f_xm_pcie3_1_qhs_qdss_cfg_node;
static ul_treeNodeType route_0x4200000040_xm_pcie3_1_qhs_cpr_cx_node;
static ul_treeNodeType route_0x420000004c_xm_pcie3_1_srvc_cnoc_main_node;
static ul_treeNodeType route_0x4200000058_xm_pcie3_1_qhs_pcie0_cfg_node;
static ul_treeNodeType route_0x4200000059_xm_pcie3_1_qhs_pcie1_cfg_node;
static ul_treeNodeType route_0x4200000060_xm_pcie3_1_qhs_cpr_mxa_node;
static ul_treeNodeType route_0x4200000085_xm_pcie3_1_xs_sys_tcu_cfg_node;
static ul_treeNodeType route_0x42000000b7_xm_pcie3_1_qhs_ipa_node;
static ul_treeNodeType route_0x42000000be_xm_pcie3_1_qhs_qspi_node;
static ul_treeNodeType route_0x42000000d9_xm_pcie3_1_qhs_spss_cfg_node;
static ul_treeNodeType route_0x42000000db_xm_pcie3_1_qhs_aoss_node;
static ul_treeNodeType route_0x42000000de_xm_pcie3_1_qss_ddrss_cfg_node;
static ul_treeNodeType route_0x42000000ec_xm_pcie3_1_qhs_ufs_mem_cfg_node;
static ul_treeNodeType route_0x42000000ed_xm_pcie3_1_qhs_vsense_ctrl_cfg_node;
static ul_treeNodeType route_0x42000000f3_xm_pcie3_1_qns_llcc_node;
static ul_treeNodeType route_0x42000000f6_xm_pcie3_1_qns_pcie_mem_noc_node;
static ul_treeNodeType route_0x420000011c_xm_pcie3_1_qhs_ahb2phy0_node;
static ul_treeNodeType route_0x420000011e_xm_pcie3_1_qhs_cpr_mmcx_node;
static ul_treeNodeType route_0x4200000140_xm_pcie3_1_qhs_ahb2phy1_node;
static ul_treeNodeType route_0x4200000142_xm_pcie3_1_qhs_cx_rdpm_node;
static ul_treeNodeType route_0x4200000143_xm_pcie3_1_qhs_ipc_router_node;
static ul_treeNodeType route_0x420000015f_xm_pcie3_1_qhs_mx_rdpm_node;
static ul_treeNodeType route_0x420000016b_xm_pcie3_1_qhs_cpr_nspcx_node;
static ul_treeNodeType route_0x420000018b_xm_pcie3_1_qhs_cpr_mxc_node;
static ul_treeNodeType route_0x420000019f_xm_pcie3_1_qhs_tme_cfg_node;
static ul_treeNodeType route_0x42000001b8_xm_pcie3_1_srvc_pcie_aggre_noc_node;
static ul_treeNodeType route_0x42000001bf_xm_pcie3_1_qhs_i2c_node;
static ul_treeNodeType route_0x42000001c2_xm_pcie3_1_srvc_cnoc_cfg_node;
static ul_treeNodeType route_0x42000001da_xm_pcie3_1_qss_nsp_qtb_cfg_node;
static ul_treeNodeType route_0x42000001fb_xm_pcie3_1_qhs_qup02_node;
static ul_treeNodeType route_0x4200000232_xm_pcie3_1_qhs_cpr_hmx_node;
static ul_treeNodeType route_0x4200000233_xm_pcie3_1_qhs_i3c_ibi0_cfg_node;
static ul_treeNodeType route_0x4200000234_xm_pcie3_1_qhs_i3c_ibi1_cfg_node;
static ul_treeNodeType route_0x4200000235_xm_pcie3_1_qhs_mx_2_rdpm_node;
static ul_treeNodeType route_0x4200000236_xm_pcie3_1_qhs_pcie_rscc_node;
static ul_treeNodeType route_0x8400000000_qhm_qspi_ebi_node;
static ul_treeNodeType route_0x8400000054_qhm_qspi_xs_pcie_0_node;
static ul_treeNodeType route_0x84000000f3_qhm_qspi_qns_llcc_node;
static ul_treeNodeType route_0x9a00000000_qnm_vapss_hcp_ebi_node;
static ul_treeNodeType route_0x9a000000f3_qnm_vapss_hcp_qns_llcc_node;
static ul_treeNodeType route_0xaa00000000_qnm_pcie_ebi_node;
static ul_treeNodeType route_0xaa00000003_qnm_pcie_qhs_camera_cfg_node;
static ul_treeNodeType route_0xaa00000004_qnm_pcie_qhs_display_cfg_node;
static ul_treeNodeType route_0xaa0000000a_qnm_pcie_qhs_venus_cfg_node;
static ul_treeNodeType route_0xaa0000000b_qnm_pcie_qhs_gpuss_cfg_node;
static ul_treeNodeType route_0xaa00000011_qnm_pcie_srvc_mnoc_node;
static ul_treeNodeType route_0xaa00000014_qnm_pcie_qss_apss_node;
static ul_treeNodeType route_0xaa00000016_qnm_pcie_qhs_usb3_0_node;
static ul_treeNodeType route_0xaa0000001a_qnm_pcie_qxs_imem_node;
static ul_treeNodeType route_0xaa0000001e_qnm_pcie_xs_qdss_stm_node;
static ul_treeNodeType route_0xaa00000021_qnm_pcie_qhs_sdc2_node;
static ul_treeNodeType route_0xaa00000022_qnm_pcie_qhs_sdc4_node;
static ul_treeNodeType route_0xaa00000025_qnm_pcie_qhs_qup2_node;
static ul_treeNodeType route_0xaa00000027_qnm_pcie_qhs_qup1_node;
static ul_treeNodeType route_0xaa00000029_qnm_pcie_qhs_pdm_node;
static ul_treeNodeType route_0xaa0000002c_qnm_pcie_qhs_prng_node;
static ul_treeNodeType route_0xaa0000002f_qnm_pcie_qhs_clk_ctl_node;
static ul_treeNodeType route_0xaa00000030_qnm_pcie_qhs_mss_cfg_node;
static ul_treeNodeType route_0xaa00000032_qnm_pcie_qhs_tcsr_node;
static ul_treeNodeType route_0xaa00000033_qnm_pcie_qhs_tlmm_node;
static ul_treeNodeType route_0xaa00000034_qnm_pcie_qhs_crypto0_cfg_node;
static ul_treeNodeType route_0xaa00000036_qnm_pcie_qhs_imem_cfg_node;
static ul_treeNodeType route_0xaa0000003f_qnm_pcie_qhs_qdss_cfg_node;
static ul_treeNodeType route_0xaa00000040_qnm_pcie_qhs_cpr_cx_node;
static ul_treeNodeType route_0xaa0000004c_qnm_pcie_srvc_cnoc_main_node;
static ul_treeNodeType route_0xaa00000058_qnm_pcie_qhs_pcie0_cfg_node;
static ul_treeNodeType route_0xaa00000059_qnm_pcie_qhs_pcie1_cfg_node;
static ul_treeNodeType route_0xaa00000060_qnm_pcie_qhs_cpr_mxa_node;
static ul_treeNodeType route_0xaa00000085_qnm_pcie_xs_sys_tcu_cfg_node;
static ul_treeNodeType route_0xaa000000b7_qnm_pcie_qhs_ipa_node;
static ul_treeNodeType route_0xaa000000be_qnm_pcie_qhs_qspi_node;
static ul_treeNodeType route_0xaa000000d9_qnm_pcie_qhs_spss_cfg_node;
static ul_treeNodeType route_0xaa000000db_qnm_pcie_qhs_aoss_node;
static ul_treeNodeType route_0xaa000000de_qnm_pcie_qss_ddrss_cfg_node;
static ul_treeNodeType route_0xaa000000ec_qnm_pcie_qhs_ufs_mem_cfg_node;
static ul_treeNodeType route_0xaa000000ed_qnm_pcie_qhs_vsense_ctrl_cfg_node;
static ul_treeNodeType route_0xaa000000f3_qnm_pcie_qns_llcc_node;
static ul_treeNodeType route_0xaa0000011c_qnm_pcie_qhs_ahb2phy0_node;
static ul_treeNodeType route_0xaa0000011e_qnm_pcie_qhs_cpr_mmcx_node;
static ul_treeNodeType route_0xaa00000140_qnm_pcie_qhs_ahb2phy1_node;
static ul_treeNodeType route_0xaa00000142_qnm_pcie_qhs_cx_rdpm_node;
static ul_treeNodeType route_0xaa00000143_qnm_pcie_qhs_ipc_router_node;
static ul_treeNodeType route_0xaa0000015f_qnm_pcie_qhs_mx_rdpm_node;
static ul_treeNodeType route_0xaa0000016b_qnm_pcie_qhs_cpr_nspcx_node;
static ul_treeNodeType route_0xaa0000018b_qnm_pcie_qhs_cpr_mxc_node;
static ul_treeNodeType route_0xaa0000019f_qnm_pcie_qhs_tme_cfg_node;
static ul_treeNodeType route_0xaa000001b8_qnm_pcie_srvc_pcie_aggre_noc_node;
static ul_treeNodeType route_0xaa000001bf_qnm_pcie_qhs_i2c_node;
static ul_treeNodeType route_0xaa000001c2_qnm_pcie_srvc_cnoc_cfg_node;
static ul_treeNodeType route_0xaa000001da_qnm_pcie_qss_nsp_qtb_cfg_node;
static ul_treeNodeType route_0xaa000001fb_qnm_pcie_qhs_qup02_node;
static ul_treeNodeType route_0xaa00000232_qnm_pcie_qhs_cpr_hmx_node;
static ul_treeNodeType route_0xaa00000233_qnm_pcie_qhs_i3c_ibi0_cfg_node;
static ul_treeNodeType route_0xaa00000234_qnm_pcie_qhs_i3c_ibi1_cfg_node;
static ul_treeNodeType route_0xaa00000235_qnm_pcie_qhs_mx_2_rdpm_node;
static ul_treeNodeType route_0xaa00000236_qnm_pcie_qhs_pcie_rscc_node;
static ul_treeNodeType route_0xab00000000_qnm_camnoc_hf_ebi_node;
static ul_treeNodeType route_0xab000000f3_qnm_camnoc_hf_qns_llcc_node;
static ul_treeNodeType route_0xac00000000_qnm_camnoc_sf_ebi_node;
static ul_treeNodeType route_0xac000000f3_qnm_camnoc_sf_qns_llcc_node;
static ul_treeNodeType route_0xad00000000_qnm_nsp_ebi_node;
static ul_treeNodeType route_0xad00000003_qnm_nsp_qhs_camera_cfg_node;
static ul_treeNodeType route_0xad00000004_qnm_nsp_qhs_display_cfg_node;
static ul_treeNodeType route_0xad0000000a_qnm_nsp_qhs_venus_cfg_node;
static ul_treeNodeType route_0xad0000000b_qnm_nsp_qhs_gpuss_cfg_node;
static ul_treeNodeType route_0xad00000011_qnm_nsp_srvc_mnoc_node;
static ul_treeNodeType route_0xad00000014_qnm_nsp_qss_apss_node;
static ul_treeNodeType route_0xad00000016_qnm_nsp_qhs_usb3_0_node;
static ul_treeNodeType route_0xad0000001a_qnm_nsp_qxs_imem_node;
static ul_treeNodeType route_0xad0000001e_qnm_nsp_xs_qdss_stm_node;
static ul_treeNodeType route_0xad00000021_qnm_nsp_qhs_sdc2_node;
static ul_treeNodeType route_0xad00000022_qnm_nsp_qhs_sdc4_node;
static ul_treeNodeType route_0xad00000025_qnm_nsp_qhs_qup2_node;
static ul_treeNodeType route_0xad00000027_qnm_nsp_qhs_qup1_node;
static ul_treeNodeType route_0xad00000029_qnm_nsp_qhs_pdm_node;
static ul_treeNodeType route_0xad0000002c_qnm_nsp_qhs_prng_node;
static ul_treeNodeType route_0xad0000002f_qnm_nsp_qhs_clk_ctl_node;
static ul_treeNodeType route_0xad00000030_qnm_nsp_qhs_mss_cfg_node;
static ul_treeNodeType route_0xad00000032_qnm_nsp_qhs_tcsr_node;
static ul_treeNodeType route_0xad00000033_qnm_nsp_qhs_tlmm_node;
static ul_treeNodeType route_0xad00000034_qnm_nsp_qhs_crypto0_cfg_node;
static ul_treeNodeType route_0xad00000036_qnm_nsp_qhs_imem_cfg_node;
static ul_treeNodeType route_0xad0000003f_qnm_nsp_qhs_qdss_cfg_node;
static ul_treeNodeType route_0xad00000040_qnm_nsp_qhs_cpr_cx_node;
static ul_treeNodeType route_0xad0000004c_qnm_nsp_srvc_cnoc_main_node;
static ul_treeNodeType route_0xad00000054_qnm_nsp_xs_pcie_0_node;
static ul_treeNodeType route_0xad00000058_qnm_nsp_qhs_pcie0_cfg_node;
static ul_treeNodeType route_0xad00000059_qnm_nsp_qhs_pcie1_cfg_node;
static ul_treeNodeType route_0xad00000060_qnm_nsp_qhs_cpr_mxa_node;
static ul_treeNodeType route_0xad00000085_qnm_nsp_xs_sys_tcu_cfg_node;
static ul_treeNodeType route_0xad000000b7_qnm_nsp_qhs_ipa_node;
static ul_treeNodeType route_0xad000000be_qnm_nsp_qhs_qspi_node;
static ul_treeNodeType route_0xad000000d9_qnm_nsp_qhs_spss_cfg_node;
static ul_treeNodeType route_0xad000000db_qnm_nsp_qhs_aoss_node;
static ul_treeNodeType route_0xad000000de_qnm_nsp_qss_ddrss_cfg_node;
static ul_treeNodeType route_0xad000000ec_qnm_nsp_qhs_ufs_mem_cfg_node;
static ul_treeNodeType route_0xad000000ed_qnm_nsp_qhs_vsense_ctrl_cfg_node;
static ul_treeNodeType route_0xad000000f3_qnm_nsp_qns_llcc_node;
static ul_treeNodeType route_0xad0000011c_qnm_nsp_qhs_ahb2phy0_node;
static ul_treeNodeType route_0xad0000011e_qnm_nsp_qhs_cpr_mmcx_node;
static ul_treeNodeType route_0xad00000140_qnm_nsp_qhs_ahb2phy1_node;
static ul_treeNodeType route_0xad00000142_qnm_nsp_qhs_cx_rdpm_node;
static ul_treeNodeType route_0xad00000143_qnm_nsp_qhs_ipc_router_node;
static ul_treeNodeType route_0xad0000015f_qnm_nsp_qhs_mx_rdpm_node;
static ul_treeNodeType route_0xad0000016b_qnm_nsp_qhs_cpr_nspcx_node;
static ul_treeNodeType route_0xad0000018b_qnm_nsp_qhs_cpr_mxc_node;
static ul_treeNodeType route_0xad0000019f_qnm_nsp_qhs_tme_cfg_node;
static ul_treeNodeType route_0xad000001b8_qnm_nsp_srvc_pcie_aggre_noc_node;
static ul_treeNodeType route_0xad000001bf_qnm_nsp_qhs_i2c_node;
static ul_treeNodeType route_0xad000001c2_qnm_nsp_srvc_cnoc_cfg_node;
static ul_treeNodeType route_0xad000001da_qnm_nsp_qss_nsp_qtb_cfg_node;
static ul_treeNodeType route_0xad000001fb_qnm_nsp_qhs_qup02_node;
static ul_treeNodeType route_0xad00000232_qnm_nsp_qhs_cpr_hmx_node;
static ul_treeNodeType route_0xad00000233_qnm_nsp_qhs_i3c_ibi0_cfg_node;
static ul_treeNodeType route_0xad00000234_qnm_nsp_qhs_i3c_ibi1_cfg_node;
static ul_treeNodeType route_0xad00000235_qnm_nsp_qhs_mx_2_rdpm_node;
static ul_treeNodeType route_0xad00000236_qnm_nsp_qhs_pcie_rscc_node;
static ul_treeNodeType route_0xae00000000_qxm_sp_ebi_node;
static ul_treeNodeType route_0xae00000003_qxm_sp_qhs_camera_cfg_node;
static ul_treeNodeType route_0xae00000004_qxm_sp_qhs_display_cfg_node;
static ul_treeNodeType route_0xae0000000a_qxm_sp_qhs_venus_cfg_node;
static ul_treeNodeType route_0xae0000000b_qxm_sp_qhs_gpuss_cfg_node;
static ul_treeNodeType route_0xae00000011_qxm_sp_srvc_mnoc_node;
static ul_treeNodeType route_0xae00000014_qxm_sp_qss_apss_node;
static ul_treeNodeType route_0xae00000016_qxm_sp_qhs_usb3_0_node;
static ul_treeNodeType route_0xae0000001a_qxm_sp_qxs_imem_node;
static ul_treeNodeType route_0xae0000001e_qxm_sp_xs_qdss_stm_node;
static ul_treeNodeType route_0xae00000021_qxm_sp_qhs_sdc2_node;
static ul_treeNodeType route_0xae00000022_qxm_sp_qhs_sdc4_node;
static ul_treeNodeType route_0xae00000025_qxm_sp_qhs_qup2_node;
static ul_treeNodeType route_0xae00000027_qxm_sp_qhs_qup1_node;
static ul_treeNodeType route_0xae00000029_qxm_sp_qhs_pdm_node;
static ul_treeNodeType route_0xae0000002c_qxm_sp_qhs_prng_node;
static ul_treeNodeType route_0xae0000002f_qxm_sp_qhs_clk_ctl_node;
static ul_treeNodeType route_0xae00000030_qxm_sp_qhs_mss_cfg_node;
static ul_treeNodeType route_0xae00000032_qxm_sp_qhs_tcsr_node;
static ul_treeNodeType route_0xae00000033_qxm_sp_qhs_tlmm_node;
static ul_treeNodeType route_0xae00000034_qxm_sp_qhs_crypto0_cfg_node;
static ul_treeNodeType route_0xae00000036_qxm_sp_qhs_imem_cfg_node;
static ul_treeNodeType route_0xae0000003f_qxm_sp_qhs_qdss_cfg_node;
static ul_treeNodeType route_0xae00000040_qxm_sp_qhs_cpr_cx_node;
static ul_treeNodeType route_0xae0000004c_qxm_sp_srvc_cnoc_main_node;
static ul_treeNodeType route_0xae00000054_qxm_sp_xs_pcie_0_node;
static ul_treeNodeType route_0xae00000058_qxm_sp_qhs_pcie0_cfg_node;
static ul_treeNodeType route_0xae00000059_qxm_sp_qhs_pcie1_cfg_node;
static ul_treeNodeType route_0xae00000060_qxm_sp_qhs_cpr_mxa_node;
static ul_treeNodeType route_0xae00000085_qxm_sp_xs_sys_tcu_cfg_node;
static ul_treeNodeType route_0xae000000b7_qxm_sp_qhs_ipa_node;
static ul_treeNodeType route_0xae000000be_qxm_sp_qhs_qspi_node;
static ul_treeNodeType route_0xae000000d9_qxm_sp_qhs_spss_cfg_node;
static ul_treeNodeType route_0xae000000db_qxm_sp_qhs_aoss_node;
static ul_treeNodeType route_0xae000000de_qxm_sp_qss_ddrss_cfg_node;
static ul_treeNodeType route_0xae000000ec_qxm_sp_qhs_ufs_mem_cfg_node;
static ul_treeNodeType route_0xae000000ed_qxm_sp_qhs_vsense_ctrl_cfg_node;
static ul_treeNodeType route_0xae000000f3_qxm_sp_qns_llcc_node;
static ul_treeNodeType route_0xae0000011c_qxm_sp_qhs_ahb2phy0_node;
static ul_treeNodeType route_0xae0000011e_qxm_sp_qhs_cpr_mmcx_node;
static ul_treeNodeType route_0xae00000140_qxm_sp_qhs_ahb2phy1_node;
static ul_treeNodeType route_0xae00000142_qxm_sp_qhs_cx_rdpm_node;
static ul_treeNodeType route_0xae00000143_qxm_sp_qhs_ipc_router_node;
static ul_treeNodeType route_0xae0000015f_qxm_sp_qhs_mx_rdpm_node;
static ul_treeNodeType route_0xae0000016b_qxm_sp_qhs_cpr_nspcx_node;
static ul_treeNodeType route_0xae0000018b_qxm_sp_qhs_cpr_mxc_node;
static ul_treeNodeType route_0xae0000019f_qxm_sp_qhs_tme_cfg_node;
static ul_treeNodeType route_0xae000001b8_qxm_sp_srvc_pcie_aggre_noc_node;
static ul_treeNodeType route_0xae000001bf_qxm_sp_qhs_i2c_node;
static ul_treeNodeType route_0xae000001c2_qxm_sp_srvc_cnoc_cfg_node;
static ul_treeNodeType route_0xae000001da_qxm_sp_qss_nsp_qtb_cfg_node;
static ul_treeNodeType route_0xae000001fb_qxm_sp_qhs_qup02_node;
static ul_treeNodeType route_0xae00000232_qxm_sp_qhs_cpr_hmx_node;
static ul_treeNodeType route_0xae00000233_qxm_sp_qhs_i3c_ibi0_cfg_node;
static ul_treeNodeType route_0xae00000234_qxm_sp_qhs_i3c_ibi1_cfg_node;
static ul_treeNodeType route_0xae00000235_qxm_sp_qhs_mx_2_rdpm_node;
static ul_treeNodeType route_0xae00000236_qxm_sp_qhs_pcie_rscc_node;
static ul_treeNodeType route_0xb100000000_qnm_video_cvp_ebi_node;
static ul_treeNodeType route_0xb1000000f3_qnm_video_cvp_qns_llcc_node;
static ul_treeNodeType route_0xb200000000_xm_ufs_mem_ebi_node;
static ul_treeNodeType route_0xb200000054_xm_ufs_mem_xs_pcie_0_node;
static ul_treeNodeType route_0xb2000000f3_xm_ufs_mem_qns_llcc_node;
static ul_treeNodeType route_0xb300000000_xm_gic_ebi_node;
static ul_treeNodeType route_0xb3000000f3_xm_gic_qns_llcc_node;
static ul_treeNodeType route_0xb400000000_llcc_mc_ebi_node;
static ul_treeNodeType route_0xc400000000_alm_gpu_tcu_ebi_node;
static ul_treeNodeType route_0xc400000003_alm_gpu_tcu_qhs_camera_cfg_node;
static ul_treeNodeType route_0xc400000004_alm_gpu_tcu_qhs_display_cfg_node;
static ul_treeNodeType route_0xc40000000a_alm_gpu_tcu_qhs_venus_cfg_node;
static ul_treeNodeType route_0xc40000000b_alm_gpu_tcu_qhs_gpuss_cfg_node;
static ul_treeNodeType route_0xc400000011_alm_gpu_tcu_srvc_mnoc_node;
static ul_treeNodeType route_0xc400000014_alm_gpu_tcu_qss_apss_node;
static ul_treeNodeType route_0xc400000016_alm_gpu_tcu_qhs_usb3_0_node;
static ul_treeNodeType route_0xc40000001a_alm_gpu_tcu_qxs_imem_node;
static ul_treeNodeType route_0xc40000001e_alm_gpu_tcu_xs_qdss_stm_node;
static ul_treeNodeType route_0xc400000021_alm_gpu_tcu_qhs_sdc2_node;
static ul_treeNodeType route_0xc400000022_alm_gpu_tcu_qhs_sdc4_node;
static ul_treeNodeType route_0xc400000025_alm_gpu_tcu_qhs_qup2_node;
static ul_treeNodeType route_0xc400000027_alm_gpu_tcu_qhs_qup1_node;
static ul_treeNodeType route_0xc400000029_alm_gpu_tcu_qhs_pdm_node;
static ul_treeNodeType route_0xc40000002c_alm_gpu_tcu_qhs_prng_node;
static ul_treeNodeType route_0xc40000002f_alm_gpu_tcu_qhs_clk_ctl_node;
static ul_treeNodeType route_0xc400000030_alm_gpu_tcu_qhs_mss_cfg_node;
static ul_treeNodeType route_0xc400000032_alm_gpu_tcu_qhs_tcsr_node;
static ul_treeNodeType route_0xc400000033_alm_gpu_tcu_qhs_tlmm_node;
static ul_treeNodeType route_0xc400000034_alm_gpu_tcu_qhs_crypto0_cfg_node;
static ul_treeNodeType route_0xc400000036_alm_gpu_tcu_qhs_imem_cfg_node;
static ul_treeNodeType route_0xc40000003f_alm_gpu_tcu_qhs_qdss_cfg_node;
static ul_treeNodeType route_0xc400000040_alm_gpu_tcu_qhs_cpr_cx_node;
static ul_treeNodeType route_0xc40000004c_alm_gpu_tcu_srvc_cnoc_main_node;
static ul_treeNodeType route_0xc400000058_alm_gpu_tcu_qhs_pcie0_cfg_node;
static ul_treeNodeType route_0xc400000059_alm_gpu_tcu_qhs_pcie1_cfg_node;
static ul_treeNodeType route_0xc400000060_alm_gpu_tcu_qhs_cpr_mxa_node;
static ul_treeNodeType route_0xc400000085_alm_gpu_tcu_xs_sys_tcu_cfg_node;
static ul_treeNodeType route_0xc4000000b7_alm_gpu_tcu_qhs_ipa_node;
static ul_treeNodeType route_0xc4000000be_alm_gpu_tcu_qhs_qspi_node;
static ul_treeNodeType route_0xc4000000d9_alm_gpu_tcu_qhs_spss_cfg_node;
static ul_treeNodeType route_0xc4000000db_alm_gpu_tcu_qhs_aoss_node;
static ul_treeNodeType route_0xc4000000de_alm_gpu_tcu_qss_ddrss_cfg_node;
static ul_treeNodeType route_0xc4000000ec_alm_gpu_tcu_qhs_ufs_mem_cfg_node;
static ul_treeNodeType route_0xc4000000ed_alm_gpu_tcu_qhs_vsense_ctrl_cfg_node;
static ul_treeNodeType route_0xc4000000f3_alm_gpu_tcu_qns_llcc_node;
static ul_treeNodeType route_0xc40000011c_alm_gpu_tcu_qhs_ahb2phy0_node;
static ul_treeNodeType route_0xc40000011e_alm_gpu_tcu_qhs_cpr_mmcx_node;
static ul_treeNodeType route_0xc400000140_alm_gpu_tcu_qhs_ahb2phy1_node;
static ul_treeNodeType route_0xc400000142_alm_gpu_tcu_qhs_cx_rdpm_node;
static ul_treeNodeType route_0xc400000143_alm_gpu_tcu_qhs_ipc_router_node;
static ul_treeNodeType route_0xc40000015f_alm_gpu_tcu_qhs_mx_rdpm_node;
static ul_treeNodeType route_0xc40000016b_alm_gpu_tcu_qhs_cpr_nspcx_node;
static ul_treeNodeType route_0xc40000018b_alm_gpu_tcu_qhs_cpr_mxc_node;
static ul_treeNodeType route_0xc40000019f_alm_gpu_tcu_qhs_tme_cfg_node;
static ul_treeNodeType route_0xc4000001b8_alm_gpu_tcu_srvc_pcie_aggre_noc_node;
static ul_treeNodeType route_0xc4000001bf_alm_gpu_tcu_qhs_i2c_node;
static ul_treeNodeType route_0xc4000001c2_alm_gpu_tcu_srvc_cnoc_cfg_node;
static ul_treeNodeType route_0xc4000001da_alm_gpu_tcu_qss_nsp_qtb_cfg_node;
static ul_treeNodeType route_0xc4000001fb_alm_gpu_tcu_qhs_qup02_node;
static ul_treeNodeType route_0xc400000232_alm_gpu_tcu_qhs_cpr_hmx_node;
static ul_treeNodeType route_0xc400000233_alm_gpu_tcu_qhs_i3c_ibi0_cfg_node;
static ul_treeNodeType route_0xc400000234_alm_gpu_tcu_qhs_i3c_ibi1_cfg_node;
static ul_treeNodeType route_0xc400000235_alm_gpu_tcu_qhs_mx_2_rdpm_node;
static ul_treeNodeType route_0xc400000236_alm_gpu_tcu_qhs_pcie_rscc_node;
static ul_treeNodeType route_0xc500000000_alm_sys_tcu_ebi_node;
static ul_treeNodeType route_0xc500000003_alm_sys_tcu_qhs_camera_cfg_node;
static ul_treeNodeType route_0xc500000004_alm_sys_tcu_qhs_display_cfg_node;
static ul_treeNodeType route_0xc50000000a_alm_sys_tcu_qhs_venus_cfg_node;
static ul_treeNodeType route_0xc50000000b_alm_sys_tcu_qhs_gpuss_cfg_node;
static ul_treeNodeType route_0xc500000011_alm_sys_tcu_srvc_mnoc_node;
static ul_treeNodeType route_0xc500000014_alm_sys_tcu_qss_apss_node;
static ul_treeNodeType route_0xc500000016_alm_sys_tcu_qhs_usb3_0_node;
static ul_treeNodeType route_0xc50000001a_alm_sys_tcu_qxs_imem_node;
static ul_treeNodeType route_0xc50000001e_alm_sys_tcu_xs_qdss_stm_node;
static ul_treeNodeType route_0xc500000021_alm_sys_tcu_qhs_sdc2_node;
static ul_treeNodeType route_0xc500000022_alm_sys_tcu_qhs_sdc4_node;
static ul_treeNodeType route_0xc500000025_alm_sys_tcu_qhs_qup2_node;
static ul_treeNodeType route_0xc500000027_alm_sys_tcu_qhs_qup1_node;
static ul_treeNodeType route_0xc500000029_alm_sys_tcu_qhs_pdm_node;
static ul_treeNodeType route_0xc50000002c_alm_sys_tcu_qhs_prng_node;
static ul_treeNodeType route_0xc50000002f_alm_sys_tcu_qhs_clk_ctl_node;
static ul_treeNodeType route_0xc500000030_alm_sys_tcu_qhs_mss_cfg_node;
static ul_treeNodeType route_0xc500000032_alm_sys_tcu_qhs_tcsr_node;
static ul_treeNodeType route_0xc500000033_alm_sys_tcu_qhs_tlmm_node;
static ul_treeNodeType route_0xc500000034_alm_sys_tcu_qhs_crypto0_cfg_node;
static ul_treeNodeType route_0xc500000036_alm_sys_tcu_qhs_imem_cfg_node;
static ul_treeNodeType route_0xc50000003f_alm_sys_tcu_qhs_qdss_cfg_node;
static ul_treeNodeType route_0xc500000040_alm_sys_tcu_qhs_cpr_cx_node;
static ul_treeNodeType route_0xc50000004c_alm_sys_tcu_srvc_cnoc_main_node;
static ul_treeNodeType route_0xc500000058_alm_sys_tcu_qhs_pcie0_cfg_node;
static ul_treeNodeType route_0xc500000059_alm_sys_tcu_qhs_pcie1_cfg_node;
static ul_treeNodeType route_0xc500000060_alm_sys_tcu_qhs_cpr_mxa_node;
static ul_treeNodeType route_0xc500000085_alm_sys_tcu_xs_sys_tcu_cfg_node;
static ul_treeNodeType route_0xc5000000b7_alm_sys_tcu_qhs_ipa_node;
static ul_treeNodeType route_0xc5000000be_alm_sys_tcu_qhs_qspi_node;
static ul_treeNodeType route_0xc5000000d9_alm_sys_tcu_qhs_spss_cfg_node;
static ul_treeNodeType route_0xc5000000db_alm_sys_tcu_qhs_aoss_node;
static ul_treeNodeType route_0xc5000000de_alm_sys_tcu_qss_ddrss_cfg_node;
static ul_treeNodeType route_0xc5000000ec_alm_sys_tcu_qhs_ufs_mem_cfg_node;
static ul_treeNodeType route_0xc5000000ed_alm_sys_tcu_qhs_vsense_ctrl_cfg_node;
static ul_treeNodeType route_0xc5000000f3_alm_sys_tcu_qns_llcc_node;
static ul_treeNodeType route_0xc50000011c_alm_sys_tcu_qhs_ahb2phy0_node;
static ul_treeNodeType route_0xc50000011e_alm_sys_tcu_qhs_cpr_mmcx_node;
static ul_treeNodeType route_0xc500000140_alm_sys_tcu_qhs_ahb2phy1_node;
static ul_treeNodeType route_0xc500000142_alm_sys_tcu_qhs_cx_rdpm_node;
static ul_treeNodeType route_0xc500000143_alm_sys_tcu_qhs_ipc_router_node;
static ul_treeNodeType route_0xc50000015f_alm_sys_tcu_qhs_mx_rdpm_node;
static ul_treeNodeType route_0xc50000016b_alm_sys_tcu_qhs_cpr_nspcx_node;
static ul_treeNodeType route_0xc50000018b_alm_sys_tcu_qhs_cpr_mxc_node;
static ul_treeNodeType route_0xc50000019f_alm_sys_tcu_qhs_tme_cfg_node;
static ul_treeNodeType route_0xc5000001b8_alm_sys_tcu_srvc_pcie_aggre_noc_node;
static ul_treeNodeType route_0xc5000001bf_alm_sys_tcu_qhs_i2c_node;
static ul_treeNodeType route_0xc5000001c2_alm_sys_tcu_srvc_cnoc_cfg_node;
static ul_treeNodeType route_0xc5000001da_alm_sys_tcu_qss_nsp_qtb_cfg_node;
static ul_treeNodeType route_0xc5000001fb_alm_sys_tcu_qhs_qup02_node;
static ul_treeNodeType route_0xc500000232_alm_sys_tcu_qhs_cpr_hmx_node;
static ul_treeNodeType route_0xc500000233_alm_sys_tcu_qhs_i3c_ibi0_cfg_node;
static ul_treeNodeType route_0xc500000234_alm_sys_tcu_qhs_i3c_ibi1_cfg_node;
static ul_treeNodeType route_0xc500000235_alm_sys_tcu_qhs_mx_2_rdpm_node;
static ul_treeNodeType route_0xc500000236_alm_sys_tcu_qhs_pcie_rscc_node;
static ul_treeNodeType route_0xd300000138_qup1_core_master_qup1_core_slave_node;
static ul_treeNodeType route_0xd400000139_qup2_core_master_qup2_core_slave_node;
static ul_treeNodeType route_0xd700000000_qnm_camnoc_icp_ebi_node;
static ul_treeNodeType route_0xd700000003_qnm_camnoc_icp_qhs_camera_cfg_node;
static ul_treeNodeType route_0xd700000004_qnm_camnoc_icp_qhs_display_cfg_node;
static ul_treeNodeType route_0xd70000000a_qnm_camnoc_icp_qhs_venus_cfg_node;
static ul_treeNodeType route_0xd70000000b_qnm_camnoc_icp_qhs_gpuss_cfg_node;
static ul_treeNodeType route_0xd700000011_qnm_camnoc_icp_srvc_mnoc_node;
static ul_treeNodeType route_0xd700000014_qnm_camnoc_icp_qss_apss_node;
static ul_treeNodeType route_0xd700000016_qnm_camnoc_icp_qhs_usb3_0_node;
static ul_treeNodeType route_0xd70000001a_qnm_camnoc_icp_qxs_imem_node;
static ul_treeNodeType route_0xd70000001e_qnm_camnoc_icp_xs_qdss_stm_node;
static ul_treeNodeType route_0xd700000021_qnm_camnoc_icp_qhs_sdc2_node;
static ul_treeNodeType route_0xd700000022_qnm_camnoc_icp_qhs_sdc4_node;
static ul_treeNodeType route_0xd700000025_qnm_camnoc_icp_qhs_qup2_node;
static ul_treeNodeType route_0xd700000027_qnm_camnoc_icp_qhs_qup1_node;
static ul_treeNodeType route_0xd700000029_qnm_camnoc_icp_qhs_pdm_node;
static ul_treeNodeType route_0xd70000002c_qnm_camnoc_icp_qhs_prng_node;
static ul_treeNodeType route_0xd70000002f_qnm_camnoc_icp_qhs_clk_ctl_node;
static ul_treeNodeType route_0xd700000030_qnm_camnoc_icp_qhs_mss_cfg_node;
static ul_treeNodeType route_0xd700000032_qnm_camnoc_icp_qhs_tcsr_node;
static ul_treeNodeType route_0xd700000033_qnm_camnoc_icp_qhs_tlmm_node;
static ul_treeNodeType route_0xd700000034_qnm_camnoc_icp_qhs_crypto0_cfg_node;
static ul_treeNodeType route_0xd700000036_qnm_camnoc_icp_qhs_imem_cfg_node;
static ul_treeNodeType route_0xd70000003f_qnm_camnoc_icp_qhs_qdss_cfg_node;
static ul_treeNodeType route_0xd700000040_qnm_camnoc_icp_qhs_cpr_cx_node;
static ul_treeNodeType route_0xd70000004c_qnm_camnoc_icp_srvc_cnoc_main_node;
static ul_treeNodeType route_0xd700000058_qnm_camnoc_icp_qhs_pcie0_cfg_node;
static ul_treeNodeType route_0xd700000059_qnm_camnoc_icp_qhs_pcie1_cfg_node;
static ul_treeNodeType route_0xd700000060_qnm_camnoc_icp_qhs_cpr_mxa_node;
static ul_treeNodeType route_0xd700000085_qnm_camnoc_icp_xs_sys_tcu_cfg_node;
static ul_treeNodeType route_0xd7000000b7_qnm_camnoc_icp_qhs_ipa_node;
static ul_treeNodeType route_0xd7000000be_qnm_camnoc_icp_qhs_qspi_node;
static ul_treeNodeType route_0xd7000000d9_qnm_camnoc_icp_qhs_spss_cfg_node;
static ul_treeNodeType route_0xd7000000db_qnm_camnoc_icp_qhs_aoss_node;
static ul_treeNodeType route_0xd7000000de_qnm_camnoc_icp_qss_ddrss_cfg_node;
static ul_treeNodeType route_0xd7000000ec_qnm_camnoc_icp_qhs_ufs_mem_cfg_node;
static ul_treeNodeType route_0xd7000000ed_qnm_camnoc_icp_qhs_vsense_ctrl_cfg_node;
static ul_treeNodeType route_0xd7000000f3_qnm_camnoc_icp_qns_llcc_node;
static ul_treeNodeType route_0xd70000011c_qnm_camnoc_icp_qhs_ahb2phy0_node;
static ul_treeNodeType route_0xd70000011e_qnm_camnoc_icp_qhs_cpr_mmcx_node;
static ul_treeNodeType route_0xd700000140_qnm_camnoc_icp_qhs_ahb2phy1_node;
static ul_treeNodeType route_0xd700000142_qnm_camnoc_icp_qhs_cx_rdpm_node;
static ul_treeNodeType route_0xd700000143_qnm_camnoc_icp_qhs_ipc_router_node;
static ul_treeNodeType route_0xd70000015f_qnm_camnoc_icp_qhs_mx_rdpm_node;
static ul_treeNodeType route_0xd70000016b_qnm_camnoc_icp_qhs_cpr_nspcx_node;
static ul_treeNodeType route_0xd70000018b_qnm_camnoc_icp_qhs_cpr_mxc_node;
static ul_treeNodeType route_0xd70000019f_qnm_camnoc_icp_qhs_tme_cfg_node;
static ul_treeNodeType route_0xd7000001b8_qnm_camnoc_icp_srvc_pcie_aggre_noc_node;
static ul_treeNodeType route_0xd7000001bf_qnm_camnoc_icp_qhs_i2c_node;
static ul_treeNodeType route_0xd7000001c2_qnm_camnoc_icp_srvc_cnoc_cfg_node;
static ul_treeNodeType route_0xd7000001da_qnm_camnoc_icp_qss_nsp_qtb_cfg_node;
static ul_treeNodeType route_0xd7000001fb_qnm_camnoc_icp_qhs_qup02_node;
static ul_treeNodeType route_0xd700000232_qnm_camnoc_icp_qhs_cpr_hmx_node;
static ul_treeNodeType route_0xd700000233_qnm_camnoc_icp_qhs_i3c_ibi0_cfg_node;
static ul_treeNodeType route_0xd700000234_qnm_camnoc_icp_qhs_i3c_ibi1_cfg_node;
static ul_treeNodeType route_0xd700000235_qnm_camnoc_icp_qhs_mx_2_rdpm_node;
static ul_treeNodeType route_0xd700000236_qnm_camnoc_icp_qhs_pcie_rscc_node;
static ul_treeNodeType route_0xde00000150_qup0_core_master_qup0_core_slave_node;
static ul_treeNodeType route_0xfc00000000_qnm_video_cv_cpu_ebi_node;
static ul_treeNodeType route_0xfc000000f3_qnm_video_cv_cpu_qns_llcc_node;
static ul_treeNodeType route_0xfd00000000_qnm_video_v_cpu_ebi_node;
static ul_treeNodeType route_0xfd000000f3_qnm_video_v_cpu_qns_llcc_node;
static ul_treeNodeType route_0x10100000000_xm_qdss_etr_1_ebi_node;
static ul_treeNodeType route_0x10100000054_xm_qdss_etr_1_xs_pcie_0_node;
static ul_treeNodeType route_0x101000000f3_xm_qdss_etr_1_qns_llcc_node;
static ul_treeNodeType route_0x108000001be_ddr_perf_mode_master_ddr_perf_mode_slave_node;
static ul_treeNodeType route_0x11e00000000_qxm_qup02_ebi_node;
static ul_treeNodeType route_0x11e00000054_qxm_qup02_xs_pcie_0_node;
static ul_treeNodeType route_0x11e000000f3_qxm_qup02_qns_llcc_node;
static ul_treeNodeType route_0x13300000000_qnm_ubwc_p_ebi_node;
static ul_treeNodeType route_0x133000000f3_qnm_ubwc_p_qns_llcc_node;
static ul_treeNodeType route_0x13400000000_alm_ubwc_p_tcu_ebi_node;
static ul_treeNodeType route_0x134000000f3_alm_ubwc_p_tcu_qns_llcc_node;

/* Create the tree */
static ul_treeNodeType route_0x0_chm_apps_ebi_node =
{
  0x0ULL,                                  /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_ebi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x3_chm_apps_qhs_camera_cfg_node =
{
  0x3ULL,                                  /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_camera_cfg_list,
  &route_0x0_chm_apps_ebi_node,
  NULL
};
static ul_treeNodeType route_0x4_chm_apps_qhs_display_cfg_node =
{
  0x4ULL,                                  /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_display_cfg_list,
  &route_0x3_chm_apps_qhs_camera_cfg_node,
  &route_0x14_chm_apps_qss_apss_node
};
static ul_treeNodeType route_0xa_chm_apps_qhs_venus_cfg_node =
{
  0xaULL,                                  /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_venus_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xb_chm_apps_qhs_gpuss_cfg_node =
{
  0xbULL,                                  /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_gpuss_cfg_list,
  &route_0xa_chm_apps_qhs_venus_cfg_node,
  &route_0x11_chm_apps_srvc_mnoc_node
};
static ul_treeNodeType route_0x11_chm_apps_srvc_mnoc_node =
{
  0x11ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_srvc_mnoc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x14_chm_apps_qss_apss_node =
{
  0x14ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qss_apss_list,
  &route_0xb_chm_apps_qhs_gpuss_cfg_node,
  &route_0x1a_chm_apps_qxs_imem_node
};
static ul_treeNodeType route_0x16_chm_apps_qhs_usb3_0_node =
{
  0x16ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_usb3_0_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1a_chm_apps_qxs_imem_node =
{
  0x1aULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qxs_imem_list,
  &route_0x16_chm_apps_qhs_usb3_0_node,
  &route_0x1e_chm_apps_xs_qdss_stm_node
};
static ul_treeNodeType route_0x1e_chm_apps_xs_qdss_stm_node =
{
  0x1eULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_xs_qdss_stm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x21_chm_apps_qhs_sdc2_node =
{
  0x21ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_sdc2_list,
  &route_0x4_chm_apps_qhs_display_cfg_node,
  &route_0x2f_chm_apps_qhs_clk_ctl_node
};
static ul_treeNodeType route_0x22_chm_apps_qhs_sdc4_node =
{
  0x22ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_sdc4_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x25_chm_apps_qhs_qup2_node =
{
  0x25ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_qup2_list,
  &route_0x22_chm_apps_qhs_sdc4_node,
  &route_0x29_chm_apps_qhs_pdm_node
};
static ul_treeNodeType route_0x27_chm_apps_qhs_qup1_node =
{
  0x27ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_qup1_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x29_chm_apps_qhs_pdm_node =
{
  0x29ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_pdm_list,
  &route_0x27_chm_apps_qhs_qup1_node,
  &route_0x2c_chm_apps_qhs_prng_node
};
static ul_treeNodeType route_0x2c_chm_apps_qhs_prng_node =
{
  0x2cULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_prng_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x2f_chm_apps_qhs_clk_ctl_node =
{
  0x2fULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_clk_ctl_list,
  &route_0x25_chm_apps_qhs_qup2_node,
  &route_0x34_chm_apps_qhs_crypto0_cfg_node
};
static ul_treeNodeType route_0x30_chm_apps_qhs_mss_cfg_node =
{
  0x30ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_mss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x32_chm_apps_qhs_tcsr_node =
{
  0x32ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_tcsr_list,
  &route_0x30_chm_apps_qhs_mss_cfg_node,
  &route_0x33_chm_apps_qhs_tlmm_node
};
static ul_treeNodeType route_0x33_chm_apps_qhs_tlmm_node =
{
  0x33ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_tlmm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x34_chm_apps_qhs_crypto0_cfg_node =
{
  0x34ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_crypto0_cfg_list,
  &route_0x32_chm_apps_qhs_tcsr_node,
  &route_0x36_chm_apps_qhs_imem_cfg_node
};
static ul_treeNodeType route_0x36_chm_apps_qhs_imem_cfg_node =
{
  0x36ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_imem_cfg_list,
  NULL,
  &route_0x3f_chm_apps_qhs_qdss_cfg_node
};
static ul_treeNodeType route_0x3f_chm_apps_qhs_qdss_cfg_node =
{
  0x3fULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_qdss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x40_chm_apps_qhs_cpr_cx_node =
{
  0x40ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_cpr_cx_list,
  &route_0x21_chm_apps_qhs_sdc2_node,
  &route_0xd9_chm_apps_qhs_spss_cfg_node
};
static ul_treeNodeType route_0x4c_chm_apps_srvc_cnoc_main_node =
{
  0x4cULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_srvc_cnoc_main_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x54_chm_apps_xs_pcie_0_node =
{
  0x54ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_xs_pcie_0_list,
  &route_0x4c_chm_apps_srvc_cnoc_main_node,
  &route_0x58_chm_apps_qhs_pcie0_cfg_node
};
static ul_treeNodeType route_0x58_chm_apps_qhs_pcie0_cfg_node =
{
  0x58ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_pcie0_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x59_chm_apps_qhs_pcie1_cfg_node =
{
  0x59ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_pcie1_cfg_list,
  &route_0x54_chm_apps_xs_pcie_0_node,
  &route_0xb7_chm_apps_qhs_ipa_node
};
static ul_treeNodeType route_0x60_chm_apps_qhs_cpr_mxa_node =
{
  0x60ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_cpr_mxa_list,
  NULL,
  &route_0x85_chm_apps_xs_sys_tcu_cfg_node
};
static ul_treeNodeType route_0x85_chm_apps_xs_sys_tcu_cfg_node =
{
  0x85ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_xs_sys_tcu_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xb7_chm_apps_qhs_ipa_node =
{
  0xb7ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_ipa_list,
  &route_0x60_chm_apps_qhs_cpr_mxa_node,
  &route_0xbe_chm_apps_qhs_qspi_node
};
static ul_treeNodeType route_0xbe_chm_apps_qhs_qspi_node =
{
  0xbeULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_qspi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd9_chm_apps_qhs_spss_cfg_node =
{
  0xd9ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_spss_cfg_list,
  &route_0x59_chm_apps_qhs_pcie1_cfg_node,
  &route_0x11c_chm_apps_qhs_ahb2phy0_node
};
static ul_treeNodeType route_0xdb_chm_apps_qhs_aoss_node =
{
  0xdbULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_aoss_list,
  NULL,
  &route_0xde_chm_apps_qss_ddrss_cfg_node
};
static ul_treeNodeType route_0xde_chm_apps_qss_ddrss_cfg_node =
{
  0xdeULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qss_ddrss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xec_chm_apps_qhs_ufs_mem_cfg_node =
{
  0xecULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_ufs_mem_cfg_list,
  &route_0xdb_chm_apps_qhs_aoss_node,
  &route_0xed_chm_apps_qhs_vsense_ctrl_cfg_node
};
static ul_treeNodeType route_0xed_chm_apps_qhs_vsense_ctrl_cfg_node =
{
  0xedULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_vsense_ctrl_cfg_list,
  NULL,
  &route_0xf3_chm_apps_qns_llcc_node
};
static ul_treeNodeType route_0xf3_chm_apps_qns_llcc_node =
{
  0xf3ULL,                                 /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x11c_chm_apps_qhs_ahb2phy0_node =
{
  0x11cULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_ahb2phy0_list,
  &route_0xec_chm_apps_qhs_ufs_mem_cfg_node,
  &route_0x143_chm_apps_qhs_ipc_router_node
};
static ul_treeNodeType route_0x11e_chm_apps_qhs_cpr_mmcx_node =
{
  0x11eULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_cpr_mmcx_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x140_chm_apps_qhs_ahb2phy1_node =
{
  0x140ULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_ahb2phy1_list,
  &route_0x11e_chm_apps_qhs_cpr_mmcx_node,
  &route_0x142_chm_apps_qhs_cx_rdpm_node
};
static ul_treeNodeType route_0x142_chm_apps_qhs_cx_rdpm_node =
{
  0x142ULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_cx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x143_chm_apps_qhs_ipc_router_node =
{
  0x143ULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_ipc_router_list,
  &route_0x140_chm_apps_qhs_ahb2phy1_node,
  &route_0x16b_chm_apps_qhs_cpr_nspcx_node
};
static ul_treeNodeType route_0x15f_chm_apps_qhs_mx_rdpm_node =
{
  0x15fULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_mx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x16b_chm_apps_qhs_cpr_nspcx_node =
{
  0x16bULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_cpr_nspcx_list,
  &route_0x15f_chm_apps_qhs_mx_rdpm_node,
  NULL
};
static ul_treeNodeType route_0x18b_chm_apps_qhs_cpr_mxc_node =
{
  0x18bULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_cpr_mxc_list,
  &route_0x40_chm_apps_qhs_cpr_cx_node,
  &route_0x234_chm_apps_qhs_i3c_ibi1_cfg_node
};
static ul_treeNodeType route_0x19f_chm_apps_qhs_tme_cfg_node =
{
  0x19fULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_tme_cfg_list,
  NULL,
  &route_0x1b8_chm_apps_srvc_pcie_aggre_noc_node
};
static ul_treeNodeType route_0x1b8_chm_apps_srvc_pcie_aggre_noc_node =
{
  0x1b8ULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_srvc_pcie_aggre_noc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1bf_chm_apps_qhs_i2c_node =
{
  0x1bfULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_i2c_list,
  &route_0x19f_chm_apps_qhs_tme_cfg_node,
  &route_0x1da_chm_apps_qss_nsp_qtb_cfg_node
};
static ul_treeNodeType route_0x1c2_chm_apps_srvc_cnoc_cfg_node =
{
  0x1c2ULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_srvc_cnoc_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1da_chm_apps_qss_nsp_qtb_cfg_node =
{
  0x1daULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qss_nsp_qtb_cfg_list,
  &route_0x1c2_chm_apps_srvc_cnoc_cfg_node,
  NULL
};
static ul_treeNodeType route_0x1fb_chm_apps_qhs_qup02_node =
{
  0x1fbULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_qup02_list,
  &route_0x1bf_chm_apps_qhs_i2c_node,
  &route_0x232_chm_apps_qhs_cpr_hmx_node
};
static ul_treeNodeType route_0x232_chm_apps_qhs_cpr_hmx_node =
{
  0x232ULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_cpr_hmx_list,
  NULL,
  &route_0x233_chm_apps_qhs_i3c_ibi0_cfg_node
};
static ul_treeNodeType route_0x233_chm_apps_qhs_i3c_ibi0_cfg_node =
{
  0x233ULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_i3c_ibi0_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x234_chm_apps_qhs_i3c_ibi1_cfg_node =
{
  0x234ULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_i3c_ibi1_cfg_list,
  &route_0x1fb_chm_apps_qhs_qup02_node,
  &route_0x10000000b_qnm_mdsp_qhs_gpuss_cfg_node
};
static ul_treeNodeType route_0x235_chm_apps_qhs_mx_2_rdpm_node =
{
  0x235ULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_mx_2_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x236_chm_apps_qhs_pcie_rscc_node =
{
  0x236ULL,                                /* KEY: MASTER_ID:SLAVE_ID */
  &route_chm_apps_qhs_pcie_rscc_list,
  &route_0x235_chm_apps_qhs_mx_2_rdpm_node,
  NULL
};
static ul_treeNodeType route_0x100000000_qnm_mdsp_ebi_node =
{
  0x100000000ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_ebi_list,
  &route_0x236_chm_apps_qhs_pcie_rscc_node,
  &route_0x100000004_qnm_mdsp_qhs_display_cfg_node
};
static ul_treeNodeType route_0x100000003_qnm_mdsp_qhs_camera_cfg_node =
{
  0x100000003ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_camera_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x100000004_qnm_mdsp_qhs_display_cfg_node =
{
  0x100000004ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_display_cfg_list,
  &route_0x100000003_qnm_mdsp_qhs_camera_cfg_node,
  &route_0x10000000a_qnm_mdsp_qhs_venus_cfg_node
};
static ul_treeNodeType route_0x10000000a_qnm_mdsp_qhs_venus_cfg_node =
{
  0x10000000aULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_venus_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x10000000b_qnm_mdsp_qhs_gpuss_cfg_node =
{
  0x10000000bULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_gpuss_cfg_list,
  &route_0x100000000_qnm_mdsp_ebi_node,
  &route_0x100000021_qnm_mdsp_qhs_sdc2_node
};
static ul_treeNodeType route_0x100000011_qnm_mdsp_srvc_mnoc_node =
{
  0x100000011ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_srvc_mnoc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x100000014_qnm_mdsp_qss_apss_node =
{
  0x100000014ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qss_apss_list,
  &route_0x100000011_qnm_mdsp_srvc_mnoc_node,
  NULL
};
static ul_treeNodeType route_0x100000016_qnm_mdsp_qhs_usb3_0_node =
{
  0x100000016ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_usb3_0_list,
  &route_0x100000014_qnm_mdsp_qss_apss_node,
  &route_0x10000001a_qnm_mdsp_qxs_imem_node
};
static ul_treeNodeType route_0x10000001a_qnm_mdsp_qxs_imem_node =
{
  0x10000001aULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qxs_imem_list,
  NULL,
  &route_0x10000001e_qnm_mdsp_xs_qdss_stm_node
};
static ul_treeNodeType route_0x10000001e_qnm_mdsp_xs_qdss_stm_node =
{
  0x10000001eULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_xs_qdss_stm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x100000021_qnm_mdsp_qhs_sdc2_node =
{
  0x100000021ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_sdc2_list,
  &route_0x100000016_qnm_mdsp_qhs_usb3_0_node,
  &route_0x100000025_qnm_mdsp_qhs_qup2_node
};
static ul_treeNodeType route_0x100000022_qnm_mdsp_qhs_sdc4_node =
{
  0x100000022ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_sdc4_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x100000025_qnm_mdsp_qhs_qup2_node =
{
  0x100000025ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_qup2_list,
  &route_0x100000022_qnm_mdsp_qhs_sdc4_node,
  &route_0x100000029_qnm_mdsp_qhs_pdm_node
};
static ul_treeNodeType route_0x100000027_qnm_mdsp_qhs_qup1_node =
{
  0x100000027ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_qup1_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x100000029_qnm_mdsp_qhs_pdm_node =
{
  0x100000029ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_pdm_list,
  &route_0x100000027_qnm_mdsp_qhs_qup1_node,
  &route_0x10000002c_qnm_mdsp_qhs_prng_node
};
static ul_treeNodeType route_0x10000002c_qnm_mdsp_qhs_prng_node =
{
  0x10000002cULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_prng_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x10000002f_qnm_mdsp_qhs_clk_ctl_node =
{
  0x10000002fULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_clk_ctl_list,
  &route_0x18b_chm_apps_qhs_cpr_mxc_node,
  &route_0x10000011c_qnm_mdsp_qhs_ahb2phy0_node
};
static ul_treeNodeType route_0x100000030_qnm_mdsp_qhs_mss_cfg_node =
{
  0x100000030ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_mss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x100000032_qnm_mdsp_qhs_tcsr_node =
{
  0x100000032ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_tcsr_list,
  &route_0x100000030_qnm_mdsp_qhs_mss_cfg_node,
  &route_0x100000033_qnm_mdsp_qhs_tlmm_node
};
static ul_treeNodeType route_0x100000033_qnm_mdsp_qhs_tlmm_node =
{
  0x100000033ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_tlmm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x100000034_qnm_mdsp_qhs_crypto0_cfg_node =
{
  0x100000034ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_crypto0_cfg_list,
  &route_0x100000032_qnm_mdsp_qhs_tcsr_node,
  &route_0x100000036_qnm_mdsp_qhs_imem_cfg_node
};
static ul_treeNodeType route_0x100000036_qnm_mdsp_qhs_imem_cfg_node =
{
  0x100000036ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_imem_cfg_list,
  NULL,
  &route_0x10000003f_qnm_mdsp_qhs_qdss_cfg_node
};
static ul_treeNodeType route_0x10000003f_qnm_mdsp_qhs_qdss_cfg_node =
{
  0x10000003fULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_qdss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x100000040_qnm_mdsp_qhs_cpr_cx_node =
{
  0x100000040ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_cpr_cx_list,
  &route_0x100000034_qnm_mdsp_qhs_crypto0_cfg_node,
  &route_0x100000054_qnm_mdsp_xs_pcie_0_node
};
static ul_treeNodeType route_0x10000004c_qnm_mdsp_srvc_cnoc_main_node =
{
  0x10000004cULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_srvc_cnoc_main_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x100000054_qnm_mdsp_xs_pcie_0_node =
{
  0x100000054ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_xs_pcie_0_list,
  &route_0x10000004c_qnm_mdsp_srvc_cnoc_main_node,
  &route_0x100000058_qnm_mdsp_qhs_pcie0_cfg_node
};
static ul_treeNodeType route_0x100000058_qnm_mdsp_qhs_pcie0_cfg_node =
{
  0x100000058ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_pcie0_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x100000059_qnm_mdsp_qhs_pcie1_cfg_node =
{
  0x100000059ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_pcie1_cfg_list,
  &route_0x100000040_qnm_mdsp_qhs_cpr_cx_node,
  &route_0x1000000d9_qnm_mdsp_qhs_spss_cfg_node
};
static ul_treeNodeType route_0x100000060_qnm_mdsp_qhs_cpr_mxa_node =
{
  0x100000060ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_cpr_mxa_list,
  NULL,
  &route_0x100000085_qnm_mdsp_xs_sys_tcu_cfg_node
};
static ul_treeNodeType route_0x100000085_qnm_mdsp_xs_sys_tcu_cfg_node =
{
  0x100000085ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_xs_sys_tcu_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1000000b7_qnm_mdsp_qhs_ipa_node =
{
  0x1000000b7ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_ipa_list,
  &route_0x100000060_qnm_mdsp_qhs_cpr_mxa_node,
  &route_0x1000000be_qnm_mdsp_qhs_qspi_node
};
static ul_treeNodeType route_0x1000000be_qnm_mdsp_qhs_qspi_node =
{
  0x1000000beULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_qspi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1000000d9_qnm_mdsp_qhs_spss_cfg_node =
{
  0x1000000d9ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_spss_cfg_list,
  &route_0x1000000b7_qnm_mdsp_qhs_ipa_node,
  &route_0x1000000ec_qnm_mdsp_qhs_ufs_mem_cfg_node
};
static ul_treeNodeType route_0x1000000db_qnm_mdsp_qhs_aoss_node =
{
  0x1000000dbULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_aoss_list,
  NULL,
  &route_0x1000000de_qnm_mdsp_qss_ddrss_cfg_node
};
static ul_treeNodeType route_0x1000000de_qnm_mdsp_qss_ddrss_cfg_node =
{
  0x1000000deULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qss_ddrss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1000000ec_qnm_mdsp_qhs_ufs_mem_cfg_node =
{
  0x1000000ecULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_ufs_mem_cfg_list,
  &route_0x1000000db_qnm_mdsp_qhs_aoss_node,
  &route_0x1000000ed_qnm_mdsp_qhs_vsense_ctrl_cfg_node
};
static ul_treeNodeType route_0x1000000ed_qnm_mdsp_qhs_vsense_ctrl_cfg_node =
{
  0x1000000edULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_vsense_ctrl_cfg_list,
  NULL,
  &route_0x1000000f3_qnm_mdsp_qns_llcc_node
};
static ul_treeNodeType route_0x1000000f3_qnm_mdsp_qns_llcc_node =
{
  0x1000000f3ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x10000011c_qnm_mdsp_qhs_ahb2phy0_node =
{
  0x10000011cULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_ahb2phy0_list,
  &route_0x100000059_qnm_mdsp_qhs_pcie1_cfg_node,
  &route_0x60000000b_qnm_gpu_qhs_gpuss_cfg_node
};
static ul_treeNodeType route_0x10000011e_qnm_mdsp_qhs_cpr_mmcx_node =
{
  0x10000011eULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_cpr_mmcx_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x100000140_qnm_mdsp_qhs_ahb2phy1_node =
{
  0x100000140ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_ahb2phy1_list,
  &route_0x10000011e_qnm_mdsp_qhs_cpr_mmcx_node,
  NULL
};
static ul_treeNodeType route_0x100000142_qnm_mdsp_qhs_cx_rdpm_node =
{
  0x100000142ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_cx_rdpm_list,
  &route_0x100000140_qnm_mdsp_qhs_ahb2phy1_node,
  &route_0x10000016b_qnm_mdsp_qhs_cpr_nspcx_node
};
static ul_treeNodeType route_0x100000143_qnm_mdsp_qhs_ipc_router_node =
{
  0x100000143ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_ipc_router_list,
  NULL,
  &route_0x10000015f_qnm_mdsp_qhs_mx_rdpm_node
};
static ul_treeNodeType route_0x10000015f_qnm_mdsp_qhs_mx_rdpm_node =
{
  0x10000015fULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_mx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x10000016b_qnm_mdsp_qhs_cpr_nspcx_node =
{
  0x10000016bULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_cpr_nspcx_list,
  &route_0x100000143_qnm_mdsp_qhs_ipc_router_node,
  &route_0x10000019f_qnm_mdsp_qhs_tme_cfg_node
};
static ul_treeNodeType route_0x10000018b_qnm_mdsp_qhs_cpr_mxc_node =
{
  0x10000018bULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_cpr_mxc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x10000019f_qnm_mdsp_qhs_tme_cfg_node =
{
  0x10000019fULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_tme_cfg_list,
  &route_0x10000018b_qnm_mdsp_qhs_cpr_mxc_node,
  &route_0x1000001b8_qnm_mdsp_srvc_pcie_aggre_noc_node
};
static ul_treeNodeType route_0x1000001b8_qnm_mdsp_srvc_pcie_aggre_noc_node =
{
  0x1000001b8ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_srvc_pcie_aggre_noc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1000001bf_qnm_mdsp_qhs_i2c_node =
{
  0x1000001bfULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_i2c_list,
  &route_0x100000142_qnm_mdsp_qhs_cx_rdpm_node,
  &route_0x100000233_qnm_mdsp_qhs_i3c_ibi0_cfg_node
};
static ul_treeNodeType route_0x1000001c2_qnm_mdsp_srvc_cnoc_cfg_node =
{
  0x1000001c2ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_srvc_cnoc_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1000001da_qnm_mdsp_qss_nsp_qtb_cfg_node =
{
  0x1000001daULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qss_nsp_qtb_cfg_list,
  &route_0x1000001c2_qnm_mdsp_srvc_cnoc_cfg_node,
  NULL
};
static ul_treeNodeType route_0x1000001fb_qnm_mdsp_qhs_qup02_node =
{
  0x1000001fbULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_qup02_list,
  &route_0x1000001da_qnm_mdsp_qss_nsp_qtb_cfg_node,
  &route_0x100000232_qnm_mdsp_qhs_cpr_hmx_node
};
static ul_treeNodeType route_0x100000232_qnm_mdsp_qhs_cpr_hmx_node =
{
  0x100000232ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_cpr_hmx_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x100000233_qnm_mdsp_qhs_i3c_ibi0_cfg_node =
{
  0x100000233ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_i3c_ibi0_cfg_list,
  &route_0x1000001fb_qnm_mdsp_qhs_qup02_node,
  &route_0x600000000_qnm_gpu_ebi_node
};
static ul_treeNodeType route_0x100000234_qnm_mdsp_qhs_i3c_ibi1_cfg_node =
{
  0x100000234ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_i3c_ibi1_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x100000235_qnm_mdsp_qhs_mx_2_rdpm_node =
{
  0x100000235ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_mx_2_rdpm_list,
  &route_0x100000234_qnm_mdsp_qhs_i3c_ibi1_cfg_node,
  &route_0x100000236_qnm_mdsp_qhs_pcie_rscc_node
};
static ul_treeNodeType route_0x100000236_qnm_mdsp_qhs_pcie_rscc_node =
{
  0x100000236ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdsp_qhs_pcie_rscc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x600000000_qnm_gpu_ebi_node =
{
  0x600000000ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_ebi_list,
  &route_0x100000235_qnm_mdsp_qhs_mx_2_rdpm_node,
  &route_0x600000004_qnm_gpu_qhs_display_cfg_node
};
static ul_treeNodeType route_0x600000003_qnm_gpu_qhs_camera_cfg_node =
{
  0x600000003ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_camera_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x600000004_qnm_gpu_qhs_display_cfg_node =
{
  0x600000004ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_display_cfg_list,
  &route_0x600000003_qnm_gpu_qhs_camera_cfg_node,
  &route_0x60000000a_qnm_gpu_qhs_venus_cfg_node
};
static ul_treeNodeType route_0x60000000a_qnm_gpu_qhs_venus_cfg_node =
{
  0x60000000aULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_venus_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x60000000b_qnm_gpu_qhs_gpuss_cfg_node =
{
  0x60000000bULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_gpuss_cfg_list,
  &route_0x1000001bf_qnm_mdsp_qhs_i2c_node,
  &route_0x600000021_qnm_gpu_qhs_sdc2_node
};
static ul_treeNodeType route_0x600000011_qnm_gpu_srvc_mnoc_node =
{
  0x600000011ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_srvc_mnoc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x600000014_qnm_gpu_qss_apss_node =
{
  0x600000014ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qss_apss_list,
  &route_0x600000011_qnm_gpu_srvc_mnoc_node,
  NULL
};
static ul_treeNodeType route_0x600000016_qnm_gpu_qhs_usb3_0_node =
{
  0x600000016ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_usb3_0_list,
  &route_0x600000014_qnm_gpu_qss_apss_node,
  &route_0x60000001a_qnm_gpu_qxs_imem_node
};
static ul_treeNodeType route_0x60000001a_qnm_gpu_qxs_imem_node =
{
  0x60000001aULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qxs_imem_list,
  NULL,
  &route_0x60000001e_qnm_gpu_xs_qdss_stm_node
};
static ul_treeNodeType route_0x60000001e_qnm_gpu_xs_qdss_stm_node =
{
  0x60000001eULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_xs_qdss_stm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x600000021_qnm_gpu_qhs_sdc2_node =
{
  0x600000021ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_sdc2_list,
  &route_0x600000016_qnm_gpu_qhs_usb3_0_node,
  &route_0x600000025_qnm_gpu_qhs_qup2_node
};
static ul_treeNodeType route_0x600000022_qnm_gpu_qhs_sdc4_node =
{
  0x600000022ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_sdc4_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x600000025_qnm_gpu_qhs_qup2_node =
{
  0x600000025ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_qup2_list,
  &route_0x600000022_qnm_gpu_qhs_sdc4_node,
  &route_0x600000029_qnm_gpu_qhs_pdm_node
};
static ul_treeNodeType route_0x600000027_qnm_gpu_qhs_qup1_node =
{
  0x600000027ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_qup1_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x600000029_qnm_gpu_qhs_pdm_node =
{
  0x600000029ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_pdm_list,
  &route_0x600000027_qnm_gpu_qhs_qup1_node,
  &route_0x60000002c_qnm_gpu_qhs_prng_node
};
static ul_treeNodeType route_0x60000002c_qnm_gpu_qhs_prng_node =
{
  0x60000002cULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_prng_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x60000002f_qnm_gpu_qhs_clk_ctl_node =
{
  0x60000002fULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_clk_ctl_list,
  &route_0x10000002f_qnm_mdsp_qhs_clk_ctl_node,
  &route_0x800000000_qnm_mdp_ebi_node
};
static ul_treeNodeType route_0x600000030_qnm_gpu_qhs_mss_cfg_node =
{
  0x600000030ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_mss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x600000032_qnm_gpu_qhs_tcsr_node =
{
  0x600000032ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_tcsr_list,
  &route_0x600000030_qnm_gpu_qhs_mss_cfg_node,
  &route_0x600000034_qnm_gpu_qhs_crypto0_cfg_node
};
static ul_treeNodeType route_0x600000033_qnm_gpu_qhs_tlmm_node =
{
  0x600000033ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_tlmm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x600000034_qnm_gpu_qhs_crypto0_cfg_node =
{
  0x600000034ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_crypto0_cfg_list,
  &route_0x600000033_qnm_gpu_qhs_tlmm_node,
  NULL
};
static ul_treeNodeType route_0x600000036_qnm_gpu_qhs_imem_cfg_node =
{
  0x600000036ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_imem_cfg_list,
  &route_0x600000032_qnm_gpu_qhs_tcsr_node,
  &route_0x600000058_qnm_gpu_qhs_pcie0_cfg_node
};
static ul_treeNodeType route_0x60000003f_qnm_gpu_qhs_qdss_cfg_node =
{
  0x60000003fULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_qdss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x600000040_qnm_gpu_qhs_cpr_cx_node =
{
  0x600000040ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_cpr_cx_list,
  &route_0x60000003f_qnm_gpu_qhs_qdss_cfg_node,
  &route_0x60000004c_qnm_gpu_srvc_cnoc_main_node
};
static ul_treeNodeType route_0x60000004c_qnm_gpu_srvc_cnoc_main_node =
{
  0x60000004cULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_srvc_cnoc_main_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x600000058_qnm_gpu_qhs_pcie0_cfg_node =
{
  0x600000058ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_pcie0_cfg_list,
  &route_0x600000040_qnm_gpu_qhs_cpr_cx_node,
  &route_0x600000059_qnm_gpu_qhs_pcie1_cfg_node
};
static ul_treeNodeType route_0x600000059_qnm_gpu_qhs_pcie1_cfg_node =
{
  0x600000059ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_pcie1_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x600000060_qnm_gpu_qhs_cpr_mxa_node =
{
  0x600000060ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_cpr_mxa_list,
  &route_0x600000036_qnm_gpu_qhs_imem_cfg_node,
  &route_0x6000000db_qnm_gpu_qhs_aoss_node
};
static ul_treeNodeType route_0x600000085_qnm_gpu_xs_sys_tcu_cfg_node =
{
  0x600000085ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_xs_sys_tcu_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x6000000b7_qnm_gpu_qhs_ipa_node =
{
  0x6000000b7ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_ipa_list,
  &route_0x600000085_qnm_gpu_xs_sys_tcu_cfg_node,
  NULL
};
static ul_treeNodeType route_0x6000000be_qnm_gpu_qhs_qspi_node =
{
  0x6000000beULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_qspi_list,
  &route_0x6000000b7_qnm_gpu_qhs_ipa_node,
  &route_0x6000000d9_qnm_gpu_qhs_spss_cfg_node
};
static ul_treeNodeType route_0x6000000d9_qnm_gpu_qhs_spss_cfg_node =
{
  0x6000000d9ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_spss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x6000000db_qnm_gpu_qhs_aoss_node =
{
  0x6000000dbULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_aoss_list,
  &route_0x6000000be_qnm_gpu_qhs_qspi_node,
  &route_0x6000000ed_qnm_gpu_qhs_vsense_ctrl_cfg_node
};
static ul_treeNodeType route_0x6000000de_qnm_gpu_qss_ddrss_cfg_node =
{
  0x6000000deULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qss_ddrss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x6000000ec_qnm_gpu_qhs_ufs_mem_cfg_node =
{
  0x6000000ecULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_ufs_mem_cfg_list,
  &route_0x6000000de_qnm_gpu_qss_ddrss_cfg_node,
  NULL
};
static ul_treeNodeType route_0x6000000ed_qnm_gpu_qhs_vsense_ctrl_cfg_node =
{
  0x6000000edULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_vsense_ctrl_cfg_list,
  &route_0x6000000ec_qnm_gpu_qhs_ufs_mem_cfg_node,
  &route_0x60000011c_qnm_gpu_qhs_ahb2phy0_node
};
static ul_treeNodeType route_0x6000000f3_qnm_gpu_qns_llcc_node =
{
  0x6000000f3ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x60000011c_qnm_gpu_qhs_ahb2phy0_node =
{
  0x60000011cULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_ahb2phy0_list,
  &route_0x6000000f3_qnm_gpu_qns_llcc_node,
  &route_0x60000011e_qnm_gpu_qhs_cpr_mmcx_node
};
static ul_treeNodeType route_0x60000011e_qnm_gpu_qhs_cpr_mmcx_node =
{
  0x60000011eULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_cpr_mmcx_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x600000140_qnm_gpu_qhs_ahb2phy1_node =
{
  0x600000140ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_ahb2phy1_list,
  &route_0x600000060_qnm_gpu_qhs_cpr_mxa_node,
  &route_0x600000232_qnm_gpu_qhs_cpr_hmx_node
};
static ul_treeNodeType route_0x600000142_qnm_gpu_qhs_cx_rdpm_node =
{
  0x600000142ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_cx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x600000143_qnm_gpu_qhs_ipc_router_node =
{
  0x600000143ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_ipc_router_list,
  &route_0x600000142_qnm_gpu_qhs_cx_rdpm_node,
  &route_0x60000015f_qnm_gpu_qhs_mx_rdpm_node
};
static ul_treeNodeType route_0x60000015f_qnm_gpu_qhs_mx_rdpm_node =
{
  0x60000015fULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_mx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x60000016b_qnm_gpu_qhs_cpr_nspcx_node =
{
  0x60000016bULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_cpr_nspcx_list,
  &route_0x600000143_qnm_gpu_qhs_ipc_router_node,
  &route_0x6000001bf_qnm_gpu_qhs_i2c_node
};
static ul_treeNodeType route_0x60000018b_qnm_gpu_qhs_cpr_mxc_node =
{
  0x60000018bULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_cpr_mxc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x60000019f_qnm_gpu_qhs_tme_cfg_node =
{
  0x60000019fULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_tme_cfg_list,
  &route_0x60000018b_qnm_gpu_qhs_cpr_mxc_node,
  &route_0x6000001b8_qnm_gpu_srvc_pcie_aggre_noc_node
};
static ul_treeNodeType route_0x6000001b8_qnm_gpu_srvc_pcie_aggre_noc_node =
{
  0x6000001b8ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_srvc_pcie_aggre_noc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x6000001bf_qnm_gpu_qhs_i2c_node =
{
  0x6000001bfULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_i2c_list,
  &route_0x60000019f_qnm_gpu_qhs_tme_cfg_node,
  &route_0x6000001da_qnm_gpu_qss_nsp_qtb_cfg_node
};
static ul_treeNodeType route_0x6000001c2_qnm_gpu_srvc_cnoc_cfg_node =
{
  0x6000001c2ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_srvc_cnoc_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x6000001da_qnm_gpu_qss_nsp_qtb_cfg_node =
{
  0x6000001daULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qss_nsp_qtb_cfg_list,
  &route_0x6000001c2_qnm_gpu_srvc_cnoc_cfg_node,
  &route_0x6000001fb_qnm_gpu_qhs_qup02_node
};
static ul_treeNodeType route_0x6000001fb_qnm_gpu_qhs_qup02_node =
{
  0x6000001fbULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_qup02_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x600000232_qnm_gpu_qhs_cpr_hmx_node =
{
  0x600000232ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_cpr_hmx_list,
  &route_0x60000016b_qnm_gpu_qhs_cpr_nspcx_node,
  &route_0x600000235_qnm_gpu_qhs_mx_2_rdpm_node
};
static ul_treeNodeType route_0x600000233_qnm_gpu_qhs_i3c_ibi0_cfg_node =
{
  0x600000233ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_i3c_ibi0_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x600000234_qnm_gpu_qhs_i3c_ibi1_cfg_node =
{
  0x600000234ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_i3c_ibi1_cfg_list,
  &route_0x600000233_qnm_gpu_qhs_i3c_ibi0_cfg_node,
  NULL
};
static ul_treeNodeType route_0x600000235_qnm_gpu_qhs_mx_2_rdpm_node =
{
  0x600000235ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_mx_2_rdpm_list,
  &route_0x600000234_qnm_gpu_qhs_i3c_ibi1_cfg_node,
  &route_0x600000236_qnm_gpu_qhs_pcie_rscc_node
};
static ul_treeNodeType route_0x600000236_qnm_gpu_qhs_pcie_rscc_node =
{
  0x600000236ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_gpu_qhs_pcie_rscc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x800000000_qnm_mdp_ebi_node =
{
  0x800000000ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_ebi_list,
  &route_0x600000140_qnm_gpu_qhs_ahb2phy1_node,
  &route_0x80000002f_qnm_mdp_qhs_clk_ctl_node
};
static ul_treeNodeType route_0x800000003_qnm_mdp_qhs_camera_cfg_node =
{
  0x800000003ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_camera_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x800000004_qnm_mdp_qhs_display_cfg_node =
{
  0x800000004ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_display_cfg_list,
  &route_0x800000003_qnm_mdp_qhs_camera_cfg_node,
  &route_0x80000000a_qnm_mdp_qhs_venus_cfg_node
};
static ul_treeNodeType route_0x80000000a_qnm_mdp_qhs_venus_cfg_node =
{
  0x80000000aULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_venus_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x80000000b_qnm_mdp_qhs_gpuss_cfg_node =
{
  0x80000000bULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_gpuss_cfg_list,
  &route_0x800000004_qnm_mdp_qhs_display_cfg_node,
  &route_0x800000016_qnm_mdp_qhs_usb3_0_node
};
static ul_treeNodeType route_0x800000011_qnm_mdp_srvc_mnoc_node =
{
  0x800000011ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_srvc_mnoc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x800000014_qnm_mdp_qss_apss_node =
{
  0x800000014ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qss_apss_list,
  &route_0x800000011_qnm_mdp_srvc_mnoc_node,
  NULL
};
static ul_treeNodeType route_0x800000016_qnm_mdp_qhs_usb3_0_node =
{
  0x800000016ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_usb3_0_list,
  &route_0x800000014_qnm_mdp_qss_apss_node,
  &route_0x80000001a_qnm_mdp_qxs_imem_node
};
static ul_treeNodeType route_0x80000001a_qnm_mdp_qxs_imem_node =
{
  0x80000001aULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qxs_imem_list,
  NULL,
  &route_0x80000001e_qnm_mdp_xs_qdss_stm_node
};
static ul_treeNodeType route_0x80000001e_qnm_mdp_xs_qdss_stm_node =
{
  0x80000001eULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_xs_qdss_stm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x800000021_qnm_mdp_qhs_sdc2_node =
{
  0x800000021ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_sdc2_list,
  &route_0x80000000b_qnm_mdp_qhs_gpuss_cfg_node,
  &route_0x800000025_qnm_mdp_qhs_qup2_node
};
static ul_treeNodeType route_0x800000022_qnm_mdp_qhs_sdc4_node =
{
  0x800000022ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_sdc4_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x800000025_qnm_mdp_qhs_qup2_node =
{
  0x800000025ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_qup2_list,
  &route_0x800000022_qnm_mdp_qhs_sdc4_node,
  &route_0x800000029_qnm_mdp_qhs_pdm_node
};
static ul_treeNodeType route_0x800000027_qnm_mdp_qhs_qup1_node =
{
  0x800000027ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_qup1_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x800000029_qnm_mdp_qhs_pdm_node =
{
  0x800000029ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_pdm_list,
  &route_0x800000027_qnm_mdp_qhs_qup1_node,
  &route_0x80000002c_qnm_mdp_qhs_prng_node
};
static ul_treeNodeType route_0x80000002c_qnm_mdp_qhs_prng_node =
{
  0x80000002cULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_prng_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x80000002f_qnm_mdp_qhs_clk_ctl_node =
{
  0x80000002fULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_clk_ctl_list,
  &route_0x800000021_qnm_mdp_qhs_sdc2_node,
  &route_0x800000059_qnm_mdp_qhs_pcie1_cfg_node
};
static ul_treeNodeType route_0x800000030_qnm_mdp_qhs_mss_cfg_node =
{
  0x800000030ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_mss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x800000032_qnm_mdp_qhs_tcsr_node =
{
  0x800000032ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_tcsr_list,
  &route_0x800000030_qnm_mdp_qhs_mss_cfg_node,
  &route_0x800000033_qnm_mdp_qhs_tlmm_node
};
static ul_treeNodeType route_0x800000033_qnm_mdp_qhs_tlmm_node =
{
  0x800000033ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_tlmm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x800000034_qnm_mdp_qhs_crypto0_cfg_node =
{
  0x800000034ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_crypto0_cfg_list,
  &route_0x800000032_qnm_mdp_qhs_tcsr_node,
  &route_0x800000036_qnm_mdp_qhs_imem_cfg_node
};
static ul_treeNodeType route_0x800000036_qnm_mdp_qhs_imem_cfg_node =
{
  0x800000036ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_imem_cfg_list,
  NULL,
  &route_0x80000003f_qnm_mdp_qhs_qdss_cfg_node
};
static ul_treeNodeType route_0x80000003f_qnm_mdp_qhs_qdss_cfg_node =
{
  0x80000003fULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_qdss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x800000040_qnm_mdp_qhs_cpr_cx_node =
{
  0x800000040ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_cpr_cx_list,
  &route_0x800000034_qnm_mdp_qhs_crypto0_cfg_node,
  &route_0x800000058_qnm_mdp_qhs_pcie0_cfg_node
};
static ul_treeNodeType route_0x80000004c_qnm_mdp_srvc_cnoc_main_node =
{
  0x80000004cULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_srvc_cnoc_main_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x800000058_qnm_mdp_qhs_pcie0_cfg_node =
{
  0x800000058ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_pcie0_cfg_list,
  &route_0x80000004c_qnm_mdp_srvc_cnoc_main_node,
  NULL
};
static ul_treeNodeType route_0x800000059_qnm_mdp_qhs_pcie1_cfg_node =
{
  0x800000059ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_pcie1_cfg_list,
  &route_0x800000040_qnm_mdp_qhs_cpr_cx_node,
  &route_0x8000000d9_qnm_mdp_qhs_spss_cfg_node
};
static ul_treeNodeType route_0x800000060_qnm_mdp_qhs_cpr_mxa_node =
{
  0x800000060ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_cpr_mxa_list,
  NULL,
  &route_0x800000085_qnm_mdp_xs_sys_tcu_cfg_node
};
static ul_treeNodeType route_0x800000085_qnm_mdp_xs_sys_tcu_cfg_node =
{
  0x800000085ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_xs_sys_tcu_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x8000000b7_qnm_mdp_qhs_ipa_node =
{
  0x8000000b7ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_ipa_list,
  &route_0x800000060_qnm_mdp_qhs_cpr_mxa_node,
  &route_0x8000000be_qnm_mdp_qhs_qspi_node
};
static ul_treeNodeType route_0x8000000be_qnm_mdp_qhs_qspi_node =
{
  0x8000000beULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_qspi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x8000000d9_qnm_mdp_qhs_spss_cfg_node =
{
  0x8000000d9ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_spss_cfg_list,
  &route_0x8000000b7_qnm_mdp_qhs_ipa_node,
  &route_0x8000000ec_qnm_mdp_qhs_ufs_mem_cfg_node
};
static ul_treeNodeType route_0x8000000db_qnm_mdp_qhs_aoss_node =
{
  0x8000000dbULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_aoss_list,
  NULL,
  &route_0x8000000de_qnm_mdp_qss_ddrss_cfg_node
};
static ul_treeNodeType route_0x8000000de_qnm_mdp_qss_ddrss_cfg_node =
{
  0x8000000deULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qss_ddrss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x8000000ec_qnm_mdp_qhs_ufs_mem_cfg_node =
{
  0x8000000ecULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_ufs_mem_cfg_list,
  &route_0x8000000db_qnm_mdp_qhs_aoss_node,
  &route_0x8000000ed_qnm_mdp_qhs_vsense_ctrl_cfg_node
};
static ul_treeNodeType route_0x8000000ed_qnm_mdp_qhs_vsense_ctrl_cfg_node =
{
  0x8000000edULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_vsense_ctrl_cfg_list,
  NULL,
  &route_0x8000000f3_qnm_mdp_qns_llcc_node
};
static ul_treeNodeType route_0x8000000f3_qnm_mdp_qns_llcc_node =
{
  0x8000000f3ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x80000011c_qnm_mdp_qhs_ahb2phy0_node =
{
  0x80000011cULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_ahb2phy0_list,
  &route_0x60000002f_qnm_gpu_qhs_clk_ctl_node,
  &route_0x4100000000_xm_pcie3_0_ebi_node
};
static ul_treeNodeType route_0x80000011e_qnm_mdp_qhs_cpr_mmcx_node =
{
  0x80000011eULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_cpr_mmcx_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x800000140_qnm_mdp_qhs_ahb2phy1_node =
{
  0x800000140ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_ahb2phy1_list,
  &route_0x80000011e_qnm_mdp_qhs_cpr_mmcx_node,
  &route_0x800000143_qnm_mdp_qhs_ipc_router_node
};
static ul_treeNodeType route_0x800000142_qnm_mdp_qhs_cx_rdpm_node =
{
  0x800000142ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_cx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x800000143_qnm_mdp_qhs_ipc_router_node =
{
  0x800000143ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_ipc_router_list,
  &route_0x800000142_qnm_mdp_qhs_cx_rdpm_node,
  &route_0x80000015f_qnm_mdp_qhs_mx_rdpm_node
};
static ul_treeNodeType route_0x80000015f_qnm_mdp_qhs_mx_rdpm_node =
{
  0x80000015fULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_mx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x80000016b_qnm_mdp_qhs_cpr_nspcx_node =
{
  0x80000016bULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_cpr_nspcx_list,
  &route_0x800000140_qnm_mdp_qhs_ahb2phy1_node,
  &route_0x8000001bf_qnm_mdp_qhs_i2c_node
};
static ul_treeNodeType route_0x80000018b_qnm_mdp_qhs_cpr_mxc_node =
{
  0x80000018bULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_cpr_mxc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x80000019f_qnm_mdp_qhs_tme_cfg_node =
{
  0x80000019fULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_tme_cfg_list,
  &route_0x80000018b_qnm_mdp_qhs_cpr_mxc_node,
  &route_0x8000001b8_qnm_mdp_srvc_pcie_aggre_noc_node
};
static ul_treeNodeType route_0x8000001b8_qnm_mdp_srvc_pcie_aggre_noc_node =
{
  0x8000001b8ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_srvc_pcie_aggre_noc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x8000001bf_qnm_mdp_qhs_i2c_node =
{
  0x8000001bfULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_i2c_list,
  &route_0x80000019f_qnm_mdp_qhs_tme_cfg_node,
  &route_0x8000001da_qnm_mdp_qss_nsp_qtb_cfg_node
};
static ul_treeNodeType route_0x8000001c2_qnm_mdp_srvc_cnoc_cfg_node =
{
  0x8000001c2ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_srvc_cnoc_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x8000001da_qnm_mdp_qss_nsp_qtb_cfg_node =
{
  0x8000001daULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qss_nsp_qtb_cfg_list,
  &route_0x8000001c2_qnm_mdp_srvc_cnoc_cfg_node,
  &route_0x8000001fb_qnm_mdp_qhs_qup02_node
};
static ul_treeNodeType route_0x8000001fb_qnm_mdp_qhs_qup02_node =
{
  0x8000001fbULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_qup02_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x800000232_qnm_mdp_qhs_cpr_hmx_node =
{
  0x800000232ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_cpr_hmx_list,
  &route_0x80000016b_qnm_mdp_qhs_cpr_nspcx_node,
  &route_0x800000235_qnm_mdp_qhs_mx_2_rdpm_node
};
static ul_treeNodeType route_0x800000233_qnm_mdp_qhs_i3c_ibi0_cfg_node =
{
  0x800000233ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_i3c_ibi0_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x800000234_qnm_mdp_qhs_i3c_ibi1_cfg_node =
{
  0x800000234ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_i3c_ibi1_cfg_list,
  &route_0x800000233_qnm_mdp_qhs_i3c_ibi0_cfg_node,
  NULL
};
static ul_treeNodeType route_0x800000235_qnm_mdp_qhs_mx_2_rdpm_node =
{
  0x800000235ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_mx_2_rdpm_list,
  &route_0x800000234_qnm_mdp_qhs_i3c_ibi1_cfg_node,
  &route_0x800000236_qnm_mdp_qhs_pcie_rscc_node
};
static ul_treeNodeType route_0x800000236_qnm_mdp_qhs_pcie_rscc_node =
{
  0x800000236ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_mdp_qhs_pcie_rscc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x900000000_qnm_video_ebi_node =
{
  0x900000000ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_ebi_list,
  &route_0x800000232_qnm_mdp_qhs_cpr_hmx_node,
  &route_0x900000021_qnm_video_qhs_sdc2_node
};
static ul_treeNodeType route_0x900000003_qnm_video_qhs_camera_cfg_node =
{
  0x900000003ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_camera_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x900000004_qnm_video_qhs_display_cfg_node =
{
  0x900000004ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_display_cfg_list,
  &route_0x900000003_qnm_video_qhs_camera_cfg_node,
  &route_0x90000000a_qnm_video_qhs_venus_cfg_node
};
static ul_treeNodeType route_0x90000000a_qnm_video_qhs_venus_cfg_node =
{
  0x90000000aULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_venus_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x90000000b_qnm_video_qhs_gpuss_cfg_node =
{
  0x90000000bULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_gpuss_cfg_list,
  &route_0x900000004_qnm_video_qhs_display_cfg_node,
  &route_0x900000016_qnm_video_qhs_usb3_0_node
};
static ul_treeNodeType route_0x900000011_qnm_video_srvc_mnoc_node =
{
  0x900000011ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_srvc_mnoc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x900000014_qnm_video_qss_apss_node =
{
  0x900000014ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qss_apss_list,
  &route_0x900000011_qnm_video_srvc_mnoc_node,
  NULL
};
static ul_treeNodeType route_0x900000016_qnm_video_qhs_usb3_0_node =
{
  0x900000016ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_usb3_0_list,
  &route_0x900000014_qnm_video_qss_apss_node,
  &route_0x90000001a_qnm_video_qxs_imem_node
};
static ul_treeNodeType route_0x90000001a_qnm_video_qxs_imem_node =
{
  0x90000001aULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qxs_imem_list,
  NULL,
  &route_0x90000001e_qnm_video_xs_qdss_stm_node
};
static ul_treeNodeType route_0x90000001e_qnm_video_xs_qdss_stm_node =
{
  0x90000001eULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_xs_qdss_stm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x900000021_qnm_video_qhs_sdc2_node =
{
  0x900000021ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_sdc2_list,
  &route_0x90000000b_qnm_video_qhs_gpuss_cfg_node,
  &route_0x900000025_qnm_video_qhs_qup2_node
};
static ul_treeNodeType route_0x900000022_qnm_video_qhs_sdc4_node =
{
  0x900000022ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_sdc4_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x900000025_qnm_video_qhs_qup2_node =
{
  0x900000025ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_qup2_list,
  &route_0x900000022_qnm_video_qhs_sdc4_node,
  &route_0x900000029_qnm_video_qhs_pdm_node
};
static ul_treeNodeType route_0x900000027_qnm_video_qhs_qup1_node =
{
  0x900000027ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_qup1_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x900000029_qnm_video_qhs_pdm_node =
{
  0x900000029ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_pdm_list,
  &route_0x900000027_qnm_video_qhs_qup1_node,
  &route_0x90000002c_qnm_video_qhs_prng_node
};
static ul_treeNodeType route_0x90000002c_qnm_video_qhs_prng_node =
{
  0x90000002cULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_prng_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x90000002f_qnm_video_qhs_clk_ctl_node =
{
  0x90000002fULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_clk_ctl_list,
  &route_0x900000000_qnm_video_ebi_node,
  &route_0x90000011c_qnm_video_qhs_ahb2phy0_node
};
static ul_treeNodeType route_0x900000030_qnm_video_qhs_mss_cfg_node =
{
  0x900000030ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_mss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x900000032_qnm_video_qhs_tcsr_node =
{
  0x900000032ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_tcsr_list,
  &route_0x900000030_qnm_video_qhs_mss_cfg_node,
  &route_0x900000033_qnm_video_qhs_tlmm_node
};
static ul_treeNodeType route_0x900000033_qnm_video_qhs_tlmm_node =
{
  0x900000033ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_tlmm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x900000034_qnm_video_qhs_crypto0_cfg_node =
{
  0x900000034ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_crypto0_cfg_list,
  &route_0x900000032_qnm_video_qhs_tcsr_node,
  &route_0x900000036_qnm_video_qhs_imem_cfg_node
};
static ul_treeNodeType route_0x900000036_qnm_video_qhs_imem_cfg_node =
{
  0x900000036ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_imem_cfg_list,
  NULL,
  &route_0x90000003f_qnm_video_qhs_qdss_cfg_node
};
static ul_treeNodeType route_0x90000003f_qnm_video_qhs_qdss_cfg_node =
{
  0x90000003fULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_qdss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x900000040_qnm_video_qhs_cpr_cx_node =
{
  0x900000040ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_cpr_cx_list,
  &route_0x900000034_qnm_video_qhs_crypto0_cfg_node,
  &route_0x900000058_qnm_video_qhs_pcie0_cfg_node
};
static ul_treeNodeType route_0x90000004c_qnm_video_srvc_cnoc_main_node =
{
  0x90000004cULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_srvc_cnoc_main_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x900000058_qnm_video_qhs_pcie0_cfg_node =
{
  0x900000058ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_pcie0_cfg_list,
  &route_0x90000004c_qnm_video_srvc_cnoc_main_node,
  NULL
};
static ul_treeNodeType route_0x900000059_qnm_video_qhs_pcie1_cfg_node =
{
  0x900000059ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_pcie1_cfg_list,
  &route_0x900000040_qnm_video_qhs_cpr_cx_node,
  &route_0x9000000d9_qnm_video_qhs_spss_cfg_node
};
static ul_treeNodeType route_0x900000060_qnm_video_qhs_cpr_mxa_node =
{
  0x900000060ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_cpr_mxa_list,
  NULL,
  &route_0x900000085_qnm_video_xs_sys_tcu_cfg_node
};
static ul_treeNodeType route_0x900000085_qnm_video_xs_sys_tcu_cfg_node =
{
  0x900000085ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_xs_sys_tcu_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x9000000b7_qnm_video_qhs_ipa_node =
{
  0x9000000b7ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_ipa_list,
  &route_0x900000060_qnm_video_qhs_cpr_mxa_node,
  &route_0x9000000be_qnm_video_qhs_qspi_node
};
static ul_treeNodeType route_0x9000000be_qnm_video_qhs_qspi_node =
{
  0x9000000beULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_qspi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x9000000d9_qnm_video_qhs_spss_cfg_node =
{
  0x9000000d9ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_spss_cfg_list,
  &route_0x9000000b7_qnm_video_qhs_ipa_node,
  &route_0x9000000ec_qnm_video_qhs_ufs_mem_cfg_node
};
static ul_treeNodeType route_0x9000000db_qnm_video_qhs_aoss_node =
{
  0x9000000dbULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_aoss_list,
  NULL,
  &route_0x9000000de_qnm_video_qss_ddrss_cfg_node
};
static ul_treeNodeType route_0x9000000de_qnm_video_qss_ddrss_cfg_node =
{
  0x9000000deULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qss_ddrss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x9000000ec_qnm_video_qhs_ufs_mem_cfg_node =
{
  0x9000000ecULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_ufs_mem_cfg_list,
  &route_0x9000000db_qnm_video_qhs_aoss_node,
  &route_0x9000000ed_qnm_video_qhs_vsense_ctrl_cfg_node
};
static ul_treeNodeType route_0x9000000ed_qnm_video_qhs_vsense_ctrl_cfg_node =
{
  0x9000000edULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_vsense_ctrl_cfg_list,
  NULL,
  &route_0x9000000f3_qnm_video_qns_llcc_node
};
static ul_treeNodeType route_0x9000000f3_qnm_video_qns_llcc_node =
{
  0x9000000f3ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x90000011c_qnm_video_qhs_ahb2phy0_node =
{
  0x90000011cULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_ahb2phy0_list,
  &route_0x900000059_qnm_video_qhs_pcie1_cfg_node,
  &route_0x900000232_qnm_video_qhs_cpr_hmx_node
};
static ul_treeNodeType route_0x90000011e_qnm_video_qhs_cpr_mmcx_node =
{
  0x90000011eULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_cpr_mmcx_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x900000140_qnm_video_qhs_ahb2phy1_node =
{
  0x900000140ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_ahb2phy1_list,
  &route_0x90000011e_qnm_video_qhs_cpr_mmcx_node,
  &route_0x900000143_qnm_video_qhs_ipc_router_node
};
static ul_treeNodeType route_0x900000142_qnm_video_qhs_cx_rdpm_node =
{
  0x900000142ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_cx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x900000143_qnm_video_qhs_ipc_router_node =
{
  0x900000143ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_ipc_router_list,
  &route_0x900000142_qnm_video_qhs_cx_rdpm_node,
  &route_0x90000015f_qnm_video_qhs_mx_rdpm_node
};
static ul_treeNodeType route_0x90000015f_qnm_video_qhs_mx_rdpm_node =
{
  0x90000015fULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_mx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x90000016b_qnm_video_qhs_cpr_nspcx_node =
{
  0x90000016bULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_cpr_nspcx_list,
  &route_0x900000140_qnm_video_qhs_ahb2phy1_node,
  &route_0x9000001bf_qnm_video_qhs_i2c_node
};
static ul_treeNodeType route_0x90000018b_qnm_video_qhs_cpr_mxc_node =
{
  0x90000018bULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_cpr_mxc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x90000019f_qnm_video_qhs_tme_cfg_node =
{
  0x90000019fULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_tme_cfg_list,
  &route_0x90000018b_qnm_video_qhs_cpr_mxc_node,
  &route_0x9000001b8_qnm_video_srvc_pcie_aggre_noc_node
};
static ul_treeNodeType route_0x9000001b8_qnm_video_srvc_pcie_aggre_noc_node =
{
  0x9000001b8ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_srvc_pcie_aggre_noc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x9000001bf_qnm_video_qhs_i2c_node =
{
  0x9000001bfULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_i2c_list,
  &route_0x90000019f_qnm_video_qhs_tme_cfg_node,
  &route_0x9000001da_qnm_video_qss_nsp_qtb_cfg_node
};
static ul_treeNodeType route_0x9000001c2_qnm_video_srvc_cnoc_cfg_node =
{
  0x9000001c2ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_srvc_cnoc_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x9000001da_qnm_video_qss_nsp_qtb_cfg_node =
{
  0x9000001daULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qss_nsp_qtb_cfg_list,
  &route_0x9000001c2_qnm_video_srvc_cnoc_cfg_node,
  &route_0x9000001fb_qnm_video_qhs_qup02_node
};
static ul_treeNodeType route_0x9000001fb_qnm_video_qhs_qup02_node =
{
  0x9000001fbULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_qup02_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x900000232_qnm_video_qhs_cpr_hmx_node =
{
  0x900000232ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_cpr_hmx_list,
  &route_0x90000016b_qnm_video_qhs_cpr_nspcx_node,
  &route_0x900000235_qnm_video_qhs_mx_2_rdpm_node
};
static ul_treeNodeType route_0x900000233_qnm_video_qhs_i3c_ibi0_cfg_node =
{
  0x900000233ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_i3c_ibi0_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x900000234_qnm_video_qhs_i3c_ibi1_cfg_node =
{
  0x900000234ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_i3c_ibi1_cfg_list,
  &route_0x900000233_qnm_video_qhs_i3c_ibi0_cfg_node,
  NULL
};
static ul_treeNodeType route_0x900000235_qnm_video_qhs_mx_2_rdpm_node =
{
  0x900000235ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_mx_2_rdpm_list,
  &route_0x900000234_qnm_video_qhs_i3c_ibi1_cfg_node,
  &route_0x1300000000_qhm_qdss_bam_ebi_node
};
static ul_treeNodeType route_0x900000236_qnm_video_qhs_pcie_rscc_node =
{
  0x900000236ULL,                          /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_qhs_pcie_rscc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1300000000_qhm_qdss_bam_ebi_node =
{
  0x1300000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qhm_qdss_bam_ebi_list,
  &route_0x900000236_qnm_video_qhs_pcie_rscc_node,
  &route_0x1300000054_qhm_qdss_bam_xs_pcie_0_node
};
static ul_treeNodeType route_0x1300000054_qhm_qdss_bam_xs_pcie_0_node =
{
  0x1300000054ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qhm_qdss_bam_xs_pcie_0_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x13000000f3_qhm_qdss_bam_qns_llcc_node =
{
  0x13000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qhm_qdss_bam_qns_llcc_list,
  &route_0x90000002f_qnm_video_qhs_clk_ctl_node,
  &route_0x190000011c_qxm_lpinoc_dsp_axim_qhs_ahb2phy0_node
};
static ul_treeNodeType route_0x1700000000_qxm_crypto_ebi_node =
{
  0x1700000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_crypto_ebi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1700000054_qxm_crypto_xs_pcie_0_node =
{
  0x1700000054ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_crypto_xs_pcie_0_list,
  &route_0x1700000000_qxm_crypto_ebi_node,
  NULL
};
static ul_treeNodeType route_0x17000000f3_qxm_crypto_qns_llcc_node =
{
  0x17000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_crypto_qns_llcc_list,
  &route_0x1700000054_qxm_crypto_xs_pcie_0_node,
  &route_0x1900000000_qxm_lpinoc_dsp_axim_ebi_node
};
static ul_treeNodeType route_0x1900000000_qxm_lpinoc_dsp_axim_ebi_node =
{
  0x1900000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_ebi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1900000003_qxm_lpinoc_dsp_axim_qhs_camera_cfg_node =
{
  0x1900000003ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_camera_cfg_list,
  &route_0x17000000f3_qxm_crypto_qns_llcc_node,
  &route_0x1900000004_qxm_lpinoc_dsp_axim_qhs_display_cfg_node
};
static ul_treeNodeType route_0x1900000004_qxm_lpinoc_dsp_axim_qhs_display_cfg_node =
{
  0x1900000004ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_display_cfg_list,
  NULL,
  &route_0x190000000a_qxm_lpinoc_dsp_axim_qhs_venus_cfg_node
};
static ul_treeNodeType route_0x190000000a_qxm_lpinoc_dsp_axim_qhs_venus_cfg_node =
{
  0x190000000aULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_venus_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x190000000b_qxm_lpinoc_dsp_axim_qhs_gpuss_cfg_node =
{
  0x190000000bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_gpuss_cfg_list,
  &route_0x1900000003_qxm_lpinoc_dsp_axim_qhs_camera_cfg_node,
  &route_0x1900000021_qxm_lpinoc_dsp_axim_qhs_sdc2_node
};
static ul_treeNodeType route_0x1900000011_qxm_lpinoc_dsp_axim_srvc_mnoc_node =
{
  0x1900000011ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_srvc_mnoc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1900000014_qxm_lpinoc_dsp_axim_qss_apss_node =
{
  0x1900000014ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qss_apss_list,
  &route_0x1900000011_qxm_lpinoc_dsp_axim_srvc_mnoc_node,
  NULL
};
static ul_treeNodeType route_0x1900000016_qxm_lpinoc_dsp_axim_qhs_usb3_0_node =
{
  0x1900000016ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_usb3_0_list,
  &route_0x1900000014_qxm_lpinoc_dsp_axim_qss_apss_node,
  &route_0x190000001a_qxm_lpinoc_dsp_axim_qxs_imem_node
};
static ul_treeNodeType route_0x190000001a_qxm_lpinoc_dsp_axim_qxs_imem_node =
{
  0x190000001aULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qxs_imem_list,
  NULL,
  &route_0x190000001e_qxm_lpinoc_dsp_axim_xs_qdss_stm_node
};
static ul_treeNodeType route_0x190000001e_qxm_lpinoc_dsp_axim_xs_qdss_stm_node =
{
  0x190000001eULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_xs_qdss_stm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1900000021_qxm_lpinoc_dsp_axim_qhs_sdc2_node =
{
  0x1900000021ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_sdc2_list,
  &route_0x1900000016_qxm_lpinoc_dsp_axim_qhs_usb3_0_node,
  &route_0x1900000027_qxm_lpinoc_dsp_axim_qhs_qup1_node
};
static ul_treeNodeType route_0x1900000022_qxm_lpinoc_dsp_axim_qhs_sdc4_node =
{
  0x1900000022ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_sdc4_list,
  NULL,
  &route_0x1900000025_qxm_lpinoc_dsp_axim_qhs_qup2_node
};
static ul_treeNodeType route_0x1900000025_qxm_lpinoc_dsp_axim_qhs_qup2_node =
{
  0x1900000025ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_qup2_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1900000027_qxm_lpinoc_dsp_axim_qhs_qup1_node =
{
  0x1900000027ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_qup1_list,
  &route_0x1900000022_qxm_lpinoc_dsp_axim_qhs_sdc4_node,
  &route_0x1900000029_qxm_lpinoc_dsp_axim_qhs_pdm_node
};
static ul_treeNodeType route_0x1900000029_qxm_lpinoc_dsp_axim_qhs_pdm_node =
{
  0x1900000029ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_pdm_list,
  NULL,
  &route_0x190000002c_qxm_lpinoc_dsp_axim_qhs_prng_node
};
static ul_treeNodeType route_0x190000002c_qxm_lpinoc_dsp_axim_qhs_prng_node =
{
  0x190000002cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_prng_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x190000002f_qxm_lpinoc_dsp_axim_qhs_clk_ctl_node =
{
  0x190000002fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_clk_ctl_list,
  &route_0x190000000b_qxm_lpinoc_dsp_axim_qhs_gpuss_cfg_node,
  &route_0x1900000059_qxm_lpinoc_dsp_axim_qhs_pcie1_cfg_node
};
static ul_treeNodeType route_0x1900000030_qxm_lpinoc_dsp_axim_qhs_mss_cfg_node =
{
  0x1900000030ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_mss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1900000032_qxm_lpinoc_dsp_axim_qhs_tcsr_node =
{
  0x1900000032ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_tcsr_list,
  &route_0x1900000030_qxm_lpinoc_dsp_axim_qhs_mss_cfg_node,
  &route_0x1900000033_qxm_lpinoc_dsp_axim_qhs_tlmm_node
};
static ul_treeNodeType route_0x1900000033_qxm_lpinoc_dsp_axim_qhs_tlmm_node =
{
  0x1900000033ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_tlmm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1900000034_qxm_lpinoc_dsp_axim_qhs_crypto0_cfg_node =
{
  0x1900000034ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_crypto0_cfg_list,
  &route_0x1900000032_qxm_lpinoc_dsp_axim_qhs_tcsr_node,
  &route_0x1900000036_qxm_lpinoc_dsp_axim_qhs_imem_cfg_node
};
static ul_treeNodeType route_0x1900000036_qxm_lpinoc_dsp_axim_qhs_imem_cfg_node =
{
  0x1900000036ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_imem_cfg_list,
  NULL,
  &route_0x190000003f_qxm_lpinoc_dsp_axim_qhs_qdss_cfg_node
};
static ul_treeNodeType route_0x190000003f_qxm_lpinoc_dsp_axim_qhs_qdss_cfg_node =
{
  0x190000003fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_qdss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1900000040_qxm_lpinoc_dsp_axim_qhs_cpr_cx_node =
{
  0x1900000040ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_cpr_cx_list,
  &route_0x1900000034_qxm_lpinoc_dsp_axim_qhs_crypto0_cfg_node,
  &route_0x1900000054_qxm_lpinoc_dsp_axim_xs_pcie_0_node
};
static ul_treeNodeType route_0x190000004c_qxm_lpinoc_dsp_axim_srvc_cnoc_main_node =
{
  0x190000004cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_srvc_cnoc_main_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1900000054_qxm_lpinoc_dsp_axim_xs_pcie_0_node =
{
  0x1900000054ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_xs_pcie_0_list,
  &route_0x190000004c_qxm_lpinoc_dsp_axim_srvc_cnoc_main_node,
  &route_0x1900000058_qxm_lpinoc_dsp_axim_qhs_pcie0_cfg_node
};
static ul_treeNodeType route_0x1900000058_qxm_lpinoc_dsp_axim_qhs_pcie0_cfg_node =
{
  0x1900000058ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_pcie0_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1900000059_qxm_lpinoc_dsp_axim_qhs_pcie1_cfg_node =
{
  0x1900000059ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_pcie1_cfg_list,
  &route_0x1900000040_qxm_lpinoc_dsp_axim_qhs_cpr_cx_node,
  &route_0x19000000d9_qxm_lpinoc_dsp_axim_qhs_spss_cfg_node
};
static ul_treeNodeType route_0x1900000060_qxm_lpinoc_dsp_axim_qhs_cpr_mxa_node =
{
  0x1900000060ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_cpr_mxa_list,
  NULL,
  &route_0x1900000085_qxm_lpinoc_dsp_axim_xs_sys_tcu_cfg_node
};
static ul_treeNodeType route_0x1900000085_qxm_lpinoc_dsp_axim_xs_sys_tcu_cfg_node =
{
  0x1900000085ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_xs_sys_tcu_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x19000000b7_qxm_lpinoc_dsp_axim_qhs_ipa_node =
{
  0x19000000b7ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_ipa_list,
  &route_0x1900000060_qxm_lpinoc_dsp_axim_qhs_cpr_mxa_node,
  &route_0x19000000be_qxm_lpinoc_dsp_axim_qhs_qspi_node
};
static ul_treeNodeType route_0x19000000be_qxm_lpinoc_dsp_axim_qhs_qspi_node =
{
  0x19000000beULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_qspi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x19000000d9_qxm_lpinoc_dsp_axim_qhs_spss_cfg_node =
{
  0x19000000d9ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_spss_cfg_list,
  &route_0x19000000b7_qxm_lpinoc_dsp_axim_qhs_ipa_node,
  &route_0x19000000ec_qxm_lpinoc_dsp_axim_qhs_ufs_mem_cfg_node
};
static ul_treeNodeType route_0x19000000db_qxm_lpinoc_dsp_axim_qhs_aoss_node =
{
  0x19000000dbULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_aoss_list,
  NULL,
  &route_0x19000000de_qxm_lpinoc_dsp_axim_qss_ddrss_cfg_node
};
static ul_treeNodeType route_0x19000000de_qxm_lpinoc_dsp_axim_qss_ddrss_cfg_node =
{
  0x19000000deULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qss_ddrss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x19000000ec_qxm_lpinoc_dsp_axim_qhs_ufs_mem_cfg_node =
{
  0x19000000ecULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_ufs_mem_cfg_list,
  &route_0x19000000db_qxm_lpinoc_dsp_axim_qhs_aoss_node,
  &route_0x19000000ed_qxm_lpinoc_dsp_axim_qhs_vsense_ctrl_cfg_node
};
static ul_treeNodeType route_0x19000000ed_qxm_lpinoc_dsp_axim_qhs_vsense_ctrl_cfg_node =
{
  0x19000000edULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_vsense_ctrl_cfg_list,
  NULL,
  &route_0x19000000f3_qxm_lpinoc_dsp_axim_qns_llcc_node
};
static ul_treeNodeType route_0x19000000f3_qxm_lpinoc_dsp_axim_qns_llcc_node =
{
  0x19000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x190000011c_qxm_lpinoc_dsp_axim_qhs_ahb2phy0_node =
{
  0x190000011cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_ahb2phy0_list,
  &route_0x190000002f_qxm_lpinoc_dsp_axim_qhs_clk_ctl_node,
  &route_0x1900000232_qxm_lpinoc_dsp_axim_qhs_cpr_hmx_node
};
static ul_treeNodeType route_0x190000011e_qxm_lpinoc_dsp_axim_qhs_cpr_mmcx_node =
{
  0x190000011eULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_cpr_mmcx_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1900000140_qxm_lpinoc_dsp_axim_qhs_ahb2phy1_node =
{
  0x1900000140ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_ahb2phy1_list,
  &route_0x190000011e_qxm_lpinoc_dsp_axim_qhs_cpr_mmcx_node,
  &route_0x1900000143_qxm_lpinoc_dsp_axim_qhs_ipc_router_node
};
static ul_treeNodeType route_0x1900000142_qxm_lpinoc_dsp_axim_qhs_cx_rdpm_node =
{
  0x1900000142ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_cx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1900000143_qxm_lpinoc_dsp_axim_qhs_ipc_router_node =
{
  0x1900000143ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_ipc_router_list,
  &route_0x1900000142_qxm_lpinoc_dsp_axim_qhs_cx_rdpm_node,
  &route_0x190000015f_qxm_lpinoc_dsp_axim_qhs_mx_rdpm_node
};
static ul_treeNodeType route_0x190000015f_qxm_lpinoc_dsp_axim_qhs_mx_rdpm_node =
{
  0x190000015fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_mx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x190000016b_qxm_lpinoc_dsp_axim_qhs_cpr_nspcx_node =
{
  0x190000016bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_cpr_nspcx_list,
  &route_0x1900000140_qxm_lpinoc_dsp_axim_qhs_ahb2phy1_node,
  &route_0x19000001bf_qxm_lpinoc_dsp_axim_qhs_i2c_node
};
static ul_treeNodeType route_0x190000018b_qxm_lpinoc_dsp_axim_qhs_cpr_mxc_node =
{
  0x190000018bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_cpr_mxc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x190000019f_qxm_lpinoc_dsp_axim_qhs_tme_cfg_node =
{
  0x190000019fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_tme_cfg_list,
  &route_0x190000018b_qxm_lpinoc_dsp_axim_qhs_cpr_mxc_node,
  &route_0x19000001b8_qxm_lpinoc_dsp_axim_srvc_pcie_aggre_noc_node
};
static ul_treeNodeType route_0x19000001b8_qxm_lpinoc_dsp_axim_srvc_pcie_aggre_noc_node =
{
  0x19000001b8ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_srvc_pcie_aggre_noc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x19000001bf_qxm_lpinoc_dsp_axim_qhs_i2c_node =
{
  0x19000001bfULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_i2c_list,
  &route_0x190000019f_qxm_lpinoc_dsp_axim_qhs_tme_cfg_node,
  &route_0x19000001da_qxm_lpinoc_dsp_axim_qss_nsp_qtb_cfg_node
};
static ul_treeNodeType route_0x19000001c2_qxm_lpinoc_dsp_axim_srvc_cnoc_cfg_node =
{
  0x19000001c2ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_srvc_cnoc_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x19000001da_qxm_lpinoc_dsp_axim_qss_nsp_qtb_cfg_node =
{
  0x19000001daULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qss_nsp_qtb_cfg_list,
  &route_0x19000001c2_qxm_lpinoc_dsp_axim_srvc_cnoc_cfg_node,
  &route_0x19000001fb_qxm_lpinoc_dsp_axim_qhs_qup02_node
};
static ul_treeNodeType route_0x19000001fb_qxm_lpinoc_dsp_axim_qhs_qup02_node =
{
  0x19000001fbULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_qup02_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1900000232_qxm_lpinoc_dsp_axim_qhs_cpr_hmx_node =
{
  0x1900000232ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_cpr_hmx_list,
  &route_0x190000016b_qxm_lpinoc_dsp_axim_qhs_cpr_nspcx_node,
  &route_0x23000000f3_xm_sdc2_qns_llcc_node
};
static ul_treeNodeType route_0x1900000233_qxm_lpinoc_dsp_axim_qhs_i3c_ibi0_cfg_node =
{
  0x1900000233ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_i3c_ibi0_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1900000234_qxm_lpinoc_dsp_axim_qhs_i3c_ibi1_cfg_node =
{
  0x1900000234ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_i3c_ibi1_cfg_list,
  &route_0x1900000233_qxm_lpinoc_dsp_axim_qhs_i3c_ibi0_cfg_node,
  NULL
};
static ul_treeNodeType route_0x1900000235_qxm_lpinoc_dsp_axim_qhs_mx_2_rdpm_node =
{
  0x1900000235ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_mx_2_rdpm_list,
  &route_0x1900000234_qxm_lpinoc_dsp_axim_qhs_i3c_ibi1_cfg_node,
  &route_0x1f00000000_xm_qdss_etr_0_ebi_node
};
static ul_treeNodeType route_0x1900000236_qxm_lpinoc_dsp_axim_qhs_pcie_rscc_node =
{
  0x1900000236ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_lpinoc_dsp_axim_qhs_pcie_rscc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1f00000000_xm_qdss_etr_0_ebi_node =
{
  0x1f00000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_qdss_etr_0_ebi_list,
  &route_0x1900000236_qxm_lpinoc_dsp_axim_qhs_pcie_rscc_node,
  &route_0x1f00000054_xm_qdss_etr_0_xs_pcie_0_node
};
static ul_treeNodeType route_0x1f00000054_xm_qdss_etr_0_xs_pcie_0_node =
{
  0x1f00000054ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_qdss_etr_0_xs_pcie_0_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x1f000000f3_xm_qdss_etr_0_qns_llcc_node =
{
  0x1f000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_qdss_etr_0_qns_llcc_list,
  &route_0x1900000235_qxm_lpinoc_dsp_axim_qhs_mx_2_rdpm_node,
  &route_0x2300000000_xm_sdc2_ebi_node
};
static ul_treeNodeType route_0x2000000000_xm_usb3_0_ebi_node =
{
  0x2000000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_usb3_0_ebi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x2000000054_xm_usb3_0_xs_pcie_0_node =
{
  0x2000000054ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_usb3_0_xs_pcie_0_list,
  &route_0x2000000000_xm_usb3_0_ebi_node,
  &route_0x20000000f3_xm_usb3_0_qns_llcc_node
};
static ul_treeNodeType route_0x20000000f3_xm_usb3_0_qns_llcc_node =
{
  0x20000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_usb3_0_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x2300000000_xm_sdc2_ebi_node =
{
  0x2300000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_sdc2_ebi_list,
  &route_0x2000000054_xm_usb3_0_xs_pcie_0_node,
  &route_0x2300000054_xm_sdc2_xs_pcie_0_node
};
static ul_treeNodeType route_0x2300000054_xm_sdc2_xs_pcie_0_node =
{
  0x2300000054ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_sdc2_xs_pcie_0_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x23000000f3_xm_sdc2_qns_llcc_node =
{
  0x23000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_sdc2_qns_llcc_list,
  &route_0x1f000000f3_xm_qdss_etr_0_qns_llcc_node,
  &route_0x27000000f3_qhm_qup2_qns_llcc_node
};
static ul_treeNodeType route_0x2400000000_xm_sdc4_ebi_node =
{
  0x2400000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_sdc4_ebi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x2400000054_xm_sdc4_xs_pcie_0_node =
{
  0x2400000054ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_sdc4_xs_pcie_0_list,
  &route_0x2400000000_xm_sdc4_ebi_node,
  &route_0x24000000f3_xm_sdc4_qns_llcc_node
};
static ul_treeNodeType route_0x24000000f3_xm_sdc4_qns_llcc_node =
{
  0x24000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_sdc4_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x2700000000_qhm_qup2_ebi_node =
{
  0x2700000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qhm_qup2_ebi_list,
  &route_0x2400000054_xm_sdc4_xs_pcie_0_node,
  &route_0x2700000054_qhm_qup2_xs_pcie_0_node
};
static ul_treeNodeType route_0x2700000054_qhm_qup2_xs_pcie_0_node =
{
  0x2700000054ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qhm_qup2_xs_pcie_0_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x27000000f3_qhm_qup2_qns_llcc_node =
{
  0x27000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qhm_qup2_qns_llcc_list,
  &route_0x2700000000_qhm_qup2_ebi_node,
  &route_0x3b00000000_qxm_ipa_ebi_node
};
static ul_treeNodeType route_0x2900000000_qhm_qup1_ebi_node =
{
  0x2900000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qhm_qup1_ebi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x2900000054_qhm_qup1_xs_pcie_0_node =
{
  0x2900000054ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qhm_qup1_xs_pcie_0_list,
  &route_0x2900000000_qhm_qup1_ebi_node,
  &route_0x29000000f3_qhm_qup1_qns_llcc_node
};
static ul_treeNodeType route_0x29000000f3_qhm_qup1_qns_llcc_node =
{
  0x29000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qhm_qup1_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x3b00000000_qxm_ipa_ebi_node =
{
  0x3b00000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_ipa_ebi_list,
  &route_0x2900000054_qhm_qup1_xs_pcie_0_node,
  &route_0x3b000000f3_qxm_ipa_qns_llcc_node
};
static ul_treeNodeType route_0x3b00000054_qxm_ipa_xs_pcie_0_node =
{
  0x3b00000054ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_ipa_xs_pcie_0_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x3b000000f3_qxm_ipa_qns_llcc_node =
{
  0x3b000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_ipa_qns_llcc_list,
  &route_0x3b00000054_qxm_ipa_xs_pcie_0_node,
  NULL
};
static ul_treeNodeType route_0x4100000000_xm_pcie3_0_ebi_node =
{
  0x4100000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_ebi_list,
  &route_0x13000000f3_qhm_qdss_bam_qns_llcc_node,
  &route_0x4200000000_xm_pcie3_1_ebi_node
};
static ul_treeNodeType route_0x4100000003_xm_pcie3_0_qhs_camera_cfg_node =
{
  0x4100000003ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_camera_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4100000004_xm_pcie3_0_qhs_display_cfg_node =
{
  0x4100000004ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_display_cfg_list,
  &route_0x4100000003_xm_pcie3_0_qhs_camera_cfg_node,
  &route_0x410000000a_xm_pcie3_0_qhs_venus_cfg_node
};
static ul_treeNodeType route_0x410000000a_xm_pcie3_0_qhs_venus_cfg_node =
{
  0x410000000aULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_venus_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x410000000b_xm_pcie3_0_qhs_gpuss_cfg_node =
{
  0x410000000bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_gpuss_cfg_list,
  &route_0x4100000004_xm_pcie3_0_qhs_display_cfg_node,
  &route_0x4100000016_xm_pcie3_0_qhs_usb3_0_node
};
static ul_treeNodeType route_0x4100000011_xm_pcie3_0_srvc_mnoc_node =
{
  0x4100000011ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_srvc_mnoc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4100000014_xm_pcie3_0_qss_apss_node =
{
  0x4100000014ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qss_apss_list,
  &route_0x4100000011_xm_pcie3_0_srvc_mnoc_node,
  NULL
};
static ul_treeNodeType route_0x4100000016_xm_pcie3_0_qhs_usb3_0_node =
{
  0x4100000016ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_usb3_0_list,
  &route_0x4100000014_xm_pcie3_0_qss_apss_node,
  &route_0x410000001a_xm_pcie3_0_qxs_imem_node
};
static ul_treeNodeType route_0x410000001a_xm_pcie3_0_qxs_imem_node =
{
  0x410000001aULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qxs_imem_list,
  NULL,
  &route_0x410000001e_xm_pcie3_0_xs_qdss_stm_node
};
static ul_treeNodeType route_0x410000001e_xm_pcie3_0_xs_qdss_stm_node =
{
  0x410000001eULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_xs_qdss_stm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4100000021_xm_pcie3_0_qhs_sdc2_node =
{
  0x4100000021ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_sdc2_list,
  &route_0x410000000b_xm_pcie3_0_qhs_gpuss_cfg_node,
  &route_0x4100000025_xm_pcie3_0_qhs_qup2_node
};
static ul_treeNodeType route_0x4100000022_xm_pcie3_0_qhs_sdc4_node =
{
  0x4100000022ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_sdc4_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4100000025_xm_pcie3_0_qhs_qup2_node =
{
  0x4100000025ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_qup2_list,
  &route_0x4100000022_xm_pcie3_0_qhs_sdc4_node,
  &route_0x4100000029_xm_pcie3_0_qhs_pdm_node
};
static ul_treeNodeType route_0x4100000027_xm_pcie3_0_qhs_qup1_node =
{
  0x4100000027ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_qup1_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4100000029_xm_pcie3_0_qhs_pdm_node =
{
  0x4100000029ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_pdm_list,
  &route_0x4100000027_xm_pcie3_0_qhs_qup1_node,
  &route_0x410000002c_xm_pcie3_0_qhs_prng_node
};
static ul_treeNodeType route_0x410000002c_xm_pcie3_0_qhs_prng_node =
{
  0x410000002cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_prng_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x410000002f_xm_pcie3_0_qhs_clk_ctl_node =
{
  0x410000002fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_clk_ctl_list,
  &route_0x4100000021_xm_pcie3_0_qhs_sdc2_node,
  &route_0x4100000040_xm_pcie3_0_qhs_cpr_cx_node
};
static ul_treeNodeType route_0x4100000030_xm_pcie3_0_qhs_mss_cfg_node =
{
  0x4100000030ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_mss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4100000032_xm_pcie3_0_qhs_tcsr_node =
{
  0x4100000032ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_tcsr_list,
  &route_0x4100000030_xm_pcie3_0_qhs_mss_cfg_node,
  &route_0x4100000033_xm_pcie3_0_qhs_tlmm_node
};
static ul_treeNodeType route_0x4100000033_xm_pcie3_0_qhs_tlmm_node =
{
  0x4100000033ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_tlmm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4100000034_xm_pcie3_0_qhs_crypto0_cfg_node =
{
  0x4100000034ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_crypto0_cfg_list,
  &route_0x4100000032_xm_pcie3_0_qhs_tcsr_node,
  &route_0x4100000036_xm_pcie3_0_qhs_imem_cfg_node
};
static ul_treeNodeType route_0x4100000036_xm_pcie3_0_qhs_imem_cfg_node =
{
  0x4100000036ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_imem_cfg_list,
  NULL,
  &route_0x410000003f_xm_pcie3_0_qhs_qdss_cfg_node
};
static ul_treeNodeType route_0x410000003f_xm_pcie3_0_qhs_qdss_cfg_node =
{
  0x410000003fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_qdss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4100000040_xm_pcie3_0_qhs_cpr_cx_node =
{
  0x4100000040ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_cpr_cx_list,
  &route_0x4100000034_xm_pcie3_0_qhs_crypto0_cfg_node,
  &route_0x4100000060_xm_pcie3_0_qhs_cpr_mxa_node
};
static ul_treeNodeType route_0x410000004c_xm_pcie3_0_srvc_cnoc_main_node =
{
  0x410000004cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_srvc_cnoc_main_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4100000058_xm_pcie3_0_qhs_pcie0_cfg_node =
{
  0x4100000058ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_pcie0_cfg_list,
  &route_0x410000004c_xm_pcie3_0_srvc_cnoc_main_node,
  &route_0x4100000059_xm_pcie3_0_qhs_pcie1_cfg_node
};
static ul_treeNodeType route_0x4100000059_xm_pcie3_0_qhs_pcie1_cfg_node =
{
  0x4100000059ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_pcie1_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4100000060_xm_pcie3_0_qhs_cpr_mxa_node =
{
  0x4100000060ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_cpr_mxa_list,
  &route_0x4100000058_xm_pcie3_0_qhs_pcie0_cfg_node,
  &route_0x41000000be_xm_pcie3_0_qhs_qspi_node
};
static ul_treeNodeType route_0x4100000085_xm_pcie3_0_xs_sys_tcu_cfg_node =
{
  0x4100000085ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_xs_sys_tcu_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x41000000b7_xm_pcie3_0_qhs_ipa_node =
{
  0x41000000b7ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_ipa_list,
  &route_0x4100000085_xm_pcie3_0_xs_sys_tcu_cfg_node,
  NULL
};
static ul_treeNodeType route_0x41000000be_xm_pcie3_0_qhs_qspi_node =
{
  0x41000000beULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_qspi_list,
  &route_0x41000000b7_xm_pcie3_0_qhs_ipa_node,
  &route_0x41000000d9_xm_pcie3_0_qhs_spss_cfg_node
};
static ul_treeNodeType route_0x41000000d9_xm_pcie3_0_qhs_spss_cfg_node =
{
  0x41000000d9ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_spss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x41000000db_xm_pcie3_0_qhs_aoss_node =
{
  0x41000000dbULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_aoss_list,
  &route_0x410000002f_xm_pcie3_0_qhs_clk_ctl_node,
  &route_0x410000018b_xm_pcie3_0_qhs_cpr_mxc_node
};
static ul_treeNodeType route_0x41000000de_xm_pcie3_0_qss_ddrss_cfg_node =
{
  0x41000000deULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qss_ddrss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x41000000ec_xm_pcie3_0_qhs_ufs_mem_cfg_node =
{
  0x41000000ecULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_ufs_mem_cfg_list,
  &route_0x41000000de_xm_pcie3_0_qss_ddrss_cfg_node,
  &route_0x41000000ed_xm_pcie3_0_qhs_vsense_ctrl_cfg_node
};
static ul_treeNodeType route_0x41000000ed_xm_pcie3_0_qhs_vsense_ctrl_cfg_node =
{
  0x41000000edULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_vsense_ctrl_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x41000000f3_xm_pcie3_0_qns_llcc_node =
{
  0x41000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qns_llcc_list,
  &route_0x41000000ec_xm_pcie3_0_qhs_ufs_mem_cfg_node,
  &route_0x410000011c_xm_pcie3_0_qhs_ahb2phy0_node
};
static ul_treeNodeType route_0x41000000f6_xm_pcie3_0_qns_pcie_mem_noc_node =
{
  0x41000000f6ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qns_pcie_mem_noc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x410000011c_xm_pcie3_0_qhs_ahb2phy0_node =
{
  0x410000011cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_ahb2phy0_list,
  &route_0x41000000f6_xm_pcie3_0_qns_pcie_mem_noc_node,
  &route_0x410000011e_xm_pcie3_0_qhs_cpr_mmcx_node
};
static ul_treeNodeType route_0x410000011e_xm_pcie3_0_qhs_cpr_mmcx_node =
{
  0x410000011eULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_cpr_mmcx_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4100000140_xm_pcie3_0_qhs_ahb2phy1_node =
{
  0x4100000140ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_ahb2phy1_list,
  &route_0x41000000f3_xm_pcie3_0_qns_llcc_node,
  &route_0x4100000143_xm_pcie3_0_qhs_ipc_router_node
};
static ul_treeNodeType route_0x4100000142_xm_pcie3_0_qhs_cx_rdpm_node =
{
  0x4100000142ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_cx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4100000143_xm_pcie3_0_qhs_ipc_router_node =
{
  0x4100000143ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_ipc_router_list,
  &route_0x4100000142_xm_pcie3_0_qhs_cx_rdpm_node,
  &route_0x410000016b_xm_pcie3_0_qhs_cpr_nspcx_node
};
static ul_treeNodeType route_0x410000015f_xm_pcie3_0_qhs_mx_rdpm_node =
{
  0x410000015fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_mx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x410000016b_xm_pcie3_0_qhs_cpr_nspcx_node =
{
  0x410000016bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_cpr_nspcx_list,
  &route_0x410000015f_xm_pcie3_0_qhs_mx_rdpm_node,
  NULL
};
static ul_treeNodeType route_0x410000018b_xm_pcie3_0_qhs_cpr_mxc_node =
{
  0x410000018bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_cpr_mxc_list,
  &route_0x4100000140_xm_pcie3_0_qhs_ahb2phy1_node,
  &route_0x41000001fb_xm_pcie3_0_qhs_qup02_node
};
static ul_treeNodeType route_0x410000019f_xm_pcie3_0_qhs_tme_cfg_node =
{
  0x410000019fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_tme_cfg_list,
  NULL,
  &route_0x41000001b8_xm_pcie3_0_srvc_pcie_aggre_noc_node
};
static ul_treeNodeType route_0x41000001b8_xm_pcie3_0_srvc_pcie_aggre_noc_node =
{
  0x41000001b8ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_srvc_pcie_aggre_noc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x41000001bf_xm_pcie3_0_qhs_i2c_node =
{
  0x41000001bfULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_i2c_list,
  &route_0x410000019f_xm_pcie3_0_qhs_tme_cfg_node,
  &route_0x41000001da_xm_pcie3_0_qss_nsp_qtb_cfg_node
};
static ul_treeNodeType route_0x41000001c2_xm_pcie3_0_srvc_cnoc_cfg_node =
{
  0x41000001c2ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_srvc_cnoc_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x41000001da_xm_pcie3_0_qss_nsp_qtb_cfg_node =
{
  0x41000001daULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qss_nsp_qtb_cfg_list,
  &route_0x41000001c2_xm_pcie3_0_srvc_cnoc_cfg_node,
  NULL
};
static ul_treeNodeType route_0x41000001fb_xm_pcie3_0_qhs_qup02_node =
{
  0x41000001fbULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_qup02_list,
  &route_0x41000001bf_xm_pcie3_0_qhs_i2c_node,
  &route_0x4100000234_xm_pcie3_0_qhs_i3c_ibi1_cfg_node
};
static ul_treeNodeType route_0x4100000232_xm_pcie3_0_qhs_cpr_hmx_node =
{
  0x4100000232ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_cpr_hmx_list,
  NULL,
  &route_0x4100000233_xm_pcie3_0_qhs_i3c_ibi0_cfg_node
};
static ul_treeNodeType route_0x4100000233_xm_pcie3_0_qhs_i3c_ibi0_cfg_node =
{
  0x4100000233ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_i3c_ibi0_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4100000234_xm_pcie3_0_qhs_i3c_ibi1_cfg_node =
{
  0x4100000234ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_i3c_ibi1_cfg_list,
  &route_0x4100000232_xm_pcie3_0_qhs_cpr_hmx_node,
  &route_0x4100000236_xm_pcie3_0_qhs_pcie_rscc_node
};
static ul_treeNodeType route_0x4100000235_xm_pcie3_0_qhs_mx_2_rdpm_node =
{
  0x4100000235ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_mx_2_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4100000236_xm_pcie3_0_qhs_pcie_rscc_node =
{
  0x4100000236ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_0_qhs_pcie_rscc_list,
  &route_0x4100000235_xm_pcie3_0_qhs_mx_2_rdpm_node,
  NULL
};
static ul_treeNodeType route_0x4200000000_xm_pcie3_1_ebi_node =
{
  0x4200000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_ebi_list,
  &route_0x41000000db_xm_pcie3_0_qhs_aoss_node,
  &route_0x42000000db_xm_pcie3_1_qhs_aoss_node
};
static ul_treeNodeType route_0x4200000003_xm_pcie3_1_qhs_camera_cfg_node =
{
  0x4200000003ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_camera_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4200000004_xm_pcie3_1_qhs_display_cfg_node =
{
  0x4200000004ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_display_cfg_list,
  &route_0x4200000003_xm_pcie3_1_qhs_camera_cfg_node,
  &route_0x420000000a_xm_pcie3_1_qhs_venus_cfg_node
};
static ul_treeNodeType route_0x420000000a_xm_pcie3_1_qhs_venus_cfg_node =
{
  0x420000000aULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_venus_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x420000000b_xm_pcie3_1_qhs_gpuss_cfg_node =
{
  0x420000000bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_gpuss_cfg_list,
  &route_0x4200000004_xm_pcie3_1_qhs_display_cfg_node,
  &route_0x4200000016_xm_pcie3_1_qhs_usb3_0_node
};
static ul_treeNodeType route_0x4200000011_xm_pcie3_1_srvc_mnoc_node =
{
  0x4200000011ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_srvc_mnoc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4200000014_xm_pcie3_1_qss_apss_node =
{
  0x4200000014ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qss_apss_list,
  &route_0x4200000011_xm_pcie3_1_srvc_mnoc_node,
  NULL
};
static ul_treeNodeType route_0x4200000016_xm_pcie3_1_qhs_usb3_0_node =
{
  0x4200000016ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_usb3_0_list,
  &route_0x4200000014_xm_pcie3_1_qss_apss_node,
  &route_0x420000001a_xm_pcie3_1_qxs_imem_node
};
static ul_treeNodeType route_0x420000001a_xm_pcie3_1_qxs_imem_node =
{
  0x420000001aULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qxs_imem_list,
  NULL,
  &route_0x420000001e_xm_pcie3_1_xs_qdss_stm_node
};
static ul_treeNodeType route_0x420000001e_xm_pcie3_1_xs_qdss_stm_node =
{
  0x420000001eULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_xs_qdss_stm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4200000021_xm_pcie3_1_qhs_sdc2_node =
{
  0x4200000021ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_sdc2_list,
  &route_0x420000000b_xm_pcie3_1_qhs_gpuss_cfg_node,
  &route_0x4200000025_xm_pcie3_1_qhs_qup2_node
};
static ul_treeNodeType route_0x4200000022_xm_pcie3_1_qhs_sdc4_node =
{
  0x4200000022ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_sdc4_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4200000025_xm_pcie3_1_qhs_qup2_node =
{
  0x4200000025ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_qup2_list,
  &route_0x4200000022_xm_pcie3_1_qhs_sdc4_node,
  &route_0x4200000029_xm_pcie3_1_qhs_pdm_node
};
static ul_treeNodeType route_0x4200000027_xm_pcie3_1_qhs_qup1_node =
{
  0x4200000027ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_qup1_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4200000029_xm_pcie3_1_qhs_pdm_node =
{
  0x4200000029ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_pdm_list,
  &route_0x4200000027_xm_pcie3_1_qhs_qup1_node,
  &route_0x420000002c_xm_pcie3_1_qhs_prng_node
};
static ul_treeNodeType route_0x420000002c_xm_pcie3_1_qhs_prng_node =
{
  0x420000002cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_prng_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x420000002f_xm_pcie3_1_qhs_clk_ctl_node =
{
  0x420000002fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_clk_ctl_list,
  &route_0x4200000021_xm_pcie3_1_qhs_sdc2_node,
  &route_0x4200000040_xm_pcie3_1_qhs_cpr_cx_node
};
static ul_treeNodeType route_0x4200000030_xm_pcie3_1_qhs_mss_cfg_node =
{
  0x4200000030ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_mss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4200000032_xm_pcie3_1_qhs_tcsr_node =
{
  0x4200000032ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_tcsr_list,
  &route_0x4200000030_xm_pcie3_1_qhs_mss_cfg_node,
  &route_0x4200000033_xm_pcie3_1_qhs_tlmm_node
};
static ul_treeNodeType route_0x4200000033_xm_pcie3_1_qhs_tlmm_node =
{
  0x4200000033ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_tlmm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4200000034_xm_pcie3_1_qhs_crypto0_cfg_node =
{
  0x4200000034ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_crypto0_cfg_list,
  &route_0x4200000032_xm_pcie3_1_qhs_tcsr_node,
  &route_0x4200000036_xm_pcie3_1_qhs_imem_cfg_node
};
static ul_treeNodeType route_0x4200000036_xm_pcie3_1_qhs_imem_cfg_node =
{
  0x4200000036ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_imem_cfg_list,
  NULL,
  &route_0x420000003f_xm_pcie3_1_qhs_qdss_cfg_node
};
static ul_treeNodeType route_0x420000003f_xm_pcie3_1_qhs_qdss_cfg_node =
{
  0x420000003fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_qdss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4200000040_xm_pcie3_1_qhs_cpr_cx_node =
{
  0x4200000040ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_cpr_cx_list,
  &route_0x4200000034_xm_pcie3_1_qhs_crypto0_cfg_node,
  &route_0x4200000060_xm_pcie3_1_qhs_cpr_mxa_node
};
static ul_treeNodeType route_0x420000004c_xm_pcie3_1_srvc_cnoc_main_node =
{
  0x420000004cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_srvc_cnoc_main_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4200000058_xm_pcie3_1_qhs_pcie0_cfg_node =
{
  0x4200000058ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_pcie0_cfg_list,
  &route_0x420000004c_xm_pcie3_1_srvc_cnoc_main_node,
  &route_0x4200000059_xm_pcie3_1_qhs_pcie1_cfg_node
};
static ul_treeNodeType route_0x4200000059_xm_pcie3_1_qhs_pcie1_cfg_node =
{
  0x4200000059ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_pcie1_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4200000060_xm_pcie3_1_qhs_cpr_mxa_node =
{
  0x4200000060ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_cpr_mxa_list,
  &route_0x4200000058_xm_pcie3_1_qhs_pcie0_cfg_node,
  &route_0x42000000be_xm_pcie3_1_qhs_qspi_node
};
static ul_treeNodeType route_0x4200000085_xm_pcie3_1_xs_sys_tcu_cfg_node =
{
  0x4200000085ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_xs_sys_tcu_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x42000000b7_xm_pcie3_1_qhs_ipa_node =
{
  0x42000000b7ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_ipa_list,
  &route_0x4200000085_xm_pcie3_1_xs_sys_tcu_cfg_node,
  NULL
};
static ul_treeNodeType route_0x42000000be_xm_pcie3_1_qhs_qspi_node =
{
  0x42000000beULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_qspi_list,
  &route_0x42000000b7_xm_pcie3_1_qhs_ipa_node,
  &route_0x42000000d9_xm_pcie3_1_qhs_spss_cfg_node
};
static ul_treeNodeType route_0x42000000d9_xm_pcie3_1_qhs_spss_cfg_node =
{
  0x42000000d9ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_spss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x42000000db_xm_pcie3_1_qhs_aoss_node =
{
  0x42000000dbULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_aoss_list,
  &route_0x420000002f_xm_pcie3_1_qhs_clk_ctl_node,
  &route_0x8400000000_qhm_qspi_ebi_node
};
static ul_treeNodeType route_0x42000000de_xm_pcie3_1_qss_ddrss_cfg_node =
{
  0x42000000deULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qss_ddrss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x42000000ec_xm_pcie3_1_qhs_ufs_mem_cfg_node =
{
  0x42000000ecULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_ufs_mem_cfg_list,
  &route_0x42000000de_xm_pcie3_1_qss_ddrss_cfg_node,
  &route_0x42000000ed_xm_pcie3_1_qhs_vsense_ctrl_cfg_node
};
static ul_treeNodeType route_0x42000000ed_xm_pcie3_1_qhs_vsense_ctrl_cfg_node =
{
  0x42000000edULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_vsense_ctrl_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x42000000f3_xm_pcie3_1_qns_llcc_node =
{
  0x42000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qns_llcc_list,
  &route_0x42000000ec_xm_pcie3_1_qhs_ufs_mem_cfg_node,
  &route_0x420000011c_xm_pcie3_1_qhs_ahb2phy0_node
};
static ul_treeNodeType route_0x42000000f6_xm_pcie3_1_qns_pcie_mem_noc_node =
{
  0x42000000f6ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qns_pcie_mem_noc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x420000011c_xm_pcie3_1_qhs_ahb2phy0_node =
{
  0x420000011cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_ahb2phy0_list,
  &route_0x42000000f6_xm_pcie3_1_qns_pcie_mem_noc_node,
  &route_0x420000011e_xm_pcie3_1_qhs_cpr_mmcx_node
};
static ul_treeNodeType route_0x420000011e_xm_pcie3_1_qhs_cpr_mmcx_node =
{
  0x420000011eULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_cpr_mmcx_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4200000140_xm_pcie3_1_qhs_ahb2phy1_node =
{
  0x4200000140ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_ahb2phy1_list,
  &route_0x42000000f3_xm_pcie3_1_qns_llcc_node,
  &route_0x4200000143_xm_pcie3_1_qhs_ipc_router_node
};
static ul_treeNodeType route_0x4200000142_xm_pcie3_1_qhs_cx_rdpm_node =
{
  0x4200000142ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_cx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4200000143_xm_pcie3_1_qhs_ipc_router_node =
{
  0x4200000143ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_ipc_router_list,
  &route_0x4200000142_xm_pcie3_1_qhs_cx_rdpm_node,
  &route_0x420000016b_xm_pcie3_1_qhs_cpr_nspcx_node
};
static ul_treeNodeType route_0x420000015f_xm_pcie3_1_qhs_mx_rdpm_node =
{
  0x420000015fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_mx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x420000016b_xm_pcie3_1_qhs_cpr_nspcx_node =
{
  0x420000016bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_cpr_nspcx_list,
  &route_0x420000015f_xm_pcie3_1_qhs_mx_rdpm_node,
  NULL
};
static ul_treeNodeType route_0x420000018b_xm_pcie3_1_qhs_cpr_mxc_node =
{
  0x420000018bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_cpr_mxc_list,
  &route_0x4200000140_xm_pcie3_1_qhs_ahb2phy1_node,
  &route_0x42000001fb_xm_pcie3_1_qhs_qup02_node
};
static ul_treeNodeType route_0x420000019f_xm_pcie3_1_qhs_tme_cfg_node =
{
  0x420000019fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_tme_cfg_list,
  NULL,
  &route_0x42000001b8_xm_pcie3_1_srvc_pcie_aggre_noc_node
};
static ul_treeNodeType route_0x42000001b8_xm_pcie3_1_srvc_pcie_aggre_noc_node =
{
  0x42000001b8ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_srvc_pcie_aggre_noc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x42000001bf_xm_pcie3_1_qhs_i2c_node =
{
  0x42000001bfULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_i2c_list,
  &route_0x420000019f_xm_pcie3_1_qhs_tme_cfg_node,
  &route_0x42000001da_xm_pcie3_1_qss_nsp_qtb_cfg_node
};
static ul_treeNodeType route_0x42000001c2_xm_pcie3_1_srvc_cnoc_cfg_node =
{
  0x42000001c2ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_srvc_cnoc_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x42000001da_xm_pcie3_1_qss_nsp_qtb_cfg_node =
{
  0x42000001daULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qss_nsp_qtb_cfg_list,
  &route_0x42000001c2_xm_pcie3_1_srvc_cnoc_cfg_node,
  NULL
};
static ul_treeNodeType route_0x42000001fb_xm_pcie3_1_qhs_qup02_node =
{
  0x42000001fbULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_qup02_list,
  &route_0x42000001bf_xm_pcie3_1_qhs_i2c_node,
  &route_0x4200000234_xm_pcie3_1_qhs_i3c_ibi1_cfg_node
};
static ul_treeNodeType route_0x4200000232_xm_pcie3_1_qhs_cpr_hmx_node =
{
  0x4200000232ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_cpr_hmx_list,
  NULL,
  &route_0x4200000233_xm_pcie3_1_qhs_i3c_ibi0_cfg_node
};
static ul_treeNodeType route_0x4200000233_xm_pcie3_1_qhs_i3c_ibi0_cfg_node =
{
  0x4200000233ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_i3c_ibi0_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x4200000234_xm_pcie3_1_qhs_i3c_ibi1_cfg_node =
{
  0x4200000234ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_i3c_ibi1_cfg_list,
  &route_0x4200000232_xm_pcie3_1_qhs_cpr_hmx_node,
  &route_0x4200000235_xm_pcie3_1_qhs_mx_2_rdpm_node
};
static ul_treeNodeType route_0x4200000235_xm_pcie3_1_qhs_mx_2_rdpm_node =
{
  0x4200000235ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_mx_2_rdpm_list,
  NULL,
  &route_0x4200000236_xm_pcie3_1_qhs_pcie_rscc_node
};
static ul_treeNodeType route_0x4200000236_xm_pcie3_1_qhs_pcie_rscc_node =
{
  0x4200000236ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_pcie3_1_qhs_pcie_rscc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x8400000000_qhm_qspi_ebi_node =
{
  0x8400000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qhm_qspi_ebi_list,
  &route_0x420000018b_xm_pcie3_1_qhs_cpr_mxc_node,
  &route_0xaa0000000b_qnm_pcie_qhs_gpuss_cfg_node
};
static ul_treeNodeType route_0x8400000054_qhm_qspi_xs_pcie_0_node =
{
  0x8400000054ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qhm_qspi_xs_pcie_0_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x84000000f3_qhm_qspi_qns_llcc_node =
{
  0x84000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qhm_qspi_qns_llcc_list,
  &route_0x8400000054_qhm_qspi_xs_pcie_0_node,
  &route_0x9a000000f3_qnm_vapss_hcp_qns_llcc_node
};
static ul_treeNodeType route_0x9a00000000_qnm_vapss_hcp_ebi_node =
{
  0x9a00000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_vapss_hcp_ebi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x9a000000f3_qnm_vapss_hcp_qns_llcc_node =
{
  0x9a000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_vapss_hcp_qns_llcc_list,
  &route_0x9a00000000_qnm_vapss_hcp_ebi_node,
  &route_0xaa00000000_qnm_pcie_ebi_node
};
static ul_treeNodeType route_0xaa00000000_qnm_pcie_ebi_node =
{
  0xaa00000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_ebi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa00000003_qnm_pcie_qhs_camera_cfg_node =
{
  0xaa00000003ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_camera_cfg_list,
  &route_0x84000000f3_qhm_qspi_qns_llcc_node,
  &route_0xaa00000004_qnm_pcie_qhs_display_cfg_node
};
static ul_treeNodeType route_0xaa00000004_qnm_pcie_qhs_display_cfg_node =
{
  0xaa00000004ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_display_cfg_list,
  NULL,
  &route_0xaa0000000a_qnm_pcie_qhs_venus_cfg_node
};
static ul_treeNodeType route_0xaa0000000a_qnm_pcie_qhs_venus_cfg_node =
{
  0xaa0000000aULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_venus_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa0000000b_qnm_pcie_qhs_gpuss_cfg_node =
{
  0xaa0000000bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_gpuss_cfg_list,
  &route_0xaa00000003_qnm_pcie_qhs_camera_cfg_node,
  &route_0xaa00000021_qnm_pcie_qhs_sdc2_node
};
static ul_treeNodeType route_0xaa00000011_qnm_pcie_srvc_mnoc_node =
{
  0xaa00000011ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_srvc_mnoc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa00000014_qnm_pcie_qss_apss_node =
{
  0xaa00000014ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qss_apss_list,
  &route_0xaa00000011_qnm_pcie_srvc_mnoc_node,
  NULL
};
static ul_treeNodeType route_0xaa00000016_qnm_pcie_qhs_usb3_0_node =
{
  0xaa00000016ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_usb3_0_list,
  &route_0xaa00000014_qnm_pcie_qss_apss_node,
  &route_0xaa0000001a_qnm_pcie_qxs_imem_node
};
static ul_treeNodeType route_0xaa0000001a_qnm_pcie_qxs_imem_node =
{
  0xaa0000001aULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qxs_imem_list,
  NULL,
  &route_0xaa0000001e_qnm_pcie_xs_qdss_stm_node
};
static ul_treeNodeType route_0xaa0000001e_qnm_pcie_xs_qdss_stm_node =
{
  0xaa0000001eULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_xs_qdss_stm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa00000021_qnm_pcie_qhs_sdc2_node =
{
  0xaa00000021ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_sdc2_list,
  &route_0xaa00000016_qnm_pcie_qhs_usb3_0_node,
  &route_0xaa00000027_qnm_pcie_qhs_qup1_node
};
static ul_treeNodeType route_0xaa00000022_qnm_pcie_qhs_sdc4_node =
{
  0xaa00000022ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_sdc4_list,
  NULL,
  &route_0xaa00000025_qnm_pcie_qhs_qup2_node
};
static ul_treeNodeType route_0xaa00000025_qnm_pcie_qhs_qup2_node =
{
  0xaa00000025ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_qup2_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa00000027_qnm_pcie_qhs_qup1_node =
{
  0xaa00000027ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_qup1_list,
  &route_0xaa00000022_qnm_pcie_qhs_sdc4_node,
  &route_0xaa00000029_qnm_pcie_qhs_pdm_node
};
static ul_treeNodeType route_0xaa00000029_qnm_pcie_qhs_pdm_node =
{
  0xaa00000029ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_pdm_list,
  NULL,
  &route_0xaa0000002c_qnm_pcie_qhs_prng_node
};
static ul_treeNodeType route_0xaa0000002c_qnm_pcie_qhs_prng_node =
{
  0xaa0000002cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_prng_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa0000002f_qnm_pcie_qhs_clk_ctl_node =
{
  0xaa0000002fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_clk_ctl_list,
  &route_0x80000011c_qnm_mdp_qhs_ahb2phy0_node,
  &route_0xc40000002f_alm_gpu_tcu_qhs_clk_ctl_node
};
static ul_treeNodeType route_0xaa00000030_qnm_pcie_qhs_mss_cfg_node =
{
  0xaa00000030ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_mss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa00000032_qnm_pcie_qhs_tcsr_node =
{
  0xaa00000032ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_tcsr_list,
  &route_0xaa00000030_qnm_pcie_qhs_mss_cfg_node,
  &route_0xaa00000033_qnm_pcie_qhs_tlmm_node
};
static ul_treeNodeType route_0xaa00000033_qnm_pcie_qhs_tlmm_node =
{
  0xaa00000033ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_tlmm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa00000034_qnm_pcie_qhs_crypto0_cfg_node =
{
  0xaa00000034ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_crypto0_cfg_list,
  &route_0xaa00000032_qnm_pcie_qhs_tcsr_node,
  &route_0xaa00000036_qnm_pcie_qhs_imem_cfg_node
};
static ul_treeNodeType route_0xaa00000036_qnm_pcie_qhs_imem_cfg_node =
{
  0xaa00000036ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_imem_cfg_list,
  NULL,
  &route_0xaa0000003f_qnm_pcie_qhs_qdss_cfg_node
};
static ul_treeNodeType route_0xaa0000003f_qnm_pcie_qhs_qdss_cfg_node =
{
  0xaa0000003fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_qdss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa00000040_qnm_pcie_qhs_cpr_cx_node =
{
  0xaa00000040ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_cpr_cx_list,
  &route_0xaa00000034_qnm_pcie_qhs_crypto0_cfg_node,
  &route_0xaa00000058_qnm_pcie_qhs_pcie0_cfg_node
};
static ul_treeNodeType route_0xaa0000004c_qnm_pcie_srvc_cnoc_main_node =
{
  0xaa0000004cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_srvc_cnoc_main_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa00000058_qnm_pcie_qhs_pcie0_cfg_node =
{
  0xaa00000058ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_pcie0_cfg_list,
  &route_0xaa0000004c_qnm_pcie_srvc_cnoc_main_node,
  NULL
};
static ul_treeNodeType route_0xaa00000059_qnm_pcie_qhs_pcie1_cfg_node =
{
  0xaa00000059ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_pcie1_cfg_list,
  &route_0xaa00000040_qnm_pcie_qhs_cpr_cx_node,
  &route_0xaa000000d9_qnm_pcie_qhs_spss_cfg_node
};
static ul_treeNodeType route_0xaa00000060_qnm_pcie_qhs_cpr_mxa_node =
{
  0xaa00000060ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_cpr_mxa_list,
  NULL,
  &route_0xaa00000085_qnm_pcie_xs_sys_tcu_cfg_node
};
static ul_treeNodeType route_0xaa00000085_qnm_pcie_xs_sys_tcu_cfg_node =
{
  0xaa00000085ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_xs_sys_tcu_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa000000b7_qnm_pcie_qhs_ipa_node =
{
  0xaa000000b7ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_ipa_list,
  &route_0xaa00000060_qnm_pcie_qhs_cpr_mxa_node,
  &route_0xaa000000be_qnm_pcie_qhs_qspi_node
};
static ul_treeNodeType route_0xaa000000be_qnm_pcie_qhs_qspi_node =
{
  0xaa000000beULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_qspi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa000000d9_qnm_pcie_qhs_spss_cfg_node =
{
  0xaa000000d9ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_spss_cfg_list,
  &route_0xaa000000b7_qnm_pcie_qhs_ipa_node,
  &route_0xaa000000ec_qnm_pcie_qhs_ufs_mem_cfg_node
};
static ul_treeNodeType route_0xaa000000db_qnm_pcie_qhs_aoss_node =
{
  0xaa000000dbULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_aoss_list,
  NULL,
  &route_0xaa000000de_qnm_pcie_qss_ddrss_cfg_node
};
static ul_treeNodeType route_0xaa000000de_qnm_pcie_qss_ddrss_cfg_node =
{
  0xaa000000deULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qss_ddrss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa000000ec_qnm_pcie_qhs_ufs_mem_cfg_node =
{
  0xaa000000ecULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_ufs_mem_cfg_list,
  &route_0xaa000000db_qnm_pcie_qhs_aoss_node,
  &route_0xaa000000ed_qnm_pcie_qhs_vsense_ctrl_cfg_node
};
static ul_treeNodeType route_0xaa000000ed_qnm_pcie_qhs_vsense_ctrl_cfg_node =
{
  0xaa000000edULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_vsense_ctrl_cfg_list,
  NULL,
  &route_0xaa000000f3_qnm_pcie_qns_llcc_node
};
static ul_treeNodeType route_0xaa000000f3_qnm_pcie_qns_llcc_node =
{
  0xaa000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa0000011c_qnm_pcie_qhs_ahb2phy0_node =
{
  0xaa0000011cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_ahb2phy0_list,
  &route_0xaa00000059_qnm_pcie_qhs_pcie1_cfg_node,
  &route_0xaa000001fb_qnm_pcie_qhs_qup02_node
};
static ul_treeNodeType route_0xaa0000011e_qnm_pcie_qhs_cpr_mmcx_node =
{
  0xaa0000011eULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_cpr_mmcx_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa00000140_qnm_pcie_qhs_ahb2phy1_node =
{
  0xaa00000140ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_ahb2phy1_list,
  &route_0xaa0000011e_qnm_pcie_qhs_cpr_mmcx_node,
  &route_0xaa00000142_qnm_pcie_qhs_cx_rdpm_node
};
static ul_treeNodeType route_0xaa00000142_qnm_pcie_qhs_cx_rdpm_node =
{
  0xaa00000142ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_cx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa00000143_qnm_pcie_qhs_ipc_router_node =
{
  0xaa00000143ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_ipc_router_list,
  &route_0xaa00000140_qnm_pcie_qhs_ahb2phy1_node,
  &route_0xaa0000016b_qnm_pcie_qhs_cpr_nspcx_node
};
static ul_treeNodeType route_0xaa0000015f_qnm_pcie_qhs_mx_rdpm_node =
{
  0xaa0000015fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_mx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa0000016b_qnm_pcie_qhs_cpr_nspcx_node =
{
  0xaa0000016bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_cpr_nspcx_list,
  &route_0xaa0000015f_qnm_pcie_qhs_mx_rdpm_node,
  NULL
};
static ul_treeNodeType route_0xaa0000018b_qnm_pcie_qhs_cpr_mxc_node =
{
  0xaa0000018bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_cpr_mxc_list,
  &route_0xaa00000143_qnm_pcie_qhs_ipc_router_node,
  &route_0xaa000001bf_qnm_pcie_qhs_i2c_node
};
static ul_treeNodeType route_0xaa0000019f_qnm_pcie_qhs_tme_cfg_node =
{
  0xaa0000019fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_tme_cfg_list,
  NULL,
  &route_0xaa000001b8_qnm_pcie_srvc_pcie_aggre_noc_node
};
static ul_treeNodeType route_0xaa000001b8_qnm_pcie_srvc_pcie_aggre_noc_node =
{
  0xaa000001b8ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_srvc_pcie_aggre_noc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa000001bf_qnm_pcie_qhs_i2c_node =
{
  0xaa000001bfULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_i2c_list,
  &route_0xaa0000019f_qnm_pcie_qhs_tme_cfg_node,
  &route_0xaa000001da_qnm_pcie_qss_nsp_qtb_cfg_node
};
static ul_treeNodeType route_0xaa000001c2_qnm_pcie_srvc_cnoc_cfg_node =
{
  0xaa000001c2ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_srvc_cnoc_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa000001da_qnm_pcie_qss_nsp_qtb_cfg_node =
{
  0xaa000001daULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qss_nsp_qtb_cfg_list,
  &route_0xaa000001c2_qnm_pcie_srvc_cnoc_cfg_node,
  NULL
};
static ul_treeNodeType route_0xaa000001fb_qnm_pcie_qhs_qup02_node =
{
  0xaa000001fbULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_qup02_list,
  &route_0xaa0000018b_qnm_pcie_qhs_cpr_mxc_node,
  &route_0xaa00000234_qnm_pcie_qhs_i3c_ibi1_cfg_node
};
static ul_treeNodeType route_0xaa00000232_qnm_pcie_qhs_cpr_hmx_node =
{
  0xaa00000232ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_cpr_hmx_list,
  NULL,
  &route_0xaa00000233_qnm_pcie_qhs_i3c_ibi0_cfg_node
};
static ul_treeNodeType route_0xaa00000233_qnm_pcie_qhs_i3c_ibi0_cfg_node =
{
  0xaa00000233ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_i3c_ibi0_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa00000234_qnm_pcie_qhs_i3c_ibi1_cfg_node =
{
  0xaa00000234ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_i3c_ibi1_cfg_list,
  &route_0xaa00000232_qnm_pcie_qhs_cpr_hmx_node,
  &route_0xab000000f3_qnm_camnoc_hf_qns_llcc_node
};
static ul_treeNodeType route_0xaa00000235_qnm_pcie_qhs_mx_2_rdpm_node =
{
  0xaa00000235ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_mx_2_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xaa00000236_qnm_pcie_qhs_pcie_rscc_node =
{
  0xaa00000236ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_pcie_qhs_pcie_rscc_list,
  &route_0xaa00000235_qnm_pcie_qhs_mx_2_rdpm_node,
  &route_0xab00000000_qnm_camnoc_hf_ebi_node
};
static ul_treeNodeType route_0xab00000000_qnm_camnoc_hf_ebi_node =
{
  0xab00000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_hf_ebi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xab000000f3_qnm_camnoc_hf_qns_llcc_node =
{
  0xab000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_hf_qns_llcc_list,
  &route_0xaa00000236_qnm_pcie_qhs_pcie_rscc_node,
  &route_0xac000000f3_qnm_camnoc_sf_qns_llcc_node
};
static ul_treeNodeType route_0xac00000000_qnm_camnoc_sf_ebi_node =
{
  0xac00000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_sf_ebi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xac000000f3_qnm_camnoc_sf_qns_llcc_node =
{
  0xac000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_sf_qns_llcc_list,
  &route_0xac00000000_qnm_camnoc_sf_ebi_node,
  NULL
};
static ul_treeNodeType route_0xad00000000_qnm_nsp_ebi_node =
{
  0xad00000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_ebi_list,
  &route_0xaa0000011c_qnm_pcie_qhs_ahb2phy0_node,
  &route_0xad0000002f_qnm_nsp_qhs_clk_ctl_node
};
static ul_treeNodeType route_0xad00000003_qnm_nsp_qhs_camera_cfg_node =
{
  0xad00000003ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_camera_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad00000004_qnm_nsp_qhs_display_cfg_node =
{
  0xad00000004ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_display_cfg_list,
  &route_0xad00000003_qnm_nsp_qhs_camera_cfg_node,
  &route_0xad0000000a_qnm_nsp_qhs_venus_cfg_node
};
static ul_treeNodeType route_0xad0000000a_qnm_nsp_qhs_venus_cfg_node =
{
  0xad0000000aULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_venus_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad0000000b_qnm_nsp_qhs_gpuss_cfg_node =
{
  0xad0000000bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_gpuss_cfg_list,
  &route_0xad00000004_qnm_nsp_qhs_display_cfg_node,
  &route_0xad00000016_qnm_nsp_qhs_usb3_0_node
};
static ul_treeNodeType route_0xad00000011_qnm_nsp_srvc_mnoc_node =
{
  0xad00000011ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_srvc_mnoc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad00000014_qnm_nsp_qss_apss_node =
{
  0xad00000014ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qss_apss_list,
  &route_0xad00000011_qnm_nsp_srvc_mnoc_node,
  NULL
};
static ul_treeNodeType route_0xad00000016_qnm_nsp_qhs_usb3_0_node =
{
  0xad00000016ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_usb3_0_list,
  &route_0xad00000014_qnm_nsp_qss_apss_node,
  &route_0xad0000001a_qnm_nsp_qxs_imem_node
};
static ul_treeNodeType route_0xad0000001a_qnm_nsp_qxs_imem_node =
{
  0xad0000001aULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qxs_imem_list,
  NULL,
  &route_0xad0000001e_qnm_nsp_xs_qdss_stm_node
};
static ul_treeNodeType route_0xad0000001e_qnm_nsp_xs_qdss_stm_node =
{
  0xad0000001eULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_xs_qdss_stm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad00000021_qnm_nsp_qhs_sdc2_node =
{
  0xad00000021ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_sdc2_list,
  &route_0xad0000000b_qnm_nsp_qhs_gpuss_cfg_node,
  &route_0xad00000025_qnm_nsp_qhs_qup2_node
};
static ul_treeNodeType route_0xad00000022_qnm_nsp_qhs_sdc4_node =
{
  0xad00000022ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_sdc4_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad00000025_qnm_nsp_qhs_qup2_node =
{
  0xad00000025ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_qup2_list,
  &route_0xad00000022_qnm_nsp_qhs_sdc4_node,
  &route_0xad00000029_qnm_nsp_qhs_pdm_node
};
static ul_treeNodeType route_0xad00000027_qnm_nsp_qhs_qup1_node =
{
  0xad00000027ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_qup1_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad00000029_qnm_nsp_qhs_pdm_node =
{
  0xad00000029ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_pdm_list,
  &route_0xad00000027_qnm_nsp_qhs_qup1_node,
  &route_0xad0000002c_qnm_nsp_qhs_prng_node
};
static ul_treeNodeType route_0xad0000002c_qnm_nsp_qhs_prng_node =
{
  0xad0000002cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_prng_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad0000002f_qnm_nsp_qhs_clk_ctl_node =
{
  0xad0000002fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_clk_ctl_list,
  &route_0xad00000021_qnm_nsp_qhs_sdc2_node,
  &route_0xad00000040_qnm_nsp_qhs_cpr_cx_node
};
static ul_treeNodeType route_0xad00000030_qnm_nsp_qhs_mss_cfg_node =
{
  0xad00000030ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_mss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad00000032_qnm_nsp_qhs_tcsr_node =
{
  0xad00000032ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_tcsr_list,
  &route_0xad00000030_qnm_nsp_qhs_mss_cfg_node,
  &route_0xad00000033_qnm_nsp_qhs_tlmm_node
};
static ul_treeNodeType route_0xad00000033_qnm_nsp_qhs_tlmm_node =
{
  0xad00000033ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_tlmm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad00000034_qnm_nsp_qhs_crypto0_cfg_node =
{
  0xad00000034ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_crypto0_cfg_list,
  &route_0xad00000032_qnm_nsp_qhs_tcsr_node,
  &route_0xad00000036_qnm_nsp_qhs_imem_cfg_node
};
static ul_treeNodeType route_0xad00000036_qnm_nsp_qhs_imem_cfg_node =
{
  0xad00000036ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_imem_cfg_list,
  NULL,
  &route_0xad0000003f_qnm_nsp_qhs_qdss_cfg_node
};
static ul_treeNodeType route_0xad0000003f_qnm_nsp_qhs_qdss_cfg_node =
{
  0xad0000003fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_qdss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad00000040_qnm_nsp_qhs_cpr_cx_node =
{
  0xad00000040ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_cpr_cx_list,
  &route_0xad00000034_qnm_nsp_qhs_crypto0_cfg_node,
  &route_0xad00000060_qnm_nsp_qhs_cpr_mxa_node
};
static ul_treeNodeType route_0xad0000004c_qnm_nsp_srvc_cnoc_main_node =
{
  0xad0000004cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_srvc_cnoc_main_list,
  NULL,
  &route_0xad00000054_qnm_nsp_xs_pcie_0_node
};
static ul_treeNodeType route_0xad00000054_qnm_nsp_xs_pcie_0_node =
{
  0xad00000054ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_xs_pcie_0_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad00000058_qnm_nsp_qhs_pcie0_cfg_node =
{
  0xad00000058ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_pcie0_cfg_list,
  &route_0xad0000004c_qnm_nsp_srvc_cnoc_main_node,
  &route_0xad00000059_qnm_nsp_qhs_pcie1_cfg_node
};
static ul_treeNodeType route_0xad00000059_qnm_nsp_qhs_pcie1_cfg_node =
{
  0xad00000059ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_pcie1_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad00000060_qnm_nsp_qhs_cpr_mxa_node =
{
  0xad00000060ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_cpr_mxa_list,
  &route_0xad00000058_qnm_nsp_qhs_pcie0_cfg_node,
  &route_0xad000000be_qnm_nsp_qhs_qspi_node
};
static ul_treeNodeType route_0xad00000085_qnm_nsp_xs_sys_tcu_cfg_node =
{
  0xad00000085ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_xs_sys_tcu_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad000000b7_qnm_nsp_qhs_ipa_node =
{
  0xad000000b7ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_ipa_list,
  &route_0xad00000085_qnm_nsp_xs_sys_tcu_cfg_node,
  NULL
};
static ul_treeNodeType route_0xad000000be_qnm_nsp_qhs_qspi_node =
{
  0xad000000beULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_qspi_list,
  &route_0xad000000b7_qnm_nsp_qhs_ipa_node,
  &route_0xad000000d9_qnm_nsp_qhs_spss_cfg_node
};
static ul_treeNodeType route_0xad000000d9_qnm_nsp_qhs_spss_cfg_node =
{
  0xad000000d9ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_spss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad000000db_qnm_nsp_qhs_aoss_node =
{
  0xad000000dbULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_aoss_list,
  &route_0xad00000000_qnm_nsp_ebi_node,
  &route_0xae0000011c_qxm_sp_qhs_ahb2phy0_node
};
static ul_treeNodeType route_0xad000000de_qnm_nsp_qss_ddrss_cfg_node =
{
  0xad000000deULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qss_ddrss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad000000ec_qnm_nsp_qhs_ufs_mem_cfg_node =
{
  0xad000000ecULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_ufs_mem_cfg_list,
  &route_0xad000000de_qnm_nsp_qss_ddrss_cfg_node,
  NULL
};
static ul_treeNodeType route_0xad000000ed_qnm_nsp_qhs_vsense_ctrl_cfg_node =
{
  0xad000000edULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_vsense_ctrl_cfg_list,
  &route_0xad000000ec_qnm_nsp_qhs_ufs_mem_cfg_node,
  &route_0xad0000011c_qnm_nsp_qhs_ahb2phy0_node
};
static ul_treeNodeType route_0xad000000f3_qnm_nsp_qns_llcc_node =
{
  0xad000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad0000011c_qnm_nsp_qhs_ahb2phy0_node =
{
  0xad0000011cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_ahb2phy0_list,
  &route_0xad000000f3_qnm_nsp_qns_llcc_node,
  &route_0xad0000011e_qnm_nsp_qhs_cpr_mmcx_node
};
static ul_treeNodeType route_0xad0000011e_qnm_nsp_qhs_cpr_mmcx_node =
{
  0xad0000011eULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_cpr_mmcx_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad00000140_qnm_nsp_qhs_ahb2phy1_node =
{
  0xad00000140ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_ahb2phy1_list,
  &route_0xad000000ed_qnm_nsp_qhs_vsense_ctrl_cfg_node,
  &route_0xad00000143_qnm_nsp_qhs_ipc_router_node
};
static ul_treeNodeType route_0xad00000142_qnm_nsp_qhs_cx_rdpm_node =
{
  0xad00000142ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_cx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad00000143_qnm_nsp_qhs_ipc_router_node =
{
  0xad00000143ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_ipc_router_list,
  &route_0xad00000142_qnm_nsp_qhs_cx_rdpm_node,
  &route_0xad0000016b_qnm_nsp_qhs_cpr_nspcx_node
};
static ul_treeNodeType route_0xad0000015f_qnm_nsp_qhs_mx_rdpm_node =
{
  0xad0000015fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_mx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad0000016b_qnm_nsp_qhs_cpr_nspcx_node =
{
  0xad0000016bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_cpr_nspcx_list,
  &route_0xad0000015f_qnm_nsp_qhs_mx_rdpm_node,
  NULL
};
static ul_treeNodeType route_0xad0000018b_qnm_nsp_qhs_cpr_mxc_node =
{
  0xad0000018bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_cpr_mxc_list,
  &route_0xad00000140_qnm_nsp_qhs_ahb2phy1_node,
  &route_0xad000001fb_qnm_nsp_qhs_qup02_node
};
static ul_treeNodeType route_0xad0000019f_qnm_nsp_qhs_tme_cfg_node =
{
  0xad0000019fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_tme_cfg_list,
  NULL,
  &route_0xad000001b8_qnm_nsp_srvc_pcie_aggre_noc_node
};
static ul_treeNodeType route_0xad000001b8_qnm_nsp_srvc_pcie_aggre_noc_node =
{
  0xad000001b8ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_srvc_pcie_aggre_noc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad000001bf_qnm_nsp_qhs_i2c_node =
{
  0xad000001bfULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_i2c_list,
  &route_0xad0000019f_qnm_nsp_qhs_tme_cfg_node,
  &route_0xad000001da_qnm_nsp_qss_nsp_qtb_cfg_node
};
static ul_treeNodeType route_0xad000001c2_qnm_nsp_srvc_cnoc_cfg_node =
{
  0xad000001c2ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_srvc_cnoc_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad000001da_qnm_nsp_qss_nsp_qtb_cfg_node =
{
  0xad000001daULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qss_nsp_qtb_cfg_list,
  &route_0xad000001c2_qnm_nsp_srvc_cnoc_cfg_node,
  NULL
};
static ul_treeNodeType route_0xad000001fb_qnm_nsp_qhs_qup02_node =
{
  0xad000001fbULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_qup02_list,
  &route_0xad000001bf_qnm_nsp_qhs_i2c_node,
  &route_0xad00000234_qnm_nsp_qhs_i3c_ibi1_cfg_node
};
static ul_treeNodeType route_0xad00000232_qnm_nsp_qhs_cpr_hmx_node =
{
  0xad00000232ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_cpr_hmx_list,
  NULL,
  &route_0xad00000233_qnm_nsp_qhs_i3c_ibi0_cfg_node
};
static ul_treeNodeType route_0xad00000233_qnm_nsp_qhs_i3c_ibi0_cfg_node =
{
  0xad00000233ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_i3c_ibi0_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad00000234_qnm_nsp_qhs_i3c_ibi1_cfg_node =
{
  0xad00000234ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_i3c_ibi1_cfg_list,
  &route_0xad00000232_qnm_nsp_qhs_cpr_hmx_node,
  &route_0xad00000236_qnm_nsp_qhs_pcie_rscc_node
};
static ul_treeNodeType route_0xad00000235_qnm_nsp_qhs_mx_2_rdpm_node =
{
  0xad00000235ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_mx_2_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xad00000236_qnm_nsp_qhs_pcie_rscc_node =
{
  0xad00000236ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_nsp_qhs_pcie_rscc_list,
  &route_0xad00000235_qnm_nsp_qhs_mx_2_rdpm_node,
  NULL
};
static ul_treeNodeType route_0xae00000000_qxm_sp_ebi_node =
{
  0xae00000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_ebi_list,
  &route_0xad0000018b_qnm_nsp_qhs_cpr_mxc_node,
  &route_0xae0000002f_qxm_sp_qhs_clk_ctl_node
};
static ul_treeNodeType route_0xae00000003_qxm_sp_qhs_camera_cfg_node =
{
  0xae00000003ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_camera_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae00000004_qxm_sp_qhs_display_cfg_node =
{
  0xae00000004ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_display_cfg_list,
  &route_0xae00000003_qxm_sp_qhs_camera_cfg_node,
  &route_0xae0000000a_qxm_sp_qhs_venus_cfg_node
};
static ul_treeNodeType route_0xae0000000a_qxm_sp_qhs_venus_cfg_node =
{
  0xae0000000aULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_venus_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae0000000b_qxm_sp_qhs_gpuss_cfg_node =
{
  0xae0000000bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_gpuss_cfg_list,
  &route_0xae00000004_qxm_sp_qhs_display_cfg_node,
  &route_0xae00000016_qxm_sp_qhs_usb3_0_node
};
static ul_treeNodeType route_0xae00000011_qxm_sp_srvc_mnoc_node =
{
  0xae00000011ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_srvc_mnoc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae00000014_qxm_sp_qss_apss_node =
{
  0xae00000014ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qss_apss_list,
  &route_0xae00000011_qxm_sp_srvc_mnoc_node,
  NULL
};
static ul_treeNodeType route_0xae00000016_qxm_sp_qhs_usb3_0_node =
{
  0xae00000016ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_usb3_0_list,
  &route_0xae00000014_qxm_sp_qss_apss_node,
  &route_0xae0000001a_qxm_sp_qxs_imem_node
};
static ul_treeNodeType route_0xae0000001a_qxm_sp_qxs_imem_node =
{
  0xae0000001aULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qxs_imem_list,
  NULL,
  &route_0xae0000001e_qxm_sp_xs_qdss_stm_node
};
static ul_treeNodeType route_0xae0000001e_qxm_sp_xs_qdss_stm_node =
{
  0xae0000001eULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_xs_qdss_stm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae00000021_qxm_sp_qhs_sdc2_node =
{
  0xae00000021ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_sdc2_list,
  &route_0xae0000000b_qxm_sp_qhs_gpuss_cfg_node,
  &route_0xae00000025_qxm_sp_qhs_qup2_node
};
static ul_treeNodeType route_0xae00000022_qxm_sp_qhs_sdc4_node =
{
  0xae00000022ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_sdc4_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae00000025_qxm_sp_qhs_qup2_node =
{
  0xae00000025ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_qup2_list,
  &route_0xae00000022_qxm_sp_qhs_sdc4_node,
  &route_0xae00000029_qxm_sp_qhs_pdm_node
};
static ul_treeNodeType route_0xae00000027_qxm_sp_qhs_qup1_node =
{
  0xae00000027ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_qup1_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae00000029_qxm_sp_qhs_pdm_node =
{
  0xae00000029ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_pdm_list,
  &route_0xae00000027_qxm_sp_qhs_qup1_node,
  &route_0xae0000002c_qxm_sp_qhs_prng_node
};
static ul_treeNodeType route_0xae0000002c_qxm_sp_qhs_prng_node =
{
  0xae0000002cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_prng_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae0000002f_qxm_sp_qhs_clk_ctl_node =
{
  0xae0000002fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_clk_ctl_list,
  &route_0xae00000021_qxm_sp_qhs_sdc2_node,
  &route_0xae00000059_qxm_sp_qhs_pcie1_cfg_node
};
static ul_treeNodeType route_0xae00000030_qxm_sp_qhs_mss_cfg_node =
{
  0xae00000030ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_mss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae00000032_qxm_sp_qhs_tcsr_node =
{
  0xae00000032ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_tcsr_list,
  &route_0xae00000030_qxm_sp_qhs_mss_cfg_node,
  &route_0xae00000033_qxm_sp_qhs_tlmm_node
};
static ul_treeNodeType route_0xae00000033_qxm_sp_qhs_tlmm_node =
{
  0xae00000033ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_tlmm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae00000034_qxm_sp_qhs_crypto0_cfg_node =
{
  0xae00000034ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_crypto0_cfg_list,
  &route_0xae00000032_qxm_sp_qhs_tcsr_node,
  &route_0xae00000036_qxm_sp_qhs_imem_cfg_node
};
static ul_treeNodeType route_0xae00000036_qxm_sp_qhs_imem_cfg_node =
{
  0xae00000036ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_imem_cfg_list,
  NULL,
  &route_0xae0000003f_qxm_sp_qhs_qdss_cfg_node
};
static ul_treeNodeType route_0xae0000003f_qxm_sp_qhs_qdss_cfg_node =
{
  0xae0000003fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_qdss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae00000040_qxm_sp_qhs_cpr_cx_node =
{
  0xae00000040ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_cpr_cx_list,
  &route_0xae00000034_qxm_sp_qhs_crypto0_cfg_node,
  &route_0xae00000054_qxm_sp_xs_pcie_0_node
};
static ul_treeNodeType route_0xae0000004c_qxm_sp_srvc_cnoc_main_node =
{
  0xae0000004cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_srvc_cnoc_main_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae00000054_qxm_sp_xs_pcie_0_node =
{
  0xae00000054ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_xs_pcie_0_list,
  &route_0xae0000004c_qxm_sp_srvc_cnoc_main_node,
  &route_0xae00000058_qxm_sp_qhs_pcie0_cfg_node
};
static ul_treeNodeType route_0xae00000058_qxm_sp_qhs_pcie0_cfg_node =
{
  0xae00000058ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_pcie0_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae00000059_qxm_sp_qhs_pcie1_cfg_node =
{
  0xae00000059ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_pcie1_cfg_list,
  &route_0xae00000040_qxm_sp_qhs_cpr_cx_node,
  &route_0xae000000d9_qxm_sp_qhs_spss_cfg_node
};
static ul_treeNodeType route_0xae00000060_qxm_sp_qhs_cpr_mxa_node =
{
  0xae00000060ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_cpr_mxa_list,
  NULL,
  &route_0xae00000085_qxm_sp_xs_sys_tcu_cfg_node
};
static ul_treeNodeType route_0xae00000085_qxm_sp_xs_sys_tcu_cfg_node =
{
  0xae00000085ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_xs_sys_tcu_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae000000b7_qxm_sp_qhs_ipa_node =
{
  0xae000000b7ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_ipa_list,
  &route_0xae00000060_qxm_sp_qhs_cpr_mxa_node,
  &route_0xae000000be_qxm_sp_qhs_qspi_node
};
static ul_treeNodeType route_0xae000000be_qxm_sp_qhs_qspi_node =
{
  0xae000000beULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_qspi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae000000d9_qxm_sp_qhs_spss_cfg_node =
{
  0xae000000d9ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_spss_cfg_list,
  &route_0xae000000b7_qxm_sp_qhs_ipa_node,
  &route_0xae000000ec_qxm_sp_qhs_ufs_mem_cfg_node
};
static ul_treeNodeType route_0xae000000db_qxm_sp_qhs_aoss_node =
{
  0xae000000dbULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_aoss_list,
  NULL,
  &route_0xae000000de_qxm_sp_qss_ddrss_cfg_node
};
static ul_treeNodeType route_0xae000000de_qxm_sp_qss_ddrss_cfg_node =
{
  0xae000000deULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qss_ddrss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae000000ec_qxm_sp_qhs_ufs_mem_cfg_node =
{
  0xae000000ecULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_ufs_mem_cfg_list,
  &route_0xae000000db_qxm_sp_qhs_aoss_node,
  &route_0xae000000ed_qxm_sp_qhs_vsense_ctrl_cfg_node
};
static ul_treeNodeType route_0xae000000ed_qxm_sp_qhs_vsense_ctrl_cfg_node =
{
  0xae000000edULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_vsense_ctrl_cfg_list,
  NULL,
  &route_0xae000000f3_qxm_sp_qns_llcc_node
};
static ul_treeNodeType route_0xae000000f3_qxm_sp_qns_llcc_node =
{
  0xae000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae0000011c_qxm_sp_qhs_ahb2phy0_node =
{
  0xae0000011cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_ahb2phy0_list,
  &route_0xae00000000_qxm_sp_ebi_node,
  &route_0xb400000000_llcc_mc_ebi_node
};
static ul_treeNodeType route_0xae0000011e_qxm_sp_qhs_cpr_mmcx_node =
{
  0xae0000011eULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_cpr_mmcx_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae00000140_qxm_sp_qhs_ahb2phy1_node =
{
  0xae00000140ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_ahb2phy1_list,
  &route_0xae0000011e_qxm_sp_qhs_cpr_mmcx_node,
  &route_0xae00000143_qxm_sp_qhs_ipc_router_node
};
static ul_treeNodeType route_0xae00000142_qxm_sp_qhs_cx_rdpm_node =
{
  0xae00000142ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_cx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae00000143_qxm_sp_qhs_ipc_router_node =
{
  0xae00000143ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_ipc_router_list,
  &route_0xae00000142_qxm_sp_qhs_cx_rdpm_node,
  &route_0xae0000015f_qxm_sp_qhs_mx_rdpm_node
};
static ul_treeNodeType route_0xae0000015f_qxm_sp_qhs_mx_rdpm_node =
{
  0xae0000015fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_mx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae0000016b_qxm_sp_qhs_cpr_nspcx_node =
{
  0xae0000016bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_cpr_nspcx_list,
  &route_0xae00000140_qxm_sp_qhs_ahb2phy1_node,
  &route_0xae000001bf_qxm_sp_qhs_i2c_node
};
static ul_treeNodeType route_0xae0000018b_qxm_sp_qhs_cpr_mxc_node =
{
  0xae0000018bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_cpr_mxc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae0000019f_qxm_sp_qhs_tme_cfg_node =
{
  0xae0000019fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_tme_cfg_list,
  &route_0xae0000018b_qxm_sp_qhs_cpr_mxc_node,
  &route_0xae000001b8_qxm_sp_srvc_pcie_aggre_noc_node
};
static ul_treeNodeType route_0xae000001b8_qxm_sp_srvc_pcie_aggre_noc_node =
{
  0xae000001b8ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_srvc_pcie_aggre_noc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae000001bf_qxm_sp_qhs_i2c_node =
{
  0xae000001bfULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_i2c_list,
  &route_0xae0000019f_qxm_sp_qhs_tme_cfg_node,
  &route_0xae000001da_qxm_sp_qss_nsp_qtb_cfg_node
};
static ul_treeNodeType route_0xae000001c2_qxm_sp_srvc_cnoc_cfg_node =
{
  0xae000001c2ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_srvc_cnoc_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae000001da_qxm_sp_qss_nsp_qtb_cfg_node =
{
  0xae000001daULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qss_nsp_qtb_cfg_list,
  &route_0xae000001c2_qxm_sp_srvc_cnoc_cfg_node,
  &route_0xae000001fb_qxm_sp_qhs_qup02_node
};
static ul_treeNodeType route_0xae000001fb_qxm_sp_qhs_qup02_node =
{
  0xae000001fbULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_qup02_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae00000232_qxm_sp_qhs_cpr_hmx_node =
{
  0xae00000232ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_cpr_hmx_list,
  &route_0xae0000016b_qxm_sp_qhs_cpr_nspcx_node,
  &route_0xb1000000f3_qnm_video_cvp_qns_llcc_node
};
static ul_treeNodeType route_0xae00000233_qxm_sp_qhs_i3c_ibi0_cfg_node =
{
  0xae00000233ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_i3c_ibi0_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xae00000234_qxm_sp_qhs_i3c_ibi1_cfg_node =
{
  0xae00000234ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_i3c_ibi1_cfg_list,
  &route_0xae00000233_qxm_sp_qhs_i3c_ibi0_cfg_node,
  NULL
};
static ul_treeNodeType route_0xae00000235_qxm_sp_qhs_mx_2_rdpm_node =
{
  0xae00000235ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_mx_2_rdpm_list,
  &route_0xae00000234_qxm_sp_qhs_i3c_ibi1_cfg_node,
  &route_0xb100000000_qnm_video_cvp_ebi_node
};
static ul_treeNodeType route_0xae00000236_qxm_sp_qhs_pcie_rscc_node =
{
  0xae00000236ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_sp_qhs_pcie_rscc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xb100000000_qnm_video_cvp_ebi_node =
{
  0xb100000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_cvp_ebi_list,
  &route_0xae00000236_qxm_sp_qhs_pcie_rscc_node,
  NULL
};
static ul_treeNodeType route_0xb1000000f3_qnm_video_cvp_qns_llcc_node =
{
  0xb1000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_cvp_qns_llcc_list,
  &route_0xae00000235_qxm_sp_qhs_mx_2_rdpm_node,
  &route_0xb300000000_xm_gic_ebi_node
};
static ul_treeNodeType route_0xb200000000_xm_ufs_mem_ebi_node =
{
  0xb200000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_ufs_mem_ebi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xb200000054_xm_ufs_mem_xs_pcie_0_node =
{
  0xb200000054ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_ufs_mem_xs_pcie_0_list,
  &route_0xb200000000_xm_ufs_mem_ebi_node,
  &route_0xb2000000f3_xm_ufs_mem_qns_llcc_node
};
static ul_treeNodeType route_0xb2000000f3_xm_ufs_mem_qns_llcc_node =
{
  0xb2000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_ufs_mem_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xb300000000_xm_gic_ebi_node =
{
  0xb300000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_gic_ebi_list,
  &route_0xb200000054_xm_ufs_mem_xs_pcie_0_node,
  &route_0xb3000000f3_xm_gic_qns_llcc_node
};
static ul_treeNodeType route_0xb3000000f3_xm_gic_qns_llcc_node =
{
  0xb3000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_gic_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xb400000000_llcc_mc_ebi_node =
{
  0xb400000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_llcc_mc_ebi_list,
  &route_0xae00000232_qxm_sp_qhs_cpr_hmx_node,
  &route_0xc40000000b_alm_gpu_tcu_qhs_gpuss_cfg_node
};
static ul_treeNodeType route_0xc400000000_alm_gpu_tcu_ebi_node =
{
  0xc400000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_ebi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc400000003_alm_gpu_tcu_qhs_camera_cfg_node =
{
  0xc400000003ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_camera_cfg_list,
  &route_0xc400000000_alm_gpu_tcu_ebi_node,
  &route_0xc400000004_alm_gpu_tcu_qhs_display_cfg_node
};
static ul_treeNodeType route_0xc400000004_alm_gpu_tcu_qhs_display_cfg_node =
{
  0xc400000004ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_display_cfg_list,
  NULL,
  &route_0xc40000000a_alm_gpu_tcu_qhs_venus_cfg_node
};
static ul_treeNodeType route_0xc40000000a_alm_gpu_tcu_qhs_venus_cfg_node =
{
  0xc40000000aULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_venus_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc40000000b_alm_gpu_tcu_qhs_gpuss_cfg_node =
{
  0xc40000000bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_gpuss_cfg_list,
  &route_0xc400000003_alm_gpu_tcu_qhs_camera_cfg_node,
  &route_0xc400000021_alm_gpu_tcu_qhs_sdc2_node
};
static ul_treeNodeType route_0xc400000011_alm_gpu_tcu_srvc_mnoc_node =
{
  0xc400000011ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_srvc_mnoc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc400000014_alm_gpu_tcu_qss_apss_node =
{
  0xc400000014ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qss_apss_list,
  &route_0xc400000011_alm_gpu_tcu_srvc_mnoc_node,
  NULL
};
static ul_treeNodeType route_0xc400000016_alm_gpu_tcu_qhs_usb3_0_node =
{
  0xc400000016ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_usb3_0_list,
  &route_0xc400000014_alm_gpu_tcu_qss_apss_node,
  &route_0xc40000001a_alm_gpu_tcu_qxs_imem_node
};
static ul_treeNodeType route_0xc40000001a_alm_gpu_tcu_qxs_imem_node =
{
  0xc40000001aULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qxs_imem_list,
  NULL,
  &route_0xc40000001e_alm_gpu_tcu_xs_qdss_stm_node
};
static ul_treeNodeType route_0xc40000001e_alm_gpu_tcu_xs_qdss_stm_node =
{
  0xc40000001eULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_xs_qdss_stm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc400000021_alm_gpu_tcu_qhs_sdc2_node =
{
  0xc400000021ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_sdc2_list,
  &route_0xc400000016_alm_gpu_tcu_qhs_usb3_0_node,
  &route_0xc400000025_alm_gpu_tcu_qhs_qup2_node
};
static ul_treeNodeType route_0xc400000022_alm_gpu_tcu_qhs_sdc4_node =
{
  0xc400000022ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_sdc4_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc400000025_alm_gpu_tcu_qhs_qup2_node =
{
  0xc400000025ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_qup2_list,
  &route_0xc400000022_alm_gpu_tcu_qhs_sdc4_node,
  &route_0xc400000029_alm_gpu_tcu_qhs_pdm_node
};
static ul_treeNodeType route_0xc400000027_alm_gpu_tcu_qhs_qup1_node =
{
  0xc400000027ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_qup1_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc400000029_alm_gpu_tcu_qhs_pdm_node =
{
  0xc400000029ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_pdm_list,
  &route_0xc400000027_alm_gpu_tcu_qhs_qup1_node,
  &route_0xc40000002c_alm_gpu_tcu_qhs_prng_node
};
static ul_treeNodeType route_0xc40000002c_alm_gpu_tcu_qhs_prng_node =
{
  0xc40000002cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_prng_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc40000002f_alm_gpu_tcu_qhs_clk_ctl_node =
{
  0xc40000002fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_clk_ctl_list,
  &route_0xad000000db_qnm_nsp_qhs_aoss_node,
  &route_0xc50000002f_alm_sys_tcu_qhs_clk_ctl_node
};
static ul_treeNodeType route_0xc400000030_alm_gpu_tcu_qhs_mss_cfg_node =
{
  0xc400000030ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_mss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc400000032_alm_gpu_tcu_qhs_tcsr_node =
{
  0xc400000032ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_tcsr_list,
  &route_0xc400000030_alm_gpu_tcu_qhs_mss_cfg_node,
  &route_0xc400000033_alm_gpu_tcu_qhs_tlmm_node
};
static ul_treeNodeType route_0xc400000033_alm_gpu_tcu_qhs_tlmm_node =
{
  0xc400000033ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_tlmm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc400000034_alm_gpu_tcu_qhs_crypto0_cfg_node =
{
  0xc400000034ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_crypto0_cfg_list,
  &route_0xc400000032_alm_gpu_tcu_qhs_tcsr_node,
  &route_0xc400000036_alm_gpu_tcu_qhs_imem_cfg_node
};
static ul_treeNodeType route_0xc400000036_alm_gpu_tcu_qhs_imem_cfg_node =
{
  0xc400000036ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_imem_cfg_list,
  NULL,
  &route_0xc40000003f_alm_gpu_tcu_qhs_qdss_cfg_node
};
static ul_treeNodeType route_0xc40000003f_alm_gpu_tcu_qhs_qdss_cfg_node =
{
  0xc40000003fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_qdss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc400000040_alm_gpu_tcu_qhs_cpr_cx_node =
{
  0xc400000040ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_cpr_cx_list,
  &route_0xc400000034_alm_gpu_tcu_qhs_crypto0_cfg_node,
  &route_0xc400000060_alm_gpu_tcu_qhs_cpr_mxa_node
};
static ul_treeNodeType route_0xc40000004c_alm_gpu_tcu_srvc_cnoc_main_node =
{
  0xc40000004cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_srvc_cnoc_main_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc400000058_alm_gpu_tcu_qhs_pcie0_cfg_node =
{
  0xc400000058ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_pcie0_cfg_list,
  &route_0xc40000004c_alm_gpu_tcu_srvc_cnoc_main_node,
  &route_0xc400000059_alm_gpu_tcu_qhs_pcie1_cfg_node
};
static ul_treeNodeType route_0xc400000059_alm_gpu_tcu_qhs_pcie1_cfg_node =
{
  0xc400000059ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_pcie1_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc400000060_alm_gpu_tcu_qhs_cpr_mxa_node =
{
  0xc400000060ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_cpr_mxa_list,
  &route_0xc400000058_alm_gpu_tcu_qhs_pcie0_cfg_node,
  &route_0xc4000000be_alm_gpu_tcu_qhs_qspi_node
};
static ul_treeNodeType route_0xc400000085_alm_gpu_tcu_xs_sys_tcu_cfg_node =
{
  0xc400000085ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_xs_sys_tcu_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc4000000b7_alm_gpu_tcu_qhs_ipa_node =
{
  0xc4000000b7ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_ipa_list,
  &route_0xc400000085_alm_gpu_tcu_xs_sys_tcu_cfg_node,
  NULL
};
static ul_treeNodeType route_0xc4000000be_alm_gpu_tcu_qhs_qspi_node =
{
  0xc4000000beULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_qspi_list,
  &route_0xc4000000b7_alm_gpu_tcu_qhs_ipa_node,
  &route_0xc4000000d9_alm_gpu_tcu_qhs_spss_cfg_node
};
static ul_treeNodeType route_0xc4000000d9_alm_gpu_tcu_qhs_spss_cfg_node =
{
  0xc4000000d9ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_spss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc4000000db_alm_gpu_tcu_qhs_aoss_node =
{
  0xc4000000dbULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_aoss_list,
  &route_0xc400000040_alm_gpu_tcu_qhs_cpr_cx_node,
  &route_0xc500000000_alm_sys_tcu_ebi_node
};
static ul_treeNodeType route_0xc4000000de_alm_gpu_tcu_qss_ddrss_cfg_node =
{
  0xc4000000deULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qss_ddrss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc4000000ec_alm_gpu_tcu_qhs_ufs_mem_cfg_node =
{
  0xc4000000ecULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_ufs_mem_cfg_list,
  &route_0xc4000000de_alm_gpu_tcu_qss_ddrss_cfg_node,
  NULL
};
static ul_treeNodeType route_0xc4000000ed_alm_gpu_tcu_qhs_vsense_ctrl_cfg_node =
{
  0xc4000000edULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_vsense_ctrl_cfg_list,
  &route_0xc4000000ec_alm_gpu_tcu_qhs_ufs_mem_cfg_node,
  &route_0xc40000011c_alm_gpu_tcu_qhs_ahb2phy0_node
};
static ul_treeNodeType route_0xc4000000f3_alm_gpu_tcu_qns_llcc_node =
{
  0xc4000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc40000011c_alm_gpu_tcu_qhs_ahb2phy0_node =
{
  0xc40000011cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_ahb2phy0_list,
  &route_0xc4000000f3_alm_gpu_tcu_qns_llcc_node,
  &route_0xc40000011e_alm_gpu_tcu_qhs_cpr_mmcx_node
};
static ul_treeNodeType route_0xc40000011e_alm_gpu_tcu_qhs_cpr_mmcx_node =
{
  0xc40000011eULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_cpr_mmcx_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc400000140_alm_gpu_tcu_qhs_ahb2phy1_node =
{
  0xc400000140ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_ahb2phy1_list,
  &route_0xc4000000ed_alm_gpu_tcu_qhs_vsense_ctrl_cfg_node,
  &route_0xc400000143_alm_gpu_tcu_qhs_ipc_router_node
};
static ul_treeNodeType route_0xc400000142_alm_gpu_tcu_qhs_cx_rdpm_node =
{
  0xc400000142ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_cx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc400000143_alm_gpu_tcu_qhs_ipc_router_node =
{
  0xc400000143ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_ipc_router_list,
  &route_0xc400000142_alm_gpu_tcu_qhs_cx_rdpm_node,
  &route_0xc40000016b_alm_gpu_tcu_qhs_cpr_nspcx_node
};
static ul_treeNodeType route_0xc40000015f_alm_gpu_tcu_qhs_mx_rdpm_node =
{
  0xc40000015fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_mx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc40000016b_alm_gpu_tcu_qhs_cpr_nspcx_node =
{
  0xc40000016bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_cpr_nspcx_list,
  &route_0xc40000015f_alm_gpu_tcu_qhs_mx_rdpm_node,
  NULL
};
static ul_treeNodeType route_0xc40000018b_alm_gpu_tcu_qhs_cpr_mxc_node =
{
  0xc40000018bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_cpr_mxc_list,
  &route_0xc400000140_alm_gpu_tcu_qhs_ahb2phy1_node,
  &route_0xc4000001fb_alm_gpu_tcu_qhs_qup02_node
};
static ul_treeNodeType route_0xc40000019f_alm_gpu_tcu_qhs_tme_cfg_node =
{
  0xc40000019fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_tme_cfg_list,
  NULL,
  &route_0xc4000001b8_alm_gpu_tcu_srvc_pcie_aggre_noc_node
};
static ul_treeNodeType route_0xc4000001b8_alm_gpu_tcu_srvc_pcie_aggre_noc_node =
{
  0xc4000001b8ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_srvc_pcie_aggre_noc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc4000001bf_alm_gpu_tcu_qhs_i2c_node =
{
  0xc4000001bfULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_i2c_list,
  &route_0xc40000019f_alm_gpu_tcu_qhs_tme_cfg_node,
  &route_0xc4000001da_alm_gpu_tcu_qss_nsp_qtb_cfg_node
};
static ul_treeNodeType route_0xc4000001c2_alm_gpu_tcu_srvc_cnoc_cfg_node =
{
  0xc4000001c2ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_srvc_cnoc_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc4000001da_alm_gpu_tcu_qss_nsp_qtb_cfg_node =
{
  0xc4000001daULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qss_nsp_qtb_cfg_list,
  &route_0xc4000001c2_alm_gpu_tcu_srvc_cnoc_cfg_node,
  NULL
};
static ul_treeNodeType route_0xc4000001fb_alm_gpu_tcu_qhs_qup02_node =
{
  0xc4000001fbULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_qup02_list,
  &route_0xc4000001bf_alm_gpu_tcu_qhs_i2c_node,
  &route_0xc400000234_alm_gpu_tcu_qhs_i3c_ibi1_cfg_node
};
static ul_treeNodeType route_0xc400000232_alm_gpu_tcu_qhs_cpr_hmx_node =
{
  0xc400000232ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_cpr_hmx_list,
  NULL,
  &route_0xc400000233_alm_gpu_tcu_qhs_i3c_ibi0_cfg_node
};
static ul_treeNodeType route_0xc400000233_alm_gpu_tcu_qhs_i3c_ibi0_cfg_node =
{
  0xc400000233ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_i3c_ibi0_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc400000234_alm_gpu_tcu_qhs_i3c_ibi1_cfg_node =
{
  0xc400000234ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_i3c_ibi1_cfg_list,
  &route_0xc400000232_alm_gpu_tcu_qhs_cpr_hmx_node,
  &route_0xc400000236_alm_gpu_tcu_qhs_pcie_rscc_node
};
static ul_treeNodeType route_0xc400000235_alm_gpu_tcu_qhs_mx_2_rdpm_node =
{
  0xc400000235ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_mx_2_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc400000236_alm_gpu_tcu_qhs_pcie_rscc_node =
{
  0xc400000236ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_gpu_tcu_qhs_pcie_rscc_list,
  &route_0xc400000235_alm_gpu_tcu_qhs_mx_2_rdpm_node,
  NULL
};
static ul_treeNodeType route_0xc500000000_alm_sys_tcu_ebi_node =
{
  0xc500000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_ebi_list,
  &route_0xc40000018b_alm_gpu_tcu_qhs_cpr_mxc_node,
  &route_0xc500000021_alm_sys_tcu_qhs_sdc2_node
};
static ul_treeNodeType route_0xc500000003_alm_sys_tcu_qhs_camera_cfg_node =
{
  0xc500000003ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_camera_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc500000004_alm_sys_tcu_qhs_display_cfg_node =
{
  0xc500000004ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_display_cfg_list,
  &route_0xc500000003_alm_sys_tcu_qhs_camera_cfg_node,
  &route_0xc50000000a_alm_sys_tcu_qhs_venus_cfg_node
};
static ul_treeNodeType route_0xc50000000a_alm_sys_tcu_qhs_venus_cfg_node =
{
  0xc50000000aULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_venus_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc50000000b_alm_sys_tcu_qhs_gpuss_cfg_node =
{
  0xc50000000bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_gpuss_cfg_list,
  &route_0xc500000004_alm_sys_tcu_qhs_display_cfg_node,
  &route_0xc500000016_alm_sys_tcu_qhs_usb3_0_node
};
static ul_treeNodeType route_0xc500000011_alm_sys_tcu_srvc_mnoc_node =
{
  0xc500000011ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_srvc_mnoc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc500000014_alm_sys_tcu_qss_apss_node =
{
  0xc500000014ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qss_apss_list,
  &route_0xc500000011_alm_sys_tcu_srvc_mnoc_node,
  NULL
};
static ul_treeNodeType route_0xc500000016_alm_sys_tcu_qhs_usb3_0_node =
{
  0xc500000016ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_usb3_0_list,
  &route_0xc500000014_alm_sys_tcu_qss_apss_node,
  &route_0xc50000001a_alm_sys_tcu_qxs_imem_node
};
static ul_treeNodeType route_0xc50000001a_alm_sys_tcu_qxs_imem_node =
{
  0xc50000001aULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qxs_imem_list,
  NULL,
  &route_0xc50000001e_alm_sys_tcu_xs_qdss_stm_node
};
static ul_treeNodeType route_0xc50000001e_alm_sys_tcu_xs_qdss_stm_node =
{
  0xc50000001eULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_xs_qdss_stm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc500000021_alm_sys_tcu_qhs_sdc2_node =
{
  0xc500000021ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_sdc2_list,
  &route_0xc50000000b_alm_sys_tcu_qhs_gpuss_cfg_node,
  &route_0xc500000025_alm_sys_tcu_qhs_qup2_node
};
static ul_treeNodeType route_0xc500000022_alm_sys_tcu_qhs_sdc4_node =
{
  0xc500000022ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_sdc4_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc500000025_alm_sys_tcu_qhs_qup2_node =
{
  0xc500000025ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_qup2_list,
  &route_0xc500000022_alm_sys_tcu_qhs_sdc4_node,
  &route_0xc500000029_alm_sys_tcu_qhs_pdm_node
};
static ul_treeNodeType route_0xc500000027_alm_sys_tcu_qhs_qup1_node =
{
  0xc500000027ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_qup1_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc500000029_alm_sys_tcu_qhs_pdm_node =
{
  0xc500000029ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_pdm_list,
  &route_0xc500000027_alm_sys_tcu_qhs_qup1_node,
  &route_0xc50000002c_alm_sys_tcu_qhs_prng_node
};
static ul_treeNodeType route_0xc50000002c_alm_sys_tcu_qhs_prng_node =
{
  0xc50000002cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_prng_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc50000002f_alm_sys_tcu_qhs_clk_ctl_node =
{
  0xc50000002fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_clk_ctl_list,
  &route_0xc4000000db_alm_gpu_tcu_qhs_aoss_node,
  &route_0xc500000236_alm_sys_tcu_qhs_pcie_rscc_node
};
static ul_treeNodeType route_0xc500000030_alm_sys_tcu_qhs_mss_cfg_node =
{
  0xc500000030ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_mss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc500000032_alm_sys_tcu_qhs_tcsr_node =
{
  0xc500000032ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_tcsr_list,
  &route_0xc500000030_alm_sys_tcu_qhs_mss_cfg_node,
  &route_0xc500000033_alm_sys_tcu_qhs_tlmm_node
};
static ul_treeNodeType route_0xc500000033_alm_sys_tcu_qhs_tlmm_node =
{
  0xc500000033ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_tlmm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc500000034_alm_sys_tcu_qhs_crypto0_cfg_node =
{
  0xc500000034ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_crypto0_cfg_list,
  &route_0xc500000032_alm_sys_tcu_qhs_tcsr_node,
  &route_0xc500000036_alm_sys_tcu_qhs_imem_cfg_node
};
static ul_treeNodeType route_0xc500000036_alm_sys_tcu_qhs_imem_cfg_node =
{
  0xc500000036ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_imem_cfg_list,
  NULL,
  &route_0xc50000003f_alm_sys_tcu_qhs_qdss_cfg_node
};
static ul_treeNodeType route_0xc50000003f_alm_sys_tcu_qhs_qdss_cfg_node =
{
  0xc50000003fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_qdss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc500000040_alm_sys_tcu_qhs_cpr_cx_node =
{
  0xc500000040ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_cpr_cx_list,
  &route_0xc500000034_alm_sys_tcu_qhs_crypto0_cfg_node,
  &route_0xc500000060_alm_sys_tcu_qhs_cpr_mxa_node
};
static ul_treeNodeType route_0xc50000004c_alm_sys_tcu_srvc_cnoc_main_node =
{
  0xc50000004cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_srvc_cnoc_main_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc500000058_alm_sys_tcu_qhs_pcie0_cfg_node =
{
  0xc500000058ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_pcie0_cfg_list,
  &route_0xc50000004c_alm_sys_tcu_srvc_cnoc_main_node,
  &route_0xc500000059_alm_sys_tcu_qhs_pcie1_cfg_node
};
static ul_treeNodeType route_0xc500000059_alm_sys_tcu_qhs_pcie1_cfg_node =
{
  0xc500000059ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_pcie1_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc500000060_alm_sys_tcu_qhs_cpr_mxa_node =
{
  0xc500000060ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_cpr_mxa_list,
  &route_0xc500000058_alm_sys_tcu_qhs_pcie0_cfg_node,
  &route_0xc5000000be_alm_sys_tcu_qhs_qspi_node
};
static ul_treeNodeType route_0xc500000085_alm_sys_tcu_xs_sys_tcu_cfg_node =
{
  0xc500000085ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_xs_sys_tcu_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc5000000b7_alm_sys_tcu_qhs_ipa_node =
{
  0xc5000000b7ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_ipa_list,
  &route_0xc500000085_alm_sys_tcu_xs_sys_tcu_cfg_node,
  NULL
};
static ul_treeNodeType route_0xc5000000be_alm_sys_tcu_qhs_qspi_node =
{
  0xc5000000beULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_qspi_list,
  &route_0xc5000000b7_alm_sys_tcu_qhs_ipa_node,
  &route_0xc5000000d9_alm_sys_tcu_qhs_spss_cfg_node
};
static ul_treeNodeType route_0xc5000000d9_alm_sys_tcu_qhs_spss_cfg_node =
{
  0xc5000000d9ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_spss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc5000000db_alm_sys_tcu_qhs_aoss_node =
{
  0xc5000000dbULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_aoss_list,
  &route_0xc500000040_alm_sys_tcu_qhs_cpr_cx_node,
  &route_0xc50000018b_alm_sys_tcu_qhs_cpr_mxc_node
};
static ul_treeNodeType route_0xc5000000de_alm_sys_tcu_qss_ddrss_cfg_node =
{
  0xc5000000deULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qss_ddrss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc5000000ec_alm_sys_tcu_qhs_ufs_mem_cfg_node =
{
  0xc5000000ecULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_ufs_mem_cfg_list,
  &route_0xc5000000de_alm_sys_tcu_qss_ddrss_cfg_node,
  NULL
};
static ul_treeNodeType route_0xc5000000ed_alm_sys_tcu_qhs_vsense_ctrl_cfg_node =
{
  0xc5000000edULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_vsense_ctrl_cfg_list,
  &route_0xc5000000ec_alm_sys_tcu_qhs_ufs_mem_cfg_node,
  &route_0xc50000011c_alm_sys_tcu_qhs_ahb2phy0_node
};
static ul_treeNodeType route_0xc5000000f3_alm_sys_tcu_qns_llcc_node =
{
  0xc5000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc50000011c_alm_sys_tcu_qhs_ahb2phy0_node =
{
  0xc50000011cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_ahb2phy0_list,
  &route_0xc5000000f3_alm_sys_tcu_qns_llcc_node,
  &route_0xc50000011e_alm_sys_tcu_qhs_cpr_mmcx_node
};
static ul_treeNodeType route_0xc50000011e_alm_sys_tcu_qhs_cpr_mmcx_node =
{
  0xc50000011eULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_cpr_mmcx_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc500000140_alm_sys_tcu_qhs_ahb2phy1_node =
{
  0xc500000140ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_ahb2phy1_list,
  &route_0xc5000000ed_alm_sys_tcu_qhs_vsense_ctrl_cfg_node,
  &route_0xc500000143_alm_sys_tcu_qhs_ipc_router_node
};
static ul_treeNodeType route_0xc500000142_alm_sys_tcu_qhs_cx_rdpm_node =
{
  0xc500000142ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_cx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc500000143_alm_sys_tcu_qhs_ipc_router_node =
{
  0xc500000143ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_ipc_router_list,
  &route_0xc500000142_alm_sys_tcu_qhs_cx_rdpm_node,
  &route_0xc50000016b_alm_sys_tcu_qhs_cpr_nspcx_node
};
static ul_treeNodeType route_0xc50000015f_alm_sys_tcu_qhs_mx_rdpm_node =
{
  0xc50000015fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_mx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc50000016b_alm_sys_tcu_qhs_cpr_nspcx_node =
{
  0xc50000016bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_cpr_nspcx_list,
  &route_0xc50000015f_alm_sys_tcu_qhs_mx_rdpm_node,
  NULL
};
static ul_treeNodeType route_0xc50000018b_alm_sys_tcu_qhs_cpr_mxc_node =
{
  0xc50000018bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_cpr_mxc_list,
  &route_0xc500000140_alm_sys_tcu_qhs_ahb2phy1_node,
  &route_0xc5000001fb_alm_sys_tcu_qhs_qup02_node
};
static ul_treeNodeType route_0xc50000019f_alm_sys_tcu_qhs_tme_cfg_node =
{
  0xc50000019fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_tme_cfg_list,
  NULL,
  &route_0xc5000001b8_alm_sys_tcu_srvc_pcie_aggre_noc_node
};
static ul_treeNodeType route_0xc5000001b8_alm_sys_tcu_srvc_pcie_aggre_noc_node =
{
  0xc5000001b8ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_srvc_pcie_aggre_noc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc5000001bf_alm_sys_tcu_qhs_i2c_node =
{
  0xc5000001bfULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_i2c_list,
  &route_0xc50000019f_alm_sys_tcu_qhs_tme_cfg_node,
  &route_0xc5000001da_alm_sys_tcu_qss_nsp_qtb_cfg_node
};
static ul_treeNodeType route_0xc5000001c2_alm_sys_tcu_srvc_cnoc_cfg_node =
{
  0xc5000001c2ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_srvc_cnoc_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc5000001da_alm_sys_tcu_qss_nsp_qtb_cfg_node =
{
  0xc5000001daULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qss_nsp_qtb_cfg_list,
  &route_0xc5000001c2_alm_sys_tcu_srvc_cnoc_cfg_node,
  NULL
};
static ul_treeNodeType route_0xc5000001fb_alm_sys_tcu_qhs_qup02_node =
{
  0xc5000001fbULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_qup02_list,
  &route_0xc5000001bf_alm_sys_tcu_qhs_i2c_node,
  &route_0xc500000234_alm_sys_tcu_qhs_i3c_ibi1_cfg_node
};
static ul_treeNodeType route_0xc500000232_alm_sys_tcu_qhs_cpr_hmx_node =
{
  0xc500000232ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_cpr_hmx_list,
  NULL,
  &route_0xc500000233_alm_sys_tcu_qhs_i3c_ibi0_cfg_node
};
static ul_treeNodeType route_0xc500000233_alm_sys_tcu_qhs_i3c_ibi0_cfg_node =
{
  0xc500000233ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_i3c_ibi0_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc500000234_alm_sys_tcu_qhs_i3c_ibi1_cfg_node =
{
  0xc500000234ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_i3c_ibi1_cfg_list,
  &route_0xc500000232_alm_sys_tcu_qhs_cpr_hmx_node,
  &route_0xc500000235_alm_sys_tcu_qhs_mx_2_rdpm_node
};
static ul_treeNodeType route_0xc500000235_alm_sys_tcu_qhs_mx_2_rdpm_node =
{
  0xc500000235ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_mx_2_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xc500000236_alm_sys_tcu_qhs_pcie_rscc_node =
{
  0xc500000236ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_sys_tcu_qhs_pcie_rscc_list,
  &route_0xc5000000db_alm_sys_tcu_qhs_aoss_node,
  &route_0xd7000000db_qnm_camnoc_icp_qhs_aoss_node
};
static ul_treeNodeType route_0xd300000138_qup1_core_master_qup1_core_slave_node =
{
  0xd300000138ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qup1_core_master_qup1_core_slave_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd400000139_qup2_core_master_qup2_core_slave_node =
{
  0xd400000139ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qup2_core_master_qup2_core_slave_list,
  &route_0xd300000138_qup1_core_master_qup1_core_slave_node,
  &route_0xd700000000_qnm_camnoc_icp_ebi_node
};
static ul_treeNodeType route_0xd700000000_qnm_camnoc_icp_ebi_node =
{
  0xd700000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_ebi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd700000003_qnm_camnoc_icp_qhs_camera_cfg_node =
{
  0xd700000003ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_camera_cfg_list,
  &route_0xd400000139_qup2_core_master_qup2_core_slave_node,
  &route_0xd700000004_qnm_camnoc_icp_qhs_display_cfg_node
};
static ul_treeNodeType route_0xd700000004_qnm_camnoc_icp_qhs_display_cfg_node =
{
  0xd700000004ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_display_cfg_list,
  NULL,
  &route_0xd70000000a_qnm_camnoc_icp_qhs_venus_cfg_node
};
static ul_treeNodeType route_0xd70000000a_qnm_camnoc_icp_qhs_venus_cfg_node =
{
  0xd70000000aULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_venus_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd70000000b_qnm_camnoc_icp_qhs_gpuss_cfg_node =
{
  0xd70000000bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_gpuss_cfg_list,
  &route_0xd700000003_qnm_camnoc_icp_qhs_camera_cfg_node,
  &route_0xd700000021_qnm_camnoc_icp_qhs_sdc2_node
};
static ul_treeNodeType route_0xd700000011_qnm_camnoc_icp_srvc_mnoc_node =
{
  0xd700000011ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_srvc_mnoc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd700000014_qnm_camnoc_icp_qss_apss_node =
{
  0xd700000014ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qss_apss_list,
  &route_0xd700000011_qnm_camnoc_icp_srvc_mnoc_node,
  NULL
};
static ul_treeNodeType route_0xd700000016_qnm_camnoc_icp_qhs_usb3_0_node =
{
  0xd700000016ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_usb3_0_list,
  &route_0xd700000014_qnm_camnoc_icp_qss_apss_node,
  &route_0xd70000001a_qnm_camnoc_icp_qxs_imem_node
};
static ul_treeNodeType route_0xd70000001a_qnm_camnoc_icp_qxs_imem_node =
{
  0xd70000001aULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qxs_imem_list,
  NULL,
  &route_0xd70000001e_qnm_camnoc_icp_xs_qdss_stm_node
};
static ul_treeNodeType route_0xd70000001e_qnm_camnoc_icp_xs_qdss_stm_node =
{
  0xd70000001eULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_xs_qdss_stm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd700000021_qnm_camnoc_icp_qhs_sdc2_node =
{
  0xd700000021ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_sdc2_list,
  &route_0xd700000016_qnm_camnoc_icp_qhs_usb3_0_node,
  &route_0xd700000025_qnm_camnoc_icp_qhs_qup2_node
};
static ul_treeNodeType route_0xd700000022_qnm_camnoc_icp_qhs_sdc4_node =
{
  0xd700000022ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_sdc4_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd700000025_qnm_camnoc_icp_qhs_qup2_node =
{
  0xd700000025ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_qup2_list,
  &route_0xd700000022_qnm_camnoc_icp_qhs_sdc4_node,
  &route_0xd700000029_qnm_camnoc_icp_qhs_pdm_node
};
static ul_treeNodeType route_0xd700000027_qnm_camnoc_icp_qhs_qup1_node =
{
  0xd700000027ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_qup1_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd700000029_qnm_camnoc_icp_qhs_pdm_node =
{
  0xd700000029ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_pdm_list,
  &route_0xd700000027_qnm_camnoc_icp_qhs_qup1_node,
  &route_0xd70000002c_qnm_camnoc_icp_qhs_prng_node
};
static ul_treeNodeType route_0xd70000002c_qnm_camnoc_icp_qhs_prng_node =
{
  0xd70000002cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_prng_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd70000002f_qnm_camnoc_icp_qhs_clk_ctl_node =
{
  0xd70000002fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_clk_ctl_list,
  &route_0xd70000000b_qnm_camnoc_icp_qhs_gpuss_cfg_node,
  &route_0xd700000040_qnm_camnoc_icp_qhs_cpr_cx_node
};
static ul_treeNodeType route_0xd700000030_qnm_camnoc_icp_qhs_mss_cfg_node =
{
  0xd700000030ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_mss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd700000032_qnm_camnoc_icp_qhs_tcsr_node =
{
  0xd700000032ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_tcsr_list,
  &route_0xd700000030_qnm_camnoc_icp_qhs_mss_cfg_node,
  &route_0xd700000033_qnm_camnoc_icp_qhs_tlmm_node
};
static ul_treeNodeType route_0xd700000033_qnm_camnoc_icp_qhs_tlmm_node =
{
  0xd700000033ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_tlmm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd700000034_qnm_camnoc_icp_qhs_crypto0_cfg_node =
{
  0xd700000034ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_crypto0_cfg_list,
  &route_0xd700000032_qnm_camnoc_icp_qhs_tcsr_node,
  &route_0xd700000036_qnm_camnoc_icp_qhs_imem_cfg_node
};
static ul_treeNodeType route_0xd700000036_qnm_camnoc_icp_qhs_imem_cfg_node =
{
  0xd700000036ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_imem_cfg_list,
  NULL,
  &route_0xd70000003f_qnm_camnoc_icp_qhs_qdss_cfg_node
};
static ul_treeNodeType route_0xd70000003f_qnm_camnoc_icp_qhs_qdss_cfg_node =
{
  0xd70000003fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_qdss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd700000040_qnm_camnoc_icp_qhs_cpr_cx_node =
{
  0xd700000040ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_cpr_cx_list,
  &route_0xd700000034_qnm_camnoc_icp_qhs_crypto0_cfg_node,
  &route_0xd700000060_qnm_camnoc_icp_qhs_cpr_mxa_node
};
static ul_treeNodeType route_0xd70000004c_qnm_camnoc_icp_srvc_cnoc_main_node =
{
  0xd70000004cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_srvc_cnoc_main_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd700000058_qnm_camnoc_icp_qhs_pcie0_cfg_node =
{
  0xd700000058ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_pcie0_cfg_list,
  &route_0xd70000004c_qnm_camnoc_icp_srvc_cnoc_main_node,
  &route_0xd700000059_qnm_camnoc_icp_qhs_pcie1_cfg_node
};
static ul_treeNodeType route_0xd700000059_qnm_camnoc_icp_qhs_pcie1_cfg_node =
{
  0xd700000059ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_pcie1_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd700000060_qnm_camnoc_icp_qhs_cpr_mxa_node =
{
  0xd700000060ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_cpr_mxa_list,
  &route_0xd700000058_qnm_camnoc_icp_qhs_pcie0_cfg_node,
  &route_0xd7000000be_qnm_camnoc_icp_qhs_qspi_node
};
static ul_treeNodeType route_0xd700000085_qnm_camnoc_icp_xs_sys_tcu_cfg_node =
{
  0xd700000085ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_xs_sys_tcu_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd7000000b7_qnm_camnoc_icp_qhs_ipa_node =
{
  0xd7000000b7ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_ipa_list,
  &route_0xd700000085_qnm_camnoc_icp_xs_sys_tcu_cfg_node,
  NULL
};
static ul_treeNodeType route_0xd7000000be_qnm_camnoc_icp_qhs_qspi_node =
{
  0xd7000000beULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_qspi_list,
  &route_0xd7000000b7_qnm_camnoc_icp_qhs_ipa_node,
  &route_0xd7000000d9_qnm_camnoc_icp_qhs_spss_cfg_node
};
static ul_treeNodeType route_0xd7000000d9_qnm_camnoc_icp_qhs_spss_cfg_node =
{
  0xd7000000d9ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_spss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd7000000db_qnm_camnoc_icp_qhs_aoss_node =
{
  0xd7000000dbULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_aoss_list,
  &route_0xd70000002f_qnm_camnoc_icp_qhs_clk_ctl_node,
  &route_0xd700000234_qnm_camnoc_icp_qhs_i3c_ibi1_cfg_node
};
static ul_treeNodeType route_0xd7000000de_qnm_camnoc_icp_qss_ddrss_cfg_node =
{
  0xd7000000deULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qss_ddrss_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd7000000ec_qnm_camnoc_icp_qhs_ufs_mem_cfg_node =
{
  0xd7000000ecULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_ufs_mem_cfg_list,
  &route_0xd7000000de_qnm_camnoc_icp_qss_ddrss_cfg_node,
  NULL
};
static ul_treeNodeType route_0xd7000000ed_qnm_camnoc_icp_qhs_vsense_ctrl_cfg_node =
{
  0xd7000000edULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_vsense_ctrl_cfg_list,
  &route_0xd7000000ec_qnm_camnoc_icp_qhs_ufs_mem_cfg_node,
  &route_0xd70000011c_qnm_camnoc_icp_qhs_ahb2phy0_node
};
static ul_treeNodeType route_0xd7000000f3_qnm_camnoc_icp_qns_llcc_node =
{
  0xd7000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd70000011c_qnm_camnoc_icp_qhs_ahb2phy0_node =
{
  0xd70000011cULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_ahb2phy0_list,
  &route_0xd7000000f3_qnm_camnoc_icp_qns_llcc_node,
  &route_0xd70000011e_qnm_camnoc_icp_qhs_cpr_mmcx_node
};
static ul_treeNodeType route_0xd70000011e_qnm_camnoc_icp_qhs_cpr_mmcx_node =
{
  0xd70000011eULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_cpr_mmcx_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd700000140_qnm_camnoc_icp_qhs_ahb2phy1_node =
{
  0xd700000140ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_ahb2phy1_list,
  &route_0xd7000000ed_qnm_camnoc_icp_qhs_vsense_ctrl_cfg_node,
  &route_0xd700000143_qnm_camnoc_icp_qhs_ipc_router_node
};
static ul_treeNodeType route_0xd700000142_qnm_camnoc_icp_qhs_cx_rdpm_node =
{
  0xd700000142ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_cx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd700000143_qnm_camnoc_icp_qhs_ipc_router_node =
{
  0xd700000143ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_ipc_router_list,
  &route_0xd700000142_qnm_camnoc_icp_qhs_cx_rdpm_node,
  &route_0xd70000016b_qnm_camnoc_icp_qhs_cpr_nspcx_node
};
static ul_treeNodeType route_0xd70000015f_qnm_camnoc_icp_qhs_mx_rdpm_node =
{
  0xd70000015fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_mx_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd70000016b_qnm_camnoc_icp_qhs_cpr_nspcx_node =
{
  0xd70000016bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_cpr_nspcx_list,
  &route_0xd70000015f_qnm_camnoc_icp_qhs_mx_rdpm_node,
  NULL
};
static ul_treeNodeType route_0xd70000018b_qnm_camnoc_icp_qhs_cpr_mxc_node =
{
  0xd70000018bULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_cpr_mxc_list,
  &route_0xd700000140_qnm_camnoc_icp_qhs_ahb2phy1_node,
  &route_0xd7000001fb_qnm_camnoc_icp_qhs_qup02_node
};
static ul_treeNodeType route_0xd70000019f_qnm_camnoc_icp_qhs_tme_cfg_node =
{
  0xd70000019fULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_tme_cfg_list,
  NULL,
  &route_0xd7000001b8_qnm_camnoc_icp_srvc_pcie_aggre_noc_node
};
static ul_treeNodeType route_0xd7000001b8_qnm_camnoc_icp_srvc_pcie_aggre_noc_node =
{
  0xd7000001b8ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_srvc_pcie_aggre_noc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd7000001bf_qnm_camnoc_icp_qhs_i2c_node =
{
  0xd7000001bfULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_i2c_list,
  &route_0xd70000019f_qnm_camnoc_icp_qhs_tme_cfg_node,
  &route_0xd7000001da_qnm_camnoc_icp_qss_nsp_qtb_cfg_node
};
static ul_treeNodeType route_0xd7000001c2_qnm_camnoc_icp_srvc_cnoc_cfg_node =
{
  0xd7000001c2ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_srvc_cnoc_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd7000001da_qnm_camnoc_icp_qss_nsp_qtb_cfg_node =
{
  0xd7000001daULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qss_nsp_qtb_cfg_list,
  &route_0xd7000001c2_qnm_camnoc_icp_srvc_cnoc_cfg_node,
  NULL
};
static ul_treeNodeType route_0xd7000001fb_qnm_camnoc_icp_qhs_qup02_node =
{
  0xd7000001fbULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_qup02_list,
  &route_0xd7000001bf_qnm_camnoc_icp_qhs_i2c_node,
  &route_0xd700000232_qnm_camnoc_icp_qhs_cpr_hmx_node
};
static ul_treeNodeType route_0xd700000232_qnm_camnoc_icp_qhs_cpr_hmx_node =
{
  0xd700000232ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_cpr_hmx_list,
  NULL,
  &route_0xd700000233_qnm_camnoc_icp_qhs_i3c_ibi0_cfg_node
};
static ul_treeNodeType route_0xd700000233_qnm_camnoc_icp_qhs_i3c_ibi0_cfg_node =
{
  0xd700000233ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_i3c_ibi0_cfg_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd700000234_qnm_camnoc_icp_qhs_i3c_ibi1_cfg_node =
{
  0xd700000234ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_i3c_ibi1_cfg_list,
  &route_0xd70000018b_qnm_camnoc_icp_qhs_cpr_mxc_node,
  &route_0x108000001be_ddr_perf_mode_master_ddr_perf_mode_slave_node
};
static ul_treeNodeType route_0xd700000235_qnm_camnoc_icp_qhs_mx_2_rdpm_node =
{
  0xd700000235ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_mx_2_rdpm_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xd700000236_qnm_camnoc_icp_qhs_pcie_rscc_node =
{
  0xd700000236ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_camnoc_icp_qhs_pcie_rscc_list,
  &route_0xd700000235_qnm_camnoc_icp_qhs_mx_2_rdpm_node,
  &route_0xfc00000000_qnm_video_cv_cpu_ebi_node
};
static ul_treeNodeType route_0xde00000150_qup0_core_master_qup0_core_slave_node =
{
  0xde00000150ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qup0_core_master_qup0_core_slave_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xfc00000000_qnm_video_cv_cpu_ebi_node =
{
  0xfc00000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_cv_cpu_ebi_list,
  &route_0xde00000150_qup0_core_master_qup0_core_slave_node,
  NULL
};
static ul_treeNodeType route_0xfc000000f3_qnm_video_cv_cpu_qns_llcc_node =
{
  0xfc000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_cv_cpu_qns_llcc_list,
  &route_0xd700000236_qnm_camnoc_icp_qhs_pcie_rscc_node,
  &route_0xfd000000f3_qnm_video_v_cpu_qns_llcc_node
};
static ul_treeNodeType route_0xfd00000000_qnm_video_v_cpu_ebi_node =
{
  0xfd00000000ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_v_cpu_ebi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0xfd000000f3_qnm_video_v_cpu_qns_llcc_node =
{
  0xfd000000f3ULL,                         /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_video_v_cpu_qns_llcc_list,
  &route_0xfd00000000_qnm_video_v_cpu_ebi_node,
  &route_0x10100000054_xm_qdss_etr_1_xs_pcie_0_node
};
static ul_treeNodeType route_0x10100000000_xm_qdss_etr_1_ebi_node =
{
  0x10100000000ULL,                        /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_qdss_etr_1_ebi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x10100000054_xm_qdss_etr_1_xs_pcie_0_node =
{
  0x10100000054ULL,                        /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_qdss_etr_1_xs_pcie_0_list,
  &route_0x10100000000_xm_qdss_etr_1_ebi_node,
  &route_0x101000000f3_xm_qdss_etr_1_qns_llcc_node
};
static ul_treeNodeType route_0x101000000f3_xm_qdss_etr_1_qns_llcc_node =
{
  0x101000000f3ULL,                        /* KEY: MASTER_ID:SLAVE_ID */
  &route_xm_qdss_etr_1_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x108000001be_ddr_perf_mode_master_ddr_perf_mode_slave_node =
{
  0x108000001beULL,                        /* KEY: MASTER_ID:SLAVE_ID */
  &route_ddr_perf_mode_master_ddr_perf_mode_slave_list,
  &route_0xfc000000f3_qnm_video_cv_cpu_qns_llcc_node,
  &route_0x13300000000_qnm_ubwc_p_ebi_node
};
static ul_treeNodeType route_0x11e00000000_qxm_qup02_ebi_node =
{
  0x11e00000000ULL,                        /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_qup02_ebi_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x11e00000054_qxm_qup02_xs_pcie_0_node =
{
  0x11e00000054ULL,                        /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_qup02_xs_pcie_0_list,
  &route_0x11e00000000_qxm_qup02_ebi_node,
  &route_0x11e000000f3_qxm_qup02_qns_llcc_node
};
static ul_treeNodeType route_0x11e000000f3_qxm_qup02_qns_llcc_node =
{
  0x11e000000f3ULL,                        /* KEY: MASTER_ID:SLAVE_ID */
  &route_qxm_qup02_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x13300000000_qnm_ubwc_p_ebi_node =
{
  0x13300000000ULL,                        /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_ubwc_p_ebi_list,
  &route_0x11e00000054_qxm_qup02_xs_pcie_0_node,
  &route_0x13400000000_alm_ubwc_p_tcu_ebi_node
};
static ul_treeNodeType route_0x133000000f3_qnm_ubwc_p_qns_llcc_node =
{
  0x133000000f3ULL,                        /* KEY: MASTER_ID:SLAVE_ID */
  &route_qnm_ubwc_p_qns_llcc_list,
  NULL,
  NULL
};
static ul_treeNodeType route_0x13400000000_alm_ubwc_p_tcu_ebi_node =
{
  0x13400000000ULL,                        /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_ubwc_p_tcu_ebi_list,
  &route_0x133000000f3_qnm_ubwc_p_qns_llcc_node,
  &route_0x134000000f3_alm_ubwc_p_tcu_qns_llcc_node
};
static ul_treeNodeType route_0x134000000f3_alm_ubwc_p_tcu_qns_llcc_node =
{
  0x134000000f3ULL,                        /* KEY: MASTER_ID:SLAVE_ID */
  &route_alm_ubwc_p_tcu_qns_llcc_list,
  NULL,
  NULL
};

/****************************************************************************/
/*                              LISTS                                       */
/****************************************************************************/
/* List of buses */
static icb_bus_def_type *bus_list[] = 
{
  &bus_aggre1_noc,
  &bus_aggre2_noc,
  &bus_clk_virt,
  &bus_cnoc_cfg,
  &bus_cnoc_main,
  &bus_gem_noc,
  &bus_lpass_ag_noc,
  &bus_lpass_lpiaon_noc,
  &bus_lpass_lpicx_noc,
  &bus_mc_virt,
  &bus_mmss_noc,
  &bus_nsp_noc,
  &bus_pcie_anoc,
  &bus_system_noc,
};

/* List of masters */
static icb_master_def_type *master_list[] = 
{
  &master_alm_gpu_tcu,
  &master_alm_sys_tcu,
  &master_alm_ubwc_p_tcu,
  &master_chm_apps,
  &master_ddr_perf_mode_master,
  &master_llcc_mc,
  &master_qhm_qdss_bam,
  &master_qhm_qspi,
  &master_qhm_qup1,
  &master_qhm_qup2,
  &master_qnm_aggre1_noc,
  &master_qnm_aggre2_noc,
  &master_qnm_camnoc_hf,
  &master_qnm_camnoc_icp,
  &master_qnm_camnoc_sf,
  &master_qnm_gemnoc_cnoc,
  &master_qnm_gemnoc_pcie,
  &master_qnm_gpu,
  &master_qnm_lpass_gemnoc,
  &master_qnm_lpass_lpinoc,
  &master_qnm_lpiaon_noc,
  &master_qnm_mdp,
  &master_qnm_mdsp,
  &master_qnm_mnoc_hf,
  &master_qnm_mnoc_sf,
  &master_qnm_nsp,
  &master_qnm_nsp_gemnoc,
  &master_qnm_pcie,
  &master_qnm_snoc_sf,
  &master_qnm_ubwc_p,
  &master_qnm_vapss_hcp,
  &master_qnm_video,
  &master_qnm_video_cv_cpu,
  &master_qnm_video_cvp,
  &master_qnm_video_v_cpu,
  &master_qsm_cfg,
  &master_qsm_mnoc_cfg,
  &master_qsm_pcie_anoc_cfg,
  &master_qup0_core_master,
  &master_qup1_core_master,
  &master_qup2_core_master,
  &master_qxm_crypto,
  &master_qxm_ipa,
  &master_qxm_lpinoc_dsp_axim,
  &master_qxm_qup02,
  &master_qxm_sp,
  &master_xm_gic,
  &master_xm_pcie3_0,
  &master_xm_pcie3_1,
  &master_xm_qdss_etr_0,
  &master_xm_qdss_etr_1,
  &master_xm_sdc2,
  &master_xm_sdc4,
  &master_xm_ufs_mem,
  &master_xm_usb3_0,
};

/* List of slaves */
static icb_slave_def_type *slave_list[] = 
{
  &slave_ddr_perf_mode_slave,
  &slave_ebi,
  &slave_qhs_ahb2phy0,
  &slave_qhs_ahb2phy1,
  &slave_qhs_aoss,
  &slave_qhs_camera_cfg,
  &slave_qhs_clk_ctl,
  &slave_qhs_cpr_cx,
  &slave_qhs_cpr_hmx,
  &slave_qhs_cpr_mmcx,
  &slave_qhs_cpr_mxa,
  &slave_qhs_cpr_mxc,
  &slave_qhs_cpr_nspcx,
  &slave_qhs_crypto0_cfg,
  &slave_qhs_cx_rdpm,
  &slave_qhs_display_cfg,
  &slave_qhs_gpuss_cfg,
  &slave_qhs_i2c,
  &slave_qhs_i3c_ibi0_cfg,
  &slave_qhs_i3c_ibi1_cfg,
  &slave_qhs_imem_cfg,
  &slave_qhs_ipa,
  &slave_qhs_ipc_router,
  &slave_qhs_mss_cfg,
  &slave_qhs_mx_2_rdpm,
  &slave_qhs_mx_rdpm,
  &slave_qhs_pcie0_cfg,
  &slave_qhs_pcie1_cfg,
  &slave_qhs_pcie_rscc,
  &slave_qhs_pdm,
  &slave_qhs_prng,
  &slave_qhs_qdss_cfg,
  &slave_qhs_qspi,
  &slave_qhs_qup02,
  &slave_qhs_qup1,
  &slave_qhs_qup2,
  &slave_qhs_sdc2,
  &slave_qhs_sdc4,
  &slave_qhs_spss_cfg,
  &slave_qhs_tcsr,
  &slave_qhs_tlmm,
  &slave_qhs_tme_cfg,
  &slave_qhs_ufs_mem_cfg,
  &slave_qhs_usb3_0,
  &slave_qhs_venus_cfg,
  &slave_qhs_vsense_ctrl_cfg,
  &slave_qns_a1noc_snoc,
  &slave_qns_a2noc_snoc,
  &slave_qns_gem_noc_cnoc,
  &slave_qns_gemnoc_sf,
  &slave_qns_llcc,
  &slave_qns_lpass_ag_noc_gemnoc,
  &slave_qns_lpass_aggnoc,
  &slave_qns_lpi_aon_noc,
  &slave_qns_mem_noc_hf,
  &slave_qns_mem_noc_sf,
  &slave_qns_nsp_gemnoc,
  &slave_qns_pcie,
  &slave_qns_pcie_mem_noc,
  &slave_qss_apss,
  &slave_qss_cfg,
  &slave_qss_ddrss_cfg,
  &slave_qss_mnoc_cfg,
  &slave_qss_nsp_qtb_cfg,
  &slave_qss_pcie_anoc_cfg,
  &slave_qup0_core_slave,
  &slave_qup1_core_slave,
  &slave_qup2_core_slave,
  &slave_qxs_imem,
  &slave_srvc_cnoc_cfg,
  &slave_srvc_cnoc_main,
  &slave_srvc_mnoc,
  &slave_srvc_pcie_aggre_noc,
  &slave_xs_pcie_0,
  &slave_xs_qdss_stm,
  &slave_xs_sys_tcu_cfg,
};

/* List of hardware nodes */
static icb_hw_node_type *hw_node_list[] =
{
  &hw_node_acv,
  &hw_node_acv_perf,
  &hw_node_ce0,
  &hw_node_cn0,
  &hw_node_co0,
  &hw_node_lp0,
  &hw_node_mc0,
  &hw_node_mm0,
  &hw_node_mm1,
  &hw_node_qup0,
  &hw_node_qup1,
  &hw_node_qup2,
  &hw_node_sh0,
  &hw_node_sh1,
  &hw_node_sn0,
  &hw_node_sn2,
  &hw_node_sn3,
  &hw_node_sn4,
};

/*============================================================================
                               TOPOLOGY DEFINITIONS
============================================================================*/
static icb_topology_type topology =
{
  { RSC_DRV_HLOS, NULL }, /**< RPMh handle definition */
  &route_0xaa0000002f_qnm_pcie_qhs_clk_ctl_node,
  ICB_ARRAY(bus_list),
  ICB_ARRAY(master_list),
  ICB_ARRAY(slave_list),
  ICB_ARRAY(hw_node_list)
};

static icb_topology_type *topology_list[] =
{
  &topology,
};

/*============================================================================
                          ARBITER NODE DEFINITION
============================================================================*/
static icb_arbiter_node_data_type resource_data =
{
  &topology,
  0,
};

static npa_resource_definition icb_node_resources[] = 
{
  { /* hlos RSC */
    "/icb/arbiter", 
    "Arbitration Request",
    NPA_MAX_STATE,  /* Max "value" of state vector -- max len for now */
    NULL, /* Resource plugin to be filled in at run time */
    ( NPA_RESOURCE_DRIVER_UNCONDITIONAL | NPA_RESOURCE_ALLOW_CLIENT_TYPE_CHANGE |
      NPA_RESOURCE_REMOTE_ACCESS_ALLOWED ),
    (npa_user_data)&resource_data,
    NULL,
    NULL,
  },
};

static npa_node_definition icb_node_defn = 
{ 
  "/icb/arbiter", 
  NULL,  /* Driver function to be filled in at run time. */
  NPA_NODE_DEFAULT,
  NULL,
  NPA_EMPTY_ARRAY,
  NPA_ARRAY( icb_node_resources )
};

/*============================================================================
                     ARBITER STANDALONE NODE DEFINITIONS
============================================================================*/
/**** Node: ip0 ****/
static icb_standalone_data_type icb_standalone_node_ip0_data =
{
  ICB_STANDALONE_INTERFACE_CLOCK,
  { RSC_DRV_HLOS, NULL }, /**< RPMh handle definition */
  &hw_node_ip0,
  NULL,
  ICB_SW_STATE_UNINITIALIZED,
};

static npa_resource_definition icb_standalone_node_ip0_resources[] = 
{
  { 
    "/clk/ipa", 
    "KHz",
    NPA_MAX_STATE,
    NULL,  /* Plugin to be filled in at run time. */
    NPA_RESOURCE_REMOTE_ACCESS_ALLOWED,
    (npa_user_data)&icb_standalone_node_ip0_data,
    NULL,
    NULL,
  },
};

static icb_standalone_node_type icb_standalone_node_ip0 =
{
  { 
    "/node/clk/ipa", 
    NULL,  /* Driver function to be filled in at run time. */
    NPA_NODE_DEFAULT,
    NULL,
    NPA_EMPTY_ARRAY,
    NPA_ARRAY( icb_standalone_node_ip0_resources )
  },
};

/**** Node: ipc ****/
static icb_standalone_data_type icb_standalone_node_ipc_data =
{
  ICB_STANDALONE_INTERFACE_QMP,
  { RSC_DRV_HLOS, NULL }, /**< RPMh handle definition */
  NULL,
  "ipa_pc",
  ICB_SW_STATE_UNINITIALIZED,
};

static npa_node_dependency icb_standalone_node_ipc_dependencies[] =
{
   {"/init/qmp_client", NPA_NO_CLIENT, NULL},  /* QMP message protocol */
};

static npa_resource_definition icb_standalone_node_ipc_resources[] = 
{
  { 
    "/ipa/pc", 
    "On/Off",
    NPA_MAX_STATE,
    NULL,  /* Plugin to be filled in at run time. */
    NPA_RESOURCE_REMOTE_ACCESS_ALLOWED,
    (npa_user_data)&icb_standalone_node_ipc_data,
    NULL,
    NULL,
  },
};

static icb_standalone_node_type icb_standalone_node_ipc =
{
  { 
    "/node/ipa/pc", 
    NULL,  /* Driver function to be filled in at run time. */
    NPA_NODE_DEFAULT,
    NULL,
    NPA_ARRAY( icb_standalone_node_ipc_dependencies ),
    NPA_ARRAY( icb_standalone_node_ipc_resources )
  },
};

static icb_standalone_node_type *icb_standalone_nodes[] =
{
  &icb_standalone_node_ip0,
  &icb_standalone_node_ipc,
};

/*============================================================================
                   EXTERNAL DATA DECLARATIONS
============================================================================*/
icb_info_type icb_info =
{
  &icb_node_defn, 
  ICB_ARRAY(topology_list),
  ICB_ARRAY(icb_standalone_nodes),
  {
    "+RPMH_BCM_BCM_STATUS",
    0,
    0x1F00,
    0,
  },
  NULL,
};

