Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.3 (lin64) Build 3173277 Wed Apr  7 05:07:21 MDT 2021
| Date             : Tue Jun 22 21:49:20 2021
| Host             : localhost.localdomain running 64-bit unknown
| Command          : report_power -file alarm_cage_power_routed.rpt -pb alarm_cage_power_summary_routed.pb -rpx alarm_cage_power_routed.rpx
| Design           : alarm_cage
| Device           : xcvc1802-viva1596-3HP-e-S
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Advance
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 18.460       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.584        |
| Device Static (W)        | 16.876       |
| Effective TJA (C/W)      | 4.1          |
| Max Ambient (C)          | 25.0         |
| Junction Temperature (C) | 100.0        |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Logic          |     0.002 |        1 |       --- |             --- |
|   LUT as Logic |     0.002 |        1 |    725000 |           <0.01 |
| Signals        |     0.023 |        4 |       --- |             --- |
| I/O            |     1.558 |        4 |       --- |             --- |
| Static Power   |    16.876 |          |           |                 |
| Total          |    18.460 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source      | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint      |       0.880 |    14.320 |       0.039 |     14.282 |       NA    | Unspecified | NA         |
| VCC_SOC     |       0.880 |     1.453 |       0.000 |      1.453 |       NA    | Unspecified | NA         |
| VCC_IO      |       0.880 |     0.207 |       0.000 |      0.207 |       NA    | Unspecified | NA         |
| VCCRAM      |       0.880 |     0.080 |       0.000 |      0.080 |       NA    | Unspecified | NA         |
| Vccaux      |       1.500 |     1.688 |       0.000 |      1.688 |       NA    | Unspecified | NA         |
| VCC_PMC     |       0.880 |     0.049 |       0.000 |      0.049 |       NA    | Unspecified | NA         |
| VCCO_503    |       3.300 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCO_500    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_501    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_502    |       3.300 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| VCCAUX_PMC  |       1.500 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCAUX_SMON |       1.500 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSLP    |       0.880 |     0.088 |       0.000 |      0.088 |       NA    | Unspecified | NA         |
| VCC_PSFP    |       0.880 |     0.101 |       0.000 |      0.101 |       NA    | Unspecified | NA         |
| Vcco33      |       3.300 |     0.474 |       0.470 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25      |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15      |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135     |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco11      |       1.100 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10      |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_FUSE    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_BATT    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVCCAUX |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVCC    |       0.880 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| GTY_AVTT    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+------------------+------+
| Ambient Temp (C) | 25.0 |
| ThetaJA (C/W)    | 4.1  |
+------------------+------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------+-----------+
| Name       | Power (W) |
+------------+-----------+
| alarm_cage |     1.584 |
+------------+-----------+


