{'bitRam': {'CDeps': [[[],
                       [],
                       ['reset'],
                       [],
                       ['bitRamEn'],
                       [],
                       ['bitRamRw']]],
            'CLines': [[None, None, '225:C', None, '234:C', None, '236:C']],
            'Clocked': True,
            'DDeps': [['bitRamIn']],
            'DLines': ['244:D'],
            'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe85b56af50>]},
 'bitRamOut': {'CDeps': [[[], [], ['reset']],
                         [[],
                          [],
                          ['reset'],
                          [],
                          ['bitRamEn'],
                          [],
                          ['bitRamRw']],
                         [[], [], ['reset'], [], ['bitRamEn']]],
               'CLines': [[None, None, '225:C'],
                          [None,
                           None,
                           '225:C',
                           None,
                           '234:C',
                           None,
                           '236:C'],
                          [None, None, '225:C', None, '234:C']],
               'Clocked': True,
               'DDeps': [[], ['bitRam', 'bitRamAddr'], []],
               'DLines': ['227:D', '238:D', '251:D'],
               'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe85b290bd0>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe85b286fd0>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fe85b56ad90>]}}
