// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Thu Apr 23 23:16:50 2020
// Host        : DESKTOP-8CKUBRS running 64-bit major release  (build 9200)
// Command     : write_verilog -mode funcsim -nolib -force -file
//               C:/Users/Dennis/Vivado/HDMI_3/HDMI_3.sim/sim_1/impl/func/xsim/design_2_wrapper_func_impl.v
// Design      : design_2_wrapper
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* HW_HANDOFF = "design_2.hwdef" *) 
module design_2
   (hdmi_in_clk_n,
    hdmi_in_clk_p,
    hdmi_in_data_n,
    hdmi_in_data_p,
    hdmi_in_ddc_scl_i,
    hdmi_in_ddc_scl_o,
    hdmi_in_ddc_scl_t,
    hdmi_in_ddc_sda_i,
    hdmi_in_ddc_sda_o,
    hdmi_in_ddc_sda_t,
    hdmi_in_hpd,
    hdmi_out_clk_n,
    hdmi_out_clk_p,
    hdmi_out_data_n,
    hdmi_out_data_p,
    sys_clock);
  (* X_INTERFACE_INFO = "digilentinc.com:interface:tmds:1.0 hdmi_in CLK_N" *) input hdmi_in_clk_n;
  (* X_INTERFACE_INFO = "digilentinc.com:interface:tmds:1.0 hdmi_in CLK_P" *) input hdmi_in_clk_p;
  (* X_INTERFACE_INFO = "digilentinc.com:interface:tmds:1.0 hdmi_in DATA_N" *) input [2:0]hdmi_in_data_n;
  (* X_INTERFACE_INFO = "digilentinc.com:interface:tmds:1.0 hdmi_in DATA_P" *) input [2:0]hdmi_in_data_p;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 hdmi_in_ddc SCL_I" *) input hdmi_in_ddc_scl_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 hdmi_in_ddc SCL_O" *) output hdmi_in_ddc_scl_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 hdmi_in_ddc SCL_T" *) output hdmi_in_ddc_scl_t;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 hdmi_in_ddc SDA_I" *) input hdmi_in_ddc_sda_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 hdmi_in_ddc SDA_O" *) output hdmi_in_ddc_sda_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 hdmi_in_ddc SDA_T" *) output hdmi_in_ddc_sda_t;
  output [0:0]hdmi_in_hpd;
  (* X_INTERFACE_INFO = "digilentinc.com:interface:tmds:1.0 hdmi_out CLK_N" *) output hdmi_out_clk_n;
  (* X_INTERFACE_INFO = "digilentinc.com:interface:tmds:1.0 hdmi_out CLK_P" *) output hdmi_out_clk_p;
  (* X_INTERFACE_INFO = "digilentinc.com:interface:tmds:1.0 hdmi_out DATA_N" *) output [2:0]hdmi_out_data_n;
  (* X_INTERFACE_INFO = "digilentinc.com:interface:tmds:1.0 hdmi_out DATA_P" *) output [2:0]hdmi_out_data_p;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.SYS_CLOCK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.SYS_CLOCK, CLK_DOMAIN design_2_sys_clock, FREQ_HZ 125000000, INSERT_VIP 0, PHASE 0.000" *) input sys_clock;

  wire clk_wiz_0_clk_out1;
  wire dvi2rgb_0_PixelClk;
  wire dvi2rgb_0_RGB_ACTIVE_VIDEO;
  wire [23:0]dvi2rgb_0_RGB_DATA;
  wire dvi2rgb_0_RGB_HSYNC;
  wire dvi2rgb_0_RGB_VSYNC;
  wire hdmi_in_clk_n;
  wire hdmi_in_clk_p;
  wire [2:0]hdmi_in_data_n;
  wire [2:0]hdmi_in_data_p;
  wire hdmi_in_ddc_scl_i;
  wire hdmi_in_ddc_scl_o;
  wire hdmi_in_ddc_scl_t;
  wire hdmi_in_ddc_sda_i;
  wire hdmi_in_ddc_sda_o;
  wire hdmi_in_ddc_sda_t;
  wire [0:0]hdmi_in_hpd;
  wire hdmi_out_clk_n;
  wire hdmi_out_clk_p;
  wire [2:0]hdmi_out_data_n;
  wire [2:0]hdmi_out_data_p;
  wire [23:0]image_filter_0_dst_axi_TDATA;
  wire image_filter_0_dst_axi_TLAST;
  wire image_filter_0_dst_axi_TREADY;
  wire image_filter_0_dst_axi_TUSER;
  wire image_filter_0_dst_axi_TVALID;
  wire lopt;
  wire sys_clock;
  wire v_axi4s_vid_out_0_vid_io_out_ACTIVE_VIDEO;
  wire [23:0]v_axi4s_vid_out_0_vid_io_out_DATA;
  wire v_axi4s_vid_out_0_vid_io_out_HSYNC;
  wire v_axi4s_vid_out_0_vid_io_out_VSYNC;
  wire v_axi4s_vid_out_0_vtg_ce;
  wire v_tc_0_vtiming_out_ACTIVE_VIDEO;
  wire v_tc_0_vtiming_out_HSYNC;
  wire v_tc_0_vtiming_out_VBLANK;
  wire v_tc_0_vtiming_out_VSYNC;
  wire [23:0]v_vid_in_axi4s_0_video_out_TDATA;
  wire v_vid_in_axi4s_0_video_out_TLAST;
  wire v_vid_in_axi4s_0_video_out_TREADY;
  wire v_vid_in_axi4s_0_video_out_TUSER;
  wire v_vid_in_axi4s_0_video_out_TVALID;
  wire v_vid_in_axi4s_0_vtiming_out_ACTIVE_VIDEO;
  wire v_vid_in_axi4s_0_vtiming_out_HSYNC;
  wire v_vid_in_axi4s_0_vtiming_out_VSYNC;
  wire xlconstant_0_dout;
  wire [31:0]xlconstant_1_dout;
  wire [31:0]xlconstant_2_dout;
  wire NLW_clk_wiz_0_locked_UNCONNECTED;
  wire NLW_dvi2rgb_0_aPixelClkLckd_UNCONNECTED;
  wire NLW_dvi2rgb_0_pRst_UNCONNECTED;
  wire NLW_image_filter_0_ap_done_UNCONNECTED;
  wire NLW_image_filter_0_ap_idle_UNCONNECTED;
  wire NLW_image_filter_0_ap_ready_UNCONNECTED;
  wire NLW_image_filter_0_ap_rst_n_UNCONNECTED;
  wire NLW_image_filter_0_ap_start_UNCONNECTED;
  wire [31:0]NLW_image_filter_0_cols_UNCONNECTED;
  wire [0:0]NLW_image_filter_0_dst_axi_TDEST_UNCONNECTED;
  wire [0:0]NLW_image_filter_0_dst_axi_TID_UNCONNECTED;
  wire [2:0]NLW_image_filter_0_dst_axi_TKEEP_UNCONNECTED;
  wire [2:0]NLW_image_filter_0_dst_axi_TSTRB_UNCONNECTED;
  wire [31:0]NLW_image_filter_0_rows_UNCONNECTED;
  wire [0:0]NLW_image_filter_0_src_axi_TDEST_UNCONNECTED;
  wire [0:0]NLW_image_filter_0_src_axi_TID_UNCONNECTED;
  wire [2:0]NLW_image_filter_0_src_axi_TKEEP_UNCONNECTED;
  wire [2:0]NLW_image_filter_0_src_axi_TSTRB_UNCONNECTED;
  wire NLW_v_axi4s_vid_out_0_aclken_UNCONNECTED;
  wire NLW_v_axi4s_vid_out_0_aresetn_UNCONNECTED;
  wire NLW_v_axi4s_vid_out_0_locked_UNCONNECTED;
  wire NLW_v_axi4s_vid_out_0_overflow_UNCONNECTED;
  wire NLW_v_axi4s_vid_out_0_underflow_UNCONNECTED;
  wire NLW_v_axi4s_vid_out_0_vid_field_id_UNCONNECTED;
  wire NLW_v_axi4s_vid_out_0_vid_hblank_UNCONNECTED;
  wire NLW_v_axi4s_vid_out_0_vid_vblank_UNCONNECTED;
  wire NLW_v_axi4s_vid_out_0_vtg_field_id_UNCONNECTED;
  wire NLW_v_axi4s_vid_out_0_vtg_hblank_UNCONNECTED;
  wire [10:0]NLW_v_axi4s_vid_out_0_fifo_read_level_UNCONNECTED;
  wire [31:0]NLW_v_axi4s_vid_out_0_status_UNCONNECTED;
  wire NLW_v_tc_0_clken_UNCONNECTED;
  wire NLW_v_tc_0_det_clken_UNCONNECTED;
  wire NLW_v_tc_0_hblank_in_UNCONNECTED;
  wire NLW_v_tc_0_hblank_out_UNCONNECTED;
  wire NLW_v_tc_0_resetn_UNCONNECTED;
  wire NLW_v_tc_0_vblank_in_UNCONNECTED;
  wire [0:0]NLW_v_tc_0_fsync_out_UNCONNECTED;
  wire NLW_v_vid_in_axi4s_0_aclken_UNCONNECTED;
  wire NLW_v_vid_in_axi4s_0_aresetn_UNCONNECTED;
  wire NLW_v_vid_in_axi4s_0_axis_enable_UNCONNECTED;
  wire NLW_v_vid_in_axi4s_0_fid_UNCONNECTED;
  wire NLW_v_vid_in_axi4s_0_overflow_UNCONNECTED;
  wire NLW_v_vid_in_axi4s_0_underflow_UNCONNECTED;
  wire NLW_v_vid_in_axi4s_0_vid_field_id_UNCONNECTED;
  wire NLW_v_vid_in_axi4s_0_vid_hblank_UNCONNECTED;
  wire NLW_v_vid_in_axi4s_0_vid_vblank_UNCONNECTED;
  wire NLW_v_vid_in_axi4s_0_vtd_field_id_UNCONNECTED;
  wire NLW_v_vid_in_axi4s_0_vtd_hblank_UNCONNECTED;
  wire NLW_v_vid_in_axi4s_0_vtd_vblank_UNCONNECTED;
  wire [31:0]NLW_xlconstant_1_dout_UNCONNECTED;
  wire [31:0]NLW_xlconstant_2_dout_UNCONNECTED;

  (* CHECK_LICENSE_TYPE = "design_2_HDMI_HPD_0,xlconstant_v1_1_6_xlconstant,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlconstant_v1_1_6_xlconstant,Vivado 2019.2" *) 
  design_2_HDMI_HPD_0 HDMI_HPD
       (.dout(hdmi_in_hpd));
  (* IMPORTED_FROM = "c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  design_2_clk_wiz_0_0 clk_wiz_0
       (.clk_in1(sys_clock),
        .clk_out1(clk_wiz_0_clk_out1),
        .locked(NLW_clk_wiz_0_locked_UNCONNECTED),
        .reset(xlconstant_0_dout));
  (* IMPORTED_FROM = "c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_2/ip/design_2_dvi2rgb_0_0/design_2_dvi2rgb_0_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "dvi2rgb,Vivado 2019.2" *) 
  design_2_dvi2rgb_0_0 dvi2rgb_0
       (.PixelClk(dvi2rgb_0_PixelClk),
        .RefClk(clk_wiz_0_clk_out1),
        .SCL_I(hdmi_in_ddc_scl_i),
        .SCL_O(hdmi_in_ddc_scl_o),
        .SCL_T(hdmi_in_ddc_scl_t),
        .SDA_I(hdmi_in_ddc_sda_i),
        .SDA_O(hdmi_in_ddc_sda_o),
        .SDA_T(hdmi_in_ddc_sda_t),
        .TMDS_Clk_n(hdmi_in_clk_n),
        .TMDS_Clk_p(hdmi_in_clk_p),
        .TMDS_Data_n(hdmi_in_data_n),
        .TMDS_Data_p(hdmi_in_data_p),
        .aPixelClkLckd(NLW_dvi2rgb_0_aPixelClkLckd_UNCONNECTED),
        .aRst(xlconstant_0_dout),
        .pRst(NLW_dvi2rgb_0_pRst_UNCONNECTED),
        .vid_pData(dvi2rgb_0_RGB_DATA),
        .vid_pHSync(dvi2rgb_0_RGB_HSYNC),
        .vid_pVDE(dvi2rgb_0_RGB_ACTIVE_VIDEO),
        .vid_pVSync(dvi2rgb_0_RGB_VSYNC));
  (* IMPORTED_FROM = "c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_2/ip/design_2_image_filter_0_1/design_2_image_filter_0_1.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "image_filter,Vivado 2019.2" *) 
  design_2_image_filter_0_1 image_filter_0
       (.ap_clk(dvi2rgb_0_PixelClk),
        .ap_done(NLW_image_filter_0_ap_done_UNCONNECTED),
        .ap_idle(NLW_image_filter_0_ap_idle_UNCONNECTED),
        .ap_ready(NLW_image_filter_0_ap_ready_UNCONNECTED),
        .ap_rst_n(NLW_image_filter_0_ap_rst_n_UNCONNECTED),
        .ap_start(NLW_image_filter_0_ap_start_UNCONNECTED),
        .cols({NLW_image_filter_0_cols_UNCONNECTED[31:10],xlconstant_2_dout[9],NLW_image_filter_0_cols_UNCONNECTED[8],xlconstant_2_dout[7:6],NLW_image_filter_0_cols_UNCONNECTED[5],xlconstant_2_dout[4],NLW_image_filter_0_cols_UNCONNECTED[3:0]}),
        .dst_axi_TDATA(image_filter_0_dst_axi_TDATA),
        .dst_axi_TDEST(NLW_image_filter_0_dst_axi_TDEST_UNCONNECTED[0]),
        .dst_axi_TID(NLW_image_filter_0_dst_axi_TID_UNCONNECTED[0]),
        .dst_axi_TKEEP(NLW_image_filter_0_dst_axi_TKEEP_UNCONNECTED[2:0]),
        .dst_axi_TLAST(image_filter_0_dst_axi_TLAST),
        .dst_axi_TREADY(image_filter_0_dst_axi_TREADY),
        .dst_axi_TSTRB(NLW_image_filter_0_dst_axi_TSTRB_UNCONNECTED[2:0]),
        .dst_axi_TUSER(image_filter_0_dst_axi_TUSER),
        .dst_axi_TVALID(image_filter_0_dst_axi_TVALID),
        .lopt(lopt),
        .rows({NLW_image_filter_0_rows_UNCONNECTED[31:11],xlconstant_1_dout[10],NLW_image_filter_0_rows_UNCONNECTED[9],xlconstant_1_dout[8],NLW_image_filter_0_rows_UNCONNECTED[7:0]}),
        .src_axi_TDATA(v_vid_in_axi4s_0_video_out_TDATA),
        .src_axi_TDEST(NLW_image_filter_0_src_axi_TDEST_UNCONNECTED[0]),
        .src_axi_TID(NLW_image_filter_0_src_axi_TID_UNCONNECTED[0]),
        .src_axi_TKEEP(NLW_image_filter_0_src_axi_TKEEP_UNCONNECTED[2:0]),
        .src_axi_TLAST(v_vid_in_axi4s_0_video_out_TLAST),
        .src_axi_TREADY(v_vid_in_axi4s_0_video_out_TREADY),
        .src_axi_TSTRB(NLW_image_filter_0_src_axi_TSTRB_UNCONNECTED[2:0]),
        .src_axi_TUSER(v_vid_in_axi4s_0_video_out_TUSER),
        .src_axi_TVALID(v_vid_in_axi4s_0_video_out_TVALID));
  (* IMPORTED_FROM = "c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_2/ip/design_2_rgb2dvi_0_0/design_2_rgb2dvi_0_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "rgb2dvi,Vivado 2019.2" *) 
  design_2_rgb2dvi_0_0 rgb2dvi_0
       (.PixelClk(dvi2rgb_0_PixelClk),
        .TMDS_Clk_n(hdmi_out_clk_n),
        .TMDS_Clk_p(hdmi_out_clk_p),
        .TMDS_Data_n(hdmi_out_data_n),
        .TMDS_Data_p(hdmi_out_data_p),
        .aRst(1'b0),
        .vid_pData(v_axi4s_vid_out_0_vid_io_out_DATA),
        .vid_pHSync(v_axi4s_vid_out_0_vid_io_out_HSYNC),
        .vid_pVDE(v_axi4s_vid_out_0_vid_io_out_ACTIVE_VIDEO),
        .vid_pVSync(v_axi4s_vid_out_0_vid_io_out_VSYNC));
  (* IMPORTED_FROM = "c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_2/ip/design_2_v_axi4s_vid_out_0_0/design_2_v_axi4s_vid_out_0_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "v_axi4s_vid_out_v4_0_10,Vivado 2019.2" *) 
  design_2_v_axi4s_vid_out_0_0 v_axi4s_vid_out_0
       (.aclk(dvi2rgb_0_PixelClk),
        .aclken(NLW_v_axi4s_vid_out_0_aclken_UNCONNECTED),
        .aresetn(NLW_v_axi4s_vid_out_0_aresetn_UNCONNECTED),
        .fid(1'b0),
        .fifo_read_level(NLW_v_axi4s_vid_out_0_fifo_read_level_UNCONNECTED[10:0]),
        .locked(NLW_v_axi4s_vid_out_0_locked_UNCONNECTED),
        .overflow(NLW_v_axi4s_vid_out_0_overflow_UNCONNECTED),
        .s_axis_video_tdata(image_filter_0_dst_axi_TDATA),
        .s_axis_video_tlast(image_filter_0_dst_axi_TLAST),
        .s_axis_video_tready(image_filter_0_dst_axi_TREADY),
        .s_axis_video_tuser(image_filter_0_dst_axi_TUSER),
        .s_axis_video_tvalid(image_filter_0_dst_axi_TVALID),
        .status(NLW_v_axi4s_vid_out_0_status_UNCONNECTED[31:0]),
        .underflow(NLW_v_axi4s_vid_out_0_underflow_UNCONNECTED),
        .vid_active_video(v_axi4s_vid_out_0_vid_io_out_ACTIVE_VIDEO),
        .vid_data(v_axi4s_vid_out_0_vid_io_out_DATA),
        .vid_field_id(NLW_v_axi4s_vid_out_0_vid_field_id_UNCONNECTED),
        .vid_hblank(NLW_v_axi4s_vid_out_0_vid_hblank_UNCONNECTED),
        .vid_hsync(v_axi4s_vid_out_0_vid_io_out_HSYNC),
        .vid_io_out_ce(1'b1),
        .vid_vblank(NLW_v_axi4s_vid_out_0_vid_vblank_UNCONNECTED),
        .vid_vsync(v_axi4s_vid_out_0_vid_io_out_VSYNC),
        .vtg_active_video(v_tc_0_vtiming_out_ACTIVE_VIDEO),
        .vtg_ce(v_axi4s_vid_out_0_vtg_ce),
        .vtg_field_id(NLW_v_axi4s_vid_out_0_vtg_field_id_UNCONNECTED),
        .vtg_hblank(NLW_v_axi4s_vid_out_0_vtg_hblank_UNCONNECTED),
        .vtg_hsync(v_tc_0_vtiming_out_HSYNC),
        .vtg_vblank(v_tc_0_vtiming_out_VBLANK),
        .vtg_vsync(v_tc_0_vtiming_out_VSYNC));
  (* IMPORTED_FROM = "c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_2/ip/design_2_v_tc_0_0/design_2_v_tc_0_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "v_tc,Vivado 2019.2" *) 
  design_2_v_tc_0_0 v_tc_0
       (.active_video_in(v_vid_in_axi4s_0_vtiming_out_ACTIVE_VIDEO),
        .active_video_out(v_tc_0_vtiming_out_ACTIVE_VIDEO),
        .clk(dvi2rgb_0_PixelClk),
        .clken(NLW_v_tc_0_clken_UNCONNECTED),
        .det_clken(NLW_v_tc_0_det_clken_UNCONNECTED),
        .fsync_out(NLW_v_tc_0_fsync_out_UNCONNECTED[0]),
        .gen_clken(v_axi4s_vid_out_0_vtg_ce),
        .hblank_in(NLW_v_tc_0_hblank_in_UNCONNECTED),
        .hblank_out(NLW_v_tc_0_hblank_out_UNCONNECTED),
        .hsync_in(v_vid_in_axi4s_0_vtiming_out_HSYNC),
        .hsync_out(v_tc_0_vtiming_out_HSYNC),
        .resetn(NLW_v_tc_0_resetn_UNCONNECTED),
        .vblank_in(NLW_v_tc_0_vblank_in_UNCONNECTED),
        .vblank_out(v_tc_0_vtiming_out_VBLANK),
        .vsync_in(v_vid_in_axi4s_0_vtiming_out_VSYNC),
        .vsync_out(v_tc_0_vtiming_out_VSYNC));
  (* IMPORTED_FROM = "c:/Users/Dennis/Vivado/HDMI_3/HDMI_3.srcs/sources_1/bd/design_2/ip/design_2_v_vid_in_axi4s_0_0/design_2_v_vid_in_axi4s_0_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* X_CORE_INFO = "v_vid_in_axi4s_v4_0_9,Vivado 2019.2" *) 
  design_2_v_vid_in_axi4s_0_0 v_vid_in_axi4s_0
       (.aclk(dvi2rgb_0_PixelClk),
        .aclken(NLW_v_vid_in_axi4s_0_aclken_UNCONNECTED),
        .aresetn(NLW_v_vid_in_axi4s_0_aresetn_UNCONNECTED),
        .axis_enable(NLW_v_vid_in_axi4s_0_axis_enable_UNCONNECTED),
        .fid(NLW_v_vid_in_axi4s_0_fid_UNCONNECTED),
        .lopt(lopt),
        .m_axis_video_tdata(v_vid_in_axi4s_0_video_out_TDATA),
        .m_axis_video_tlast(v_vid_in_axi4s_0_video_out_TLAST),
        .m_axis_video_tready(v_vid_in_axi4s_0_video_out_TREADY),
        .m_axis_video_tuser(v_vid_in_axi4s_0_video_out_TUSER),
        .m_axis_video_tvalid(v_vid_in_axi4s_0_video_out_TVALID),
        .overflow(NLW_v_vid_in_axi4s_0_overflow_UNCONNECTED),
        .underflow(NLW_v_vid_in_axi4s_0_underflow_UNCONNECTED),
        .vid_active_video(dvi2rgb_0_RGB_ACTIVE_VIDEO),
        .vid_data(dvi2rgb_0_RGB_DATA),
        .vid_field_id(NLW_v_vid_in_axi4s_0_vid_field_id_UNCONNECTED),
        .vid_hblank(NLW_v_vid_in_axi4s_0_vid_hblank_UNCONNECTED),
        .vid_hsync(dvi2rgb_0_RGB_HSYNC),
        .vid_io_in_ce(1'b1),
        .vid_vblank(NLW_v_vid_in_axi4s_0_vid_vblank_UNCONNECTED),
        .vid_vsync(dvi2rgb_0_RGB_VSYNC),
        .vtd_active_video(v_vid_in_axi4s_0_vtiming_out_ACTIVE_VIDEO),
        .vtd_field_id(NLW_v_vid_in_axi4s_0_vtd_field_id_UNCONNECTED),
        .vtd_hblank(NLW_v_vid_in_axi4s_0_vtd_hblank_UNCONNECTED),
        .vtd_hsync(v_vid_in_axi4s_0_vtiming_out_HSYNC),
        .vtd_vblank(NLW_v_vid_in_axi4s_0_vtd_vblank_UNCONNECTED),
        .vtd_vsync(v_vid_in_axi4s_0_vtiming_out_VSYNC));
  (* CHECK_LICENSE_TYPE = "design_2_xlconstant_0_0,xlconstant_v1_1_6_xlconstant,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlconstant_v1_1_6_xlconstant,Vivado 2019.2" *) 
  design_2_xlconstant_0_0 xlconstant_0
       (.dout(xlconstant_0_dout));
  (* CHECK_LICENSE_TYPE = "design_2_xlconstant_1_1,xlconstant_v1_1_6_xlconstant,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlconstant_v1_1_6_xlconstant,Vivado 2019.2" *) 
  design_2_xlconstant_1_1 xlconstant_1
       (.dout({NLW_xlconstant_1_dout_UNCONNECTED[31:11],xlconstant_1_dout[10],NLW_xlconstant_1_dout_UNCONNECTED[9],xlconstant_1_dout[8],NLW_xlconstant_1_dout_UNCONNECTED[7:0]}));
  (* CHECK_LICENSE_TYPE = "design_2_xlconstant_1_2,xlconstant_v1_1_6_xlconstant,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "xlconstant_v1_1_6_xlconstant,Vivado 2019.2" *) 
  design_2_xlconstant_1_2 xlconstant_2
       (.dout({NLW_xlconstant_2_dout_UNCONNECTED[31:10],xlconstant_2_dout[9],NLW_xlconstant_2_dout_UNCONNECTED[8],xlconstant_2_dout[7:6],NLW_xlconstant_2_dout_UNCONNECTED[5],xlconstant_2_dout[4],NLW_xlconstant_2_dout_UNCONNECTED[3:0]}));
endmodule

(* CHECK_LICENSE_TYPE = "design_2_HDMI_HPD_0,xlconstant_v1_1_6_xlconstant,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xlconstant_v1_1_6_xlconstant,Vivado 2019.2" *) 
module design_2_HDMI_HPD_0
   (dout);
  output [0:0]dout;

  wire \<const1> ;

  assign dout[0] = \<const1> ;
  VCC VCC
       (.P(\<const1> ));
endmodule

module design_2_clk_wiz_0_0
   (clk_out1,
    reset,
    locked,
    clk_in1);
  output clk_out1;
  input reset;
  output locked;
  input clk_in1;

  wire clk_in1;
  wire clk_out1;
  wire reset;
  wire NLW_inst_locked_UNCONNECTED;

  design_2_clk_wiz_0_0_design_2_clk_wiz_0_0_clk_wiz inst
       (.clk_in1(clk_in1),
        .clk_out1(clk_out1),
        .locked(NLW_inst_locked_UNCONNECTED),
        .reset(reset));
endmodule

(* ORIG_REF_NAME = "design_2_clk_wiz_0_0_clk_wiz" *) 
module design_2_clk_wiz_0_0_design_2_clk_wiz_0_0_clk_wiz
   (clk_out1,
    reset,
    locked,
    clk_in1);
  output clk_out1;
  input reset;
  output locked;
  input clk_in1;

  wire clk_in1;
  wire clk_in1_design_2_clk_wiz_0_0;
  wire clk_out1;
  wire clk_out1_design_2_clk_wiz_0_0;
  wire clkfbout_buf_design_2_clk_wiz_0_0;
  wire clkfbout_design_2_clk_wiz_0_0;
  wire reset;
  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_adv_inst_DRDY_UNCONNECTED;
  wire NLW_mmcm_adv_inst_LOCKED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;
  wire [15:0]NLW_mmcm_adv_inst_DO_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clkf_buf
       (.I(clkfbout_design_2_clk_wiz_0_0),
        .O(clkfbout_buf_design_2_clk_wiz_0_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    clkin1_ibufg
       (.I(clk_in1),
        .O(clk_in1_design_2_clk_wiz_0_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG clkout1_buf
       (.I(clk_out1_design_2_clk_wiz_0_0),
        .O(clk_out1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(8.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(8.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(5.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(1),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("ZHOLD"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    mmcm_adv_inst
       (.CLKFBIN(clkfbout_buf_design_2_clk_wiz_0_0),
        .CLKFBOUT(clkfbout_design_2_clk_wiz_0_0),
        .CLKFBOUTB(NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clk_in1_design_2_clk_wiz_0_0),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(clk_out1_design_2_clk_wiz_0_0),
        .CLKOUT0B(NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED),
        .CLKOUT1B(NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_mmcm_adv_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_mmcm_adv_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(NLW_mmcm_adv_inst_LOCKED_UNCONNECTED),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_adv_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(reset));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_dvi2rgb_0_0,dvi2rgb,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "dvi2rgb,Vivado 2019.2" *) 
module design_2_dvi2rgb_0_0
   (TMDS_Clk_p,
    TMDS_Clk_n,
    TMDS_Data_p,
    TMDS_Data_n,
    RefClk,
    aRst,
    vid_pData,
    vid_pVDE,
    vid_pHSync,
    vid_pVSync,
    PixelClk,
    aPixelClkLckd,
    SDA_I,
    SDA_O,
    SDA_T,
    SCL_I,
    SCL_O,
    SCL_T,
    pRst);
  (* X_INTERFACE_INFO = "digilentinc.com:interface:tmds:1.0 TMDS CLK_P, xilinx.com:signal:clock:1.0 TMDS_Clk_p CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME TMDS, BOARD.ASSOCIATED_PARAM TMDS_BOARD_INTERFACE, XIL_INTERFACENAME TMDS_Clk_p, ASSOCIATED_RESET pRst, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input TMDS_Clk_p;
  (* X_INTERFACE_INFO = "digilentinc.com:interface:tmds:1.0 TMDS CLK_N, xilinx.com:signal:clock:1.0 TMDS_Clk_n CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME TMDS_Clk_n, ASSOCIATED_RESET aRst_n, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input TMDS_Clk_n;
  (* X_INTERFACE_INFO = "digilentinc.com:interface:tmds:1.0 TMDS DATA_P" *) input [2:0]TMDS_Data_p;
  (* X_INTERFACE_INFO = "digilentinc.com:interface:tmds:1.0 TMDS DATA_N" *) input [2:0]TMDS_Data_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 RefClk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RefClk, FREQ_HZ 200000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input RefClk;
  input aRst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 RGB DATA" *) output [23:0]vid_pData;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 RGB ACTIVE_VIDEO" *) output vid_pVDE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 RGB HSYNC" *) output vid_pHSync;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 RGB VSYNC" *) output vid_pVSync;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 PixelClk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PixelClk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_dvi2rgb_0_0_PixelClk, INSERT_VIP 0" *) output PixelClk;
  output aPixelClkLckd;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 DDC SDA_I" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME DDC, BOARD.ASSOCIATED_PARAM IIC_BOARD_INTERFACE" *) input SDA_I;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 DDC SDA_O" *) output SDA_O;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 DDC SDA_T" *) output SDA_T;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 DDC SCL_I" *) input SCL_I;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 DDC SCL_O" *) output SCL_O;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 DDC SCL_T" *) output SCL_T;
  input pRst;

  wire PixelClk;
  wire RefClk;
  wire SCL_I;
  wire SCL_O;
  wire SCL_T;
  wire SDA_I;
  wire SDA_O;
  wire SDA_T;
  wire TMDS_Clk_n;
  wire TMDS_Clk_p;
  wire [2:0]TMDS_Data_n;
  wire [2:0]TMDS_Data_p;
  wire aRst;
  wire [23:0]vid_pData;
  wire vid_pHSync;
  wire vid_pVDE;
  wire vid_pVSync;
  wire NLW_U0_SerialClk_UNCONNECTED;
  wire NLW_U0_aPixelClkLckd_UNCONNECTED;
  wire NLW_U0_aRst_n_UNCONNECTED;
  wire NLW_U0_pRst_UNCONNECTED;
  wire NLW_U0_pRst_n_UNCONNECTED;

  (* kAddBUFG = "TRUE" *) 
  (* kClkRange = "2" *) 
  (* kDebug = "TRUE" *) 
  (* kEdidFileName = "dgl_720p_cea.data" *) 
  (* kEmulateDDC = "TRUE" *) 
  (* kIDLY_TapValuePs = "78" *) 
  (* kIDLY_TapWidth = "5" *) 
  (* kRstActiveHigh = "TRUE" *) 
  design_2_dvi2rgb_0_0__dvi2rgb U0
       (.PixelClk(PixelClk),
        .RefClk(RefClk),
        .SCL_I(SCL_I),
        .SCL_O(SCL_O),
        .SCL_T(SCL_T),
        .SDA_I(SDA_I),
        .SDA_O(SDA_O),
        .SDA_T(SDA_T),
        .SerialClk(NLW_U0_SerialClk_UNCONNECTED),
        .TMDS_Clk_n(TMDS_Clk_n),
        .TMDS_Clk_p(TMDS_Clk_p),
        .TMDS_Data_n(TMDS_Data_n),
        .TMDS_Data_p(TMDS_Data_p),
        .aPixelClkLckd(NLW_U0_aPixelClkLckd_UNCONNECTED),
        .aRst(aRst),
        .aRst_n(NLW_U0_aRst_n_UNCONNECTED),
        .pRst(NLW_U0_pRst_UNCONNECTED),
        .pRst_n(NLW_U0_pRst_n_UNCONNECTED),
        .vid_pData(vid_pData),
        .vid_pHSync(vid_pHSync),
        .vid_pVDE(vid_pVDE),
        .vid_pVSync(vid_pVSync));
endmodule

(* ORIG_REF_NAME = "ChannelBond" *) 
module design_2_dvi2rgb_0_0__ChannelBond
   (pMeRdy_int_reg_0,
    D,
    SR,
    CLK,
    pRdEn_reg_0,
    pRdy_0,
    pRdy_1,
    pAllVldBgnFlag,
    pAllVld,
    pDataInRaw);
  output pMeRdy_int_reg_0;
  output [7:0]D;
  output [0:0]SR;
  input CLK;
  input pRdEn_reg_0;
  input pRdy_0;
  input pRdy_1;
  input pAllVldBgnFlag;
  input pAllVld;
  input [9:0]pDataInRaw;

  wire CLK;
  wire [7:0]D;
  wire [0:0]SR;
  wire pAllVld;
  wire pAllVldBgnFlag;
  wire pBlnkBgnFlag;
  wire pBlnkBgnFlag0;
  wire \pDataFIFO_reg_n_0_[9] ;
  wire [8:0]pDataInBnd;
  wire [9:0]pDataInRaw;
  wire \pDataIn[0]_i_2__0_n_0 ;
  wire \pDataIn[0]_i_3__0_n_0 ;
  wire \pDataIn[1]_i_2_n_0 ;
  wire \pDataIn[4]_i_2_n_0 ;
  wire \pDataIn[5]_i_2__0_n_0 ;
  wire \pDataIn[7]_i_3_n_0 ;
  wire pMeRdy_int_i_1__1_n_0;
  wire pMeRdy_int_reg_0;
  wire [4:0]pRdA;
  wire \pRdA[0]_i_1_n_0 ;
  wire \pRdA[1]_i_1_n_0 ;
  wire \pRdA[2]_i_1_n_0 ;
  wire \pRdA[3]_i_1_n_0 ;
  wire \pRdA[4]_i_1_n_0 ;
  wire pRdEn;
  wire pRdEn_i_1_n_0;
  wire pRdEn_reg_0;
  wire pRdy_0;
  wire pRdy_1;
  wire pTokenFlag;
  wire pTokenFlag0;
  wire pTokenFlag_i_2__0_n_0;
  wire pTokenFlag_i_3__0_n_0;
  wire pTokenFlag_i_4_n_0;
  wire pTokenFlag_q;
  wire [4:0]pWrA_reg;
  wire [4:0]p_0_in__0;
  wire [9:0]p_0_out;
  wire [1:0]NLW_pFIFO_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_pFIFO_reg_0_31_6_9_DOC_UNCONNECTED;
  wire [1:0]NLW_pFIFO_reg_0_31_6_9_DOD_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    pBlnkBgnFlag_i_1
       (.I0(pTokenFlag),
        .I1(pTokenFlag_q),
        .O(pBlnkBgnFlag0));
  FDRE #(
    .INIT(1'b0)) 
    pBlnkBgnFlag_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pBlnkBgnFlag0),
        .Q(pBlnkBgnFlag),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(pDataInBnd[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(pDataInBnd[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[2]),
        .Q(pDataInBnd[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[3]),
        .Q(pDataInBnd[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[4]),
        .Q(pDataInBnd[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[5]),
        .Q(pDataInBnd[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[6]),
        .Q(pDataInBnd[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[7]),
        .Q(pDataInBnd[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[8]),
        .Q(pDataInBnd[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[9]),
        .Q(\pDataFIFO_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FEFEFF000000)) 
    \pDataIn[0]_i_1__0 
       (.I0(\pDataIn[0]_i_2__0_n_0 ),
        .I1(pTokenFlag_i_2__0_n_0),
        .I2(\pDataIn[0]_i_3__0_n_0 ),
        .I3(pTokenFlag_i_4_n_0),
        .I4(pDataInBnd[0]),
        .I5(\pDataFIFO_reg_n_0_[9] ),
        .O(D[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \pDataIn[0]_i_2__0 
       (.I0(pDataInBnd[5]),
        .I1(pDataInBnd[4]),
        .O(\pDataIn[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \pDataIn[0]_i_3__0 
       (.I0(pDataInBnd[6]),
        .I1(pDataInBnd[7]),
        .I2(pDataInBnd[8]),
        .O(\pDataIn[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h38C3)) 
    \pDataIn[1]_i_1__0 
       (.I0(\pDataIn[1]_i_2_n_0 ),
        .I1(pDataInBnd[0]),
        .I2(pDataInBnd[8]),
        .I3(pDataInBnd[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \pDataIn[1]_i_2 
       (.I0(pDataInBnd[6]),
        .I1(pDataInBnd[7]),
        .I2(pDataInBnd[4]),
        .I3(pDataInBnd[5]),
        .I4(pDataInBnd[3]),
        .I5(pDataInBnd[2]),
        .O(\pDataIn[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h0FF0E00F)) 
    \pDataIn[2]_i_1__0 
       (.I0(pTokenFlag_i_3__0_n_0),
        .I1(pDataInBnd[3]),
        .I2(pDataInBnd[8]),
        .I3(pDataInBnd[2]),
        .I4(pDataInBnd[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h0EF0F00F)) 
    \pDataIn[3]_i_1__0 
       (.I0(pDataInBnd[1]),
        .I1(pTokenFlag_i_3__0_n_0),
        .I2(pDataInBnd[3]),
        .I3(pDataInBnd[8]),
        .I4(pDataInBnd[2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00FEFF00FF0000FF)) 
    \pDataIn[4]_i_1__0 
       (.I0(pDataInBnd[5]),
        .I1(\pDataIn[4]_i_2_n_0 ),
        .I2(\pDataIn[5]_i_2__0_n_0 ),
        .I3(pDataInBnd[3]),
        .I4(pDataInBnd[8]),
        .I5(pDataInBnd[4]),
        .O(D[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \pDataIn[4]_i_2 
       (.I0(pDataInBnd[1]),
        .I1(pDataInBnd[2]),
        .O(\pDataIn[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0EF0F00F)) 
    \pDataIn[5]_i_1__0 
       (.I0(\pDataIn[5]_i_2__0_n_0 ),
        .I1(pTokenFlag_i_2__0_n_0),
        .I2(pDataInBnd[5]),
        .I3(pDataInBnd[4]),
        .I4(pDataInBnd[8]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hFD)) 
    \pDataIn[5]_i_2__0 
       (.I0(pDataInBnd[6]),
        .I1(pDataInBnd[7]),
        .I2(pDataInBnd[0]),
        .O(\pDataIn[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFF00FD0000FF)) 
    \pDataIn[6]_i_1 
       (.I0(pDataInBnd[4]),
        .I1(pDataInBnd[7]),
        .I2(\pDataIn[7]_i_3_n_0 ),
        .I3(pDataInBnd[8]),
        .I4(pDataInBnd[6]),
        .I5(pDataInBnd[5]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h7F)) 
    \pDataIn[7]_i_1 
       (.I0(pMeRdy_int_reg_0),
        .I1(pRdy_0),
        .I2(pRdy_1),
        .O(SR));
  LUT6 #(
    .INIT(64'h3CC338C33CC33CC3)) 
    \pDataIn[7]_i_2__0 
       (.I0(\pDataIn[7]_i_3_n_0 ),
        .I1(pDataInBnd[8]),
        .I2(pDataInBnd[7]),
        .I3(pDataInBnd[6]),
        .I4(pDataInBnd[5]),
        .I5(pDataInBnd[4]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \pDataIn[7]_i_3 
       (.I0(pDataInBnd[3]),
        .I1(pDataInBnd[1]),
        .I2(pDataInBnd[2]),
        .I3(pDataInBnd[0]),
        .O(\pDataIn[7]_i_3_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "DataDecoders[2].DecoderX/ChannelBondX/pFIFO" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    pFIFO_reg_0_31_0_5
       (.ADDRA(pRdA),
        .ADDRB(pRdA),
        .ADDRC(pRdA),
        .ADDRD(pWrA_reg),
        .DIA(pDataInRaw[1:0]),
        .DIB(pDataInRaw[3:2]),
        .DIC(pDataInRaw[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_pFIFO_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(pAllVld));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "DataDecoders[2].DecoderX/ChannelBondX/pFIFO" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "9" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    pFIFO_reg_0_31_6_9
       (.ADDRA(pRdA),
        .ADDRB(pRdA),
        .ADDRC(pRdA),
        .ADDRD(pWrA_reg),
        .DIA(pDataInRaw[7:6]),
        .DIB(pDataInRaw[9:8]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[7:6]),
        .DOB(p_0_out[9:8]),
        .DOC(NLW_pFIFO_reg_0_31_6_9_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_pFIFO_reg_0_31_6_9_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(pAllVld));
  LUT2 #(
    .INIT(4'hE)) 
    pMeRdy_int_i_1__1
       (.I0(pBlnkBgnFlag),
        .I1(pMeRdy_int_reg_0),
        .O(pMeRdy_int_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pMeRdy_int_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pMeRdy_int_i_1__1_n_0),
        .Q(pMeRdy_int_reg_0),
        .R(pRdEn_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \pRdA[0]_i_1 
       (.I0(pRdA[0]),
        .O(\pRdA[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pRdA[1]_i_1 
       (.I0(pRdA[0]),
        .I1(pRdA[1]),
        .O(\pRdA[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \pRdA[2]_i_1 
       (.I0(pRdA[1]),
        .I1(pRdA[0]),
        .I2(pRdA[2]),
        .O(\pRdA[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pRdA[3]_i_1 
       (.I0(pRdA[2]),
        .I1(pRdA[0]),
        .I2(pRdA[1]),
        .I3(pRdA[3]),
        .O(\pRdA[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \pRdA[4]_i_1 
       (.I0(pRdA[3]),
        .I1(pRdA[1]),
        .I2(pRdA[0]),
        .I3(pRdA[2]),
        .I4(pRdA[4]),
        .O(\pRdA[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pRdA_reg[0] 
       (.C(CLK),
        .CE(pRdEn),
        .D(\pRdA[0]_i_1_n_0 ),
        .Q(pRdA[0]),
        .R(pRdEn_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \pRdA_reg[1] 
       (.C(CLK),
        .CE(pRdEn),
        .D(\pRdA[1]_i_1_n_0 ),
        .Q(pRdA[1]),
        .R(pRdEn_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \pRdA_reg[2] 
       (.C(CLK),
        .CE(pRdEn),
        .D(\pRdA[2]_i_1_n_0 ),
        .Q(pRdA[2]),
        .R(pRdEn_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \pRdA_reg[3] 
       (.C(CLK),
        .CE(pRdEn),
        .D(\pRdA[3]_i_1_n_0 ),
        .Q(pRdA[3]),
        .R(pRdEn_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \pRdA_reg[4] 
       (.C(CLK),
        .CE(pRdEn),
        .D(\pRdA[4]_i_1_n_0 ),
        .Q(pRdA[4]),
        .R(pRdEn_reg_0));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAAEAAA)) 
    pRdEn_i_1
       (.I0(pAllVldBgnFlag),
        .I1(pMeRdy_int_reg_0),
        .I2(pRdy_0),
        .I3(pRdy_1),
        .I4(pBlnkBgnFlag),
        .I5(pRdEn),
        .O(pRdEn_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pRdEn_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pRdEn_i_1_n_0),
        .Q(pRdEn),
        .R(pRdEn_reg_0));
  LUT6 #(
    .INIT(64'h5575FFFF55755575)) 
    pTokenFlag_i_1__0
       (.I0(pRdEn),
        .I1(pTokenFlag_i_2__0_n_0),
        .I2(pDataInBnd[8]),
        .I3(pTokenFlag_i_3__0_n_0),
        .I4(pTokenFlag_i_4_n_0),
        .I5(pDataInBnd[0]),
        .O(pTokenFlag0));
  LUT3 #(
    .INIT(8'hFD)) 
    pTokenFlag_i_2__0
       (.I0(pDataInBnd[2]),
        .I1(pDataInBnd[1]),
        .I2(pDataInBnd[3]),
        .O(pTokenFlag_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    pTokenFlag_i_3__0
       (.I0(pDataInBnd[0]),
        .I1(pDataInBnd[7]),
        .I2(pDataInBnd[6]),
        .I3(pDataInBnd[4]),
        .I4(pDataInBnd[5]),
        .O(pTokenFlag_i_3__0_n_0));
  LUT3 #(
    .INIT(8'hFB)) 
    pTokenFlag_i_4
       (.I0(\pDataIn[1]_i_2_n_0 ),
        .I1(pDataInBnd[1]),
        .I2(pDataInBnd[8]),
        .O(pTokenFlag_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pTokenFlag_q_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pTokenFlag),
        .Q(pTokenFlag_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pTokenFlag_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pTokenFlag0),
        .Q(pTokenFlag),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pWrA[0]_i_1 
       (.I0(pWrA_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pWrA[1]_i_1 
       (.I0(pWrA_reg[0]),
        .I1(pWrA_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \pWrA[2]_i_1 
       (.I0(pWrA_reg[1]),
        .I1(pWrA_reg[0]),
        .I2(pWrA_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pWrA[3]_i_1 
       (.I0(pWrA_reg[2]),
        .I1(pWrA_reg[0]),
        .I2(pWrA_reg[1]),
        .I3(pWrA_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \pWrA[4]_i_2 
       (.I0(pWrA_reg[3]),
        .I1(pWrA_reg[1]),
        .I2(pWrA_reg[0]),
        .I3(pWrA_reg[2]),
        .I4(pWrA_reg[4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \pWrA_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(pWrA_reg[0]),
        .R(pRdEn_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \pWrA_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(pWrA_reg[1]),
        .R(pRdEn_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \pWrA_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(pWrA_reg[2]),
        .R(pRdEn_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \pWrA_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(pWrA_reg[3]),
        .R(pRdEn_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \pWrA_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(pWrA_reg[4]),
        .R(pRdEn_reg_0));
endmodule

(* ORIG_REF_NAME = "ChannelBond" *) 
module design_2_dvi2rgb_0_0__ChannelBond_10
   (pMeRdy_int_reg_0,
    D,
    pMeRdy_int_reg_1,
    CLK,
    SR,
    pRdy_2,
    pRdy_0,
    pAllVldBgnFlag,
    pAllVld,
    pDataInRaw);
  output pMeRdy_int_reg_0;
  output [7:0]D;
  output [0:0]pMeRdy_int_reg_1;
  input CLK;
  input [0:0]SR;
  input pRdy_2;
  input pRdy_0;
  input pAllVldBgnFlag;
  input pAllVld;
  input [9:0]pDataInRaw;

  wire CLK;
  wire [7:0]D;
  wire [0:0]SR;
  wire pAllVld;
  wire pAllVldBgnFlag;
  wire pBlnkBgnFlag;
  wire pBlnkBgnFlag0;
  wire \pDataFIFO_reg_n_0_[9] ;
  wire [8:0]pDataInBnd;
  wire [9:0]pDataInRaw;
  wire \pDataIn[0]_i_2__1_n_0 ;
  wire \pDataIn[0]_i_3__1_n_0 ;
  wire \pDataIn[1]_i_2__0_n_0 ;
  wire \pDataIn[4]_i_2__0_n_0 ;
  wire \pDataIn[5]_i_2__1_n_0 ;
  wire \pDataIn[7]_i_3__0_n_0 ;
  wire pMeRdy_int_i_1__0_n_0;
  wire pMeRdy_int_reg_0;
  wire [0:0]pMeRdy_int_reg_1;
  wire [4:0]pRdA;
  wire \pRdA[0]_i_1__1_n_0 ;
  wire \pRdA[1]_i_1__1_n_0 ;
  wire \pRdA[2]_i_1__1_n_0 ;
  wire \pRdA[3]_i_1__1_n_0 ;
  wire \pRdA[4]_i_1__1_n_0 ;
  wire pRdEn;
  wire pRdEn_i_1__0_n_0;
  wire pRdy_0;
  wire pRdy_2;
  wire pTokenFlag;
  wire pTokenFlag0;
  wire pTokenFlag_i_2__1_n_0;
  wire pTokenFlag_i_3__1_n_0;
  wire pTokenFlag_i_4__0_n_0;
  wire pTokenFlag_q;
  wire [4:0]pWrA_reg;
  wire [4:0]p_0_in__0;
  wire [9:0]p_0_out;
  wire [1:0]NLW_pFIFO_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_pFIFO_reg_0_31_6_9_DOC_UNCONNECTED;
  wire [1:0]NLW_pFIFO_reg_0_31_6_9_DOD_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    pBlnkBgnFlag_i_1__0
       (.I0(pTokenFlag),
        .I1(pTokenFlag_q),
        .O(pBlnkBgnFlag0));
  FDRE #(
    .INIT(1'b0)) 
    pBlnkBgnFlag_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pBlnkBgnFlag0),
        .Q(pBlnkBgnFlag),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(pDataInBnd[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(pDataInBnd[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[2]),
        .Q(pDataInBnd[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[3]),
        .Q(pDataInBnd[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[4]),
        .Q(pDataInBnd[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[5]),
        .Q(pDataInBnd[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[6]),
        .Q(pDataInBnd[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[7]),
        .Q(pDataInBnd[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[8]),
        .Q(pDataInBnd[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[9]),
        .Q(\pDataFIFO_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FEFEFF000000)) 
    \pDataIn[0]_i_1__1 
       (.I0(\pDataIn[0]_i_2__1_n_0 ),
        .I1(pTokenFlag_i_2__1_n_0),
        .I2(\pDataIn[0]_i_3__1_n_0 ),
        .I3(pTokenFlag_i_4__0_n_0),
        .I4(pDataInBnd[0]),
        .I5(\pDataFIFO_reg_n_0_[9] ),
        .O(D[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \pDataIn[0]_i_2__1 
       (.I0(pDataInBnd[5]),
        .I1(pDataInBnd[4]),
        .O(\pDataIn[0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \pDataIn[0]_i_3__1 
       (.I0(pDataInBnd[6]),
        .I1(pDataInBnd[7]),
        .I2(pDataInBnd[8]),
        .O(\pDataIn[0]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h38C3)) 
    \pDataIn[1]_i_1__1 
       (.I0(\pDataIn[1]_i_2__0_n_0 ),
        .I1(pDataInBnd[0]),
        .I2(pDataInBnd[8]),
        .I3(pDataInBnd[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \pDataIn[1]_i_2__0 
       (.I0(pDataInBnd[6]),
        .I1(pDataInBnd[7]),
        .I2(pDataInBnd[4]),
        .I3(pDataInBnd[5]),
        .I4(pDataInBnd[3]),
        .I5(pDataInBnd[2]),
        .O(\pDataIn[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h0FF0E00F)) 
    \pDataIn[2]_i_1__1 
       (.I0(pTokenFlag_i_3__1_n_0),
        .I1(pDataInBnd[3]),
        .I2(pDataInBnd[8]),
        .I3(pDataInBnd[2]),
        .I4(pDataInBnd[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h0EF0F00F)) 
    \pDataIn[3]_i_1__1 
       (.I0(pDataInBnd[1]),
        .I1(pTokenFlag_i_3__1_n_0),
        .I2(pDataInBnd[3]),
        .I3(pDataInBnd[8]),
        .I4(pDataInBnd[2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00FEFF00FF0000FF)) 
    \pDataIn[4]_i_1__1 
       (.I0(pDataInBnd[5]),
        .I1(\pDataIn[4]_i_2__0_n_0 ),
        .I2(\pDataIn[5]_i_2__1_n_0 ),
        .I3(pDataInBnd[3]),
        .I4(pDataInBnd[8]),
        .I5(pDataInBnd[4]),
        .O(D[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \pDataIn[4]_i_2__0 
       (.I0(pDataInBnd[1]),
        .I1(pDataInBnd[2]),
        .O(\pDataIn[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h0EF0F00F)) 
    \pDataIn[5]_i_1__1 
       (.I0(\pDataIn[5]_i_2__1_n_0 ),
        .I1(pTokenFlag_i_2__1_n_0),
        .I2(pDataInBnd[5]),
        .I3(pDataInBnd[4]),
        .I4(pDataInBnd[8]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hFD)) 
    \pDataIn[5]_i_2__1 
       (.I0(pDataInBnd[6]),
        .I1(pDataInBnd[7]),
        .I2(pDataInBnd[0]),
        .O(\pDataIn[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFF00FD0000FF)) 
    \pDataIn[6]_i_1__0 
       (.I0(pDataInBnd[4]),
        .I1(pDataInBnd[7]),
        .I2(\pDataIn[7]_i_3__0_n_0 ),
        .I3(pDataInBnd[8]),
        .I4(pDataInBnd[6]),
        .I5(pDataInBnd[5]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h7F)) 
    \pDataIn[7]_i_1__1 
       (.I0(pMeRdy_int_reg_0),
        .I1(pRdy_2),
        .I2(pRdy_0),
        .O(pMeRdy_int_reg_1));
  LUT6 #(
    .INIT(64'h3CC338C33CC33CC3)) 
    \pDataIn[7]_i_2__1 
       (.I0(\pDataIn[7]_i_3__0_n_0 ),
        .I1(pDataInBnd[8]),
        .I2(pDataInBnd[7]),
        .I3(pDataInBnd[6]),
        .I4(pDataInBnd[5]),
        .I5(pDataInBnd[4]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \pDataIn[7]_i_3__0 
       (.I0(pDataInBnd[3]),
        .I1(pDataInBnd[1]),
        .I2(pDataInBnd[2]),
        .I3(pDataInBnd[0]),
        .O(\pDataIn[7]_i_3__0_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "DataDecoders[1].DecoderX/ChannelBondX/pFIFO" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    pFIFO_reg_0_31_0_5
       (.ADDRA(pRdA),
        .ADDRB(pRdA),
        .ADDRC(pRdA),
        .ADDRD(pWrA_reg),
        .DIA(pDataInRaw[1:0]),
        .DIB(pDataInRaw[3:2]),
        .DIC(pDataInRaw[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_pFIFO_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(pAllVld));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "DataDecoders[1].DecoderX/ChannelBondX/pFIFO" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "9" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    pFIFO_reg_0_31_6_9
       (.ADDRA(pRdA),
        .ADDRB(pRdA),
        .ADDRC(pRdA),
        .ADDRD(pWrA_reg),
        .DIA(pDataInRaw[7:6]),
        .DIB(pDataInRaw[9:8]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[7:6]),
        .DOB(p_0_out[9:8]),
        .DOC(NLW_pFIFO_reg_0_31_6_9_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_pFIFO_reg_0_31_6_9_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(pAllVld));
  LUT2 #(
    .INIT(4'hE)) 
    pMeRdy_int_i_1__0
       (.I0(pBlnkBgnFlag),
        .I1(pMeRdy_int_reg_0),
        .O(pMeRdy_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pMeRdy_int_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pMeRdy_int_i_1__0_n_0),
        .Q(pMeRdy_int_reg_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \pRdA[0]_i_1__1 
       (.I0(pRdA[0]),
        .O(\pRdA[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pRdA[1]_i_1__1 
       (.I0(pRdA[0]),
        .I1(pRdA[1]),
        .O(\pRdA[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \pRdA[2]_i_1__1 
       (.I0(pRdA[1]),
        .I1(pRdA[0]),
        .I2(pRdA[2]),
        .O(\pRdA[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pRdA[3]_i_1__1 
       (.I0(pRdA[2]),
        .I1(pRdA[0]),
        .I2(pRdA[1]),
        .I3(pRdA[3]),
        .O(\pRdA[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \pRdA[4]_i_1__1 
       (.I0(pRdA[3]),
        .I1(pRdA[1]),
        .I2(pRdA[0]),
        .I3(pRdA[2]),
        .I4(pRdA[4]),
        .O(\pRdA[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pRdA_reg[0] 
       (.C(CLK),
        .CE(pRdEn),
        .D(\pRdA[0]_i_1__1_n_0 ),
        .Q(pRdA[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \pRdA_reg[1] 
       (.C(CLK),
        .CE(pRdEn),
        .D(\pRdA[1]_i_1__1_n_0 ),
        .Q(pRdA[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \pRdA_reg[2] 
       (.C(CLK),
        .CE(pRdEn),
        .D(\pRdA[2]_i_1__1_n_0 ),
        .Q(pRdA[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \pRdA_reg[3] 
       (.C(CLK),
        .CE(pRdEn),
        .D(\pRdA[3]_i_1__1_n_0 ),
        .Q(pRdA[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \pRdA_reg[4] 
       (.C(CLK),
        .CE(pRdEn),
        .D(\pRdA[4]_i_1__1_n_0 ),
        .Q(pRdA[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAAEAAA)) 
    pRdEn_i_1__0
       (.I0(pAllVldBgnFlag),
        .I1(pMeRdy_int_reg_0),
        .I2(pRdy_2),
        .I3(pRdy_0),
        .I4(pBlnkBgnFlag),
        .I5(pRdEn),
        .O(pRdEn_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pRdEn_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pRdEn_i_1__0_n_0),
        .Q(pRdEn),
        .R(SR));
  LUT6 #(
    .INIT(64'h5575FFFF55755575)) 
    pTokenFlag_i_1__1
       (.I0(pRdEn),
        .I1(pTokenFlag_i_2__1_n_0),
        .I2(pDataInBnd[8]),
        .I3(pTokenFlag_i_3__1_n_0),
        .I4(pTokenFlag_i_4__0_n_0),
        .I5(pDataInBnd[0]),
        .O(pTokenFlag0));
  LUT3 #(
    .INIT(8'hFD)) 
    pTokenFlag_i_2__1
       (.I0(pDataInBnd[2]),
        .I1(pDataInBnd[1]),
        .I2(pDataInBnd[3]),
        .O(pTokenFlag_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    pTokenFlag_i_3__1
       (.I0(pDataInBnd[0]),
        .I1(pDataInBnd[7]),
        .I2(pDataInBnd[6]),
        .I3(pDataInBnd[4]),
        .I4(pDataInBnd[5]),
        .O(pTokenFlag_i_3__1_n_0));
  LUT3 #(
    .INIT(8'hFB)) 
    pTokenFlag_i_4__0
       (.I0(\pDataIn[1]_i_2__0_n_0 ),
        .I1(pDataInBnd[1]),
        .I2(pDataInBnd[8]),
        .O(pTokenFlag_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pTokenFlag_q_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pTokenFlag),
        .Q(pTokenFlag_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pTokenFlag_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pTokenFlag0),
        .Q(pTokenFlag),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pWrA[0]_i_1__0 
       (.I0(pWrA_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pWrA[1]_i_1__0 
       (.I0(pWrA_reg[0]),
        .I1(pWrA_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \pWrA[2]_i_1__0 
       (.I0(pWrA_reg[1]),
        .I1(pWrA_reg[0]),
        .I2(pWrA_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pWrA[3]_i_1__0 
       (.I0(pWrA_reg[2]),
        .I1(pWrA_reg[0]),
        .I2(pWrA_reg[1]),
        .I3(pWrA_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \pWrA[4]_i_1__0 
       (.I0(pWrA_reg[3]),
        .I1(pWrA_reg[1]),
        .I2(pWrA_reg[0]),
        .I3(pWrA_reg[2]),
        .I4(pWrA_reg[4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \pWrA_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(pWrA_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \pWrA_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(pWrA_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \pWrA_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(pWrA_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \pWrA_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(pWrA_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \pWrA_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(pWrA_reg[4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ChannelBond" *) 
module design_2_dvi2rgb_0_0__ChannelBond_17
   (pAllVld_q,
    pAllVldBgnFlag,
    pMeRdy_int_reg_0,
    D,
    \pDataFIFO_reg[2]_0 ,
    SR,
    \pDataFIFO_reg[9]_0 ,
    \pDataFIFO_reg[8]_0 ,
    pAllVld,
    CLK,
    pAllVldBgnFlag0,
    pMeRdy_int_reg_1,
    pRdy_1,
    pRdy_2,
    pC1_reg,
    pC0_reg,
    pDataInRaw);
  output pAllVld_q;
  output pAllVldBgnFlag;
  output pMeRdy_int_reg_0;
  output [7:0]D;
  output \pDataFIFO_reg[2]_0 ;
  output [0:0]SR;
  output \pDataFIFO_reg[9]_0 ;
  output \pDataFIFO_reg[8]_0 ;
  input pAllVld;
  input CLK;
  input pAllVldBgnFlag0;
  input pMeRdy_int_reg_1;
  input pRdy_1;
  input pRdy_2;
  input pC1_reg;
  input pC0_reg;
  input [9:0]pDataInRaw;

  wire CLK;
  wire [7:0]D;
  wire [0:0]SR;
  wire pAllVld;
  wire pAllVldBgnFlag;
  wire pAllVldBgnFlag0;
  wire pAllVld_q;
  wire pBlnkBgnFlag;
  wire pBlnkBgnFlag0;
  wire pC0_i_2_n_0;
  wire pC0_reg;
  wire pC1_reg;
  wire \pDataFIFO_reg[2]_0 ;
  wire \pDataFIFO_reg[8]_0 ;
  wire \pDataFIFO_reg[9]_0 ;
  wire \pDataFIFO_reg_n_0_[9] ;
  wire [8:0]pDataInBnd;
  wire [9:0]pDataInRaw;
  wire \pDataIn[0]_i_2_n_0 ;
  wire \pDataIn[0]_i_3_n_0 ;
  wire \pDataIn[0]_i_4_n_0 ;
  wire \pDataIn[3]_i_2_n_0 ;
  wire \pDataIn[4]_i_2__1_n_0 ;
  wire \pDataIn[5]_i_2_n_0 ;
  wire \pDataIn[5]_i_3_n_0 ;
  wire \pDataIn[7]_i_3__1_n_0 ;
  wire pMeRdy_int_i_1_n_0;
  wire pMeRdy_int_reg_0;
  wire pMeRdy_int_reg_1;
  wire [4:0]pRdA;
  wire \pRdA[0]_i_1__0_n_0 ;
  wire \pRdA[1]_i_1__0_n_0 ;
  wire \pRdA[2]_i_1__0_n_0 ;
  wire \pRdA[3]_i_1__0_n_0 ;
  wire \pRdA[4]_i_1__0_n_0 ;
  wire pRdEn;
  wire pRdEn_i_1__1_n_0;
  wire pRdy_1;
  wire pRdy_2;
  wire pTokenFlag;
  wire pTokenFlag0;
  wire pTokenFlag_i_2_n_0;
  wire pTokenFlag_i_3_n_0;
  wire pTokenFlag_q;
  wire pVde_i_2_n_0;
  wire [4:0]pWrA_reg;
  wire [4:0]p_0_in__0;
  wire [9:0]p_0_out;
  wire [1:0]NLW_pFIFO_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_pFIFO_reg_0_31_6_9_DOC_UNCONNECTED;
  wire [1:0]NLW_pFIFO_reg_0_31_6_9_DOD_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    pAllVldBgnFlag_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pAllVldBgnFlag0),
        .Q(pAllVldBgnFlag),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pAllVld_q_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pAllVld),
        .Q(pAllVld_q),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    pBlnkBgnFlag_i_1__1
       (.I0(pTokenFlag),
        .I1(pTokenFlag_q),
        .O(pBlnkBgnFlag0));
  FDRE #(
    .INIT(1'b0)) 
    pBlnkBgnFlag_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pBlnkBgnFlag0),
        .Q(pBlnkBgnFlag),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h74)) 
    pC0_i_1
       (.I0(pDataInBnd[8]),
        .I1(pC0_i_2_n_0),
        .I2(pC0_reg),
        .O(\pDataFIFO_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h11110F0011110000)) 
    pC0_i_2
       (.I0(\pDataIn[3]_i_2_n_0 ),
        .I1(\pDataIn[5]_i_3_n_0 ),
        .I2(pTokenFlag_i_3_n_0),
        .I3(pDataInBnd[1]),
        .I4(pDataInBnd[8]),
        .I5(pDataInBnd[0]),
        .O(pC0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    pC1_i_1
       (.I0(\pDataFIFO_reg_n_0_[9] ),
        .I1(pDataInBnd[8]),
        .I2(pC0_i_2_n_0),
        .I3(pC1_reg),
        .O(\pDataFIFO_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(pDataInBnd[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(pDataInBnd[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[2]),
        .Q(pDataInBnd[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[3]),
        .Q(pDataInBnd[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[4]),
        .Q(pDataInBnd[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[5]),
        .Q(pDataInBnd[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[6]),
        .Q(pDataInBnd[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[7]),
        .Q(pDataInBnd[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[8]),
        .Q(pDataInBnd[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataFIFO_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[9]),
        .Q(\pDataFIFO_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FEFEFF000000)) 
    \pDataIn[0]_i_1 
       (.I0(\pDataIn[0]_i_2_n_0 ),
        .I1(\pDataIn[5]_i_3_n_0 ),
        .I2(\pDataIn[0]_i_3_n_0 ),
        .I3(\pDataIn[0]_i_4_n_0 ),
        .I4(pDataInBnd[0]),
        .I5(\pDataFIFO_reg_n_0_[9] ),
        .O(D[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \pDataIn[0]_i_2 
       (.I0(pDataInBnd[5]),
        .I1(pDataInBnd[4]),
        .O(\pDataIn[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \pDataIn[0]_i_3 
       (.I0(pDataInBnd[6]),
        .I1(pDataInBnd[7]),
        .I2(pDataInBnd[8]),
        .O(\pDataIn[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \pDataIn[0]_i_4 
       (.I0(pTokenFlag_i_3_n_0),
        .I1(pDataInBnd[1]),
        .I2(pDataInBnd[8]),
        .O(\pDataIn[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h38C3)) 
    \pDataIn[1]_i_1 
       (.I0(pTokenFlag_i_3_n_0),
        .I1(pDataInBnd[0]),
        .I2(pDataInBnd[8]),
        .I3(pDataInBnd[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0FF0E00F)) 
    \pDataIn[2]_i_1 
       (.I0(\pDataIn[3]_i_2_n_0 ),
        .I1(pDataInBnd[3]),
        .I2(pDataInBnd[8]),
        .I3(pDataInBnd[2]),
        .I4(pDataInBnd[1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0EF0F00F)) 
    \pDataIn[3]_i_1 
       (.I0(pDataInBnd[1]),
        .I1(\pDataIn[3]_i_2_n_0 ),
        .I2(pDataInBnd[3]),
        .I3(pDataInBnd[8]),
        .I4(pDataInBnd[2]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \pDataIn[3]_i_2 
       (.I0(pDataInBnd[0]),
        .I1(pDataInBnd[7]),
        .I2(pDataInBnd[6]),
        .I3(pDataInBnd[4]),
        .I4(pDataInBnd[5]),
        .O(\pDataIn[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00FEFF00FF0000FF)) 
    \pDataIn[4]_i_1 
       (.I0(pDataInBnd[5]),
        .I1(\pDataIn[4]_i_2__1_n_0 ),
        .I2(\pDataIn[5]_i_2_n_0 ),
        .I3(pDataInBnd[3]),
        .I4(pDataInBnd[8]),
        .I5(pDataInBnd[4]),
        .O(D[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \pDataIn[4]_i_2__1 
       (.I0(pDataInBnd[1]),
        .I1(pDataInBnd[2]),
        .O(\pDataIn[4]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h0EF0F00F)) 
    \pDataIn[5]_i_1 
       (.I0(\pDataIn[5]_i_2_n_0 ),
        .I1(\pDataIn[5]_i_3_n_0 ),
        .I2(pDataInBnd[5]),
        .I3(pDataInBnd[4]),
        .I4(pDataInBnd[8]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hFD)) 
    \pDataIn[5]_i_2 
       (.I0(pDataInBnd[6]),
        .I1(pDataInBnd[7]),
        .I2(pDataInBnd[0]),
        .O(\pDataIn[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \pDataIn[5]_i_3 
       (.I0(pDataInBnd[2]),
        .I1(pDataInBnd[1]),
        .I2(pDataInBnd[3]),
        .O(\pDataIn[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFF00FD0000FF)) 
    \pDataIn[6]_i_1__1 
       (.I0(pDataInBnd[4]),
        .I1(pDataInBnd[7]),
        .I2(\pDataIn[7]_i_3__1_n_0 ),
        .I3(pDataInBnd[8]),
        .I4(pDataInBnd[6]),
        .I5(pDataInBnd[5]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h7F)) 
    \pDataIn[7]_i_1__0 
       (.I0(pMeRdy_int_reg_0),
        .I1(pRdy_1),
        .I2(pRdy_2),
        .O(SR));
  LUT6 #(
    .INIT(64'h3CC338C33CC33CC3)) 
    \pDataIn[7]_i_2 
       (.I0(\pDataIn[7]_i_3__1_n_0 ),
        .I1(pDataInBnd[8]),
        .I2(pDataInBnd[7]),
        .I3(pDataInBnd[6]),
        .I4(pDataInBnd[5]),
        .I5(pDataInBnd[4]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \pDataIn[7]_i_3__1 
       (.I0(pDataInBnd[3]),
        .I1(pDataInBnd[1]),
        .I2(pDataInBnd[2]),
        .I3(pDataInBnd[0]),
        .O(\pDataIn[7]_i_3__1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "DataDecoders[0].DecoderX/ChannelBondX/pFIFO" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    pFIFO_reg_0_31_0_5
       (.ADDRA(pRdA),
        .ADDRB(pRdA),
        .ADDRC(pRdA),
        .ADDRD(pWrA_reg),
        .DIA(pDataInRaw[1:0]),
        .DIB(pDataInRaw[3:2]),
        .DIC(pDataInRaw[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[1:0]),
        .DOB(p_0_out[3:2]),
        .DOC(p_0_out[5:4]),
        .DOD(NLW_pFIFO_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(pAllVld));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "320" *) 
  (* RTL_RAM_NAME = "DataDecoders[0].DecoderX/ChannelBondX/pFIFO" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "9" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    pFIFO_reg_0_31_6_9
       (.ADDRA(pRdA),
        .ADDRB(pRdA),
        .ADDRC(pRdA),
        .ADDRD(pWrA_reg),
        .DIA(pDataInRaw[7:6]),
        .DIB(pDataInRaw[9:8]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(p_0_out[7:6]),
        .DOB(p_0_out[9:8]),
        .DOC(NLW_pFIFO_reg_0_31_6_9_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_pFIFO_reg_0_31_6_9_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(pAllVld));
  LUT2 #(
    .INIT(4'hE)) 
    pMeRdy_int_i_1
       (.I0(pBlnkBgnFlag),
        .I1(pMeRdy_int_reg_0),
        .O(pMeRdy_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pMeRdy_int_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pMeRdy_int_i_1_n_0),
        .Q(pMeRdy_int_reg_0),
        .R(pMeRdy_int_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \pRdA[0]_i_1__0 
       (.I0(pRdA[0]),
        .O(\pRdA[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pRdA[1]_i_1__0 
       (.I0(pRdA[0]),
        .I1(pRdA[1]),
        .O(\pRdA[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \pRdA[2]_i_1__0 
       (.I0(pRdA[1]),
        .I1(pRdA[0]),
        .I2(pRdA[2]),
        .O(\pRdA[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pRdA[3]_i_1__0 
       (.I0(pRdA[2]),
        .I1(pRdA[0]),
        .I2(pRdA[1]),
        .I3(pRdA[3]),
        .O(\pRdA[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \pRdA[4]_i_1__0 
       (.I0(pRdA[3]),
        .I1(pRdA[1]),
        .I2(pRdA[0]),
        .I3(pRdA[2]),
        .I4(pRdA[4]),
        .O(\pRdA[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pRdA_reg[0] 
       (.C(CLK),
        .CE(pRdEn),
        .D(\pRdA[0]_i_1__0_n_0 ),
        .Q(pRdA[0]),
        .R(pMeRdy_int_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \pRdA_reg[1] 
       (.C(CLK),
        .CE(pRdEn),
        .D(\pRdA[1]_i_1__0_n_0 ),
        .Q(pRdA[1]),
        .R(pMeRdy_int_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \pRdA_reg[2] 
       (.C(CLK),
        .CE(pRdEn),
        .D(\pRdA[2]_i_1__0_n_0 ),
        .Q(pRdA[2]),
        .R(pMeRdy_int_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \pRdA_reg[3] 
       (.C(CLK),
        .CE(pRdEn),
        .D(\pRdA[3]_i_1__0_n_0 ),
        .Q(pRdA[3]),
        .R(pMeRdy_int_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \pRdA_reg[4] 
       (.C(CLK),
        .CE(pRdEn),
        .D(\pRdA[4]_i_1__0_n_0 ),
        .Q(pRdA[4]),
        .R(pMeRdy_int_reg_1));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAAEAAA)) 
    pRdEn_i_1__1
       (.I0(pAllVldBgnFlag),
        .I1(pMeRdy_int_reg_0),
        .I2(pRdy_1),
        .I3(pRdy_2),
        .I4(pBlnkBgnFlag),
        .I5(pRdEn),
        .O(pRdEn_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pRdEn_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pRdEn_i_1__1_n_0),
        .Q(pRdEn),
        .R(pMeRdy_int_reg_1));
  LUT6 #(
    .INIT(64'hDDDDDFDDDDDDDDDD)) 
    pTokenFlag_i_1
       (.I0(pRdEn),
        .I1(pTokenFlag_i_2_n_0),
        .I2(pTokenFlag_i_3_n_0),
        .I3(pDataInBnd[1]),
        .I4(pDataInBnd[8]),
        .I5(pDataInBnd[0]),
        .O(pTokenFlag0));
  LUT5 #(
    .INIT(32'h00000200)) 
    pTokenFlag_i_2
       (.I0(pDataInBnd[2]),
        .I1(pDataInBnd[1]),
        .I2(pDataInBnd[3]),
        .I3(pDataInBnd[8]),
        .I4(\pDataIn[3]_i_2_n_0 ),
        .O(pTokenFlag_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    pTokenFlag_i_3
       (.I0(pDataInBnd[6]),
        .I1(pDataInBnd[7]),
        .I2(pDataInBnd[4]),
        .I3(pDataInBnd[5]),
        .I4(pDataInBnd[3]),
        .I5(pDataInBnd[2]),
        .O(pTokenFlag_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pTokenFlag_q_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pTokenFlag),
        .Q(pTokenFlag_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pTokenFlag_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pTokenFlag0),
        .Q(pTokenFlag),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF0BFBFFFFFBFBF)) 
    pVde_i_1
       (.I0(pVde_i_2_n_0),
        .I1(pDataInBnd[2]),
        .I2(pDataInBnd[8]),
        .I3(pTokenFlag_i_3_n_0),
        .I4(pDataInBnd[1]),
        .I5(pDataInBnd[0]),
        .O(\pDataFIFO_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    pVde_i_2
       (.I0(pDataInBnd[5]),
        .I1(pDataInBnd[4]),
        .I2(pDataInBnd[6]),
        .I3(pDataInBnd[7]),
        .I4(pDataInBnd[0]),
        .I5(pDataInBnd[3]),
        .O(pVde_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \pWrA[0]_i_1__1 
       (.I0(pWrA_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pWrA[1]_i_1__1 
       (.I0(pWrA_reg[0]),
        .I1(pWrA_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \pWrA[2]_i_1__1 
       (.I0(pWrA_reg[1]),
        .I1(pWrA_reg[0]),
        .I2(pWrA_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pWrA[3]_i_1__1 
       (.I0(pWrA_reg[2]),
        .I1(pWrA_reg[0]),
        .I2(pWrA_reg[1]),
        .I3(pWrA_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \pWrA[4]_i_1__1 
       (.I0(pWrA_reg[3]),
        .I1(pWrA_reg[1]),
        .I2(pWrA_reg[0]),
        .I3(pWrA_reg[2]),
        .I4(pWrA_reg[4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \pWrA_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(pWrA_reg[0]),
        .R(pMeRdy_int_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \pWrA_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(pWrA_reg[1]),
        .R(pMeRdy_int_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \pWrA_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(pWrA_reg[2]),
        .R(pMeRdy_int_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \pWrA_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(pWrA_reg[3]),
        .R(pMeRdy_int_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \pWrA_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(pWrA_reg[4]),
        .R(pMeRdy_int_reg_1));
endmodule

(* ORIG_REF_NAME = "EEPROM_8b" *) 
module design_2_dvi2rgb_0_0__EEPROM_8b
   (SDA_T,
    RefClk,
    SDA_I,
    SCL_I);
  output SDA_T;
  input RefClk;
  input SDA_I;
  input SCL_I;

  wire \FSM_onehot_sState_reg_n_0_[0] ;
  wire \FSM_onehot_sState_reg_n_0_[1] ;
  wire \FSM_onehot_sState_reg_n_0_[2] ;
  wire \FSM_onehot_sState_reg_n_0_[3] ;
  wire I2C_SlaveController_n_1;
  wire I2C_SlaveController_n_2;
  wire I2C_SlaveController_n_3;
  wire I2C_SlaveController_n_4;
  wire I2C_SlaveController_n_5;
  wire I2C_SlaveController_n_6;
  wire RefClk;
  wire SCL_I;
  wire SDA_I;
  wire SDA_T;
  wire [7:0]sAddr;
  wire [7:0]sAddr__0;
  wire [7:0]sAddr__1;
  wire \sAddr_rep[4]_i_2_n_0 ;
  wire \sAddr_rep[5]_i_2_n_0 ;
  wire \sAddr_rep[7]_i_3_n_0 ;
  wire [7:0]sI2C_DataOut;
  wire \sI2C_DataOut[0]_i_4_n_0 ;
  wire \sI2C_DataOut[0]_i_5_n_0 ;
  wire \sI2C_DataOut[0]_i_6_n_0 ;
  wire \sI2C_DataOut[0]_i_7_n_0 ;
  wire \sI2C_DataOut[1]_i_4_n_0 ;
  wire \sI2C_DataOut[1]_i_5_n_0 ;
  wire \sI2C_DataOut[1]_i_6_n_0 ;
  wire \sI2C_DataOut[1]_i_7_n_0 ;
  wire \sI2C_DataOut[2]_i_4_n_0 ;
  wire \sI2C_DataOut[2]_i_5_n_0 ;
  wire \sI2C_DataOut[2]_i_6_n_0 ;
  wire \sI2C_DataOut[2]_i_7_n_0 ;
  wire \sI2C_DataOut[3]_i_4_n_0 ;
  wire \sI2C_DataOut[3]_i_5_n_0 ;
  wire \sI2C_DataOut[3]_i_6_n_0 ;
  wire \sI2C_DataOut[3]_i_7_n_0 ;
  wire \sI2C_DataOut[4]_i_4_n_0 ;
  wire \sI2C_DataOut[4]_i_5_n_0 ;
  wire \sI2C_DataOut[4]_i_6_n_0 ;
  wire \sI2C_DataOut[4]_i_7_n_0 ;
  wire \sI2C_DataOut[5]_i_4_n_0 ;
  wire \sI2C_DataOut[5]_i_5_n_0 ;
  wire \sI2C_DataOut[5]_i_6_n_0 ;
  wire \sI2C_DataOut[5]_i_7_n_0 ;
  wire \sI2C_DataOut[6]_i_4_n_0 ;
  wire \sI2C_DataOut[6]_i_5_n_0 ;
  wire \sI2C_DataOut[6]_i_6_n_0 ;
  wire \sI2C_DataOut[6]_i_7_n_0 ;
  wire \sI2C_DataOut[7]_i_4_n_0 ;
  wire \sI2C_DataOut[7]_i_5_n_0 ;
  wire \sI2C_DataOut[7]_i_6_n_0 ;
  wire \sI2C_DataOut[7]_i_7_n_0 ;
  wire \sI2C_DataOut_reg[0]_i_1_n_0 ;
  wire \sI2C_DataOut_reg[0]_i_2_n_0 ;
  wire \sI2C_DataOut_reg[0]_i_3_n_0 ;
  wire \sI2C_DataOut_reg[1]_i_1_n_0 ;
  wire \sI2C_DataOut_reg[1]_i_2_n_0 ;
  wire \sI2C_DataOut_reg[1]_i_3_n_0 ;
  wire \sI2C_DataOut_reg[2]_i_1_n_0 ;
  wire \sI2C_DataOut_reg[2]_i_2_n_0 ;
  wire \sI2C_DataOut_reg[2]_i_3_n_0 ;
  wire \sI2C_DataOut_reg[3]_i_1_n_0 ;
  wire \sI2C_DataOut_reg[3]_i_2_n_0 ;
  wire \sI2C_DataOut_reg[3]_i_3_n_0 ;
  wire \sI2C_DataOut_reg[4]_i_1_n_0 ;
  wire \sI2C_DataOut_reg[4]_i_2_n_0 ;
  wire \sI2C_DataOut_reg[4]_i_3_n_0 ;
  wire \sI2C_DataOut_reg[5]_i_1_n_0 ;
  wire \sI2C_DataOut_reg[5]_i_2_n_0 ;
  wire \sI2C_DataOut_reg[5]_i_3_n_0 ;
  wire \sI2C_DataOut_reg[6]_i_1_n_0 ;
  wire \sI2C_DataOut_reg[6]_i_2_n_0 ;
  wire \sI2C_DataOut_reg[6]_i_3_n_0 ;
  wire \sI2C_DataOut_reg[7]_i_1_n_0 ;
  wire \sI2C_DataOut_reg[7]_i_2_n_0 ;
  wire \sI2C_DataOut_reg[7]_i_3_n_0 ;

  (* FSM_ENCODED_STATES = "stregaddress:0100,stwrite:1000,stread:0010,stidle:0001" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_sState_reg[0] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_1),
        .D(I2C_SlaveController_n_2),
        .Q(\FSM_onehot_sState_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "stregaddress:0100,stwrite:1000,stread:0010,stidle:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sState_reg[1] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_1),
        .D(I2C_SlaveController_n_6),
        .Q(\FSM_onehot_sState_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "stregaddress:0100,stwrite:1000,stread:0010,stidle:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sState_reg[2] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_1),
        .D(I2C_SlaveController_n_5),
        .Q(\FSM_onehot_sState_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "stregaddress:0100,stwrite:1000,stread:0010,stidle:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sState_reg[3] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_1),
        .D(I2C_SlaveController_n_4),
        .Q(\FSM_onehot_sState_reg_n_0_[3] ),
        .R(1'b0));
  design_2_dvi2rgb_0_0__TWI_SlaveCtl I2C_SlaveController
       (.D(sAddr__0),
        .E(I2C_SlaveController_n_3),
        .\FSM_onehot_sState_reg[0] (I2C_SlaveController_n_5),
        .\FSM_onehot_sState_reg[0]_0 (\FSM_onehot_sState_reg_n_0_[3] ),
        .\FSM_onehot_sState_reg[0]_1 (\FSM_onehot_sState_reg_n_0_[1] ),
        .\FSM_onehot_sState_reg[0]_2 (\FSM_onehot_sState_reg_n_0_[2] ),
        .\FSM_onehot_sState_reg[0]_3 (\FSM_onehot_sState_reg_n_0_[0] ),
        .\FSM_onehot_sState_reg[2] (I2C_SlaveController_n_4),
        .\FSM_onehot_sState_reg[3] (I2C_SlaveController_n_1),
        .\FSM_onehot_sState_reg[3]_0 (I2C_SlaveController_n_2),
        .Q(sI2C_DataOut),
        .RefClk(RefClk),
        .SCL_I(SCL_I),
        .SDA_I(SDA_I),
        .SDA_T(SDA_T),
        .rd_wrn_reg_0(I2C_SlaveController_n_6),
        .\sAddr_reg[4] (\sAddr_rep[4]_i_2_n_0 ),
        .\sAddr_reg[5] (\sAddr_rep[5]_i_2_n_0 ),
        .\sAddr_reg[7] (sAddr__1),
        .\sAddr_reg[7]_0 (\sAddr_rep[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sAddr_reg[0] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_3),
        .D(sAddr__0[0]),
        .Q(sAddr__1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sAddr_reg[1] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_3),
        .D(sAddr__0[1]),
        .Q(sAddr__1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sAddr_reg[2] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_3),
        .D(sAddr__0[2]),
        .Q(sAddr__1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sAddr_reg[3] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_3),
        .D(sAddr__0[3]),
        .Q(sAddr__1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sAddr_reg[4] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_3),
        .D(sAddr__0[4]),
        .Q(sAddr__1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sAddr_reg[5] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_3),
        .D(sAddr__0[5]),
        .Q(sAddr__1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sAddr_reg[6] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_3),
        .D(sAddr__0[6]),
        .Q(sAddr__1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sAddr_reg[7] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_3),
        .D(sAddr__0[7]),
        .Q(sAddr__1[7]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sAddr_reg_rep[0] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_3),
        .D(sAddr__0[0]),
        .Q(sAddr[0]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sAddr_reg_rep[1] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_3),
        .D(sAddr__0[1]),
        .Q(sAddr[1]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sAddr_reg_rep[2] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_3),
        .D(sAddr__0[2]),
        .Q(sAddr[2]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sAddr_reg_rep[3] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_3),
        .D(sAddr__0[3]),
        .Q(sAddr[3]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sAddr_reg_rep[4] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_3),
        .D(sAddr__0[4]),
        .Q(sAddr[4]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sAddr_reg_rep[5] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_3),
        .D(sAddr__0[5]),
        .Q(sAddr[5]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sAddr_reg_rep[6] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_3),
        .D(sAddr__0[6]),
        .Q(sAddr[6]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sAddr_reg_rep[7] 
       (.C(RefClk),
        .CE(I2C_SlaveController_n_3),
        .D(sAddr__0[7]),
        .Q(sAddr[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sAddr_rep[4]_i_2 
       (.I0(sAddr__1[3]),
        .I1(sAddr__1[1]),
        .I2(sAddr__1[0]),
        .I3(sAddr__1[2]),
        .O(\sAddr_rep[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \sAddr_rep[5]_i_2 
       (.I0(sAddr__1[4]),
        .I1(sAddr__1[2]),
        .I2(sAddr__1[0]),
        .I3(sAddr__1[1]),
        .I4(sAddr__1[3]),
        .O(\sAddr_rep[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sAddr_rep[7]_i_3 
       (.I0(sAddr__1[5]),
        .I1(sAddr__1[3]),
        .I2(sAddr__1[1]),
        .I3(sAddr__1[0]),
        .I4(sAddr__1[2]),
        .I5(sAddr__1[4]),
        .O(\sAddr_rep[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1111110330133052)) 
    \sI2C_DataOut[0]_i_4 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[4]),
        .I4(sAddr[2]),
        .I5(sAddr[5]),
        .O(\sI2C_DataOut[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2100110013132520)) 
    \sI2C_DataOut[0]_i_5 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[2]),
        .I3(sAddr[1]),
        .I4(sAddr[5]),
        .I5(sAddr[4]),
        .O(\sI2C_DataOut[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5315134445114515)) 
    \sI2C_DataOut[0]_i_6 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[2]),
        .I3(sAddr[1]),
        .I4(sAddr[4]),
        .I5(sAddr[5]),
        .O(\sI2C_DataOut[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0040311741100404)) 
    \sI2C_DataOut[0]_i_7 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[2]),
        .I4(sAddr[4]),
        .I5(sAddr[5]),
        .O(\sI2C_DataOut[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0242000002110234)) 
    \sI2C_DataOut[1]_i_4 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[5]),
        .I4(sAddr[2]),
        .I5(sAddr[4]),
        .O(\sI2C_DataOut[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5114404144040606)) 
    \sI2C_DataOut[1]_i_5 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[5]),
        .I4(sAddr[2]),
        .I5(sAddr[4]),
        .O(\sI2C_DataOut[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h584A000002074D55)) 
    \sI2C_DataOut[1]_i_6 
       (.I0(sAddr[6]),
        .I1(sAddr[4]),
        .I2(sAddr[7]),
        .I3(sAddr[2]),
        .I4(sAddr[1]),
        .I5(sAddr[5]),
        .O(\sI2C_DataOut[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0011055300402002)) 
    \sI2C_DataOut[1]_i_7 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[5]),
        .I4(sAddr[2]),
        .I5(sAddr[4]),
        .O(\sI2C_DataOut[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0204001212152132)) 
    \sI2C_DataOut[2]_i_4 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[4]),
        .I4(sAddr[2]),
        .I5(sAddr[5]),
        .O(\sI2C_DataOut[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5111050002400400)) 
    \sI2C_DataOut[2]_i_5 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[5]),
        .I3(sAddr[1]),
        .I4(sAddr[2]),
        .I5(sAddr[4]),
        .O(\sI2C_DataOut[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1202044642462151)) 
    \sI2C_DataOut[2]_i_6 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[2]),
        .I3(sAddr[1]),
        .I4(sAddr[5]),
        .I5(sAddr[4]),
        .O(\sI2C_DataOut[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA020334004020301)) 
    \sI2C_DataOut[2]_i_7 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[4]),
        .I4(sAddr[5]),
        .I5(sAddr[2]),
        .O(\sI2C_DataOut[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0122044201510740)) 
    \sI2C_DataOut[3]_i_4 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[5]),
        .I3(sAddr[1]),
        .I4(sAddr[2]),
        .I5(sAddr[4]),
        .O(\sI2C_DataOut[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5154004144200040)) 
    \sI2C_DataOut[3]_i_5 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[5]),
        .I4(sAddr[2]),
        .I5(sAddr[4]),
        .O(\sI2C_DataOut[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3060404614072111)) 
    \sI2C_DataOut[3]_i_6 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[2]),
        .I4(sAddr[4]),
        .I5(sAddr[5]),
        .O(\sI2C_DataOut[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9020034204200323)) 
    \sI2C_DataOut[3]_i_7 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[4]),
        .I4(sAddr[5]),
        .I5(sAddr[2]),
        .O(\sI2C_DataOut[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4232240222531532)) 
    \sI2C_DataOut[4]_i_4 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[5]),
        .I4(sAddr[2]),
        .I5(sAddr[4]),
        .O(\sI2C_DataOut[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4104554610004041)) 
    \sI2C_DataOut[4]_i_5 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[4]),
        .I4(sAddr[5]),
        .I5(sAddr[2]),
        .O(\sI2C_DataOut[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5642066155214111)) 
    \sI2C_DataOut[4]_i_6 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[4]),
        .I4(sAddr[2]),
        .I5(sAddr[5]),
        .O(\sI2C_DataOut[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h805542021810520A)) 
    \sI2C_DataOut[4]_i_7 
       (.I0(sAddr[6]),
        .I1(sAddr[1]),
        .I2(sAddr[7]),
        .I3(sAddr[2]),
        .I4(sAddr[5]),
        .I5(sAddr[4]),
        .O(\sI2C_DataOut[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4206202442114530)) 
    \sI2C_DataOut[5]_i_4 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[4]),
        .I4(sAddr[2]),
        .I5(sAddr[5]),
        .O(\sI2C_DataOut[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1460021020244600)) 
    \sI2C_DataOut[5]_i_5 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[4]),
        .I3(sAddr[2]),
        .I4(sAddr[5]),
        .I5(sAddr[1]),
        .O(\sI2C_DataOut[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0440623417060131)) 
    \sI2C_DataOut[5]_i_6 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[2]),
        .I4(sAddr[4]),
        .I5(sAddr[5]),
        .O(\sI2C_DataOut[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9324520227001103)) 
    \sI2C_DataOut[5]_i_7 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[4]),
        .I4(sAddr[5]),
        .I5(sAddr[2]),
        .O(\sI2C_DataOut[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4602202220155232)) 
    \sI2C_DataOut[6]_i_4 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[5]),
        .I4(sAddr[2]),
        .I5(sAddr[4]),
        .O(\sI2C_DataOut[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1001100000462200)) 
    \sI2C_DataOut[6]_i_5 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[5]),
        .I4(sAddr[2]),
        .I5(sAddr[4]),
        .O(\sI2C_DataOut[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0014044444014311)) 
    \sI2C_DataOut[6]_i_6 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[5]),
        .I4(sAddr[2]),
        .I5(sAddr[4]),
        .O(\sI2C_DataOut[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0020632415020101)) 
    \sI2C_DataOut[6]_i_7 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[4]),
        .I4(sAddr[5]),
        .I5(sAddr[2]),
        .O(\sI2C_DataOut[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000204001310300)) 
    \sI2C_DataOut[7]_i_4 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[4]),
        .I3(sAddr[1]),
        .I4(sAddr[2]),
        .I5(sAddr[5]),
        .O(\sI2C_DataOut[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0005004200000000)) 
    \sI2C_DataOut[7]_i_5 
       (.I0(sAddr[6]),
        .I1(sAddr[2]),
        .I2(sAddr[7]),
        .I3(sAddr[5]),
        .I4(sAddr[4]),
        .I5(sAddr[1]),
        .O(\sI2C_DataOut[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000043000111)) 
    \sI2C_DataOut[7]_i_6 
       (.I0(sAddr[4]),
        .I1(sAddr[5]),
        .I2(sAddr[1]),
        .I3(sAddr[2]),
        .I4(sAddr[7]),
        .I5(sAddr[6]),
        .O(\sI2C_DataOut[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0014061020000001)) 
    \sI2C_DataOut[7]_i_7 
       (.I0(sAddr[6]),
        .I1(sAddr[7]),
        .I2(sAddr[1]),
        .I3(sAddr[2]),
        .I4(sAddr[5]),
        .I5(sAddr[4]),
        .O(\sI2C_DataOut[7]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sI2C_DataOut_reg[0] 
       (.C(RefClk),
        .CE(1'b1),
        .D(\sI2C_DataOut_reg[0]_i_1_n_0 ),
        .Q(sI2C_DataOut[0]),
        .R(1'b0));
  MUXF8 \sI2C_DataOut_reg[0]_i_1 
       (.I0(\sI2C_DataOut_reg[0]_i_2_n_0 ),
        .I1(\sI2C_DataOut_reg[0]_i_3_n_0 ),
        .O(\sI2C_DataOut_reg[0]_i_1_n_0 ),
        .S(sAddr[0]));
  MUXF7 \sI2C_DataOut_reg[0]_i_2 
       (.I0(\sI2C_DataOut[0]_i_4_n_0 ),
        .I1(\sI2C_DataOut[0]_i_5_n_0 ),
        .O(\sI2C_DataOut_reg[0]_i_2_n_0 ),
        .S(sAddr[3]));
  MUXF7 \sI2C_DataOut_reg[0]_i_3 
       (.I0(\sI2C_DataOut[0]_i_6_n_0 ),
        .I1(\sI2C_DataOut[0]_i_7_n_0 ),
        .O(\sI2C_DataOut_reg[0]_i_3_n_0 ),
        .S(sAddr[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sI2C_DataOut_reg[1] 
       (.C(RefClk),
        .CE(1'b1),
        .D(\sI2C_DataOut_reg[1]_i_1_n_0 ),
        .Q(sI2C_DataOut[1]),
        .R(1'b0));
  MUXF8 \sI2C_DataOut_reg[1]_i_1 
       (.I0(\sI2C_DataOut_reg[1]_i_2_n_0 ),
        .I1(\sI2C_DataOut_reg[1]_i_3_n_0 ),
        .O(\sI2C_DataOut_reg[1]_i_1_n_0 ),
        .S(sAddr[0]));
  MUXF7 \sI2C_DataOut_reg[1]_i_2 
       (.I0(\sI2C_DataOut[1]_i_4_n_0 ),
        .I1(\sI2C_DataOut[1]_i_5_n_0 ),
        .O(\sI2C_DataOut_reg[1]_i_2_n_0 ),
        .S(sAddr[3]));
  MUXF7 \sI2C_DataOut_reg[1]_i_3 
       (.I0(\sI2C_DataOut[1]_i_6_n_0 ),
        .I1(\sI2C_DataOut[1]_i_7_n_0 ),
        .O(\sI2C_DataOut_reg[1]_i_3_n_0 ),
        .S(sAddr[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sI2C_DataOut_reg[2] 
       (.C(RefClk),
        .CE(1'b1),
        .D(\sI2C_DataOut_reg[2]_i_1_n_0 ),
        .Q(sI2C_DataOut[2]),
        .R(1'b0));
  MUXF8 \sI2C_DataOut_reg[2]_i_1 
       (.I0(\sI2C_DataOut_reg[2]_i_2_n_0 ),
        .I1(\sI2C_DataOut_reg[2]_i_3_n_0 ),
        .O(\sI2C_DataOut_reg[2]_i_1_n_0 ),
        .S(sAddr[0]));
  MUXF7 \sI2C_DataOut_reg[2]_i_2 
       (.I0(\sI2C_DataOut[2]_i_4_n_0 ),
        .I1(\sI2C_DataOut[2]_i_5_n_0 ),
        .O(\sI2C_DataOut_reg[2]_i_2_n_0 ),
        .S(sAddr[3]));
  MUXF7 \sI2C_DataOut_reg[2]_i_3 
       (.I0(\sI2C_DataOut[2]_i_6_n_0 ),
        .I1(\sI2C_DataOut[2]_i_7_n_0 ),
        .O(\sI2C_DataOut_reg[2]_i_3_n_0 ),
        .S(sAddr[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sI2C_DataOut_reg[3] 
       (.C(RefClk),
        .CE(1'b1),
        .D(\sI2C_DataOut_reg[3]_i_1_n_0 ),
        .Q(sI2C_DataOut[3]),
        .R(1'b0));
  MUXF8 \sI2C_DataOut_reg[3]_i_1 
       (.I0(\sI2C_DataOut_reg[3]_i_2_n_0 ),
        .I1(\sI2C_DataOut_reg[3]_i_3_n_0 ),
        .O(\sI2C_DataOut_reg[3]_i_1_n_0 ),
        .S(sAddr[0]));
  MUXF7 \sI2C_DataOut_reg[3]_i_2 
       (.I0(\sI2C_DataOut[3]_i_4_n_0 ),
        .I1(\sI2C_DataOut[3]_i_5_n_0 ),
        .O(\sI2C_DataOut_reg[3]_i_2_n_0 ),
        .S(sAddr[3]));
  MUXF7 \sI2C_DataOut_reg[3]_i_3 
       (.I0(\sI2C_DataOut[3]_i_6_n_0 ),
        .I1(\sI2C_DataOut[3]_i_7_n_0 ),
        .O(\sI2C_DataOut_reg[3]_i_3_n_0 ),
        .S(sAddr[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sI2C_DataOut_reg[4] 
       (.C(RefClk),
        .CE(1'b1),
        .D(\sI2C_DataOut_reg[4]_i_1_n_0 ),
        .Q(sI2C_DataOut[4]),
        .R(1'b0));
  MUXF8 \sI2C_DataOut_reg[4]_i_1 
       (.I0(\sI2C_DataOut_reg[4]_i_2_n_0 ),
        .I1(\sI2C_DataOut_reg[4]_i_3_n_0 ),
        .O(\sI2C_DataOut_reg[4]_i_1_n_0 ),
        .S(sAddr[0]));
  MUXF7 \sI2C_DataOut_reg[4]_i_2 
       (.I0(\sI2C_DataOut[4]_i_4_n_0 ),
        .I1(\sI2C_DataOut[4]_i_5_n_0 ),
        .O(\sI2C_DataOut_reg[4]_i_2_n_0 ),
        .S(sAddr[3]));
  MUXF7 \sI2C_DataOut_reg[4]_i_3 
       (.I0(\sI2C_DataOut[4]_i_6_n_0 ),
        .I1(\sI2C_DataOut[4]_i_7_n_0 ),
        .O(\sI2C_DataOut_reg[4]_i_3_n_0 ),
        .S(sAddr[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sI2C_DataOut_reg[5] 
       (.C(RefClk),
        .CE(1'b1),
        .D(\sI2C_DataOut_reg[5]_i_1_n_0 ),
        .Q(sI2C_DataOut[5]),
        .R(1'b0));
  MUXF8 \sI2C_DataOut_reg[5]_i_1 
       (.I0(\sI2C_DataOut_reg[5]_i_2_n_0 ),
        .I1(\sI2C_DataOut_reg[5]_i_3_n_0 ),
        .O(\sI2C_DataOut_reg[5]_i_1_n_0 ),
        .S(sAddr[0]));
  MUXF7 \sI2C_DataOut_reg[5]_i_2 
       (.I0(\sI2C_DataOut[5]_i_4_n_0 ),
        .I1(\sI2C_DataOut[5]_i_5_n_0 ),
        .O(\sI2C_DataOut_reg[5]_i_2_n_0 ),
        .S(sAddr[3]));
  MUXF7 \sI2C_DataOut_reg[5]_i_3 
       (.I0(\sI2C_DataOut[5]_i_6_n_0 ),
        .I1(\sI2C_DataOut[5]_i_7_n_0 ),
        .O(\sI2C_DataOut_reg[5]_i_3_n_0 ),
        .S(sAddr[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sI2C_DataOut_reg[6] 
       (.C(RefClk),
        .CE(1'b1),
        .D(\sI2C_DataOut_reg[6]_i_1_n_0 ),
        .Q(sI2C_DataOut[6]),
        .R(1'b0));
  MUXF8 \sI2C_DataOut_reg[6]_i_1 
       (.I0(\sI2C_DataOut_reg[6]_i_2_n_0 ),
        .I1(\sI2C_DataOut_reg[6]_i_3_n_0 ),
        .O(\sI2C_DataOut_reg[6]_i_1_n_0 ),
        .S(sAddr[0]));
  MUXF7 \sI2C_DataOut_reg[6]_i_2 
       (.I0(\sI2C_DataOut[6]_i_4_n_0 ),
        .I1(\sI2C_DataOut[6]_i_5_n_0 ),
        .O(\sI2C_DataOut_reg[6]_i_2_n_0 ),
        .S(sAddr[3]));
  MUXF7 \sI2C_DataOut_reg[6]_i_3 
       (.I0(\sI2C_DataOut[6]_i_6_n_0 ),
        .I1(\sI2C_DataOut[6]_i_7_n_0 ),
        .O(\sI2C_DataOut_reg[6]_i_3_n_0 ),
        .S(sAddr[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sI2C_DataOut_reg[7] 
       (.C(RefClk),
        .CE(1'b1),
        .D(\sI2C_DataOut_reg[7]_i_1_n_0 ),
        .Q(sI2C_DataOut[7]),
        .R(1'b0));
  MUXF8 \sI2C_DataOut_reg[7]_i_1 
       (.I0(\sI2C_DataOut_reg[7]_i_2_n_0 ),
        .I1(\sI2C_DataOut_reg[7]_i_3_n_0 ),
        .O(\sI2C_DataOut_reg[7]_i_1_n_0 ),
        .S(sAddr[0]));
  MUXF7 \sI2C_DataOut_reg[7]_i_2 
       (.I0(\sI2C_DataOut[7]_i_4_n_0 ),
        .I1(\sI2C_DataOut[7]_i_5_n_0 ),
        .O(\sI2C_DataOut_reg[7]_i_2_n_0 ),
        .S(sAddr[3]));
  MUXF7 \sI2C_DataOut_reg[7]_i_3 
       (.I0(\sI2C_DataOut[7]_i_6_n_0 ),
        .I1(\sI2C_DataOut[7]_i_7_n_0 ),
        .O(\sI2C_DataOut_reg[7]_i_3_n_0 ),
        .S(sAddr[3]));
endmodule

(* ORIG_REF_NAME = "GlitchFilter" *) 
module design_2_dvi2rgb_0_0__GlitchFilter
   (\Filter.sIn_q_reg_0 ,
    \Filter.sOut_reg_0 ,
    out,
    RefClk,
    SS);
  output \Filter.sIn_q_reg_0 ;
  output \Filter.sOut_reg_0 ;
  input [0:0]out;
  input RefClk;
  input [0:0]SS;

  wire \Filter.cntPeriods[1]_i_1__0_n_0 ;
  wire \Filter.cntPeriods[2]_i_1__0_n_0 ;
  wire \Filter.cntPeriods[3]_i_2__0_n_0 ;
  wire \Filter.cntPeriods[3]_i_3__0_n_0 ;
  wire [3:0]\Filter.cntPeriods_reg ;
  wire \Filter.sIn_q_reg_0 ;
  wire \Filter.sOut_i_1__0_n_0 ;
  wire \Filter.sOut_reg_0 ;
  wire RefClk;
  wire [0:0]SS;
  wire [0:0]cntPeriods0__0;
  wire [0:0]out;

  (* \PinAttr:I0:HOLD_DETOUR  = "189" *) 
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \Filter.cntPeriods[0]_i_1__0 
       (.I0(\Filter.cntPeriods_reg [0]),
        .O(cntPeriods0__0));
  (* \PinAttr:I0:HOLD_DETOUR  = "193" *) 
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \Filter.cntPeriods[1]_i_1__0 
       (.I0(\Filter.cntPeriods_reg [0]),
        .I1(\Filter.cntPeriods_reg [1]),
        .O(\Filter.cntPeriods[1]_i_1__0_n_0 ));
  (* \PinAttr:I1:HOLD_DETOUR  = "193" *) 
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \Filter.cntPeriods[2]_i_1__0 
       (.I0(\Filter.cntPeriods_reg [1]),
        .I1(\Filter.cntPeriods_reg [0]),
        .I2(\Filter.cntPeriods_reg [2]),
        .O(\Filter.cntPeriods[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Filter.cntPeriods[3]_i_2__0 
       (.I0(\Filter.cntPeriods_reg [1]),
        .I1(\Filter.cntPeriods_reg [0]),
        .I2(\Filter.cntPeriods_reg [2]),
        .I3(\Filter.cntPeriods_reg [3]),
        .O(\Filter.cntPeriods[3]_i_2__0_n_0 ));
  (* \PinAttr:I1:HOLD_DETOUR  = "189" *) 
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \Filter.cntPeriods[3]_i_3__0 
       (.I0(\Filter.cntPeriods_reg [2]),
        .I1(\Filter.cntPeriods_reg [0]),
        .I2(\Filter.cntPeriods_reg [1]),
        .I3(\Filter.cntPeriods_reg [3]),
        .O(\Filter.cntPeriods[3]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \Filter.cntPeriods_reg[0] 
       (.C(RefClk),
        .CE(\Filter.cntPeriods[3]_i_2__0_n_0 ),
        .D(cntPeriods0__0),
        .Q(\Filter.cntPeriods_reg [0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Filter.cntPeriods_reg[1] 
       (.C(RefClk),
        .CE(\Filter.cntPeriods[3]_i_2__0_n_0 ),
        .D(\Filter.cntPeriods[1]_i_1__0_n_0 ),
        .Q(\Filter.cntPeriods_reg [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Filter.cntPeriods_reg[2] 
       (.C(RefClk),
        .CE(\Filter.cntPeriods[3]_i_2__0_n_0 ),
        .D(\Filter.cntPeriods[2]_i_1__0_n_0 ),
        .Q(\Filter.cntPeriods_reg [2]),
        .R(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Filter.cntPeriods_reg[3] 
       (.C(RefClk),
        .CE(\Filter.cntPeriods[3]_i_2__0_n_0 ),
        .D(\Filter.cntPeriods[3]_i_3__0_n_0 ),
        .Q(\Filter.cntPeriods_reg [3]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Filter.sIn_q_reg 
       (.C(RefClk),
        .CE(1'b1),
        .D(out),
        .Q(\Filter.sIn_q_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \Filter.sOut_i_1__0 
       (.I0(\Filter.sIn_q_reg_0 ),
        .I1(\Filter.cntPeriods_reg [3]),
        .I2(\Filter.cntPeriods_reg [2]),
        .I3(\Filter.cntPeriods_reg [0]),
        .I4(\Filter.cntPeriods_reg [1]),
        .I5(\Filter.sOut_reg_0 ),
        .O(\Filter.sOut_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Filter.sOut_reg 
       (.C(RefClk),
        .CE(1'b1),
        .D(\Filter.sOut_i_1__0_n_0 ),
        .Q(\Filter.sOut_reg_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "GlitchFilter" *) 
module design_2_dvi2rgb_0_0__GlitchFilter_6
   (sIn_q,
    sOut,
    out,
    RefClk,
    SS);
  output sIn_q;
  output sOut;
  input [0:0]out;
  input RefClk;
  input [0:0]SS;

  wire \Filter.cntPeriods[1]_i_1_n_0 ;
  wire \Filter.cntPeriods[2]_i_1_n_0 ;
  wire \Filter.cntPeriods[3]_i_2_n_0 ;
  wire \Filter.cntPeriods[3]_i_3_n_0 ;
  wire [3:0]\Filter.cntPeriods_reg ;
  wire \Filter.sOut_i_1_n_0 ;
  wire RefClk;
  wire [0:0]SS;
  wire [0:0]cntPeriods0;
  wire [0:0]out;
  wire sIn_q;
  wire sOut;

  (* \PinAttr:I0:HOLD_DETOUR  = "190" *) 
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \Filter.cntPeriods[0]_i_1 
       (.I0(\Filter.cntPeriods_reg [0]),
        .O(cntPeriods0));
  (* \PinAttr:I0:HOLD_DETOUR  = "194" *) 
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \Filter.cntPeriods[1]_i_1 
       (.I0(\Filter.cntPeriods_reg [0]),
        .I1(\Filter.cntPeriods_reg [1]),
        .O(\Filter.cntPeriods[1]_i_1_n_0 ));
  (* \PinAttr:I1:HOLD_DETOUR  = "194" *) 
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \Filter.cntPeriods[2]_i_1 
       (.I0(\Filter.cntPeriods_reg [1]),
        .I1(\Filter.cntPeriods_reg [0]),
        .I2(\Filter.cntPeriods_reg [2]),
        .O(\Filter.cntPeriods[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Filter.cntPeriods[3]_i_2 
       (.I0(\Filter.cntPeriods_reg [1]),
        .I1(\Filter.cntPeriods_reg [0]),
        .I2(\Filter.cntPeriods_reg [2]),
        .I3(\Filter.cntPeriods_reg [3]),
        .O(\Filter.cntPeriods[3]_i_2_n_0 ));
  (* \PinAttr:I1:HOLD_DETOUR  = "190" *) 
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \Filter.cntPeriods[3]_i_3 
       (.I0(\Filter.cntPeriods_reg [2]),
        .I1(\Filter.cntPeriods_reg [0]),
        .I2(\Filter.cntPeriods_reg [1]),
        .I3(\Filter.cntPeriods_reg [3]),
        .O(\Filter.cntPeriods[3]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \Filter.cntPeriods_reg[0] 
       (.C(RefClk),
        .CE(\Filter.cntPeriods[3]_i_2_n_0 ),
        .D(cntPeriods0),
        .Q(\Filter.cntPeriods_reg [0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Filter.cntPeriods_reg[1] 
       (.C(RefClk),
        .CE(\Filter.cntPeriods[3]_i_2_n_0 ),
        .D(\Filter.cntPeriods[1]_i_1_n_0 ),
        .Q(\Filter.cntPeriods_reg [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Filter.cntPeriods_reg[2] 
       (.C(RefClk),
        .CE(\Filter.cntPeriods[3]_i_2_n_0 ),
        .D(\Filter.cntPeriods[2]_i_1_n_0 ),
        .Q(\Filter.cntPeriods_reg [2]),
        .R(SS));
  FDSE #(
    .INIT(1'b1)) 
    \Filter.cntPeriods_reg[3] 
       (.C(RefClk),
        .CE(\Filter.cntPeriods[3]_i_2_n_0 ),
        .D(\Filter.cntPeriods[3]_i_3_n_0 ),
        .Q(\Filter.cntPeriods_reg [3]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \Filter.sIn_q_reg 
       (.C(RefClk),
        .CE(1'b1),
        .D(out),
        .Q(sIn_q),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \Filter.sOut_i_1 
       (.I0(sIn_q),
        .I1(\Filter.cntPeriods_reg [3]),
        .I2(\Filter.cntPeriods_reg [2]),
        .I3(\Filter.cntPeriods_reg [0]),
        .I4(\Filter.cntPeriods_reg [1]),
        .I5(sOut),
        .O(\Filter.sOut_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Filter.sOut_reg 
       (.C(RefClk),
        .CE(1'b1),
        .D(\Filter.sOut_i_1_n_0 ),
        .Q(sOut),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "InputSERDES" *) 
module design_2_dvi2rgb_0_0__InputSERDES
   (D,
    pDataInRaw,
    TMDS_Data_p,
    TMDS_Data_n,
    CLK,
    pIDLY_CE,
    pIDLY_INC,
    pIDLY_LD,
    \pDataQ_reg[1] ,
    \pDataQ_reg[8] ,
    CLKB,
    out);
  output [4:0]D;
  output [9:0]pDataInRaw;
  input [0:0]TMDS_Data_p;
  input [0:0]TMDS_Data_n;
  input CLK;
  input pIDLY_CE;
  input pIDLY_INC;
  input pIDLY_LD;
  input \pDataQ_reg[1] ;
  input \pDataQ_reg[8] ;
  input CLKB;
  input [0:0]out;

  wire CLK;
  wire CLKB;
  wire [4:0]D;
  wire [0:0]TMDS_Data_n;
  wire [0:0]TMDS_Data_p;
  wire icascade1;
  wire icascade2;
  wire [0:0]out;
  wire [9:0]pDataInRaw;
  wire \pDataQ_reg[1] ;
  wire \pDataQ_reg[8] ;
  wire pIDLY_CE;
  wire pIDLY_INC;
  wire pIDLY_LD;
  wire sDataIn;
  wire sDataInDly;
  wire NLW_DeserializerMaster_O_UNCONNECTED;
  wire NLW_DeserializerSlave_O_UNCONNECTED;
  wire NLW_DeserializerSlave_Q1_UNCONNECTED;
  wire NLW_DeserializerSlave_Q2_UNCONNECTED;
  wire NLW_DeserializerSlave_Q5_UNCONNECTED;
  wire NLW_DeserializerSlave_Q6_UNCONNECTED;
  wire NLW_DeserializerSlave_Q7_UNCONNECTED;
  wire NLW_DeserializerSlave_Q8_UNCONNECTED;
  wire NLW_DeserializerSlave_SHIFTOUT1_UNCONNECTED;
  wire NLW_DeserializerSlave_SHIFTOUT2_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(10),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("NETWORKING"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    DeserializerMaster
       (.BITSLIP(\pDataQ_reg[1] ),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\pDataQ_reg[8] ),
        .CLKB(CLKB),
        .CLKDIV(CLK),
        .CLKDIVP(1'b0),
        .D(1'b0),
        .DDLY(sDataInDly),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(NLW_DeserializerMaster_O_UNCONNECTED),
        .OCLK(1'b0),
        .OCLKB(1'b0),
        .OFB(1'b0),
        .Q1(pDataInRaw[9]),
        .Q2(pDataInRaw[8]),
        .Q3(pDataInRaw[7]),
        .Q4(pDataInRaw[6]),
        .Q5(pDataInRaw[5]),
        .Q6(pDataInRaw[4]),
        .Q7(pDataInRaw[3]),
        .Q8(pDataInRaw[2]),
        .RST(out),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(icascade1),
        .SHIFTOUT2(icascade2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(10),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("NETWORKING"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("SLAVE"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    DeserializerSlave
       (.BITSLIP(\pDataQ_reg[1] ),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\pDataQ_reg[8] ),
        .CLKB(CLKB),
        .CLKDIV(CLK),
        .CLKDIVP(1'b0),
        .D(1'b0),
        .DDLY(1'b0),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(NLW_DeserializerSlave_O_UNCONNECTED),
        .OCLK(1'b0),
        .OCLKB(1'b0),
        .OFB(1'b0),
        .Q1(NLW_DeserializerSlave_Q1_UNCONNECTED),
        .Q2(NLW_DeserializerSlave_Q2_UNCONNECTED),
        .Q3(pDataInRaw[1]),
        .Q4(pDataInRaw[0]),
        .Q5(NLW_DeserializerSlave_Q5_UNCONNECTED),
        .Q6(NLW_DeserializerSlave_Q6_UNCONNECTED),
        .Q7(NLW_DeserializerSlave_Q7_UNCONNECTED),
        .Q8(NLW_DeserializerSlave_Q8_UNCONNECTED),
        .RST(out),
        .SHIFTIN1(icascade1),
        .SHIFTIN2(icascade2),
        .SHIFTOUT1(NLW_DeserializerSlave_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_DeserializerSlave_SHIFTOUT2_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUFDS InputBuffer
       (.I(TMDS_Data_p),
        .IB(TMDS_Data_n),
        .O(sDataIn));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    InputDelay
       (.C(CLK),
        .CE(pIDLY_CE),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(D),
        .DATAIN(1'b0),
        .DATAOUT(sDataInDly),
        .IDATAIN(sDataIn),
        .INC(pIDLY_INC),
        .LD(pIDLY_LD),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
endmodule

(* ORIG_REF_NAME = "InputSERDES" *) 
module design_2_dvi2rgb_0_0__InputSERDES_11
   (D,
    pDataInRaw,
    TMDS_Data_p,
    TMDS_Data_n,
    CLK,
    pIDLY_CE,
    pIDLY_INC,
    pIDLY_LD,
    \pDataQ_reg[1] ,
    \pDataQ_reg[1]_0 ,
    CLKB,
    AS);
  output [4:0]D;
  output [9:0]pDataInRaw;
  input [0:0]TMDS_Data_p;
  input [0:0]TMDS_Data_n;
  input CLK;
  input pIDLY_CE;
  input pIDLY_INC;
  input pIDLY_LD;
  input \pDataQ_reg[1] ;
  input \pDataQ_reg[1]_0 ;
  input CLKB;
  input [0:0]AS;

  wire [0:0]AS;
  wire CLK;
  wire CLKB;
  wire [4:0]D;
  wire [0:0]TMDS_Data_n;
  wire [0:0]TMDS_Data_p;
  wire icascade1;
  wire icascade2;
  wire [9:0]pDataInRaw;
  wire \pDataQ_reg[1] ;
  wire \pDataQ_reg[1]_0 ;
  wire pIDLY_CE;
  wire pIDLY_INC;
  wire pIDLY_LD;
  wire sDataIn;
  wire sDataInDly;
  wire NLW_DeserializerMaster_O_UNCONNECTED;
  wire NLW_DeserializerSlave_O_UNCONNECTED;
  wire NLW_DeserializerSlave_Q1_UNCONNECTED;
  wire NLW_DeserializerSlave_Q2_UNCONNECTED;
  wire NLW_DeserializerSlave_Q5_UNCONNECTED;
  wire NLW_DeserializerSlave_Q6_UNCONNECTED;
  wire NLW_DeserializerSlave_Q7_UNCONNECTED;
  wire NLW_DeserializerSlave_Q8_UNCONNECTED;
  wire NLW_DeserializerSlave_SHIFTOUT1_UNCONNECTED;
  wire NLW_DeserializerSlave_SHIFTOUT2_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(10),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("NETWORKING"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    DeserializerMaster
       (.BITSLIP(\pDataQ_reg[1] ),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\pDataQ_reg[1]_0 ),
        .CLKB(CLKB),
        .CLKDIV(CLK),
        .CLKDIVP(1'b0),
        .D(1'b0),
        .DDLY(sDataInDly),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(NLW_DeserializerMaster_O_UNCONNECTED),
        .OCLK(1'b0),
        .OCLKB(1'b0),
        .OFB(1'b0),
        .Q1(pDataInRaw[9]),
        .Q2(pDataInRaw[8]),
        .Q3(pDataInRaw[7]),
        .Q4(pDataInRaw[6]),
        .Q5(pDataInRaw[5]),
        .Q6(pDataInRaw[4]),
        .Q7(pDataInRaw[3]),
        .Q8(pDataInRaw[2]),
        .RST(AS),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(icascade1),
        .SHIFTOUT2(icascade2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(10),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("NETWORKING"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("SLAVE"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    DeserializerSlave
       (.BITSLIP(\pDataQ_reg[1] ),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\pDataQ_reg[1]_0 ),
        .CLKB(CLKB),
        .CLKDIV(CLK),
        .CLKDIVP(1'b0),
        .D(1'b0),
        .DDLY(1'b0),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(NLW_DeserializerSlave_O_UNCONNECTED),
        .OCLK(1'b0),
        .OCLKB(1'b0),
        .OFB(1'b0),
        .Q1(NLW_DeserializerSlave_Q1_UNCONNECTED),
        .Q2(NLW_DeserializerSlave_Q2_UNCONNECTED),
        .Q3(pDataInRaw[1]),
        .Q4(pDataInRaw[0]),
        .Q5(NLW_DeserializerSlave_Q5_UNCONNECTED),
        .Q6(NLW_DeserializerSlave_Q6_UNCONNECTED),
        .Q7(NLW_DeserializerSlave_Q7_UNCONNECTED),
        .Q8(NLW_DeserializerSlave_Q8_UNCONNECTED),
        .RST(AS),
        .SHIFTIN1(icascade1),
        .SHIFTIN2(icascade2),
        .SHIFTOUT1(NLW_DeserializerSlave_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_DeserializerSlave_SHIFTOUT2_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUFDS InputBuffer
       (.I(TMDS_Data_p),
        .IB(TMDS_Data_n),
        .O(sDataIn));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    InputDelay
       (.C(CLK),
        .CE(pIDLY_CE),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(D),
        .DATAIN(1'b0),
        .DATAOUT(sDataInDly),
        .IDATAIN(sDataIn),
        .INC(pIDLY_INC),
        .LD(pIDLY_LD),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
endmodule

(* ORIG_REF_NAME = "InputSERDES" *) 
module design_2_dvi2rgb_0_0__InputSERDES_18
   (D,
    pDataInRaw,
    TMDS_Data_p,
    TMDS_Data_n,
    CLK,
    pIDLY_CE,
    pIDLY_INC,
    pIDLY_LD,
    \pDataQ_reg[1] ,
    \pDataQ_reg[8] ,
    CLKB,
    AS);
  output [4:0]D;
  output [9:0]pDataInRaw;
  input [0:0]TMDS_Data_p;
  input [0:0]TMDS_Data_n;
  input CLK;
  input pIDLY_CE;
  input pIDLY_INC;
  input pIDLY_LD;
  input \pDataQ_reg[1] ;
  input \pDataQ_reg[8] ;
  input CLKB;
  input [0:0]AS;

  wire [0:0]AS;
  wire CLK;
  wire CLKB;
  wire [4:0]D;
  wire [0:0]TMDS_Data_n;
  wire [0:0]TMDS_Data_p;
  wire icascade1;
  wire icascade2;
  wire [9:0]pDataInRaw;
  wire \pDataQ_reg[1] ;
  wire \pDataQ_reg[8] ;
  wire pIDLY_CE;
  wire pIDLY_INC;
  wire pIDLY_LD;
  wire sDataIn;
  wire sDataInDly;
  wire NLW_DeserializerMaster_O_UNCONNECTED;
  wire NLW_DeserializerSlave_O_UNCONNECTED;
  wire NLW_DeserializerSlave_Q1_UNCONNECTED;
  wire NLW_DeserializerSlave_Q2_UNCONNECTED;
  wire NLW_DeserializerSlave_Q5_UNCONNECTED;
  wire NLW_DeserializerSlave_Q6_UNCONNECTED;
  wire NLW_DeserializerSlave_Q7_UNCONNECTED;
  wire NLW_DeserializerSlave_Q8_UNCONNECTED;
  wire NLW_DeserializerSlave_SHIFTOUT1_UNCONNECTED;
  wire NLW_DeserializerSlave_SHIFTOUT2_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(10),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("NETWORKING"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    DeserializerMaster
       (.BITSLIP(\pDataQ_reg[1] ),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\pDataQ_reg[8] ),
        .CLKB(CLKB),
        .CLKDIV(CLK),
        .CLKDIVP(1'b0),
        .D(1'b0),
        .DDLY(sDataInDly),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(NLW_DeserializerMaster_O_UNCONNECTED),
        .OCLK(1'b0),
        .OCLKB(1'b0),
        .OFB(1'b0),
        .Q1(pDataInRaw[9]),
        .Q2(pDataInRaw[8]),
        .Q3(pDataInRaw[7]),
        .Q4(pDataInRaw[6]),
        .Q5(pDataInRaw[5]),
        .Q6(pDataInRaw[4]),
        .Q7(pDataInRaw[3]),
        .Q8(pDataInRaw[2]),
        .RST(AS),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(icascade1),
        .SHIFTOUT2(icascade2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(10),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("NETWORKING"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("SLAVE"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    DeserializerSlave
       (.BITSLIP(\pDataQ_reg[1] ),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(\pDataQ_reg[8] ),
        .CLKB(CLKB),
        .CLKDIV(CLK),
        .CLKDIVP(1'b0),
        .D(1'b0),
        .DDLY(1'b0),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(NLW_DeserializerSlave_O_UNCONNECTED),
        .OCLK(1'b0),
        .OCLKB(1'b0),
        .OFB(1'b0),
        .Q1(NLW_DeserializerSlave_Q1_UNCONNECTED),
        .Q2(NLW_DeserializerSlave_Q2_UNCONNECTED),
        .Q3(pDataInRaw[1]),
        .Q4(pDataInRaw[0]),
        .Q5(NLW_DeserializerSlave_Q5_UNCONNECTED),
        .Q6(NLW_DeserializerSlave_Q6_UNCONNECTED),
        .Q7(NLW_DeserializerSlave_Q7_UNCONNECTED),
        .Q8(NLW_DeserializerSlave_Q8_UNCONNECTED),
        .RST(AS),
        .SHIFTIN1(icascade1),
        .SHIFTIN2(icascade2),
        .SHIFTOUT1(NLW_DeserializerSlave_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_DeserializerSlave_SHIFTOUT2_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUFDS InputBuffer
       (.I(TMDS_Data_p),
        .IB(TMDS_Data_n),
        .O(sDataIn));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    InputDelay
       (.C(CLK),
        .CE(pIDLY_CE),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(D),
        .DATAIN(1'b0),
        .DATAOUT(sDataInDly),
        .IDATAIN(sDataIn),
        .INC(pIDLY_INC),
        .LD(pIDLY_LD),
        .LDPIPEEN(1'b0),
        .REGRST(1'b0));
endmodule

(* ORIG_REF_NAME = "PhaseAlign" *) 
module design_2_dvi2rgb_0_0__PhaseAlign
   (pIDLY_CE,
    pIDLY_INC,
    pIDLY_LD,
    pVld_2,
    pError_reg_0,
    \pState_reg[1]_0 ,
    pBitslip0,
    CLK,
    out,
    pAlignErr_q,
    SS,
    D,
    \pIDLY_CNT_Q_reg[4]_0 );
  output pIDLY_CE;
  output pIDLY_INC;
  output pIDLY_LD;
  output pVld_2;
  output pError_reg_0;
  output \pState_reg[1]_0 ;
  output pBitslip0;
  input CLK;
  input [0:0]out;
  input pAlignErr_q;
  input [0:0]SS;
  input [8:0]D;
  input [4:0]\pIDLY_CNT_Q_reg[4]_0 ;

  wire CLK;
  wire [8:0]D;
  wire [0:0]SS;
  wire iIn_q_i_2_n_0;
  wire [0:0]out;
  wire pAlignErr_q;
  wire pAligned_i_1_n_0;
  wire pBitslip0;
  wire pBlankBegin;
  wire pBlankBegin0;
  wire [5:1]pCenterTap;
  wire \pCenterTap[0]_i_1_n_0 ;
  wire \pCenterTap[3]_i_2_n_0 ;
  wire \pCenterTap[5]_i_1_n_0 ;
  wire \pCenterTap[5]_i_3_n_0 ;
  wire \pCenterTap[5]_i_4_n_0 ;
  wire \pCenterTap_reg_n_0_[0] ;
  wire \pCtlTknCnt[6]_i_3_n_0 ;
  wire [6:0]pCtlTknCnt_reg;
  wire pCtlTknOvf_i_1_n_0;
  wire pCtlTknOvf_reg_n_0;
  wire pCtlTknRst;
  wire [8:0]pDataQ;
  wire pDelayCenter;
  wire [4:0]pDelayCenter00;
  wire pDelayCenter_i_1_n_0;
  wire pDelayCenter_i_2_n_0;
  wire pDelayOvf;
  wire pDelayOvf_i_1_n_0;
  wire [1:0]pDelayWaitCnt;
  wire \pDelayWaitCnt[0]_i_1_n_0 ;
  wire \pDelayWaitCnt[1]_i_1_n_0 ;
  wire \pDelayWaitCnt[1]_i_2_n_0 ;
  wire \pDelayWaitCnt[1]_i_3_n_0 ;
  wire pDelayWaitOvf_i_1_n_0;
  wire pDelayWaitOvf_i_2_n_0;
  wire pDelayWaitOvf_reg_n_0;
  wire pError_i_1_n_0;
  wire pError_reg_0;
  wire \pEyeOpenCnt[4]_i_4_n_0 ;
  wire \pEyeOpenCnt[4]_i_5_n_0 ;
  wire \pEyeOpenCnt_reg_n_0_[0] ;
  wire \pEyeOpenCnt_reg_n_0_[1] ;
  wire \pEyeOpenCnt_reg_n_0_[2] ;
  wire \pEyeOpenCnt_reg_n_0_[3] ;
  wire \pEyeOpenCnt_reg_n_0_[4] ;
  wire pEyeOpenEn;
  wire pEyeOpenRst;
  wire pFoundEyeFlag_i_1_n_0;
  wire pFoundEyeFlag_i_2_n_0;
  wire pFoundEyeFlag_reg_n_0;
  wire pFoundJtrFlag_i_1_n_0;
  wire pFoundJtrFlag_reg_n_0;
  wire pIDLY_CE;
  wire pIDLY_CE_i_1_n_0;
  wire [4:0]pIDLY_CNT_Q;
  wire [4:0]\pIDLY_CNT_Q_reg[4]_0 ;
  wire pIDLY_INC;
  wire pIDLY_INC_i_1_n_0;
  wire pIDLY_INC_i_2_n_0;
  wire pIDLY_LD;
  wire pIDLY_LD_i_1_n_0;
  wire [10:0]pState;
  wire [10:0]pStateNxt;
  wire \pStateNxt_inferred__8/i___0_n_0 ;
  wire \pStateNxt_inferred__8/i___1_n_0 ;
  wire \pStateNxt_inferred__8/i___2_n_0 ;
  wire \pStateNxt_inferred__8/i__n_0 ;
  wire \pState[10]_i_1_n_0 ;
  wire \pState[10]_i_3_n_0 ;
  wire \pState[10]_i_4_n_0 ;
  wire \pState[10]_i_5_n_0 ;
  wire \pState[10]_i_6_n_0 ;
  wire \pState[5]_i_2_n_0 ;
  wire \pState_reg[1]_0 ;
  wire \pState_reg_n_0_[4] ;
  wire pTknFlag;
  wire pTknFlag0;
  wire pTknFlagQ;
  wire pTknFlag_i_2_n_0;
  wire pTknFlag_i_3_n_0;
  wire pVld_2;
  wire [6:0]p_0_in;
  wire [4:0]plusOp;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEB)) 
    iIn_q_i_1
       (.I0(iIn_q_i_2_n_0),
        .I1(pState[1]),
        .I2(pState[2]),
        .I3(pState[9]),
        .I4(pState[10]),
        .I5(\pState[10]_i_5_n_0 ),
        .O(\pState_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    iIn_q_i_2
       (.I0(\pState_reg_n_0_[4] ),
        .I1(pState[0]),
        .I2(pState[3]),
        .I3(pState[5]),
        .I4(pState[7]),
        .O(iIn_q_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    pAligned_i_1
       (.I0(pState[6]),
        .I1(pState[8]),
        .I2(pState[10]),
        .I3(pState[9]),
        .I4(pState[1]),
        .I5(\pDelayWaitCnt[1]_i_3_n_0 ),
        .O(pAligned_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pAligned_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pAligned_i_1_n_0),
        .Q(pVld_2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    pBitslip_i_1
       (.I0(pError_reg_0),
        .I1(pAlignErr_q),
        .O(pBitslip0));
  LUT2 #(
    .INIT(4'h2)) 
    pBlankBegin_i_1
       (.I0(pTknFlag),
        .I1(pTknFlagQ),
        .O(pBlankBegin0));
  FDRE #(
    .INIT(1'b0)) 
    pBlankBegin_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pBlankBegin0),
        .Q(pBlankBegin),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF62)) 
    \pCenterTap[0]_i_1 
       (.I0(\pCenterTap_reg_n_0_[0] ),
        .I1(pEyeOpenEn),
        .I2(\pCenterTap[5]_i_3_n_0 ),
        .I3(pEyeOpenRst),
        .O(\pCenterTap[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88F8F888)) 
    \pCenterTap[1]_i_1 
       (.I0(pEyeOpenRst),
        .I1(pIDLY_CNT_Q[0]),
        .I2(\pCenterTap[5]_i_3_n_0 ),
        .I3(pDelayCenter00[0]),
        .I4(\pCenterTap_reg_n_0_[0] ),
        .O(pCenterTap[1]));
  LUT6 #(
    .INIT(64'h88F8F8F8F8888888)) 
    \pCenterTap[2]_i_1 
       (.I0(pEyeOpenRst),
        .I1(pIDLY_CNT_Q[1]),
        .I2(\pCenterTap[5]_i_3_n_0 ),
        .I3(pDelayCenter00[0]),
        .I4(\pCenterTap_reg_n_0_[0] ),
        .I5(pDelayCenter00[1]),
        .O(pCenterTap[2]));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    \pCenterTap[3]_i_1 
       (.I0(pEyeOpenRst),
        .I1(pIDLY_CNT_Q[2]),
        .I2(\pCenterTap[5]_i_3_n_0 ),
        .I3(\pCenterTap[3]_i_2_n_0 ),
        .I4(pDelayCenter00[2]),
        .O(pCenterTap[3]));
  LUT3 #(
    .INIT(8'h7F)) 
    \pCenterTap[3]_i_2 
       (.I0(pDelayCenter00[0]),
        .I1(\pCenterTap_reg_n_0_[0] ),
        .I2(pDelayCenter00[1]),
        .O(\pCenterTap[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    \pCenterTap[4]_i_1 
       (.I0(pEyeOpenRst),
        .I1(pIDLY_CNT_Q[3]),
        .I2(\pCenterTap[5]_i_3_n_0 ),
        .I3(\pCenterTap[5]_i_4_n_0 ),
        .I4(pDelayCenter00[3]),
        .O(pCenterTap[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \pCenterTap[5]_i_1 
       (.I0(pEyeOpenEn),
        .I1(pEyeOpenRst),
        .O(\pCenterTap[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8F888F88888F888)) 
    \pCenterTap[5]_i_2 
       (.I0(pEyeOpenRst),
        .I1(pIDLY_CNT_Q[4]),
        .I2(\pCenterTap[5]_i_3_n_0 ),
        .I3(pDelayCenter00[3]),
        .I4(\pCenterTap[5]_i_4_n_0 ),
        .I5(pDelayCenter00[4]),
        .O(pCenterTap[5]));
  LUT4 #(
    .INIT(16'hFFD9)) 
    \pCenterTap[5]_i_3 
       (.I0(pState[0]),
        .I1(\pState_reg_n_0_[4] ),
        .I2(pFoundEyeFlag_reg_n_0),
        .I3(\pEyeOpenCnt[4]_i_4_n_0 ),
        .O(\pCenterTap[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pCenterTap[5]_i_4 
       (.I0(pDelayCenter00[1]),
        .I1(\pCenterTap_reg_n_0_[0] ),
        .I2(pDelayCenter00[0]),
        .I3(pDelayCenter00[2]),
        .O(\pCenterTap[5]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pCenterTap_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pCenterTap[0]_i_1_n_0 ),
        .Q(\pCenterTap_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pCenterTap_reg[1] 
       (.C(CLK),
        .CE(\pCenterTap[5]_i_1_n_0 ),
        .D(pCenterTap[1]),
        .Q(pDelayCenter00[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pCenterTap_reg[2] 
       (.C(CLK),
        .CE(\pCenterTap[5]_i_1_n_0 ),
        .D(pCenterTap[2]),
        .Q(pDelayCenter00[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pCenterTap_reg[3] 
       (.C(CLK),
        .CE(\pCenterTap[5]_i_1_n_0 ),
        .D(pCenterTap[3]),
        .Q(pDelayCenter00[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pCenterTap_reg[4] 
       (.C(CLK),
        .CE(\pCenterTap[5]_i_1_n_0 ),
        .D(pCenterTap[4]),
        .Q(pDelayCenter00[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pCenterTap_reg[5] 
       (.C(CLK),
        .CE(\pCenterTap[5]_i_1_n_0 ),
        .D(pCenterTap[5]),
        .Q(pDelayCenter00[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pCtlTknCnt[0]_i_1 
       (.I0(pCtlTknCnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pCtlTknCnt[1]_i_1 
       (.I0(pCtlTknCnt_reg[0]),
        .I1(pCtlTknCnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \pCtlTknCnt[2]_i_1 
       (.I0(pCtlTknCnt_reg[1]),
        .I1(pCtlTknCnt_reg[0]),
        .I2(pCtlTknCnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pCtlTknCnt[3]_i_1 
       (.I0(pCtlTknCnt_reg[2]),
        .I1(pCtlTknCnt_reg[0]),
        .I2(pCtlTknCnt_reg[1]),
        .I3(pCtlTknCnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \pCtlTknCnt[4]_i_1 
       (.I0(pCtlTknCnt_reg[3]),
        .I1(pCtlTknCnt_reg[1]),
        .I2(pCtlTknCnt_reg[0]),
        .I3(pCtlTknCnt_reg[2]),
        .I4(pCtlTknCnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \pCtlTknCnt[5]_i_1 
       (.I0(pCtlTknCnt_reg[4]),
        .I1(pCtlTknCnt_reg[2]),
        .I2(pCtlTknCnt_reg[0]),
        .I3(pCtlTknCnt_reg[1]),
        .I4(pCtlTknCnt_reg[3]),
        .I5(pCtlTknCnt_reg[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pCtlTknCnt[6]_i_1 
       (.I0(pState[2]),
        .I1(pState[1]),
        .I2(pState[9]),
        .I3(pState[10]),
        .I4(\pState[10]_i_5_n_0 ),
        .I5(iIn_q_i_2_n_0),
        .O(pCtlTknRst));
  LUT2 #(
    .INIT(4'h9)) 
    \pCtlTknCnt[6]_i_2 
       (.I0(\pCtlTknCnt[6]_i_3_n_0 ),
        .I1(pCtlTknCnt_reg[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \pCtlTknCnt[6]_i_3 
       (.I0(pCtlTknCnt_reg[4]),
        .I1(pCtlTknCnt_reg[2]),
        .I2(pCtlTknCnt_reg[0]),
        .I3(pCtlTknCnt_reg[1]),
        .I4(pCtlTknCnt_reg[3]),
        .I5(pCtlTknCnt_reg[5]),
        .O(\pCtlTknCnt[6]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(pCtlTknCnt_reg[0]),
        .R(pCtlTknRst));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(pCtlTknCnt_reg[1]),
        .R(pCtlTknRst));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(pCtlTknCnt_reg[2]),
        .R(pCtlTknRst));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(pCtlTknCnt_reg[3]),
        .R(pCtlTknRst));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(pCtlTknCnt_reg[4]),
        .R(pCtlTknRst));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(pCtlTknCnt_reg[5]),
        .R(pCtlTknRst));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(pCtlTknCnt_reg[6]),
        .R(pCtlTknRst));
  LUT4 #(
    .INIT(16'hF044)) 
    pCtlTknOvf_i_1
       (.I0(\pCtlTknCnt[6]_i_3_n_0 ),
        .I1(pCtlTknCnt_reg[6]),
        .I2(pCtlTknOvf_reg_n_0),
        .I3(pCtlTknRst),
        .O(pCtlTknOvf_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pCtlTknOvf_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pCtlTknOvf_i_1_n_0),
        .Q(pCtlTknOvf_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(pDataQ[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(pDataQ[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(pDataQ[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(pDataQ[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(pDataQ[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(pDataQ[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(pDataQ[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(pDataQ[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(pDataQ[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h82000082)) 
    pDelayCenter_i_1
       (.I0(pDelayCenter_i_2_n_0),
        .I1(pDelayCenter00[4]),
        .I2(pIDLY_CNT_Q[4]),
        .I3(pDelayCenter00[3]),
        .I4(pIDLY_CNT_Q[3]),
        .O(pDelayCenter_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    pDelayCenter_i_2
       (.I0(pDelayCenter00[2]),
        .I1(pIDLY_CNT_Q[2]),
        .I2(pDelayCenter00[1]),
        .I3(pIDLY_CNT_Q[1]),
        .I4(pIDLY_CNT_Q[0]),
        .I5(pDelayCenter00[0]),
        .O(pDelayCenter_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pDelayCenter_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pDelayCenter_i_1_n_0),
        .Q(pDelayCenter),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    pDelayOvf_i_1
       (.I0(pIDLY_CNT_Q[0]),
        .I1(pIDLY_CNT_Q[1]),
        .I2(pIDLY_CNT_Q[2]),
        .I3(pIDLY_CNT_Q[4]),
        .I4(pIDLY_CNT_Q[3]),
        .O(pDelayOvf_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pDelayOvf_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pDelayOvf_i_1_n_0),
        .Q(pDelayOvf),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01100000)) 
    \pDelayWaitCnt[0]_i_1 
       (.I0(pDelayWaitCnt[0]),
        .I1(\pDelayWaitCnt[1]_i_2_n_0 ),
        .I2(pState[6]),
        .I3(pState[8]),
        .I4(\pDelayWaitCnt[1]_i_3_n_0 ),
        .O(\pDelayWaitCnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0006060000000000)) 
    \pDelayWaitCnt[1]_i_1 
       (.I0(pDelayWaitCnt[1]),
        .I1(pDelayWaitCnt[0]),
        .I2(\pDelayWaitCnt[1]_i_2_n_0 ),
        .I3(pState[6]),
        .I4(pState[8]),
        .I5(\pDelayWaitCnt[1]_i_3_n_0 ),
        .O(\pDelayWaitCnt[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \pDelayWaitCnt[1]_i_2 
       (.I0(pState[10]),
        .I1(pState[9]),
        .I2(pState[1]),
        .O(\pDelayWaitCnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \pDelayWaitCnt[1]_i_3 
       (.I0(pState[7]),
        .I1(pState[5]),
        .I2(pState[3]),
        .I3(pState[0]),
        .I4(\pState_reg_n_0_[4] ),
        .I5(pState[2]),
        .O(\pDelayWaitCnt[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pDelayWaitCnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pDelayWaitCnt[0]_i_1_n_0 ),
        .Q(pDelayWaitCnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDelayWaitCnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pDelayWaitCnt[1]_i_1_n_0 ),
        .Q(pDelayWaitCnt[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF2FFFFFF02000000)) 
    pDelayWaitOvf_i_1
       (.I0(pDelayWaitCnt[1]),
        .I1(pDelayWaitCnt[0]),
        .I2(\pDelayWaitCnt[1]_i_2_n_0 ),
        .I3(pDelayWaitOvf_i_2_n_0),
        .I4(\pDelayWaitCnt[1]_i_3_n_0 ),
        .I5(pDelayWaitOvf_reg_n_0),
        .O(pDelayWaitOvf_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    pDelayWaitOvf_i_2
       (.I0(pState[6]),
        .I1(pState[8]),
        .O(pDelayWaitOvf_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pDelayWaitOvf_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pDelayWaitOvf_i_1_n_0),
        .Q(pDelayWaitOvf_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    pError_i_1
       (.I0(pState[6]),
        .I1(pState[8]),
        .I2(pState[9]),
        .I3(pState[10]),
        .I4(pState[1]),
        .I5(\pDelayWaitCnt[1]_i_3_n_0 ),
        .O(pError_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pError_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pError_i_1_n_0),
        .Q(pError_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pEyeOpenCnt[0]_i_1 
       (.I0(\pEyeOpenCnt_reg_n_0_[0] ),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pEyeOpenCnt[1]_i_1 
       (.I0(\pEyeOpenCnt_reg_n_0_[0] ),
        .I1(\pEyeOpenCnt_reg_n_0_[1] ),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \pEyeOpenCnt[2]_i_1 
       (.I0(\pEyeOpenCnt_reg_n_0_[1] ),
        .I1(\pEyeOpenCnt_reg_n_0_[0] ),
        .I2(\pEyeOpenCnt_reg_n_0_[2] ),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pEyeOpenCnt[3]_i_1 
       (.I0(\pEyeOpenCnt_reg_n_0_[2] ),
        .I1(\pEyeOpenCnt_reg_n_0_[0] ),
        .I2(\pEyeOpenCnt_reg_n_0_[1] ),
        .I3(\pEyeOpenCnt_reg_n_0_[3] ),
        .O(plusOp[3]));
  LUT4 #(
    .INIT(16'h0130)) 
    \pEyeOpenCnt[4]_i_1 
       (.I0(pFoundEyeFlag_reg_n_0),
        .I1(\pEyeOpenCnt[4]_i_4_n_0 ),
        .I2(pState[0]),
        .I3(\pState_reg_n_0_[4] ),
        .O(pEyeOpenRst));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \pEyeOpenCnt[4]_i_2 
       (.I0(pState[5]),
        .I1(pState[7]),
        .I2(pState[3]),
        .I3(\pEyeOpenCnt[4]_i_5_n_0 ),
        .I4(pState[0]),
        .I5(\pState_reg_n_0_[4] ),
        .O(pEyeOpenEn));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \pEyeOpenCnt[4]_i_3 
       (.I0(\pEyeOpenCnt_reg_n_0_[3] ),
        .I1(\pEyeOpenCnt_reg_n_0_[1] ),
        .I2(\pEyeOpenCnt_reg_n_0_[0] ),
        .I3(\pEyeOpenCnt_reg_n_0_[2] ),
        .I4(\pEyeOpenCnt_reg_n_0_[4] ),
        .O(plusOp[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pEyeOpenCnt[4]_i_4 
       (.I0(pState[2]),
        .I1(\pState[10]_i_6_n_0 ),
        .I2(pState[3]),
        .I3(pState[5]),
        .I4(pState[7]),
        .O(\pEyeOpenCnt[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pEyeOpenCnt[4]_i_5 
       (.I0(pState[6]),
        .I1(pState[8]),
        .I2(pState[10]),
        .I3(pState[9]),
        .I4(pState[1]),
        .I5(pState[2]),
        .O(\pEyeOpenCnt[4]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pEyeOpenCnt_reg[0] 
       (.C(CLK),
        .CE(pEyeOpenEn),
        .D(plusOp[0]),
        .Q(\pEyeOpenCnt_reg_n_0_[0] ),
        .R(pEyeOpenRst));
  FDRE #(
    .INIT(1'b0)) 
    \pEyeOpenCnt_reg[1] 
       (.C(CLK),
        .CE(pEyeOpenEn),
        .D(plusOp[1]),
        .Q(\pEyeOpenCnt_reg_n_0_[1] ),
        .R(pEyeOpenRst));
  FDRE #(
    .INIT(1'b0)) 
    \pEyeOpenCnt_reg[2] 
       (.C(CLK),
        .CE(pEyeOpenEn),
        .D(plusOp[2]),
        .Q(\pEyeOpenCnt_reg_n_0_[2] ),
        .R(pEyeOpenRst));
  FDRE #(
    .INIT(1'b0)) 
    \pEyeOpenCnt_reg[3] 
       (.C(CLK),
        .CE(pEyeOpenEn),
        .D(plusOp[3]),
        .Q(\pEyeOpenCnt_reg_n_0_[3] ),
        .R(pEyeOpenRst));
  FDRE #(
    .INIT(1'b0)) 
    \pEyeOpenCnt_reg[4] 
       (.C(CLK),
        .CE(pEyeOpenEn),
        .D(plusOp[4]),
        .Q(\pEyeOpenCnt_reg_n_0_[4] ),
        .R(pEyeOpenRst));
  LUT5 #(
    .INIT(32'h0000EAFA)) 
    pFoundEyeFlag_i_1
       (.I0(pFoundEyeFlag_reg_n_0),
        .I1(pFoundEyeFlag_i_2_n_0),
        .I2(pEyeOpenEn),
        .I3(\pState[5]_i_2_n_0 ),
        .I4(pIDLY_LD_i_1_n_0),
        .O(pFoundEyeFlag_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    pFoundEyeFlag_i_2
       (.I0(\pEyeOpenCnt_reg_n_0_[0] ),
        .I1(\pEyeOpenCnt_reg_n_0_[1] ),
        .I2(pFoundJtrFlag_reg_n_0),
        .I3(\pEyeOpenCnt_reg_n_0_[4] ),
        .I4(\pEyeOpenCnt_reg_n_0_[3] ),
        .I5(\pEyeOpenCnt_reg_n_0_[2] ),
        .O(pFoundEyeFlag_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pFoundEyeFlag_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pFoundEyeFlag_i_1_n_0),
        .Q(pFoundEyeFlag_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB10)) 
    pFoundJtrFlag_i_1
       (.I0(\pEyeOpenCnt[4]_i_4_n_0 ),
        .I1(pState[0]),
        .I2(\pState_reg_n_0_[4] ),
        .I3(pFoundJtrFlag_reg_n_0),
        .O(pFoundJtrFlag_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pFoundJtrFlag_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pFoundJtrFlag_i_1_n_0),
        .Q(pFoundJtrFlag_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000100010000)) 
    pIDLY_CE_i_1
       (.I0(\pEyeOpenCnt[4]_i_5_n_0 ),
        .I1(pState[0]),
        .I2(\pState_reg_n_0_[4] ),
        .I3(pState[3]),
        .I4(pState[5]),
        .I5(pState[7]),
        .O(pIDLY_CE_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pIDLY_CE_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pIDLY_CE_i_1_n_0),
        .Q(pIDLY_CE),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pIDLY_CNT_Q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pIDLY_CNT_Q_reg[4]_0 [0]),
        .Q(pIDLY_CNT_Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pIDLY_CNT_Q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pIDLY_CNT_Q_reg[4]_0 [1]),
        .Q(pIDLY_CNT_Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pIDLY_CNT_Q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pIDLY_CNT_Q_reg[4]_0 [2]),
        .Q(pIDLY_CNT_Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pIDLY_CNT_Q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pIDLY_CNT_Q_reg[4]_0 [3]),
        .Q(pIDLY_CNT_Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pIDLY_CNT_Q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pIDLY_CNT_Q_reg[4]_0 [4]),
        .Q(pIDLY_CNT_Q[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF20)) 
    pIDLY_INC_i_1
       (.I0(pState[5]),
        .I1(pState[7]),
        .I2(pIDLY_INC_i_2_n_0),
        .I3(pIDLY_INC),
        .O(pIDLY_INC_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    pIDLY_INC_i_2
       (.I0(\pState[10]_i_6_n_0 ),
        .I1(pState[2]),
        .I2(pState[0]),
        .I3(\pState_reg_n_0_[4] ),
        .I4(pState[3]),
        .O(pIDLY_INC_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pIDLY_INC_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pIDLY_INC_i_1_n_0),
        .Q(pIDLY_INC),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    pIDLY_LD_i_1
       (.I0(\pState_reg_n_0_[4] ),
        .I1(pState[0]),
        .I2(pState[7]),
        .I3(pState[5]),
        .I4(pState[3]),
        .I5(\pEyeOpenCnt[4]_i_5_n_0 ),
        .O(pIDLY_LD_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pIDLY_LD_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pIDLY_LD_i_1_n_0),
        .Q(pIDLY_LD),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00010116)) 
    \pStateNxt_inferred__8/i_ 
       (.I0(pState[0]),
        .I1(pState[1]),
        .I2(pState[2]),
        .I3(pState[3]),
        .I4(\pState_reg_n_0_[4] ),
        .O(\pStateNxt_inferred__8/i__n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \pStateNxt_inferred__8/i___0 
       (.I0(pState[0]),
        .I1(pState[1]),
        .I2(pState[2]),
        .I3(pState[3]),
        .I4(\pState_reg_n_0_[4] ),
        .O(\pStateNxt_inferred__8/i___0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \pStateNxt_inferred__8/i___1 
       (.I0(pState[5]),
        .I1(pState[6]),
        .I2(pState[7]),
        .I3(pState[8]),
        .I4(pState[9]),
        .I5(pState[10]),
        .O(\pStateNxt_inferred__8/i___1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    \pStateNxt_inferred__8/i___2 
       (.I0(pState[5]),
        .I1(pState[6]),
        .I2(pState[7]),
        .I3(pState[8]),
        .I4(pState[9]),
        .I5(pState[10]),
        .O(\pStateNxt_inferred__8/i___2_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hFFED)) 
    \pStateNxt_inferred__8/i___3 
       (.I0(\pStateNxt_inferred__8/i__n_0 ),
        .I1(\pStateNxt_inferred__8/i___0_n_0 ),
        .I2(\pStateNxt_inferred__8/i___1_n_0 ),
        .I3(\pStateNxt_inferred__8/i___2_n_0 ),
        .O(pStateNxt[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEE)) 
    \pState[10]_i_1 
       (.I0(\pState[10]_i_3_n_0 ),
        .I1(\pState[10]_i_4_n_0 ),
        .I2(\pState[10]_i_5_n_0 ),
        .I3(pState[10]),
        .I4(pState[9]),
        .I5(pState[1]),
        .O(\pState[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pState[10]_i_2 
       (.I0(pDelayOvf),
        .I1(pState[6]),
        .I2(pStateNxt[0]),
        .O(pStateNxt[10]));
  LUT6 #(
    .INIT(64'hFFFFFFEBFFEBEBEB)) 
    \pState[10]_i_3 
       (.I0(iIn_q_i_2_n_0),
        .I1(\pState[10]_i_6_n_0 ),
        .I2(pState[2]),
        .I3(pDelayWaitOvf_reg_n_0),
        .I4(pState[8]),
        .I5(pState[6]),
        .O(\pState[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0C0FAEAF0C0F)) 
    \pState[10]_i_4 
       (.I0(pBlankBegin),
        .I1(pCtlTknOvf_reg_n_0),
        .I2(\pState[10]_i_6_n_0 ),
        .I3(pTknFlagQ),
        .I4(pState[1]),
        .I5(out),
        .O(\pState[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \pState[10]_i_5 
       (.I0(pState[6]),
        .I1(pState[8]),
        .O(\pState[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pState[10]_i_6 
       (.I0(pState[1]),
        .I1(pState[9]),
        .I2(pState[10]),
        .I3(pState[8]),
        .I4(pState[6]),
        .O(\pState[10]_i_6_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h00000000FFFF4F44)) 
    \pState[1]_i_1 
       (.I0(pTknFlagQ),
        .I1(pState[2]),
        .I2(pDelayOvf),
        .I3(pState[6]),
        .I4(pState[0]),
        .I5(pStateNxt[0]),
        .O(pStateNxt[1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pState[2]_i_1 
       (.I0(pBlankBegin),
        .I1(pState[1]),
        .I2(pStateNxt[0]),
        .O(pStateNxt[2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pState[3]_i_1 
       (.I0(pTknFlagQ),
        .I1(pState[2]),
        .I2(pStateNxt[0]),
        .O(pStateNxt[3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h04040F04)) 
    \pState[4]_i_1 
       (.I0(\pState[5]_i_2_n_0 ),
        .I1(pState[3]),
        .I2(pStateNxt[0]),
        .I3(pState[1]),
        .I4(pBlankBegin),
        .O(pStateNxt[4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h00F20022)) 
    \pState[5]_i_1 
       (.I0(\pState_reg_n_0_[4] ),
        .I1(pFoundEyeFlag_reg_n_0),
        .I2(\pState[5]_i_2_n_0 ),
        .I3(pStateNxt[0]),
        .I4(pState[3]),
        .O(pStateNxt[5]));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \pState[5]_i_2 
       (.I0(\pEyeOpenCnt_reg_n_0_[0] ),
        .I1(\pEyeOpenCnt_reg_n_0_[2] ),
        .I2(\pEyeOpenCnt_reg_n_0_[3] ),
        .I3(\pEyeOpenCnt_reg_n_0_[4] ),
        .I4(\pEyeOpenCnt_reg_n_0_[1] ),
        .O(\pState[5]_i_2_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \pState[6]_i_1 
       (.I0(pStateNxt[0]),
        .I1(pState[5]),
        .O(pStateNxt[6]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h0F020202)) 
    \pState[7]_i_1 
       (.I0(pState[8]),
        .I1(pDelayCenter),
        .I2(pStateNxt[0]),
        .I3(\pState_reg_n_0_[4] ),
        .I4(pFoundEyeFlag_reg_n_0),
        .O(pStateNxt[7]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \pState[8]_i_1 
       (.I0(pStateNxt[0]),
        .I1(pState[7]),
        .O(pStateNxt[8]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pState[9]_i_1 
       (.I0(pDelayCenter),
        .I1(pState[8]),
        .I2(pStateNxt[0]),
        .O(pStateNxt[9]));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \pState_reg[0] 
       (.C(CLK),
        .CE(\pState[10]_i_1_n_0 ),
        .D(pStateNxt[0]),
        .Q(pState[0]),
        .S(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[10] 
       (.C(CLK),
        .CE(\pState[10]_i_1_n_0 ),
        .D(pStateNxt[10]),
        .Q(pState[10]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[1] 
       (.C(CLK),
        .CE(\pState[10]_i_1_n_0 ),
        .D(pStateNxt[1]),
        .Q(pState[1]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[2] 
       (.C(CLK),
        .CE(\pState[10]_i_1_n_0 ),
        .D(pStateNxt[2]),
        .Q(pState[2]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[3] 
       (.C(CLK),
        .CE(\pState[10]_i_1_n_0 ),
        .D(pStateNxt[3]),
        .Q(pState[3]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[4] 
       (.C(CLK),
        .CE(\pState[10]_i_1_n_0 ),
        .D(pStateNxt[4]),
        .Q(\pState_reg_n_0_[4] ),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[5] 
       (.C(CLK),
        .CE(\pState[10]_i_1_n_0 ),
        .D(pStateNxt[5]),
        .Q(pState[5]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[6] 
       (.C(CLK),
        .CE(\pState[10]_i_1_n_0 ),
        .D(pStateNxt[6]),
        .Q(pState[6]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[7] 
       (.C(CLK),
        .CE(\pState[10]_i_1_n_0 ),
        .D(pStateNxt[7]),
        .Q(pState[7]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[8] 
       (.C(CLK),
        .CE(\pState[10]_i_1_n_0 ),
        .D(pStateNxt[8]),
        .Q(pState[8]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[9] 
       (.C(CLK),
        .CE(\pState[10]_i_1_n_0 ),
        .D(pStateNxt[9]),
        .Q(pState[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    pTknFlagQ_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pTknFlag),
        .Q(pTknFlagQ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h22400040)) 
    pTknFlag_i_1
       (.I0(pDataQ[8]),
        .I1(pDataQ[7]),
        .I2(pTknFlag_i_2_n_0),
        .I3(pDataQ[6]),
        .I4(pTknFlag_i_3_n_0),
        .O(pTknFlag0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    pTknFlag_i_2
       (.I0(pDataQ[0]),
        .I1(pDataQ[1]),
        .I2(pDataQ[2]),
        .I3(pDataQ[3]),
        .I4(pDataQ[5]),
        .I5(pDataQ[4]),
        .O(pTknFlag_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    pTknFlag_i_3
       (.I0(pDataQ[3]),
        .I1(pDataQ[1]),
        .I2(pDataQ[0]),
        .I3(pDataQ[2]),
        .I4(pDataQ[4]),
        .I5(pDataQ[5]),
        .O(pTknFlag_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pTknFlag_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pTknFlag0),
        .Q(pTknFlag),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "PhaseAlign" *) 
module design_2_dvi2rgb_0_0__PhaseAlign_12
   (pIDLY_CE,
    pIDLY_INC,
    pIDLY_LD,
    pVld_1,
    pError_reg_0,
    pAligned_reg_0,
    \pState_reg[1]_0 ,
    pBitslip0,
    CLK,
    pVld_2,
    pVld_0,
    out,
    pAlignErr_q,
    SS,
    D,
    \pIDLY_CNT_Q_reg[4]_0 );
  output pIDLY_CE;
  output pIDLY_INC;
  output pIDLY_LD;
  output pVld_1;
  output pError_reg_0;
  output pAligned_reg_0;
  output \pState_reg[1]_0 ;
  output pBitslip0;
  input CLK;
  input pVld_2;
  input pVld_0;
  input [0:0]out;
  input pAlignErr_q;
  input [0:0]SS;
  input [8:0]D;
  input [4:0]\pIDLY_CNT_Q_reg[4]_0 ;

  wire CLK;
  wire [8:0]D;
  wire [0:0]SS;
  wire iIn_q_i_2__0_n_0;
  wire [0:0]out;
  wire pAlignErr_q;
  wire pAligned_i_1__0_n_0;
  wire pAligned_reg_0;
  wire pBitslip0;
  wire pBlankBegin;
  wire pBlankBegin0;
  wire [5:1]pCenterTap;
  wire \pCenterTap[0]_i_1__0_n_0 ;
  wire \pCenterTap[3]_i_2__0_n_0 ;
  wire \pCenterTap[5]_i_1__0_n_0 ;
  wire \pCenterTap[5]_i_3__0_n_0 ;
  wire \pCenterTap[5]_i_4__0_n_0 ;
  wire \pCenterTap_reg_n_0_[0] ;
  wire \pCtlTknCnt[6]_i_3__0_n_0 ;
  wire [6:0]pCtlTknCnt_reg;
  wire pCtlTknOvf_i_1__0_n_0;
  wire pCtlTknOvf_reg_n_0;
  wire pCtlTknRst;
  wire [8:0]pDataQ;
  wire pDelayCenter;
  wire [4:0]pDelayCenter00;
  wire pDelayCenter_i_1__0_n_0;
  wire pDelayCenter_i_2__0_n_0;
  wire pDelayOvf;
  wire pDelayOvf_i_1__0_n_0;
  wire [1:0]pDelayWaitCnt;
  wire \pDelayWaitCnt[0]_i_1__0_n_0 ;
  wire \pDelayWaitCnt[1]_i_1__0_n_0 ;
  wire \pDelayWaitCnt[1]_i_2__0_n_0 ;
  wire \pDelayWaitCnt[1]_i_3__0_n_0 ;
  wire pDelayWaitOvf_i_1__0_n_0;
  wire pDelayWaitOvf_i_2__0_n_0;
  wire pDelayWaitOvf_reg_n_0;
  wire pError_i_1__0_n_0;
  wire pError_reg_0;
  wire \pEyeOpenCnt[4]_i_4__0_n_0 ;
  wire \pEyeOpenCnt[4]_i_5__0_n_0 ;
  wire \pEyeOpenCnt_reg_n_0_[0] ;
  wire \pEyeOpenCnt_reg_n_0_[1] ;
  wire \pEyeOpenCnt_reg_n_0_[2] ;
  wire \pEyeOpenCnt_reg_n_0_[3] ;
  wire \pEyeOpenCnt_reg_n_0_[4] ;
  wire pEyeOpenEn;
  wire pEyeOpenRst;
  wire pFoundEyeFlag_i_1__0_n_0;
  wire pFoundEyeFlag_i_2__0_n_0;
  wire pFoundEyeFlag_reg_n_0;
  wire pFoundJtrFlag_i_1__0_n_0;
  wire pFoundJtrFlag_reg_n_0;
  wire pIDLY_CE;
  wire pIDLY_CE_i_1__0_n_0;
  wire [4:0]pIDLY_CNT_Q;
  wire [4:0]\pIDLY_CNT_Q_reg[4]_0 ;
  wire pIDLY_INC;
  wire pIDLY_INC_i_1__0_n_0;
  wire pIDLY_INC_i_2__0_n_0;
  wire pIDLY_LD;
  wire pIDLY_LD_i_1__0_n_0;
  wire [10:0]pState;
  wire [10:0]pStateNxt;
  wire \pStateNxt_inferred__8/i___0_n_0 ;
  wire \pStateNxt_inferred__8/i___1_n_0 ;
  wire \pStateNxt_inferred__8/i___2_n_0 ;
  wire \pStateNxt_inferred__8/i__n_0 ;
  wire \pState[10]_i_1__0_n_0 ;
  wire \pState[10]_i_3__0_n_0 ;
  wire \pState[10]_i_4__0_n_0 ;
  wire \pState[10]_i_5__0_n_0 ;
  wire \pState[10]_i_6__0_n_0 ;
  wire \pState[5]_i_2__0_n_0 ;
  wire \pState_reg[1]_0 ;
  wire \pState_reg_n_0_[4] ;
  wire pTknFlag;
  wire pTknFlag0;
  wire pTknFlagQ;
  wire pTknFlag_i_2__0_n_0;
  wire pTknFlag_i_3__0_n_0;
  wire pVld_0;
  wire pVld_1;
  wire pVld_2;
  wire [6:0]p_0_in;
  wire [4:0]plusOp;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEB)) 
    iIn_q_i_1__0
       (.I0(iIn_q_i_2__0_n_0),
        .I1(pState[1]),
        .I2(pState[2]),
        .I3(pState[9]),
        .I4(pState[10]),
        .I5(\pState[10]_i_5__0_n_0 ),
        .O(\pState_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    iIn_q_i_2__0
       (.I0(\pState_reg_n_0_[4] ),
        .I1(pState[0]),
        .I2(pState[3]),
        .I3(pState[5]),
        .I4(pState[7]),
        .O(iIn_q_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    pAligned_i_1__0
       (.I0(pState[6]),
        .I1(pState[8]),
        .I2(pState[10]),
        .I3(pState[9]),
        .I4(pState[1]),
        .I5(\pDelayWaitCnt[1]_i_3__0_n_0 ),
        .O(pAligned_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pAligned_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pAligned_i_1__0_n_0),
        .Q(pVld_1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    pBitslip_i_1__0
       (.I0(pError_reg_0),
        .I1(pAlignErr_q),
        .O(pBitslip0));
  LUT2 #(
    .INIT(4'h2)) 
    pBlankBegin_i_1__0
       (.I0(pTknFlag),
        .I1(pTknFlagQ),
        .O(pBlankBegin0));
  FDRE #(
    .INIT(1'b0)) 
    pBlankBegin_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pBlankBegin0),
        .Q(pBlankBegin),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF62)) 
    \pCenterTap[0]_i_1__0 
       (.I0(\pCenterTap_reg_n_0_[0] ),
        .I1(pEyeOpenEn),
        .I2(\pCenterTap[5]_i_3__0_n_0 ),
        .I3(pEyeOpenRst),
        .O(\pCenterTap[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h88F8F888)) 
    \pCenterTap[1]_i_1__0 
       (.I0(pEyeOpenRst),
        .I1(pIDLY_CNT_Q[0]),
        .I2(\pCenterTap[5]_i_3__0_n_0 ),
        .I3(pDelayCenter00[0]),
        .I4(\pCenterTap_reg_n_0_[0] ),
        .O(pCenterTap[1]));
  LUT6 #(
    .INIT(64'h88F8F8F8F8888888)) 
    \pCenterTap[2]_i_1__0 
       (.I0(pEyeOpenRst),
        .I1(pIDLY_CNT_Q[1]),
        .I2(\pCenterTap[5]_i_3__0_n_0 ),
        .I3(pDelayCenter00[0]),
        .I4(\pCenterTap_reg_n_0_[0] ),
        .I5(pDelayCenter00[1]),
        .O(pCenterTap[2]));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    \pCenterTap[3]_i_1__0 
       (.I0(pEyeOpenRst),
        .I1(pIDLY_CNT_Q[2]),
        .I2(\pCenterTap[5]_i_3__0_n_0 ),
        .I3(\pCenterTap[3]_i_2__0_n_0 ),
        .I4(pDelayCenter00[2]),
        .O(pCenterTap[3]));
  LUT3 #(
    .INIT(8'h7F)) 
    \pCenterTap[3]_i_2__0 
       (.I0(pDelayCenter00[0]),
        .I1(\pCenterTap_reg_n_0_[0] ),
        .I2(pDelayCenter00[1]),
        .O(\pCenterTap[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    \pCenterTap[4]_i_1__0 
       (.I0(pEyeOpenRst),
        .I1(pIDLY_CNT_Q[3]),
        .I2(\pCenterTap[5]_i_3__0_n_0 ),
        .I3(\pCenterTap[5]_i_4__0_n_0 ),
        .I4(pDelayCenter00[3]),
        .O(pCenterTap[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \pCenterTap[5]_i_1__0 
       (.I0(pEyeOpenEn),
        .I1(pEyeOpenRst),
        .O(\pCenterTap[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF8F888F88888F888)) 
    \pCenterTap[5]_i_2__0 
       (.I0(pEyeOpenRst),
        .I1(pIDLY_CNT_Q[4]),
        .I2(\pCenterTap[5]_i_3__0_n_0 ),
        .I3(pDelayCenter00[3]),
        .I4(\pCenterTap[5]_i_4__0_n_0 ),
        .I5(pDelayCenter00[4]),
        .O(pCenterTap[5]));
  LUT4 #(
    .INIT(16'hFFD9)) 
    \pCenterTap[5]_i_3__0 
       (.I0(pState[0]),
        .I1(\pState_reg_n_0_[4] ),
        .I2(pFoundEyeFlag_reg_n_0),
        .I3(\pEyeOpenCnt[4]_i_4__0_n_0 ),
        .O(\pCenterTap[5]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pCenterTap[5]_i_4__0 
       (.I0(pDelayCenter00[1]),
        .I1(\pCenterTap_reg_n_0_[0] ),
        .I2(pDelayCenter00[0]),
        .I3(pDelayCenter00[2]),
        .O(\pCenterTap[5]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pCenterTap_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pCenterTap[0]_i_1__0_n_0 ),
        .Q(\pCenterTap_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pCenterTap_reg[1] 
       (.C(CLK),
        .CE(\pCenterTap[5]_i_1__0_n_0 ),
        .D(pCenterTap[1]),
        .Q(pDelayCenter00[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pCenterTap_reg[2] 
       (.C(CLK),
        .CE(\pCenterTap[5]_i_1__0_n_0 ),
        .D(pCenterTap[2]),
        .Q(pDelayCenter00[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pCenterTap_reg[3] 
       (.C(CLK),
        .CE(\pCenterTap[5]_i_1__0_n_0 ),
        .D(pCenterTap[3]),
        .Q(pDelayCenter00[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pCenterTap_reg[4] 
       (.C(CLK),
        .CE(\pCenterTap[5]_i_1__0_n_0 ),
        .D(pCenterTap[4]),
        .Q(pDelayCenter00[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pCenterTap_reg[5] 
       (.C(CLK),
        .CE(\pCenterTap[5]_i_1__0_n_0 ),
        .D(pCenterTap[5]),
        .Q(pDelayCenter00[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pCtlTknCnt[0]_i_1__0 
       (.I0(pCtlTknCnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pCtlTknCnt[1]_i_1__0 
       (.I0(pCtlTknCnt_reg[0]),
        .I1(pCtlTknCnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \pCtlTknCnt[2]_i_1__0 
       (.I0(pCtlTknCnt_reg[1]),
        .I1(pCtlTknCnt_reg[0]),
        .I2(pCtlTknCnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pCtlTknCnt[3]_i_1__0 
       (.I0(pCtlTknCnt_reg[2]),
        .I1(pCtlTknCnt_reg[0]),
        .I2(pCtlTknCnt_reg[1]),
        .I3(pCtlTknCnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \pCtlTknCnt[4]_i_1__0 
       (.I0(pCtlTknCnt_reg[3]),
        .I1(pCtlTknCnt_reg[1]),
        .I2(pCtlTknCnt_reg[0]),
        .I3(pCtlTknCnt_reg[2]),
        .I4(pCtlTknCnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \pCtlTknCnt[5]_i_1__0 
       (.I0(pCtlTknCnt_reg[4]),
        .I1(pCtlTknCnt_reg[2]),
        .I2(pCtlTknCnt_reg[0]),
        .I3(pCtlTknCnt_reg[1]),
        .I4(pCtlTknCnt_reg[3]),
        .I5(pCtlTknCnt_reg[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pCtlTknCnt[6]_i_1__0 
       (.I0(pState[2]),
        .I1(pState[1]),
        .I2(pState[9]),
        .I3(pState[10]),
        .I4(\pState[10]_i_5__0_n_0 ),
        .I5(iIn_q_i_2__0_n_0),
        .O(pCtlTknRst));
  LUT2 #(
    .INIT(4'h9)) 
    \pCtlTknCnt[6]_i_2__0 
       (.I0(\pCtlTknCnt[6]_i_3__0_n_0 ),
        .I1(pCtlTknCnt_reg[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \pCtlTknCnt[6]_i_3__0 
       (.I0(pCtlTknCnt_reg[4]),
        .I1(pCtlTknCnt_reg[2]),
        .I2(pCtlTknCnt_reg[0]),
        .I3(pCtlTknCnt_reg[1]),
        .I4(pCtlTknCnt_reg[3]),
        .I5(pCtlTknCnt_reg[5]),
        .O(\pCtlTknCnt[6]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(pCtlTknCnt_reg[0]),
        .R(pCtlTknRst));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(pCtlTknCnt_reg[1]),
        .R(pCtlTknRst));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(pCtlTknCnt_reg[2]),
        .R(pCtlTknRst));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(pCtlTknCnt_reg[3]),
        .R(pCtlTknRst));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(pCtlTknCnt_reg[4]),
        .R(pCtlTknRst));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(pCtlTknCnt_reg[5]),
        .R(pCtlTknRst));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(pCtlTknCnt_reg[6]),
        .R(pCtlTknRst));
  LUT4 #(
    .INIT(16'hF044)) 
    pCtlTknOvf_i_1__0
       (.I0(\pCtlTknCnt[6]_i_3__0_n_0 ),
        .I1(pCtlTknCnt_reg[6]),
        .I2(pCtlTknOvf_reg_n_0),
        .I3(pCtlTknRst),
        .O(pCtlTknOvf_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pCtlTknOvf_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pCtlTknOvf_i_1__0_n_0),
        .Q(pCtlTknOvf_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(pDataQ[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(pDataQ[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(pDataQ[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(pDataQ[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(pDataQ[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(pDataQ[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(pDataQ[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(pDataQ[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(pDataQ[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h82000082)) 
    pDelayCenter_i_1__0
       (.I0(pDelayCenter_i_2__0_n_0),
        .I1(pDelayCenter00[4]),
        .I2(pIDLY_CNT_Q[4]),
        .I3(pDelayCenter00[3]),
        .I4(pIDLY_CNT_Q[3]),
        .O(pDelayCenter_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    pDelayCenter_i_2__0
       (.I0(pDelayCenter00[2]),
        .I1(pIDLY_CNT_Q[2]),
        .I2(pDelayCenter00[1]),
        .I3(pIDLY_CNT_Q[1]),
        .I4(pIDLY_CNT_Q[0]),
        .I5(pDelayCenter00[0]),
        .O(pDelayCenter_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pDelayCenter_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pDelayCenter_i_1__0_n_0),
        .Q(pDelayCenter),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    pDelayOvf_i_1__0
       (.I0(pIDLY_CNT_Q[0]),
        .I1(pIDLY_CNT_Q[1]),
        .I2(pIDLY_CNT_Q[2]),
        .I3(pIDLY_CNT_Q[4]),
        .I4(pIDLY_CNT_Q[3]),
        .O(pDelayOvf_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pDelayOvf_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pDelayOvf_i_1__0_n_0),
        .Q(pDelayOvf),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01100000)) 
    \pDelayWaitCnt[0]_i_1__0 
       (.I0(pDelayWaitCnt[0]),
        .I1(\pDelayWaitCnt[1]_i_2__0_n_0 ),
        .I2(pState[6]),
        .I3(pState[8]),
        .I4(\pDelayWaitCnt[1]_i_3__0_n_0 ),
        .O(\pDelayWaitCnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0006060000000000)) 
    \pDelayWaitCnt[1]_i_1__0 
       (.I0(pDelayWaitCnt[1]),
        .I1(pDelayWaitCnt[0]),
        .I2(\pDelayWaitCnt[1]_i_2__0_n_0 ),
        .I3(pState[6]),
        .I4(pState[8]),
        .I5(\pDelayWaitCnt[1]_i_3__0_n_0 ),
        .O(\pDelayWaitCnt[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \pDelayWaitCnt[1]_i_2__0 
       (.I0(pState[10]),
        .I1(pState[9]),
        .I2(pState[1]),
        .O(\pDelayWaitCnt[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \pDelayWaitCnt[1]_i_3__0 
       (.I0(pState[7]),
        .I1(pState[5]),
        .I2(pState[3]),
        .I3(pState[0]),
        .I4(\pState_reg_n_0_[4] ),
        .I5(pState[2]),
        .O(\pDelayWaitCnt[1]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pDelayWaitCnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pDelayWaitCnt[0]_i_1__0_n_0 ),
        .Q(pDelayWaitCnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDelayWaitCnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pDelayWaitCnt[1]_i_1__0_n_0 ),
        .Q(pDelayWaitCnt[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF2FFFFFF02000000)) 
    pDelayWaitOvf_i_1__0
       (.I0(pDelayWaitCnt[1]),
        .I1(pDelayWaitCnt[0]),
        .I2(\pDelayWaitCnt[1]_i_2__0_n_0 ),
        .I3(pDelayWaitOvf_i_2__0_n_0),
        .I4(\pDelayWaitCnt[1]_i_3__0_n_0 ),
        .I5(pDelayWaitOvf_reg_n_0),
        .O(pDelayWaitOvf_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    pDelayWaitOvf_i_2__0
       (.I0(pState[6]),
        .I1(pState[8]),
        .O(pDelayWaitOvf_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pDelayWaitOvf_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pDelayWaitOvf_i_1__0_n_0),
        .Q(pDelayWaitOvf_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    pError_i_1__0
       (.I0(pState[6]),
        .I1(pState[8]),
        .I2(pState[9]),
        .I3(pState[10]),
        .I4(pState[1]),
        .I5(\pDelayWaitCnt[1]_i_3__0_n_0 ),
        .O(pError_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pError_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pError_i_1__0_n_0),
        .Q(pError_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pEyeOpenCnt[0]_i_1__0 
       (.I0(\pEyeOpenCnt_reg_n_0_[0] ),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pEyeOpenCnt[1]_i_1__0 
       (.I0(\pEyeOpenCnt_reg_n_0_[0] ),
        .I1(\pEyeOpenCnt_reg_n_0_[1] ),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \pEyeOpenCnt[2]_i_1__0 
       (.I0(\pEyeOpenCnt_reg_n_0_[1] ),
        .I1(\pEyeOpenCnt_reg_n_0_[0] ),
        .I2(\pEyeOpenCnt_reg_n_0_[2] ),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pEyeOpenCnt[3]_i_1__0 
       (.I0(\pEyeOpenCnt_reg_n_0_[2] ),
        .I1(\pEyeOpenCnt_reg_n_0_[0] ),
        .I2(\pEyeOpenCnt_reg_n_0_[1] ),
        .I3(\pEyeOpenCnt_reg_n_0_[3] ),
        .O(plusOp[3]));
  LUT4 #(
    .INIT(16'h0130)) 
    \pEyeOpenCnt[4]_i_1__0 
       (.I0(pFoundEyeFlag_reg_n_0),
        .I1(\pEyeOpenCnt[4]_i_4__0_n_0 ),
        .I2(pState[0]),
        .I3(\pState_reg_n_0_[4] ),
        .O(pEyeOpenRst));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \pEyeOpenCnt[4]_i_2__0 
       (.I0(pState[5]),
        .I1(pState[7]),
        .I2(pState[3]),
        .I3(\pEyeOpenCnt[4]_i_5__0_n_0 ),
        .I4(pState[0]),
        .I5(\pState_reg_n_0_[4] ),
        .O(pEyeOpenEn));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \pEyeOpenCnt[4]_i_3__0 
       (.I0(\pEyeOpenCnt_reg_n_0_[3] ),
        .I1(\pEyeOpenCnt_reg_n_0_[1] ),
        .I2(\pEyeOpenCnt_reg_n_0_[0] ),
        .I3(\pEyeOpenCnt_reg_n_0_[2] ),
        .I4(\pEyeOpenCnt_reg_n_0_[4] ),
        .O(plusOp[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pEyeOpenCnt[4]_i_4__0 
       (.I0(pState[2]),
        .I1(\pState[10]_i_6__0_n_0 ),
        .I2(pState[3]),
        .I3(pState[5]),
        .I4(pState[7]),
        .O(\pEyeOpenCnt[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pEyeOpenCnt[4]_i_5__0 
       (.I0(pState[6]),
        .I1(pState[8]),
        .I2(pState[10]),
        .I3(pState[9]),
        .I4(pState[1]),
        .I5(pState[2]),
        .O(\pEyeOpenCnt[4]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pEyeOpenCnt_reg[0] 
       (.C(CLK),
        .CE(pEyeOpenEn),
        .D(plusOp[0]),
        .Q(\pEyeOpenCnt_reg_n_0_[0] ),
        .R(pEyeOpenRst));
  FDRE #(
    .INIT(1'b0)) 
    \pEyeOpenCnt_reg[1] 
       (.C(CLK),
        .CE(pEyeOpenEn),
        .D(plusOp[1]),
        .Q(\pEyeOpenCnt_reg_n_0_[1] ),
        .R(pEyeOpenRst));
  FDRE #(
    .INIT(1'b0)) 
    \pEyeOpenCnt_reg[2] 
       (.C(CLK),
        .CE(pEyeOpenEn),
        .D(plusOp[2]),
        .Q(\pEyeOpenCnt_reg_n_0_[2] ),
        .R(pEyeOpenRst));
  FDRE #(
    .INIT(1'b0)) 
    \pEyeOpenCnt_reg[3] 
       (.C(CLK),
        .CE(pEyeOpenEn),
        .D(plusOp[3]),
        .Q(\pEyeOpenCnt_reg_n_0_[3] ),
        .R(pEyeOpenRst));
  FDRE #(
    .INIT(1'b0)) 
    \pEyeOpenCnt_reg[4] 
       (.C(CLK),
        .CE(pEyeOpenEn),
        .D(plusOp[4]),
        .Q(\pEyeOpenCnt_reg_n_0_[4] ),
        .R(pEyeOpenRst));
  LUT5 #(
    .INIT(32'h0000EAFA)) 
    pFoundEyeFlag_i_1__0
       (.I0(pFoundEyeFlag_reg_n_0),
        .I1(pFoundEyeFlag_i_2__0_n_0),
        .I2(pEyeOpenEn),
        .I3(\pState[5]_i_2__0_n_0 ),
        .I4(pIDLY_LD_i_1__0_n_0),
        .O(pFoundEyeFlag_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    pFoundEyeFlag_i_2__0
       (.I0(\pEyeOpenCnt_reg_n_0_[0] ),
        .I1(\pEyeOpenCnt_reg_n_0_[1] ),
        .I2(pFoundJtrFlag_reg_n_0),
        .I3(\pEyeOpenCnt_reg_n_0_[4] ),
        .I4(\pEyeOpenCnt_reg_n_0_[3] ),
        .I5(\pEyeOpenCnt_reg_n_0_[2] ),
        .O(pFoundEyeFlag_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pFoundEyeFlag_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pFoundEyeFlag_i_1__0_n_0),
        .Q(pFoundEyeFlag_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB10)) 
    pFoundJtrFlag_i_1__0
       (.I0(\pEyeOpenCnt[4]_i_4__0_n_0 ),
        .I1(pState[0]),
        .I2(\pState_reg_n_0_[4] ),
        .I3(pFoundJtrFlag_reg_n_0),
        .O(pFoundJtrFlag_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pFoundJtrFlag_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pFoundJtrFlag_i_1__0_n_0),
        .Q(pFoundJtrFlag_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000100010000)) 
    pIDLY_CE_i_1__0
       (.I0(\pEyeOpenCnt[4]_i_5__0_n_0 ),
        .I1(pState[0]),
        .I2(\pState_reg_n_0_[4] ),
        .I3(pState[3]),
        .I4(pState[5]),
        .I5(pState[7]),
        .O(pIDLY_CE_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pIDLY_CE_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pIDLY_CE_i_1__0_n_0),
        .Q(pIDLY_CE),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pIDLY_CNT_Q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pIDLY_CNT_Q_reg[4]_0 [0]),
        .Q(pIDLY_CNT_Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pIDLY_CNT_Q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pIDLY_CNT_Q_reg[4]_0 [1]),
        .Q(pIDLY_CNT_Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pIDLY_CNT_Q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pIDLY_CNT_Q_reg[4]_0 [2]),
        .Q(pIDLY_CNT_Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pIDLY_CNT_Q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pIDLY_CNT_Q_reg[4]_0 [3]),
        .Q(pIDLY_CNT_Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pIDLY_CNT_Q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pIDLY_CNT_Q_reg[4]_0 [4]),
        .Q(pIDLY_CNT_Q[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF20)) 
    pIDLY_INC_i_1__0
       (.I0(pState[5]),
        .I1(pState[7]),
        .I2(pIDLY_INC_i_2__0_n_0),
        .I3(pIDLY_INC),
        .O(pIDLY_INC_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    pIDLY_INC_i_2__0
       (.I0(\pState[10]_i_6__0_n_0 ),
        .I1(pState[2]),
        .I2(pState[0]),
        .I3(\pState_reg_n_0_[4] ),
        .I4(pState[3]),
        .O(pIDLY_INC_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pIDLY_INC_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pIDLY_INC_i_1__0_n_0),
        .Q(pIDLY_INC),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    pIDLY_LD_i_1__0
       (.I0(\pState_reg_n_0_[4] ),
        .I1(pState[0]),
        .I2(pState[7]),
        .I3(pState[5]),
        .I4(pState[3]),
        .I5(\pEyeOpenCnt[4]_i_5__0_n_0 ),
        .O(pIDLY_LD_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pIDLY_LD_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pIDLY_LD_i_1__0_n_0),
        .Q(pIDLY_LD),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00010116)) 
    \pStateNxt_inferred__8/i_ 
       (.I0(pState[0]),
        .I1(pState[1]),
        .I2(pState[2]),
        .I3(pState[3]),
        .I4(\pState_reg_n_0_[4] ),
        .O(\pStateNxt_inferred__8/i__n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \pStateNxt_inferred__8/i___0 
       (.I0(pState[0]),
        .I1(pState[1]),
        .I2(pState[2]),
        .I3(pState[3]),
        .I4(\pState_reg_n_0_[4] ),
        .O(\pStateNxt_inferred__8/i___0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \pStateNxt_inferred__8/i___1 
       (.I0(pState[5]),
        .I1(pState[6]),
        .I2(pState[7]),
        .I3(pState[8]),
        .I4(pState[9]),
        .I5(pState[10]),
        .O(\pStateNxt_inferred__8/i___1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    \pStateNxt_inferred__8/i___2 
       (.I0(pState[5]),
        .I1(pState[6]),
        .I2(pState[7]),
        .I3(pState[8]),
        .I4(pState[9]),
        .I5(pState[10]),
        .O(\pStateNxt_inferred__8/i___2_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hFFED)) 
    \pStateNxt_inferred__8/i___3 
       (.I0(\pStateNxt_inferred__8/i__n_0 ),
        .I1(\pStateNxt_inferred__8/i___0_n_0 ),
        .I2(\pStateNxt_inferred__8/i___1_n_0 ),
        .I3(\pStateNxt_inferred__8/i___2_n_0 ),
        .O(pStateNxt[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEE)) 
    \pState[10]_i_1__0 
       (.I0(\pState[10]_i_3__0_n_0 ),
        .I1(\pState[10]_i_4__0_n_0 ),
        .I2(\pState[10]_i_5__0_n_0 ),
        .I3(pState[10]),
        .I4(pState[9]),
        .I5(pState[1]),
        .O(\pState[10]_i_1__0_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pState[10]_i_2__0 
       (.I0(pDelayOvf),
        .I1(pState[6]),
        .I2(pStateNxt[0]),
        .O(pStateNxt[10]));
  LUT6 #(
    .INIT(64'hFFFFFFEBFFEBEBEB)) 
    \pState[10]_i_3__0 
       (.I0(iIn_q_i_2__0_n_0),
        .I1(\pState[10]_i_6__0_n_0 ),
        .I2(pState[2]),
        .I3(pDelayWaitOvf_reg_n_0),
        .I4(pState[8]),
        .I5(pState[6]),
        .O(\pState[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0C0FAEAF0C0F)) 
    \pState[10]_i_4__0 
       (.I0(pBlankBegin),
        .I1(pCtlTknOvf_reg_n_0),
        .I2(\pState[10]_i_6__0_n_0 ),
        .I3(pTknFlagQ),
        .I4(pState[1]),
        .I5(out),
        .O(\pState[10]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \pState[10]_i_5__0 
       (.I0(pState[6]),
        .I1(pState[8]),
        .O(\pState[10]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pState[10]_i_6__0 
       (.I0(pState[1]),
        .I1(pState[9]),
        .I2(pState[10]),
        .I3(pState[8]),
        .I4(pState[6]),
        .O(\pState[10]_i_6__0_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h00000000FFFF4F44)) 
    \pState[1]_i_1__0 
       (.I0(pTknFlagQ),
        .I1(pState[2]),
        .I2(pDelayOvf),
        .I3(pState[6]),
        .I4(pState[0]),
        .I5(pStateNxt[0]),
        .O(pStateNxt[1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pState[2]_i_1__0 
       (.I0(pBlankBegin),
        .I1(pState[1]),
        .I2(pStateNxt[0]),
        .O(pStateNxt[2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pState[3]_i_1__0 
       (.I0(pTknFlagQ),
        .I1(pState[2]),
        .I2(pStateNxt[0]),
        .O(pStateNxt[3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h04040F04)) 
    \pState[4]_i_1__0 
       (.I0(\pState[5]_i_2__0_n_0 ),
        .I1(pState[3]),
        .I2(pStateNxt[0]),
        .I3(pState[1]),
        .I4(pBlankBegin),
        .O(pStateNxt[4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h00F20022)) 
    \pState[5]_i_1__0 
       (.I0(\pState_reg_n_0_[4] ),
        .I1(pFoundEyeFlag_reg_n_0),
        .I2(\pState[5]_i_2__0_n_0 ),
        .I3(pStateNxt[0]),
        .I4(pState[3]),
        .O(pStateNxt[5]));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \pState[5]_i_2__0 
       (.I0(\pEyeOpenCnt_reg_n_0_[0] ),
        .I1(\pEyeOpenCnt_reg_n_0_[2] ),
        .I2(\pEyeOpenCnt_reg_n_0_[3] ),
        .I3(\pEyeOpenCnt_reg_n_0_[4] ),
        .I4(\pEyeOpenCnt_reg_n_0_[1] ),
        .O(\pState[5]_i_2__0_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \pState[6]_i_1__0 
       (.I0(pStateNxt[0]),
        .I1(pState[5]),
        .O(pStateNxt[6]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h0F020202)) 
    \pState[7]_i_1__0 
       (.I0(pState[8]),
        .I1(pDelayCenter),
        .I2(pStateNxt[0]),
        .I3(\pState_reg_n_0_[4] ),
        .I4(pFoundEyeFlag_reg_n_0),
        .O(pStateNxt[7]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \pState[8]_i_1__0 
       (.I0(pStateNxt[0]),
        .I1(pState[7]),
        .O(pStateNxt[8]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pState[9]_i_1__0 
       (.I0(pDelayCenter),
        .I1(pState[8]),
        .I2(pStateNxt[0]),
        .O(pStateNxt[9]));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \pState_reg[0] 
       (.C(CLK),
        .CE(\pState[10]_i_1__0_n_0 ),
        .D(pStateNxt[0]),
        .Q(pState[0]),
        .S(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[10] 
       (.C(CLK),
        .CE(\pState[10]_i_1__0_n_0 ),
        .D(pStateNxt[10]),
        .Q(pState[10]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[1] 
       (.C(CLK),
        .CE(\pState[10]_i_1__0_n_0 ),
        .D(pStateNxt[1]),
        .Q(pState[1]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[2] 
       (.C(CLK),
        .CE(\pState[10]_i_1__0_n_0 ),
        .D(pStateNxt[2]),
        .Q(pState[2]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[3] 
       (.C(CLK),
        .CE(\pState[10]_i_1__0_n_0 ),
        .D(pStateNxt[3]),
        .Q(pState[3]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[4] 
       (.C(CLK),
        .CE(\pState[10]_i_1__0_n_0 ),
        .D(pStateNxt[4]),
        .Q(\pState_reg_n_0_[4] ),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[5] 
       (.C(CLK),
        .CE(\pState[10]_i_1__0_n_0 ),
        .D(pStateNxt[5]),
        .Q(pState[5]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[6] 
       (.C(CLK),
        .CE(\pState[10]_i_1__0_n_0 ),
        .D(pStateNxt[6]),
        .Q(pState[6]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[7] 
       (.C(CLK),
        .CE(\pState[10]_i_1__0_n_0 ),
        .D(pStateNxt[7]),
        .Q(pState[7]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[8] 
       (.C(CLK),
        .CE(\pState[10]_i_1__0_n_0 ),
        .D(pStateNxt[8]),
        .Q(pState[8]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[9] 
       (.C(CLK),
        .CE(\pState[10]_i_1__0_n_0 ),
        .D(pStateNxt[9]),
        .Q(pState[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    pTknFlagQ_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pTknFlag),
        .Q(pTknFlagQ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h22400040)) 
    pTknFlag_i_1__0
       (.I0(pDataQ[8]),
        .I1(pDataQ[7]),
        .I2(pTknFlag_i_2__0_n_0),
        .I3(pDataQ[6]),
        .I4(pTknFlag_i_3__0_n_0),
        .O(pTknFlag0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    pTknFlag_i_2__0
       (.I0(pDataQ[0]),
        .I1(pDataQ[1]),
        .I2(pDataQ[2]),
        .I3(pDataQ[3]),
        .I4(pDataQ[5]),
        .I5(pDataQ[4]),
        .O(pTknFlag_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    pTknFlag_i_3__0
       (.I0(pDataQ[3]),
        .I1(pDataQ[1]),
        .I2(pDataQ[0]),
        .I3(pDataQ[2]),
        .I4(pDataQ[4]),
        .I5(pDataQ[5]),
        .O(pTknFlag_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pTknFlag_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pTknFlag0),
        .Q(pTknFlag),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h7F)) 
    \pWrA[4]_i_1 
       (.I0(pVld_1),
        .I1(pVld_2),
        .I2(pVld_0),
        .O(pAligned_reg_0));
endmodule

(* ORIG_REF_NAME = "PhaseAlign" *) 
module design_2_dvi2rgb_0_0__PhaseAlign_19
   (pIDLY_CE,
    pIDLY_INC,
    pIDLY_LD,
    pVld_0,
    pError_reg_0,
    pAllVldBgnFlag0,
    pAllVld,
    \pState_reg[1]_0 ,
    pBitslip0,
    CLK,
    pVld_2,
    pVld_1,
    pAllVld_q,
    out,
    pAlignErr_q,
    SS,
    D,
    \pIDLY_CNT_Q_reg[4]_0 );
  output pIDLY_CE;
  output pIDLY_INC;
  output pIDLY_LD;
  output pVld_0;
  output pError_reg_0;
  output pAllVldBgnFlag0;
  output pAllVld;
  output \pState_reg[1]_0 ;
  output pBitslip0;
  input CLK;
  input pVld_2;
  input pVld_1;
  input pAllVld_q;
  input [0:0]out;
  input pAlignErr_q;
  input [0:0]SS;
  input [8:0]D;
  input [4:0]\pIDLY_CNT_Q_reg[4]_0 ;

  wire CLK;
  wire [8:0]D;
  wire [0:0]SS;
  wire iIn_q_i_2__1_n_0;
  wire [0:0]out;
  wire pAlignErr_q;
  wire pAligned_i_1__1_n_0;
  wire pAllVld;
  wire pAllVldBgnFlag0;
  wire pAllVld_q;
  wire pBitslip0;
  wire pBlankBegin;
  wire pBlankBegin0;
  wire [5:1]pCenterTap;
  wire \pCenterTap[0]_i_1__1_n_0 ;
  wire \pCenterTap[3]_i_2__1_n_0 ;
  wire \pCenterTap[5]_i_1__1_n_0 ;
  wire \pCenterTap[5]_i_3__1_n_0 ;
  wire \pCenterTap[5]_i_4__1_n_0 ;
  wire \pCenterTap_reg_n_0_[0] ;
  wire \pCtlTknCnt[6]_i_3__1_n_0 ;
  wire [6:0]pCtlTknCnt_reg;
  wire pCtlTknOvf_i_1__1_n_0;
  wire pCtlTknOvf_reg_n_0;
  wire pCtlTknRst;
  wire [8:0]pDataQ;
  wire pDelayCenter;
  wire [4:0]pDelayCenter00;
  wire pDelayCenter_i_1__1_n_0;
  wire pDelayCenter_i_2__1_n_0;
  wire pDelayOvf;
  wire pDelayOvf_i_1__1_n_0;
  wire [1:0]pDelayWaitCnt;
  wire \pDelayWaitCnt[0]_i_1__1_n_0 ;
  wire \pDelayWaitCnt[1]_i_1__1_n_0 ;
  wire \pDelayWaitCnt[1]_i_2__1_n_0 ;
  wire \pDelayWaitCnt[1]_i_3__1_n_0 ;
  wire pDelayWaitOvf_i_1__1_n_0;
  wire pDelayWaitOvf_i_2__1_n_0;
  wire pDelayWaitOvf_reg_n_0;
  wire pError_i_1__1_n_0;
  wire pError_reg_0;
  wire \pEyeOpenCnt[4]_i_4__1_n_0 ;
  wire \pEyeOpenCnt[4]_i_5__1_n_0 ;
  wire \pEyeOpenCnt_reg_n_0_[0] ;
  wire \pEyeOpenCnt_reg_n_0_[1] ;
  wire \pEyeOpenCnt_reg_n_0_[2] ;
  wire \pEyeOpenCnt_reg_n_0_[3] ;
  wire \pEyeOpenCnt_reg_n_0_[4] ;
  wire pEyeOpenEn;
  wire pEyeOpenRst;
  wire pFoundEyeFlag_i_1__1_n_0;
  wire pFoundEyeFlag_i_2__1_n_0;
  wire pFoundEyeFlag_reg_n_0;
  wire pFoundJtrFlag_i_1__1_n_0;
  wire pFoundJtrFlag_reg_n_0;
  wire pIDLY_CE;
  wire pIDLY_CE_i_1__1_n_0;
  wire [4:0]pIDLY_CNT_Q;
  wire [4:0]\pIDLY_CNT_Q_reg[4]_0 ;
  wire pIDLY_INC;
  wire pIDLY_INC_i_1__1_n_0;
  wire pIDLY_INC_i_2__1_n_0;
  wire pIDLY_LD;
  wire pIDLY_LD_i_1__1_n_0;
  wire [10:0]pState;
  wire [10:0]pStateNxt;
  wire \pStateNxt_inferred__8/i___0_n_0 ;
  wire \pStateNxt_inferred__8/i___1_n_0 ;
  wire \pStateNxt_inferred__8/i___2_n_0 ;
  wire \pStateNxt_inferred__8/i__n_0 ;
  wire \pState[10]_i_1__1_n_0 ;
  wire \pState[10]_i_3__1_n_0 ;
  wire \pState[10]_i_4__1_n_0 ;
  wire \pState[10]_i_5__1_n_0 ;
  wire \pState[10]_i_6__1_n_0 ;
  wire \pState[5]_i_2__1_n_0 ;
  wire \pState_reg[1]_0 ;
  wire \pState_reg_n_0_[4] ;
  wire pTknFlag;
  wire pTknFlag0;
  wire pTknFlagQ;
  wire pTknFlag_i_2__1_n_0;
  wire pTknFlag_i_3__1_n_0;
  wire pVld_0;
  wire pVld_1;
  wire pVld_2;
  wire [6:0]p_0_in;
  wire [4:0]plusOp;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEB)) 
    iIn_q_i_1__1
       (.I0(iIn_q_i_2__1_n_0),
        .I1(pState[1]),
        .I2(pState[2]),
        .I3(pState[9]),
        .I4(pState[10]),
        .I5(\pState[10]_i_5__1_n_0 ),
        .O(\pState_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    iIn_q_i_2__1
       (.I0(\pState_reg_n_0_[4] ),
        .I1(pState[0]),
        .I2(pState[3]),
        .I3(pState[5]),
        .I4(pState[7]),
        .O(iIn_q_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    pAligned_i_1__1
       (.I0(pState[6]),
        .I1(pState[8]),
        .I2(pState[10]),
        .I3(pState[9]),
        .I4(pState[1]),
        .I5(\pDelayWaitCnt[1]_i_3__1_n_0 ),
        .O(pAligned_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pAligned_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pAligned_i_1__1_n_0),
        .Q(pVld_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    pAllVldBgnFlag_i_1
       (.I0(pVld_0),
        .I1(pVld_2),
        .I2(pVld_1),
        .I3(pAllVld_q),
        .O(pAllVldBgnFlag0));
  LUT2 #(
    .INIT(4'h2)) 
    pBitslip_i_1__1
       (.I0(pError_reg_0),
        .I1(pAlignErr_q),
        .O(pBitslip0));
  LUT2 #(
    .INIT(4'h2)) 
    pBlankBegin_i_1__1
       (.I0(pTknFlag),
        .I1(pTknFlagQ),
        .O(pBlankBegin0));
  FDRE #(
    .INIT(1'b0)) 
    pBlankBegin_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pBlankBegin0),
        .Q(pBlankBegin),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF62)) 
    \pCenterTap[0]_i_1__1 
       (.I0(\pCenterTap_reg_n_0_[0] ),
        .I1(pEyeOpenEn),
        .I2(\pCenterTap[5]_i_3__1_n_0 ),
        .I3(pEyeOpenRst),
        .O(\pCenterTap[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h88F8F888)) 
    \pCenterTap[1]_i_1__1 
       (.I0(pEyeOpenRst),
        .I1(pIDLY_CNT_Q[0]),
        .I2(\pCenterTap[5]_i_3__1_n_0 ),
        .I3(pDelayCenter00[0]),
        .I4(\pCenterTap_reg_n_0_[0] ),
        .O(pCenterTap[1]));
  LUT6 #(
    .INIT(64'h88F8F8F8F8888888)) 
    \pCenterTap[2]_i_1__1 
       (.I0(pEyeOpenRst),
        .I1(pIDLY_CNT_Q[1]),
        .I2(\pCenterTap[5]_i_3__1_n_0 ),
        .I3(pDelayCenter00[0]),
        .I4(\pCenterTap_reg_n_0_[0] ),
        .I5(pDelayCenter00[1]),
        .O(pCenterTap[2]));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    \pCenterTap[3]_i_1__1 
       (.I0(pEyeOpenRst),
        .I1(pIDLY_CNT_Q[2]),
        .I2(\pCenterTap[5]_i_3__1_n_0 ),
        .I3(\pCenterTap[3]_i_2__1_n_0 ),
        .I4(pDelayCenter00[2]),
        .O(pCenterTap[3]));
  LUT3 #(
    .INIT(8'h7F)) 
    \pCenterTap[3]_i_2__1 
       (.I0(pDelayCenter00[0]),
        .I1(\pCenterTap_reg_n_0_[0] ),
        .I2(pDelayCenter00[1]),
        .O(\pCenterTap[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    \pCenterTap[4]_i_1__1 
       (.I0(pEyeOpenRst),
        .I1(pIDLY_CNT_Q[3]),
        .I2(\pCenterTap[5]_i_3__1_n_0 ),
        .I3(\pCenterTap[5]_i_4__1_n_0 ),
        .I4(pDelayCenter00[3]),
        .O(pCenterTap[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \pCenterTap[5]_i_1__1 
       (.I0(pEyeOpenEn),
        .I1(pEyeOpenRst),
        .O(\pCenterTap[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF8F888F88888F888)) 
    \pCenterTap[5]_i_2__1 
       (.I0(pEyeOpenRst),
        .I1(pIDLY_CNT_Q[4]),
        .I2(\pCenterTap[5]_i_3__1_n_0 ),
        .I3(pDelayCenter00[3]),
        .I4(\pCenterTap[5]_i_4__1_n_0 ),
        .I5(pDelayCenter00[4]),
        .O(pCenterTap[5]));
  LUT4 #(
    .INIT(16'hFFD9)) 
    \pCenterTap[5]_i_3__1 
       (.I0(pState[0]),
        .I1(\pState_reg_n_0_[4] ),
        .I2(pFoundEyeFlag_reg_n_0),
        .I3(\pEyeOpenCnt[4]_i_4__1_n_0 ),
        .O(\pCenterTap[5]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \pCenterTap[5]_i_4__1 
       (.I0(pDelayCenter00[1]),
        .I1(\pCenterTap_reg_n_0_[0] ),
        .I2(pDelayCenter00[0]),
        .I3(pDelayCenter00[2]),
        .O(\pCenterTap[5]_i_4__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pCenterTap_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pCenterTap[0]_i_1__1_n_0 ),
        .Q(\pCenterTap_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pCenterTap_reg[1] 
       (.C(CLK),
        .CE(\pCenterTap[5]_i_1__1_n_0 ),
        .D(pCenterTap[1]),
        .Q(pDelayCenter00[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pCenterTap_reg[2] 
       (.C(CLK),
        .CE(\pCenterTap[5]_i_1__1_n_0 ),
        .D(pCenterTap[2]),
        .Q(pDelayCenter00[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pCenterTap_reg[3] 
       (.C(CLK),
        .CE(\pCenterTap[5]_i_1__1_n_0 ),
        .D(pCenterTap[3]),
        .Q(pDelayCenter00[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pCenterTap_reg[4] 
       (.C(CLK),
        .CE(\pCenterTap[5]_i_1__1_n_0 ),
        .D(pCenterTap[4]),
        .Q(pDelayCenter00[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pCenterTap_reg[5] 
       (.C(CLK),
        .CE(\pCenterTap[5]_i_1__1_n_0 ),
        .D(pCenterTap[5]),
        .Q(pDelayCenter00[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pCtlTknCnt[0]_i_1__1 
       (.I0(pCtlTknCnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pCtlTknCnt[1]_i_1__1 
       (.I0(pCtlTknCnt_reg[0]),
        .I1(pCtlTknCnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \pCtlTknCnt[2]_i_1__1 
       (.I0(pCtlTknCnt_reg[1]),
        .I1(pCtlTknCnt_reg[0]),
        .I2(pCtlTknCnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pCtlTknCnt[3]_i_1__1 
       (.I0(pCtlTknCnt_reg[2]),
        .I1(pCtlTknCnt_reg[0]),
        .I2(pCtlTknCnt_reg[1]),
        .I3(pCtlTknCnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \pCtlTknCnt[4]_i_1__1 
       (.I0(pCtlTknCnt_reg[3]),
        .I1(pCtlTknCnt_reg[1]),
        .I2(pCtlTknCnt_reg[0]),
        .I3(pCtlTknCnt_reg[2]),
        .I4(pCtlTknCnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \pCtlTknCnt[5]_i_1__1 
       (.I0(pCtlTknCnt_reg[4]),
        .I1(pCtlTknCnt_reg[2]),
        .I2(pCtlTknCnt_reg[0]),
        .I3(pCtlTknCnt_reg[1]),
        .I4(pCtlTknCnt_reg[3]),
        .I5(pCtlTknCnt_reg[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \pCtlTknCnt[6]_i_1__1 
       (.I0(pState[2]),
        .I1(pState[1]),
        .I2(pState[9]),
        .I3(pState[10]),
        .I4(\pState[10]_i_5__1_n_0 ),
        .I5(iIn_q_i_2__1_n_0),
        .O(pCtlTknRst));
  LUT2 #(
    .INIT(4'h9)) 
    \pCtlTknCnt[6]_i_2__1 
       (.I0(\pCtlTknCnt[6]_i_3__1_n_0 ),
        .I1(pCtlTknCnt_reg[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \pCtlTknCnt[6]_i_3__1 
       (.I0(pCtlTknCnt_reg[4]),
        .I1(pCtlTknCnt_reg[2]),
        .I2(pCtlTknCnt_reg[0]),
        .I3(pCtlTknCnt_reg[1]),
        .I4(pCtlTknCnt_reg[3]),
        .I5(pCtlTknCnt_reg[5]),
        .O(\pCtlTknCnt[6]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(pCtlTknCnt_reg[0]),
        .R(pCtlTknRst));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(pCtlTknCnt_reg[1]),
        .R(pCtlTknRst));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(pCtlTknCnt_reg[2]),
        .R(pCtlTknRst));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(pCtlTknCnt_reg[3]),
        .R(pCtlTknRst));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(pCtlTknCnt_reg[4]),
        .R(pCtlTknRst));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(pCtlTknCnt_reg[5]),
        .R(pCtlTknRst));
  FDRE #(
    .INIT(1'b0)) 
    \pCtlTknCnt_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(pCtlTknCnt_reg[6]),
        .R(pCtlTknRst));
  LUT4 #(
    .INIT(16'hF044)) 
    pCtlTknOvf_i_1__1
       (.I0(\pCtlTknCnt[6]_i_3__1_n_0 ),
        .I1(pCtlTknCnt_reg[6]),
        .I2(pCtlTknOvf_reg_n_0),
        .I3(pCtlTknRst),
        .O(pCtlTknOvf_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pCtlTknOvf_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pCtlTknOvf_i_1__1_n_0),
        .Q(pCtlTknOvf_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(pDataQ[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(pDataQ[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(pDataQ[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(pDataQ[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(pDataQ[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(pDataQ[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(pDataQ[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(pDataQ[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataQ_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(pDataQ[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h82000082)) 
    pDelayCenter_i_1__1
       (.I0(pDelayCenter_i_2__1_n_0),
        .I1(pDelayCenter00[4]),
        .I2(pIDLY_CNT_Q[4]),
        .I3(pDelayCenter00[3]),
        .I4(pIDLY_CNT_Q[3]),
        .O(pDelayCenter_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    pDelayCenter_i_2__1
       (.I0(pDelayCenter00[2]),
        .I1(pIDLY_CNT_Q[2]),
        .I2(pDelayCenter00[1]),
        .I3(pIDLY_CNT_Q[1]),
        .I4(pIDLY_CNT_Q[0]),
        .I5(pDelayCenter00[0]),
        .O(pDelayCenter_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pDelayCenter_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pDelayCenter_i_1__1_n_0),
        .Q(pDelayCenter),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    pDelayOvf_i_1__1
       (.I0(pIDLY_CNT_Q[0]),
        .I1(pIDLY_CNT_Q[1]),
        .I2(pIDLY_CNT_Q[2]),
        .I3(pIDLY_CNT_Q[4]),
        .I4(pIDLY_CNT_Q[3]),
        .O(pDelayOvf_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pDelayOvf_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pDelayOvf_i_1__1_n_0),
        .Q(pDelayOvf),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01100000)) 
    \pDelayWaitCnt[0]_i_1__1 
       (.I0(pDelayWaitCnt[0]),
        .I1(\pDelayWaitCnt[1]_i_2__1_n_0 ),
        .I2(pState[6]),
        .I3(pState[8]),
        .I4(\pDelayWaitCnt[1]_i_3__1_n_0 ),
        .O(\pDelayWaitCnt[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0006060000000000)) 
    \pDelayWaitCnt[1]_i_1__1 
       (.I0(pDelayWaitCnt[1]),
        .I1(pDelayWaitCnt[0]),
        .I2(\pDelayWaitCnt[1]_i_2__1_n_0 ),
        .I3(pState[6]),
        .I4(pState[8]),
        .I5(\pDelayWaitCnt[1]_i_3__1_n_0 ),
        .O(\pDelayWaitCnt[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \pDelayWaitCnt[1]_i_2__1 
       (.I0(pState[10]),
        .I1(pState[9]),
        .I2(pState[1]),
        .O(\pDelayWaitCnt[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \pDelayWaitCnt[1]_i_3__1 
       (.I0(pState[7]),
        .I1(pState[5]),
        .I2(pState[3]),
        .I3(pState[0]),
        .I4(\pState_reg_n_0_[4] ),
        .I5(pState[2]),
        .O(\pDelayWaitCnt[1]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pDelayWaitCnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pDelayWaitCnt[0]_i_1__1_n_0 ),
        .Q(pDelayWaitCnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDelayWaitCnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pDelayWaitCnt[1]_i_1__1_n_0 ),
        .Q(pDelayWaitCnt[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF2FFFFFF02000000)) 
    pDelayWaitOvf_i_1__1
       (.I0(pDelayWaitCnt[1]),
        .I1(pDelayWaitCnt[0]),
        .I2(\pDelayWaitCnt[1]_i_2__1_n_0 ),
        .I3(pDelayWaitOvf_i_2__1_n_0),
        .I4(\pDelayWaitCnt[1]_i_3__1_n_0 ),
        .I5(pDelayWaitOvf_reg_n_0),
        .O(pDelayWaitOvf_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    pDelayWaitOvf_i_2__1
       (.I0(pState[6]),
        .I1(pState[8]),
        .O(pDelayWaitOvf_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pDelayWaitOvf_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pDelayWaitOvf_i_1__1_n_0),
        .Q(pDelayWaitOvf_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    pError_i_1__1
       (.I0(pState[6]),
        .I1(pState[8]),
        .I2(pState[9]),
        .I3(pState[10]),
        .I4(pState[1]),
        .I5(\pDelayWaitCnt[1]_i_3__1_n_0 ),
        .O(pError_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pError_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pError_i_1__1_n_0),
        .Q(pError_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pEyeOpenCnt[0]_i_1__1 
       (.I0(\pEyeOpenCnt_reg_n_0_[0] ),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pEyeOpenCnt[1]_i_1__1 
       (.I0(\pEyeOpenCnt_reg_n_0_[0] ),
        .I1(\pEyeOpenCnt_reg_n_0_[1] ),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \pEyeOpenCnt[2]_i_1__1 
       (.I0(\pEyeOpenCnt_reg_n_0_[1] ),
        .I1(\pEyeOpenCnt_reg_n_0_[0] ),
        .I2(\pEyeOpenCnt_reg_n_0_[2] ),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pEyeOpenCnt[3]_i_1__1 
       (.I0(\pEyeOpenCnt_reg_n_0_[2] ),
        .I1(\pEyeOpenCnt_reg_n_0_[0] ),
        .I2(\pEyeOpenCnt_reg_n_0_[1] ),
        .I3(\pEyeOpenCnt_reg_n_0_[3] ),
        .O(plusOp[3]));
  LUT4 #(
    .INIT(16'h0130)) 
    \pEyeOpenCnt[4]_i_1__1 
       (.I0(pFoundEyeFlag_reg_n_0),
        .I1(\pEyeOpenCnt[4]_i_4__1_n_0 ),
        .I2(pState[0]),
        .I3(\pState_reg_n_0_[4] ),
        .O(pEyeOpenRst));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \pEyeOpenCnt[4]_i_2__1 
       (.I0(pState[5]),
        .I1(pState[7]),
        .I2(pState[3]),
        .I3(\pEyeOpenCnt[4]_i_5__1_n_0 ),
        .I4(pState[0]),
        .I5(\pState_reg_n_0_[4] ),
        .O(pEyeOpenEn));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \pEyeOpenCnt[4]_i_3__1 
       (.I0(\pEyeOpenCnt_reg_n_0_[3] ),
        .I1(\pEyeOpenCnt_reg_n_0_[1] ),
        .I2(\pEyeOpenCnt_reg_n_0_[0] ),
        .I3(\pEyeOpenCnt_reg_n_0_[2] ),
        .I4(\pEyeOpenCnt_reg_n_0_[4] ),
        .O(plusOp[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pEyeOpenCnt[4]_i_4__1 
       (.I0(pState[2]),
        .I1(\pState[10]_i_6__1_n_0 ),
        .I2(pState[3]),
        .I3(pState[5]),
        .I4(pState[7]),
        .O(\pEyeOpenCnt[4]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pEyeOpenCnt[4]_i_5__1 
       (.I0(pState[6]),
        .I1(pState[8]),
        .I2(pState[10]),
        .I3(pState[9]),
        .I4(pState[1]),
        .I5(pState[2]),
        .O(\pEyeOpenCnt[4]_i_5__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pEyeOpenCnt_reg[0] 
       (.C(CLK),
        .CE(pEyeOpenEn),
        .D(plusOp[0]),
        .Q(\pEyeOpenCnt_reg_n_0_[0] ),
        .R(pEyeOpenRst));
  FDRE #(
    .INIT(1'b0)) 
    \pEyeOpenCnt_reg[1] 
       (.C(CLK),
        .CE(pEyeOpenEn),
        .D(plusOp[1]),
        .Q(\pEyeOpenCnt_reg_n_0_[1] ),
        .R(pEyeOpenRst));
  FDRE #(
    .INIT(1'b0)) 
    \pEyeOpenCnt_reg[2] 
       (.C(CLK),
        .CE(pEyeOpenEn),
        .D(plusOp[2]),
        .Q(\pEyeOpenCnt_reg_n_0_[2] ),
        .R(pEyeOpenRst));
  FDRE #(
    .INIT(1'b0)) 
    \pEyeOpenCnt_reg[3] 
       (.C(CLK),
        .CE(pEyeOpenEn),
        .D(plusOp[3]),
        .Q(\pEyeOpenCnt_reg_n_0_[3] ),
        .R(pEyeOpenRst));
  FDRE #(
    .INIT(1'b0)) 
    \pEyeOpenCnt_reg[4] 
       (.C(CLK),
        .CE(pEyeOpenEn),
        .D(plusOp[4]),
        .Q(\pEyeOpenCnt_reg_n_0_[4] ),
        .R(pEyeOpenRst));
  LUT3 #(
    .INIT(8'h80)) 
    pFIFO_reg_0_31_0_5_i_1
       (.I0(pVld_0),
        .I1(pVld_2),
        .I2(pVld_1),
        .O(pAllVld));
  LUT5 #(
    .INIT(32'h0000EAFA)) 
    pFoundEyeFlag_i_1__1
       (.I0(pFoundEyeFlag_reg_n_0),
        .I1(pFoundEyeFlag_i_2__1_n_0),
        .I2(pEyeOpenEn),
        .I3(\pState[5]_i_2__1_n_0 ),
        .I4(pIDLY_LD_i_1__1_n_0),
        .O(pFoundEyeFlag_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    pFoundEyeFlag_i_2__1
       (.I0(\pEyeOpenCnt_reg_n_0_[0] ),
        .I1(\pEyeOpenCnt_reg_n_0_[1] ),
        .I2(pFoundJtrFlag_reg_n_0),
        .I3(\pEyeOpenCnt_reg_n_0_[4] ),
        .I4(\pEyeOpenCnt_reg_n_0_[3] ),
        .I5(\pEyeOpenCnt_reg_n_0_[2] ),
        .O(pFoundEyeFlag_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pFoundEyeFlag_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pFoundEyeFlag_i_1__1_n_0),
        .Q(pFoundEyeFlag_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB10)) 
    pFoundJtrFlag_i_1__1
       (.I0(\pEyeOpenCnt[4]_i_4__1_n_0 ),
        .I1(pState[0]),
        .I2(\pState_reg_n_0_[4] ),
        .I3(pFoundJtrFlag_reg_n_0),
        .O(pFoundJtrFlag_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pFoundJtrFlag_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pFoundJtrFlag_i_1__1_n_0),
        .Q(pFoundJtrFlag_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000100010000)) 
    pIDLY_CE_i_1__1
       (.I0(\pEyeOpenCnt[4]_i_5__1_n_0 ),
        .I1(pState[0]),
        .I2(\pState_reg_n_0_[4] ),
        .I3(pState[3]),
        .I4(pState[5]),
        .I5(pState[7]),
        .O(pIDLY_CE_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pIDLY_CE_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pIDLY_CE_i_1__1_n_0),
        .Q(pIDLY_CE),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pIDLY_CNT_Q_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pIDLY_CNT_Q_reg[4]_0 [0]),
        .Q(pIDLY_CNT_Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pIDLY_CNT_Q_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pIDLY_CNT_Q_reg[4]_0 [1]),
        .Q(pIDLY_CNT_Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pIDLY_CNT_Q_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pIDLY_CNT_Q_reg[4]_0 [2]),
        .Q(pIDLY_CNT_Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pIDLY_CNT_Q_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pIDLY_CNT_Q_reg[4]_0 [3]),
        .Q(pIDLY_CNT_Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pIDLY_CNT_Q_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pIDLY_CNT_Q_reg[4]_0 [4]),
        .Q(pIDLY_CNT_Q[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF20)) 
    pIDLY_INC_i_1__1
       (.I0(pState[5]),
        .I1(pState[7]),
        .I2(pIDLY_INC_i_2__1_n_0),
        .I3(pIDLY_INC),
        .O(pIDLY_INC_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    pIDLY_INC_i_2__1
       (.I0(\pState[10]_i_6__1_n_0 ),
        .I1(pState[2]),
        .I2(pState[0]),
        .I3(\pState_reg_n_0_[4] ),
        .I4(pState[3]),
        .O(pIDLY_INC_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pIDLY_INC_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pIDLY_INC_i_1__1_n_0),
        .Q(pIDLY_INC),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    pIDLY_LD_i_1__1
       (.I0(\pState_reg_n_0_[4] ),
        .I1(pState[0]),
        .I2(pState[7]),
        .I3(pState[5]),
        .I4(pState[3]),
        .I5(\pEyeOpenCnt[4]_i_5__1_n_0 ),
        .O(pIDLY_LD_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pIDLY_LD_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pIDLY_LD_i_1__1_n_0),
        .Q(pIDLY_LD),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00010116)) 
    \pStateNxt_inferred__8/i_ 
       (.I0(pState[0]),
        .I1(pState[1]),
        .I2(pState[2]),
        .I3(pState[3]),
        .I4(\pState_reg_n_0_[4] ),
        .O(\pStateNxt_inferred__8/i__n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \pStateNxt_inferred__8/i___0 
       (.I0(pState[0]),
        .I1(pState[1]),
        .I2(pState[2]),
        .I3(pState[3]),
        .I4(\pState_reg_n_0_[4] ),
        .O(\pStateNxt_inferred__8/i___0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \pStateNxt_inferred__8/i___1 
       (.I0(pState[5]),
        .I1(pState[6]),
        .I2(pState[7]),
        .I3(pState[8]),
        .I4(pState[9]),
        .I5(pState[10]),
        .O(\pStateNxt_inferred__8/i___1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    \pStateNxt_inferred__8/i___2 
       (.I0(pState[5]),
        .I1(pState[6]),
        .I2(pState[7]),
        .I3(pState[8]),
        .I4(pState[9]),
        .I5(pState[10]),
        .O(\pStateNxt_inferred__8/i___2_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hFFED)) 
    \pStateNxt_inferred__8/i___3 
       (.I0(\pStateNxt_inferred__8/i__n_0 ),
        .I1(\pStateNxt_inferred__8/i___0_n_0 ),
        .I2(\pStateNxt_inferred__8/i___1_n_0 ),
        .I3(\pStateNxt_inferred__8/i___2_n_0 ),
        .O(pStateNxt[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEE)) 
    \pState[10]_i_1__1 
       (.I0(\pState[10]_i_3__1_n_0 ),
        .I1(\pState[10]_i_4__1_n_0 ),
        .I2(\pState[10]_i_5__1_n_0 ),
        .I3(pState[10]),
        .I4(pState[9]),
        .I5(pState[1]),
        .O(\pState[10]_i_1__1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pState[10]_i_2__1 
       (.I0(pDelayOvf),
        .I1(pState[6]),
        .I2(pStateNxt[0]),
        .O(pStateNxt[10]));
  LUT6 #(
    .INIT(64'hFFFFFFEBFFEBEBEB)) 
    \pState[10]_i_3__1 
       (.I0(iIn_q_i_2__1_n_0),
        .I1(\pState[10]_i_6__1_n_0 ),
        .I2(pState[2]),
        .I3(pDelayWaitOvf_reg_n_0),
        .I4(pState[8]),
        .I5(pState[6]),
        .O(\pState[10]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0C0FAEAF0C0F)) 
    \pState[10]_i_4__1 
       (.I0(pBlankBegin),
        .I1(pCtlTknOvf_reg_n_0),
        .I2(\pState[10]_i_6__1_n_0 ),
        .I3(pTknFlagQ),
        .I4(pState[1]),
        .I5(out),
        .O(\pState[10]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \pState[10]_i_5__1 
       (.I0(pState[6]),
        .I1(pState[8]),
        .O(\pState[10]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pState[10]_i_6__1 
       (.I0(pState[1]),
        .I1(pState[9]),
        .I2(pState[10]),
        .I3(pState[8]),
        .I4(pState[6]),
        .O(\pState[10]_i_6__1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h00000000FFFF4F44)) 
    \pState[1]_i_1__1 
       (.I0(pTknFlagQ),
        .I1(pState[2]),
        .I2(pDelayOvf),
        .I3(pState[6]),
        .I4(pState[0]),
        .I5(pStateNxt[0]),
        .O(pStateNxt[1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pState[2]_i_1__1 
       (.I0(pBlankBegin),
        .I1(pState[1]),
        .I2(pStateNxt[0]),
        .O(pStateNxt[2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pState[3]_i_1__1 
       (.I0(pTknFlagQ),
        .I1(pState[2]),
        .I2(pStateNxt[0]),
        .O(pStateNxt[3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h04040F04)) 
    \pState[4]_i_1__1 
       (.I0(\pState[5]_i_2__1_n_0 ),
        .I1(pState[3]),
        .I2(pStateNxt[0]),
        .I3(pState[1]),
        .I4(pBlankBegin),
        .O(pStateNxt[4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h00F20022)) 
    \pState[5]_i_1__1 
       (.I0(\pState_reg_n_0_[4] ),
        .I1(pFoundEyeFlag_reg_n_0),
        .I2(\pState[5]_i_2__1_n_0 ),
        .I3(pStateNxt[0]),
        .I4(pState[3]),
        .O(pStateNxt[5]));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \pState[5]_i_2__1 
       (.I0(\pEyeOpenCnt_reg_n_0_[0] ),
        .I1(\pEyeOpenCnt_reg_n_0_[2] ),
        .I2(\pEyeOpenCnt_reg_n_0_[3] ),
        .I3(\pEyeOpenCnt_reg_n_0_[4] ),
        .I4(\pEyeOpenCnt_reg_n_0_[1] ),
        .O(\pState[5]_i_2__1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \pState[6]_i_1__1 
       (.I0(pStateNxt[0]),
        .I1(pState[5]),
        .O(pStateNxt[6]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h0F020202)) 
    \pState[7]_i_1__1 
       (.I0(pState[8]),
        .I1(pDelayCenter),
        .I2(pStateNxt[0]),
        .I3(\pState_reg_n_0_[4] ),
        .I4(pFoundEyeFlag_reg_n_0),
        .O(pStateNxt[7]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \pState[8]_i_1__1 
       (.I0(pStateNxt[0]),
        .I1(pState[7]),
        .O(pStateNxt[8]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pState[9]_i_1__1 
       (.I0(pDelayCenter),
        .I1(pState[8]),
        .I2(pStateNxt[0]),
        .O(pStateNxt[9]));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \pState_reg[0] 
       (.C(CLK),
        .CE(\pState[10]_i_1__1_n_0 ),
        .D(pStateNxt[0]),
        .Q(pState[0]),
        .S(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[10] 
       (.C(CLK),
        .CE(\pState[10]_i_1__1_n_0 ),
        .D(pStateNxt[10]),
        .Q(pState[10]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[1] 
       (.C(CLK),
        .CE(\pState[10]_i_1__1_n_0 ),
        .D(pStateNxt[1]),
        .Q(pState[1]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[2] 
       (.C(CLK),
        .CE(\pState[10]_i_1__1_n_0 ),
        .D(pStateNxt[2]),
        .Q(pState[2]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[3] 
       (.C(CLK),
        .CE(\pState[10]_i_1__1_n_0 ),
        .D(pStateNxt[3]),
        .Q(pState[3]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[4] 
       (.C(CLK),
        .CE(\pState[10]_i_1__1_n_0 ),
        .D(pStateNxt[4]),
        .Q(\pState_reg_n_0_[4] ),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[5] 
       (.C(CLK),
        .CE(\pState[10]_i_1__1_n_0 ),
        .D(pStateNxt[5]),
        .Q(pState[5]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[6] 
       (.C(CLK),
        .CE(\pState[10]_i_1__1_n_0 ),
        .D(pStateNxt[6]),
        .Q(pState[6]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[7] 
       (.C(CLK),
        .CE(\pState[10]_i_1__1_n_0 ),
        .D(pStateNxt[7]),
        .Q(pState[7]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[8] 
       (.C(CLK),
        .CE(\pState[10]_i_1__1_n_0 ),
        .D(pStateNxt[8]),
        .Q(pState[8]),
        .R(SS));
  (* FSM_ENCODED_STATES = "dlyincst:00000100000,alignerrorst:10000000000,resetst:00000000001,dlytstcenterst:00100000000,eyeopenst:00000001000,tokenst:00000000100,dlydecst:00010000000,dlytstovfst:00001000000,idlest:00000000010,jtrzonest:00000010000,alignedst:01000000000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pState_reg[9] 
       (.C(CLK),
        .CE(\pState[10]_i_1__1_n_0 ),
        .D(pStateNxt[9]),
        .Q(pState[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    pTknFlagQ_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pTknFlag),
        .Q(pTknFlagQ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h22400040)) 
    pTknFlag_i_1__1
       (.I0(pDataQ[8]),
        .I1(pDataQ[7]),
        .I2(pTknFlag_i_2__1_n_0),
        .I3(pDataQ[6]),
        .I4(pTknFlag_i_3__1_n_0),
        .O(pTknFlag0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    pTknFlag_i_2__1
       (.I0(pDataQ[0]),
        .I1(pDataQ[1]),
        .I2(pDataQ[2]),
        .I3(pDataQ[3]),
        .I4(pDataQ[5]),
        .I5(pDataQ[4]),
        .O(pTknFlag_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    pTknFlag_i_3__1
       (.I0(pDataQ[3]),
        .I1(pDataQ[1]),
        .I2(pDataQ[0]),
        .I3(pDataQ[2]),
        .I4(pDataQ[4]),
        .I5(pDataQ[5]),
        .O(pTknFlag_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pTknFlag_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pTknFlag0),
        .Q(pTknFlag),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ResetBridge" *) 
module design_2_dvi2rgb_0_0__ResetBridge
   (out,
    in0,
    \oSyncStages_reg[1] );
  output [0:0]out;
  input in0;
  input \oSyncStages_reg[1] ;

  (* RTL_KEEP = "true" *) wire aRst_int;
  wire \oSyncStages_reg[1] ;
  wire [0:0]out;

  assign aRst_int = in0;
  design_2_dvi2rgb_0_0__SyncAsync_5 SyncAsyncx
       (.AS(aRst_int),
        .\oSyncStages_reg[1]_0 (\oSyncStages_reg[1] ),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ResetBridge" *) 
module design_2_dvi2rgb_0_0__ResetBridge_2
   (SS,
    rDlyRst_reg,
    aRst,
    rDlyRst_reg_0,
    E,
    RefClk);
  output [0:0]SS;
  output rDlyRst_reg;
  input aRst;
  input rDlyRst_reg_0;
  input [0:0]E;
  input RefClk;

  wire [0:0]E;
  wire RefClk;
  wire [0:0]SS;
  (* RTL_KEEP = "true" *) wire aRst_int;
  wire rDlyRst_reg;
  wire rDlyRst_reg_0;

  assign aRst_int = aRst;
  design_2_dvi2rgb_0_0__SyncAsync_4 SyncAsyncx
       (.AS(aRst_int),
        .E(E),
        .RefClk(RefClk),
        .SS(SS),
        .rDlyRst_reg(rDlyRst_reg),
        .rDlyRst_reg_0(rDlyRst_reg_0));
endmodule

(* ORIG_REF_NAME = "ResetBridge" *) 
module design_2_dvi2rgb_0_0__ResetBridge_3
   (out,
    aDlyLckd,
    RefClk);
  output [0:0]out;
  input aDlyLckd;
  input RefClk;

  wire RefClk;
  wire aDlyLckd;
  (* RTL_KEEP = "true" *) wire aRst_int;
  wire [0:0]out;

  design_2_dvi2rgb_0_0__SyncAsync SyncAsyncx
       (.AS(aRst_int),
        .RefClk(RefClk),
        .out(out));
  LUT1 #(
    .INIT(2'h1)) 
    aRst_int_inferred_i_1
       (.I0(aDlyLckd),
        .O(aRst_int));
endmodule

(* ORIG_REF_NAME = "ResyncToBUFG" *) 
module design_2_dvi2rgb_0_0__ResyncToBUFG
   (CLK,
    vid_pVDE,
    vid_pHSync,
    vid_pVSync,
    vid_pData,
    poVSync_reg_0,
    poVDE_reg_0,
    poHSync_reg_0,
    poVSync_reg_1,
    D);
  output CLK;
  output vid_pVDE;
  output vid_pHSync;
  output vid_pVSync;
  output [23:0]vid_pData;
  input poVSync_reg_0;
  input poVDE_reg_0;
  input poHSync_reg_0;
  input poVSync_reg_1;
  input [23:0]D;

  wire CLK;
  wire [23:0]D;
  wire poHSync_reg_0;
  wire poVDE_reg_0;
  wire poVSync_reg_0;
  wire poVSync_reg_1;
  wire [23:0]vid_pData;
  wire vid_pHSync;
  wire vid_pVDE;
  wire vid_pVSync;

  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG InstBUFG
       (.I(poVSync_reg_0),
        .O(CLK));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(vid_pData[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(vid_pData[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(vid_pData[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(vid_pData[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(vid_pData[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(vid_pData[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(vid_pData[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(vid_pData[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(vid_pData[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(vid_pData[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(vid_pData[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(vid_pData[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(vid_pData[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(vid_pData[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(vid_pData[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(vid_pData[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(vid_pData[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(vid_pData[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(vid_pData[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(vid_pData[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(vid_pData[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(vid_pData[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(vid_pData[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \poData_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(vid_pData[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    poHSync_reg
       (.C(CLK),
        .CE(1'b1),
        .D(poHSync_reg_0),
        .Q(vid_pHSync),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    poVDE_reg
       (.C(CLK),
        .CE(1'b1),
        .D(poVDE_reg_0),
        .Q(vid_pVDE),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    poVSync_reg
       (.C(CLK),
        .CE(1'b1),
        .D(poVSync_reg_1),
        .Q(vid_pVSync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "SyncAsync" *) 
module design_2_dvi2rgb_0_0__SyncAsync
   (out,
    RefClk,
    AS);
  output [0:0]out;
  input RefClk;
  input [0:0]AS;

  wire [0:0]AS;
  wire RefClk;
  (* async_reg = "true" *) wire [1:0]oSyncStages;

  assign out[0] = oSyncStages[1];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[0] 
       (.C(RefClk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(oSyncStages[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[1] 
       (.C(RefClk),
        .CE(1'b1),
        .D(oSyncStages[0]),
        .PRE(AS),
        .Q(oSyncStages[1]));
endmodule

(* ORIG_REF_NAME = "SyncAsync" *) 
module design_2_dvi2rgb_0_0__SyncAsync_15
   (out,
    RefClk,
    AS,
    D);
  output [0:0]out;
  input RefClk;
  input [0:0]AS;
  input [0:0]D;

  wire [0:0]AS;
  wire [0:0]D;
  wire RefClk;
  (* async_reg = "true" *) wire [1:0]oSyncStages;

  assign out[0] = oSyncStages[1];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[0] 
       (.C(RefClk),
        .CE(1'b1),
        .D(D),
        .PRE(AS),
        .Q(oSyncStages[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[1] 
       (.C(RefClk),
        .CE(1'b1),
        .D(oSyncStages[0]),
        .PRE(AS),
        .Q(oSyncStages[1]));
endmodule

(* ORIG_REF_NAME = "SyncAsync" *) 
module design_2_dvi2rgb_0_0__SyncAsync_22
   (out,
    RefClk,
    AS,
    D);
  output [0:0]out;
  input RefClk;
  input [0:0]AS;
  input [0:0]D;

  wire [0:0]AS;
  wire [0:0]D;
  wire RefClk;
  (* async_reg = "true" *) wire [1:0]oSyncStages;

  assign out[0] = oSyncStages[1];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[0] 
       (.C(RefClk),
        .CE(1'b1),
        .D(D),
        .PRE(AS),
        .Q(oSyncStages[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[1] 
       (.C(RefClk),
        .CE(1'b1),
        .D(oSyncStages[0]),
        .PRE(AS),
        .Q(oSyncStages[1]));
endmodule

(* ORIG_REF_NAME = "SyncAsync" *) 
module design_2_dvi2rgb_0_0__SyncAsync_4
   (SS,
    rDlyRst_reg,
    rDlyRst_reg_0,
    E,
    RefClk,
    AS);
  output [0:0]SS;
  output rDlyRst_reg;
  input rDlyRst_reg_0;
  input [0:0]E;
  input RefClk;
  input [0:0]AS;

  wire [0:0]AS;
  wire [0:0]E;
  wire RefClk;
  (* async_reg = "true" *) wire [1:0]oSyncStages;
  wire rDlyRst_reg;
  wire rDlyRst_reg_0;

  assign SS[0] = oSyncStages[1];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[0] 
       (.C(RefClk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(oSyncStages[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[1] 
       (.C(RefClk),
        .CE(1'b1),
        .D(oSyncStages[0]),
        .PRE(AS),
        .Q(oSyncStages[1]));
  LUT3 #(
    .INIT(8'hF8)) 
    rDlyRst_i_1
       (.I0(rDlyRst_reg_0),
        .I1(E),
        .I2(oSyncStages[1]),
        .O(rDlyRst_reg));
endmodule

(* ORIG_REF_NAME = "SyncAsync" *) 
module design_2_dvi2rgb_0_0__SyncAsync_5
   (out,
    \oSyncStages_reg[1]_0 ,
    AS);
  output [0:0]out;
  input \oSyncStages_reg[1]_0 ;
  input [0:0]AS;

  wire [0:0]AS;
  (* async_reg = "true" *) wire [1:0]oSyncStages;
  wire \oSyncStages_reg[1]_0 ;

  assign out[0] = oSyncStages[1];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[0] 
       (.C(\oSyncStages_reg[1]_0 ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(oSyncStages[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[1] 
       (.C(\oSyncStages_reg[1]_0 ),
        .CE(1'b1),
        .D(oSyncStages[0]),
        .PRE(AS),
        .Q(oSyncStages[1]));
endmodule

(* ORIG_REF_NAME = "SyncAsync" *) 
module design_2_dvi2rgb_0_0__SyncAsync_7
   (out,
    SS,
    \Filter.cntPeriods_reg[1] ,
    RefClk,
    SCL_I);
  output [0:0]out;
  output [0:0]SS;
  input \Filter.cntPeriods_reg[1] ;
  input RefClk;
  input SCL_I;

  wire \Filter.cntPeriods_reg[1] ;
  wire RefClk;
  wire SCL_I;
  wire [0:0]SS;
  (* async_reg = "true" *) wire [1:0]oSyncStages;

  assign out[0] = oSyncStages[1];
  LUT2 #(
    .INIT(4'h6)) 
    \Filter.cntPeriods[3]_i_1__0 
       (.I0(oSyncStages[1]),
        .I1(\Filter.cntPeriods_reg[1] ),
        .O(SS));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[0] 
       (.C(RefClk),
        .CE(1'b1),
        .D(SCL_I),
        .Q(oSyncStages[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[1] 
       (.C(RefClk),
        .CE(1'b1),
        .D(oSyncStages[0]),
        .Q(oSyncStages[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "SyncAsync" *) 
module design_2_dvi2rgb_0_0__SyncAsync_8
   (out,
    SS,
    sIn_q,
    RefClk,
    SDA_I);
  output [0:0]out;
  output [0:0]SS;
  input sIn_q;
  input RefClk;
  input SDA_I;

  wire RefClk;
  wire SDA_I;
  wire [0:0]SS;
  (* async_reg = "true" *) wire [1:0]oSyncStages;
  wire sIn_q;

  assign out[0] = oSyncStages[1];
  LUT2 #(
    .INIT(4'h6)) 
    \Filter.cntPeriods[3]_i_1 
       (.I0(oSyncStages[1]),
        .I1(sIn_q),
        .O(SS));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[0] 
       (.C(RefClk),
        .CE(1'b1),
        .D(SDA_I),
        .Q(oSyncStages[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[1] 
       (.C(RefClk),
        .CE(1'b1),
        .D(oSyncStages[0]),
        .Q(oSyncStages[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "SyncAsync" *) 
module design_2_dvi2rgb_0_0__SyncAsync_9
   (out,
    RefClk,
    \oSyncStages_reg[1]_0 ,
    D);
  output [0:0]out;
  input RefClk;
  input [0:0]\oSyncStages_reg[1]_0 ;
  input [0:0]D;

  wire [0:0]D;
  wire RefClk;
  (* async_reg = "true" *) wire [1:0]oSyncStages;
  wire [0:0]\oSyncStages_reg[1]_0 ;

  assign out[0] = oSyncStages[1];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[0] 
       (.C(RefClk),
        .CE(1'b1),
        .D(D),
        .PRE(\oSyncStages_reg[1]_0 ),
        .Q(oSyncStages[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[1] 
       (.C(RefClk),
        .CE(1'b1),
        .D(oSyncStages[0]),
        .PRE(\oSyncStages_reg[1]_0 ),
        .Q(oSyncStages[1]));
endmodule

(* ORIG_REF_NAME = "SyncAsync" *) 
module design_2_dvi2rgb_0_0__SyncAsync__parameterized0
   (D,
    rMMCM_LckdFallingFlag0,
    rMMCM_LckdRisingFlag0,
    RefClk,
    \oSyncStages_reg[0]_0 ,
    Q);
  output [0:0]D;
  output rMMCM_LckdFallingFlag0;
  output rMMCM_LckdRisingFlag0;
  input RefClk;
  input [0:0]\oSyncStages_reg[0]_0 ;
  input [0:0]Q;

  wire [0:0]Q;
  wire RefClk;
  (* async_reg = "true" *) wire [1:0]oSyncStages;
  wire [0:0]\oSyncStages_reg[0]_0 ;
  wire rMMCM_LckdFallingFlag0;
  wire rMMCM_LckdRisingFlag0;

  assign D[0] = oSyncStages[1];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \oSyncStages_reg[0] 
       (.C(RefClk),
        .CE(1'b1),
        .D(\oSyncStages_reg[0]_0 ),
        .Q(oSyncStages[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \oSyncStages_reg[1] 
       (.C(RefClk),
        .CE(1'b1),
        .D(oSyncStages[0]),
        .Q(oSyncStages[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    rMMCM_LckdFallingFlag_i_1
       (.I0(Q),
        .I1(oSyncStages[1]),
        .O(rMMCM_LckdFallingFlag0));
  LUT2 #(
    .INIT(4'h2)) 
    rMMCM_LckdRisingFlag_i_1
       (.I0(oSyncStages[1]),
        .I1(Q),
        .O(rMMCM_LckdRisingFlag0));
endmodule

(* ORIG_REF_NAME = "SyncAsync" *) 
module design_2_dvi2rgb_0_0__SyncAsync__parameterized1
   (out,
    CLK,
    \oSyncStages_reg[1]_0 ,
    D);
  output [0:0]out;
  input CLK;
  input [0:0]\oSyncStages_reg[1]_0 ;
  input [0:0]D;

  wire CLK;
  wire [0:0]D;
  (* async_reg = "true" *) wire [1:0]oSyncStages;
  wire [0:0]\oSyncStages_reg[1]_0 ;

  assign out[0] = oSyncStages[1];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \oSyncStages_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\oSyncStages_reg[1]_0 ),
        .D(D),
        .Q(oSyncStages[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \oSyncStages_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\oSyncStages_reg[1]_0 ),
        .D(oSyncStages[0]),
        .Q(oSyncStages[1]));
endmodule

(* ORIG_REF_NAME = "SyncAsync" *) 
module design_2_dvi2rgb_0_0__SyncAsync__parameterized1_16
   (out,
    CLK,
    AS,
    D);
  output [0:0]out;
  input CLK;
  input [0:0]AS;
  input [0:0]D;

  wire [0:0]AS;
  wire CLK;
  wire [0:0]D;
  (* async_reg = "true" *) wire [1:0]oSyncStages;

  assign out[0] = oSyncStages[1];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \oSyncStages_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AS),
        .D(D),
        .Q(oSyncStages[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \oSyncStages_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AS),
        .D(oSyncStages[0]),
        .Q(oSyncStages[1]));
endmodule

(* ORIG_REF_NAME = "SyncAsync" *) 
module design_2_dvi2rgb_0_0__SyncAsync__parameterized1_23
   (out,
    CLK,
    AS,
    D);
  output [0:0]out;
  input CLK;
  input [0:0]AS;
  input [0:0]D;

  wire [0:0]AS;
  wire CLK;
  wire [0:0]D;
  (* async_reg = "true" *) wire [1:0]oSyncStages;

  assign out[0] = oSyncStages[1];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \oSyncStages_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AS),
        .D(D),
        .Q(oSyncStages[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \oSyncStages_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AS),
        .D(oSyncStages[0]),
        .Q(oSyncStages[1]));
endmodule

(* ORIG_REF_NAME = "SyncBase" *) 
module design_2_dvi2rgb_0_0__SyncBase
   (out,
    rTimeoutCnt_reg_14_sp_1,
    rTimeoutCnt_reg_8_sp_1,
    RefClk,
    \oSyncStages_reg[1] ,
    rTimeoutCnt_reg,
    CLK);
  output [0:0]out;
  output rTimeoutCnt_reg_14_sp_1;
  output rTimeoutCnt_reg_8_sp_1;
  input RefClk;
  input [0:0]\oSyncStages_reg[1] ;
  input [23:0]rTimeoutCnt_reg;
  input CLK;

  wire CLK;
  wire RefClk;
  wire iIn_q;
  wire iIn_q_i_4_n_0;
  wire iIn_q_i_5_n_0;
  wire iIn_q_i_6_n_0;
  wire [0:0]\oSyncStages_reg[1] ;
  wire [0:0]out;
  wire p_0_out_0;
  wire [23:0]rTimeoutCnt_reg;
  wire rTimeoutCnt_reg_14_sn_1;
  wire rTimeoutCnt_reg_8_sn_1;

  assign rTimeoutCnt_reg_14_sp_1 = rTimeoutCnt_reg_14_sn_1;
  assign rTimeoutCnt_reg_8_sp_1 = rTimeoutCnt_reg_8_sn_1;
  design_2_dvi2rgb_0_0__SyncAsync__parameterized1 SyncAsyncx
       (.CLK(CLK),
        .D(iIn_q),
        .\oSyncStages_reg[1]_0 (\oSyncStages_reg[1] ),
        .out(out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    iIn_q_i_1__2
       (.I0(rTimeoutCnt_reg_14_sn_1),
        .I1(rTimeoutCnt_reg[21]),
        .I2(rTimeoutCnt_reg[22]),
        .I3(rTimeoutCnt_reg[17]),
        .I4(rTimeoutCnt_reg[18]),
        .I5(rTimeoutCnt_reg_8_sn_1),
        .O(p_0_out_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    iIn_q_i_2__2
       (.I0(rTimeoutCnt_reg[14]),
        .I1(rTimeoutCnt_reg[16]),
        .I2(rTimeoutCnt_reg[11]),
        .I3(rTimeoutCnt_reg[13]),
        .O(rTimeoutCnt_reg_14_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    iIn_q_i_3
       (.I0(iIn_q_i_4_n_0),
        .I1(rTimeoutCnt_reg[8]),
        .I2(rTimeoutCnt_reg[7]),
        .I3(rTimeoutCnt_reg[12]),
        .I4(rTimeoutCnt_reg[9]),
        .I5(iIn_q_i_5_n_0),
        .O(rTimeoutCnt_reg_8_sn_1));
  LUT4 #(
    .INIT(16'h7FFF)) 
    iIn_q_i_4
       (.I0(rTimeoutCnt_reg[10]),
        .I1(rTimeoutCnt_reg[6]),
        .I2(rTimeoutCnt_reg[4]),
        .I3(rTimeoutCnt_reg[5]),
        .O(iIn_q_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    iIn_q_i_5
       (.I0(rTimeoutCnt_reg[2]),
        .I1(rTimeoutCnt_reg[1]),
        .I2(rTimeoutCnt_reg[15]),
        .I3(rTimeoutCnt_reg[3]),
        .I4(iIn_q_i_6_n_0),
        .O(iIn_q_i_5_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    iIn_q_i_6
       (.I0(rTimeoutCnt_reg[20]),
        .I1(rTimeoutCnt_reg[19]),
        .I2(rTimeoutCnt_reg[23]),
        .I3(rTimeoutCnt_reg[0]),
        .O(iIn_q_i_6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    iIn_q_reg
       (.C(RefClk),
        .CE(1'b1),
        .CLR(\oSyncStages_reg[1] ),
        .D(p_0_out_0),
        .Q(iIn_q));
endmodule

(* ORIG_REF_NAME = "SyncBase" *) 
module design_2_dvi2rgb_0_0__SyncBase_13
   (out,
    rTimeoutCnt_reg_14_sp_1,
    rTimeoutCnt_reg_8_sp_1,
    RefClk,
    AS,
    rTimeoutCnt_reg,
    CLK);
  output [0:0]out;
  output rTimeoutCnt_reg_14_sp_1;
  output rTimeoutCnt_reg_8_sp_1;
  input RefClk;
  input [0:0]AS;
  input [23:0]rTimeoutCnt_reg;
  input CLK;

  wire [0:0]AS;
  wire CLK;
  wire RefClk;
  wire iIn_q;
  wire iIn_q_i_4__0_n_0;
  wire iIn_q_i_5__0_n_0;
  wire iIn_q_i_6__0_n_0;
  wire [0:0]out;
  wire p_0_out_0;
  wire [23:0]rTimeoutCnt_reg;
  wire rTimeoutCnt_reg_14_sn_1;
  wire rTimeoutCnt_reg_8_sn_1;

  assign rTimeoutCnt_reg_14_sp_1 = rTimeoutCnt_reg_14_sn_1;
  assign rTimeoutCnt_reg_8_sp_1 = rTimeoutCnt_reg_8_sn_1;
  design_2_dvi2rgb_0_0__SyncAsync__parameterized1_16 SyncAsyncx
       (.AS(AS),
        .CLK(CLK),
        .D(iIn_q),
        .out(out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    iIn_q_i_1__3
       (.I0(rTimeoutCnt_reg_14_sn_1),
        .I1(rTimeoutCnt_reg[21]),
        .I2(rTimeoutCnt_reg[22]),
        .I3(rTimeoutCnt_reg[17]),
        .I4(rTimeoutCnt_reg[18]),
        .I5(rTimeoutCnt_reg_8_sn_1),
        .O(p_0_out_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    iIn_q_i_2__3
       (.I0(rTimeoutCnt_reg[14]),
        .I1(rTimeoutCnt_reg[16]),
        .I2(rTimeoutCnt_reg[11]),
        .I3(rTimeoutCnt_reg[13]),
        .O(rTimeoutCnt_reg_14_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    iIn_q_i_3__0
       (.I0(iIn_q_i_4__0_n_0),
        .I1(rTimeoutCnt_reg[8]),
        .I2(rTimeoutCnt_reg[7]),
        .I3(rTimeoutCnt_reg[12]),
        .I4(rTimeoutCnt_reg[9]),
        .I5(iIn_q_i_5__0_n_0),
        .O(rTimeoutCnt_reg_8_sn_1));
  LUT4 #(
    .INIT(16'h7FFF)) 
    iIn_q_i_4__0
       (.I0(rTimeoutCnt_reg[10]),
        .I1(rTimeoutCnt_reg[6]),
        .I2(rTimeoutCnt_reg[4]),
        .I3(rTimeoutCnt_reg[5]),
        .O(iIn_q_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    iIn_q_i_5__0
       (.I0(rTimeoutCnt_reg[2]),
        .I1(rTimeoutCnt_reg[1]),
        .I2(rTimeoutCnt_reg[15]),
        .I3(rTimeoutCnt_reg[3]),
        .I4(iIn_q_i_6__0_n_0),
        .O(iIn_q_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    iIn_q_i_6__0
       (.I0(rTimeoutCnt_reg[20]),
        .I1(rTimeoutCnt_reg[19]),
        .I2(rTimeoutCnt_reg[23]),
        .I3(rTimeoutCnt_reg[0]),
        .O(iIn_q_i_6__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    iIn_q_reg
       (.C(RefClk),
        .CE(1'b1),
        .CLR(AS),
        .D(p_0_out_0),
        .Q(iIn_q));
endmodule

(* ORIG_REF_NAME = "SyncBase" *) 
module design_2_dvi2rgb_0_0__SyncBase_20
   (out,
    rTimeoutCnt_reg_14_sp_1,
    rTimeoutCnt_reg_8_sp_1,
    RefClk,
    AS,
    rTimeoutCnt_reg,
    CLK);
  output [0:0]out;
  output rTimeoutCnt_reg_14_sp_1;
  output rTimeoutCnt_reg_8_sp_1;
  input RefClk;
  input [0:0]AS;
  input [23:0]rTimeoutCnt_reg;
  input CLK;

  wire [0:0]AS;
  wire CLK;
  wire RefClk;
  wire iIn_q;
  wire iIn_q_i_4__1_n_0;
  wire iIn_q_i_5__1_n_0;
  wire iIn_q_i_6__1_n_0;
  wire [0:0]out;
  wire p_0_out_0;
  wire [23:0]rTimeoutCnt_reg;
  wire rTimeoutCnt_reg_14_sn_1;
  wire rTimeoutCnt_reg_8_sn_1;

  assign rTimeoutCnt_reg_14_sp_1 = rTimeoutCnt_reg_14_sn_1;
  assign rTimeoutCnt_reg_8_sp_1 = rTimeoutCnt_reg_8_sn_1;
  design_2_dvi2rgb_0_0__SyncAsync__parameterized1_23 SyncAsyncx
       (.AS(AS),
        .CLK(CLK),
        .D(iIn_q),
        .out(out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    iIn_q_i_1__4
       (.I0(rTimeoutCnt_reg_14_sn_1),
        .I1(rTimeoutCnt_reg[21]),
        .I2(rTimeoutCnt_reg[22]),
        .I3(rTimeoutCnt_reg[17]),
        .I4(rTimeoutCnt_reg[18]),
        .I5(rTimeoutCnt_reg_8_sn_1),
        .O(p_0_out_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    iIn_q_i_2__4
       (.I0(rTimeoutCnt_reg[14]),
        .I1(rTimeoutCnt_reg[16]),
        .I2(rTimeoutCnt_reg[11]),
        .I3(rTimeoutCnt_reg[13]),
        .O(rTimeoutCnt_reg_14_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    iIn_q_i_3__1
       (.I0(iIn_q_i_4__1_n_0),
        .I1(rTimeoutCnt_reg[8]),
        .I2(rTimeoutCnt_reg[7]),
        .I3(rTimeoutCnt_reg[12]),
        .I4(rTimeoutCnt_reg[9]),
        .I5(iIn_q_i_5__1_n_0),
        .O(rTimeoutCnt_reg_8_sn_1));
  LUT4 #(
    .INIT(16'h7FFF)) 
    iIn_q_i_4__1
       (.I0(rTimeoutCnt_reg[10]),
        .I1(rTimeoutCnt_reg[6]),
        .I2(rTimeoutCnt_reg[4]),
        .I3(rTimeoutCnt_reg[5]),
        .O(iIn_q_i_4__1_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    iIn_q_i_5__1
       (.I0(rTimeoutCnt_reg[2]),
        .I1(rTimeoutCnt_reg[1]),
        .I2(rTimeoutCnt_reg[15]),
        .I3(rTimeoutCnt_reg[3]),
        .I4(iIn_q_i_6__1_n_0),
        .O(iIn_q_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    iIn_q_i_6__1
       (.I0(rTimeoutCnt_reg[20]),
        .I1(rTimeoutCnt_reg[19]),
        .I2(rTimeoutCnt_reg[23]),
        .I3(rTimeoutCnt_reg[0]),
        .O(iIn_q_i_6__1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    iIn_q_reg
       (.C(RefClk),
        .CE(1'b1),
        .CLR(AS),
        .D(p_0_out_0),
        .Q(iIn_q));
endmodule

(* ORIG_REF_NAME = "SyncBase" *) 
module design_2_dvi2rgb_0_0__SyncBase__parameterized0
   (out,
    iIn_q_reg_0,
    CLK,
    \oSyncStages_reg[1] ,
    RefClk);
  output [0:0]out;
  input iIn_q_reg_0;
  input CLK;
  input [0:0]\oSyncStages_reg[1] ;
  input RefClk;

  wire CLK;
  wire RefClk;
  wire iIn_q_reg_0;
  wire iIn_q_reg_n_0;
  wire [0:0]\oSyncStages_reg[1] ;
  wire [0:0]out;

  design_2_dvi2rgb_0_0__SyncAsync_9 SyncAsyncx
       (.D(iIn_q_reg_n_0),
        .RefClk(RefClk),
        .\oSyncStages_reg[1]_0 (\oSyncStages_reg[1] ),
        .out(out));
  FDPE #(
    .INIT(1'b1)) 
    iIn_q_reg
       (.C(CLK),
        .CE(1'b1),
        .D(iIn_q_reg_0),
        .PRE(\oSyncStages_reg[1] ),
        .Q(iIn_q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "SyncBase" *) 
module design_2_dvi2rgb_0_0__SyncBase__parameterized0_14
   (out,
    iIn_q_reg_0,
    CLK,
    AS,
    RefClk);
  output [0:0]out;
  input iIn_q_reg_0;
  input CLK;
  input [0:0]AS;
  input RefClk;

  wire [0:0]AS;
  wire CLK;
  wire RefClk;
  wire iIn_q_reg_0;
  wire iIn_q_reg_n_0;
  wire [0:0]out;

  design_2_dvi2rgb_0_0__SyncAsync_15 SyncAsyncx
       (.AS(AS),
        .D(iIn_q_reg_n_0),
        .RefClk(RefClk),
        .out(out));
  FDPE #(
    .INIT(1'b1)) 
    iIn_q_reg
       (.C(CLK),
        .CE(1'b1),
        .D(iIn_q_reg_0),
        .PRE(AS),
        .Q(iIn_q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "SyncBase" *) 
module design_2_dvi2rgb_0_0__SyncBase__parameterized0_21
   (out,
    iIn_q_reg_0,
    CLK,
    AS,
    RefClk);
  output [0:0]out;
  input iIn_q_reg_0;
  input CLK;
  input [0:0]AS;
  input RefClk;

  wire [0:0]AS;
  wire CLK;
  wire RefClk;
  wire iIn_q_reg_0;
  wire iIn_q_reg_n_0;
  wire [0:0]out;

  design_2_dvi2rgb_0_0__SyncAsync_22 SyncAsyncx
       (.AS(AS),
        .D(iIn_q_reg_n_0),
        .RefClk(RefClk),
        .out(out));
  FDPE #(
    .INIT(1'b1)) 
    iIn_q_reg
       (.C(CLK),
        .CE(1'b1),
        .D(iIn_q_reg_0),
        .PRE(AS),
        .Q(iIn_q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "TMDS_Clocking" *) 
module design_2_dvi2rgb_0_0__TMDS_Clocking
   (\rMMCM_Reset_q_reg[0]_0 ,
    rMMCM_LckdRisingFlag_reg_0,
    aPixelClkLckd,
    in0,
    aRst,
    RefClk,
    TMDS_Clk_p,
    TMDS_Clk_n);
  output \rMMCM_Reset_q_reg[0]_0 ;
  output rMMCM_LckdRisingFlag_reg_0;
  output aPixelClkLckd;
  output in0;
  input aRst;
  input RefClk;
  input TMDS_Clk_p;
  input TMDS_Clk_n;

  wire CLKFBIN;
  wire CLK_IN_hdmi_clk;
  wire CLK_OUT_5x_hdmi_clk;
  wire LockLostReset_n_1;
  wire MMCM_LockSync_n_0;
  wire RdyLostReset_n_0;
  wire RefClk;
  wire TMDS_Clk_n;
  wire TMDS_Clk_p;
  wire aDlyLckd;
  wire aMMCM_Locked;
  wire \^aPixelClkLckd ;
  wire aRst;
  wire in0;
  wire p_0_in;
  wire [0:0]rDlyRstCnt0;
  wire \rDlyRstCnt[1]_i_1_n_0 ;
  wire \rDlyRstCnt[2]_i_1_n_0 ;
  wire \rDlyRstCnt[3]_i_1_n_0 ;
  wire \rDlyRstCnt[4]_i_2_n_0 ;
  wire [4:0]rDlyRstCnt_reg;
  wire rDlyRst_reg_n_0;
  wire rLockLostRst;
  wire rMMCM_LckdFallingFlag;
  wire rMMCM_LckdFallingFlag0;
  wire rMMCM_LckdRisingFlag0;
  wire rMMCM_LckdRisingFlag_reg_0;
  wire rMMCM_LckdRisingFlag_reg_n_0;
  wire \rMMCM_Locked_q_reg_n_0_[0] ;
  wire [1:1]rMMCM_Reset_q;
  wire \rMMCM_Reset_q[0]_i_1_n_0 ;
  wire \rMMCM_Reset_q_reg[0]_0 ;
  wire \rMMCM_Reset_q_reg_n_0_[0] ;
  wire sel;
  wire NLW_DVI_ClkGenerator_CLKFBOUTB_UNCONNECTED;
  wire NLW_DVI_ClkGenerator_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_DVI_ClkGenerator_CLKINSTOPPED_UNCONNECTED;
  wire NLW_DVI_ClkGenerator_CLKOUT0B_UNCONNECTED;
  wire NLW_DVI_ClkGenerator_CLKOUT1_UNCONNECTED;
  wire NLW_DVI_ClkGenerator_CLKOUT1B_UNCONNECTED;
  wire NLW_DVI_ClkGenerator_CLKOUT2_UNCONNECTED;
  wire NLW_DVI_ClkGenerator_CLKOUT2B_UNCONNECTED;
  wire NLW_DVI_ClkGenerator_CLKOUT3_UNCONNECTED;
  wire NLW_DVI_ClkGenerator_CLKOUT3B_UNCONNECTED;
  wire NLW_DVI_ClkGenerator_CLKOUT4_UNCONNECTED;
  wire NLW_DVI_ClkGenerator_CLKOUT5_UNCONNECTED;
  wire NLW_DVI_ClkGenerator_CLKOUT6_UNCONNECTED;
  wire NLW_DVI_ClkGenerator_DRDY_UNCONNECTED;
  wire NLW_DVI_ClkGenerator_PSDONE_UNCONNECTED;
  wire [15:0]NLW_DVI_ClkGenerator_DO_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(10.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(11.695000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(2.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(1),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.000000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    DVI_ClkGenerator
       (.CLKFBIN(CLKFBIN),
        .CLKFBOUT(CLKFBIN),
        .CLKFBOUTB(NLW_DVI_ClkGenerator_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_DVI_ClkGenerator_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(CLK_IN_hdmi_clk),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_DVI_ClkGenerator_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(CLK_OUT_5x_hdmi_clk),
        .CLKOUT0B(NLW_DVI_ClkGenerator_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(NLW_DVI_ClkGenerator_CLKOUT1_UNCONNECTED),
        .CLKOUT1B(NLW_DVI_ClkGenerator_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_DVI_ClkGenerator_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_DVI_ClkGenerator_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_DVI_ClkGenerator_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_DVI_ClkGenerator_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_DVI_ClkGenerator_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_DVI_ClkGenerator_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_DVI_ClkGenerator_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_DVI_ClkGenerator_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_DVI_ClkGenerator_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(aMMCM_Locked),
        .PSCLK(1'b0),
        .PSDONE(NLW_DVI_ClkGenerator_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(\rMMCM_Reset_q_reg_n_0_[0] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IDELAYCTRL #(
    .SIM_DEVICE("7SERIES")) 
    IDelayCtrlX
       (.RDY(aDlyLckd),
        .REFCLK(RefClk),
        .RST(rDlyRst_reg_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUFDS InputBuffer
       (.I(TMDS_Clk_p),
        .IB(TMDS_Clk_n),
        .O(CLK_IN_hdmi_clk));
  design_2_dvi2rgb_0_0__ResetBridge_2 LockLostReset
       (.E(sel),
        .RefClk(RefClk),
        .SS(rLockLostRst),
        .aRst(aRst),
        .rDlyRst_reg(LockLostReset_n_1),
        .rDlyRst_reg_0(rDlyRst_reg_n_0));
  design_2_dvi2rgb_0_0__SyncAsync__parameterized0 MMCM_LockSync
       (.D(MMCM_LockSync_n_0),
        .Q(p_0_in),
        .RefClk(RefClk),
        .\oSyncStages_reg[0]_0 (aMMCM_Locked),
        .rMMCM_LckdFallingFlag0(rMMCM_LckdFallingFlag0),
        .rMMCM_LckdRisingFlag0(rMMCM_LckdRisingFlag0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFR #(
    .BUFR_DIVIDE("5"),
    .SIM_DEVICE("7SERIES")) 
    PixelClkBuffer
       (.CE(1'b1),
        .CLR(rMMCM_LckdRisingFlag_reg_n_0),
        .I(CLK_OUT_5x_hdmi_clk),
        .O(rMMCM_LckdRisingFlag_reg_0));
  design_2_dvi2rgb_0_0__ResetBridge_3 RdyLostReset
       (.RefClk(RefClk),
        .aDlyLckd(aDlyLckd),
        .out(RdyLostReset_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFIO SerialClkBuffer
       (.I(CLK_OUT_5x_hdmi_clk),
        .O(\rMMCM_Reset_q_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    aLocked_reg
       (.C(RefClk),
        .CE(1'b1),
        .CLR(RdyLostReset_n_0),
        .D(\rMMCM_Locked_q_reg_n_0_[0] ),
        .Q(\^aPixelClkLckd ));
  LUT1 #(
    .INIT(2'h1)) 
    aRst_int_inferred_i_1__0
       (.I0(\^aPixelClkLckd ),
        .O(in0));
  LUT1 #(
    .INIT(2'h1)) 
    \rDlyRstCnt[0]_i_1 
       (.I0(rDlyRstCnt_reg[0]),
        .O(rDlyRstCnt0));
  (* \PinAttr:I1:HOLD_DETOUR  = "192" *) 
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rDlyRstCnt[1]_i_1 
       (.I0(rDlyRstCnt_reg[0]),
        .I1(rDlyRstCnt_reg[1]),
        .O(\rDlyRstCnt[1]_i_1_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "192" *) 
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \rDlyRstCnt[2]_i_1 
       (.I0(rDlyRstCnt_reg[1]),
        .I1(rDlyRstCnt_reg[0]),
        .I2(rDlyRstCnt_reg[2]),
        .O(\rDlyRstCnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \rDlyRstCnt[3]_i_1 
       (.I0(rDlyRstCnt_reg[1]),
        .I1(rDlyRstCnt_reg[0]),
        .I2(rDlyRstCnt_reg[2]),
        .I3(rDlyRstCnt_reg[3]),
        .O(\rDlyRstCnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rDlyRstCnt[4]_i_1 
       (.I0(rDlyRstCnt_reg[2]),
        .I1(rDlyRstCnt_reg[0]),
        .I2(rDlyRstCnt_reg[1]),
        .I3(rDlyRstCnt_reg[3]),
        .I4(rDlyRstCnt_reg[4]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \rDlyRstCnt[4]_i_2 
       (.I0(rDlyRstCnt_reg[3]),
        .I1(rDlyRstCnt_reg[2]),
        .I2(rDlyRstCnt_reg[0]),
        .I3(rDlyRstCnt_reg[1]),
        .I4(rDlyRstCnt_reg[4]),
        .O(\rDlyRstCnt[4]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \rDlyRstCnt_reg[0] 
       (.C(RefClk),
        .CE(sel),
        .D(rDlyRstCnt0),
        .Q(rDlyRstCnt_reg[0]),
        .S(rLockLostRst));
  FDSE #(
    .INIT(1'b1)) 
    \rDlyRstCnt_reg[1] 
       (.C(RefClk),
        .CE(sel),
        .D(\rDlyRstCnt[1]_i_1_n_0 ),
        .Q(rDlyRstCnt_reg[1]),
        .S(rLockLostRst));
  FDSE #(
    .INIT(1'b1)) 
    \rDlyRstCnt_reg[2] 
       (.C(RefClk),
        .CE(sel),
        .D(\rDlyRstCnt[2]_i_1_n_0 ),
        .Q(rDlyRstCnt_reg[2]),
        .S(rLockLostRst));
  FDSE #(
    .INIT(1'b1)) 
    \rDlyRstCnt_reg[3] 
       (.C(RefClk),
        .CE(sel),
        .D(\rDlyRstCnt[3]_i_1_n_0 ),
        .Q(rDlyRstCnt_reg[3]),
        .S(rLockLostRst));
  FDSE #(
    .INIT(1'b1)) 
    \rDlyRstCnt_reg[4] 
       (.C(RefClk),
        .CE(sel),
        .D(\rDlyRstCnt[4]_i_2_n_0 ),
        .Q(rDlyRstCnt_reg[4]),
        .S(rLockLostRst));
  FDRE #(
    .INIT(1'b0)) 
    rDlyRst_reg
       (.C(RefClk),
        .CE(1'b1),
        .D(LockLostReset_n_1),
        .Q(rDlyRst_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rMMCM_LckdFallingFlag_reg
       (.C(RefClk),
        .CE(1'b1),
        .D(rMMCM_LckdFallingFlag0),
        .Q(rMMCM_LckdFallingFlag),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rMMCM_LckdRisingFlag_reg
       (.C(RefClk),
        .CE(1'b1),
        .D(rMMCM_LckdRisingFlag0),
        .Q(rMMCM_LckdRisingFlag_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rMMCM_Locked_q_reg[0] 
       (.C(RefClk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\rMMCM_Locked_q_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rMMCM_Locked_q_reg[1] 
       (.C(RefClk),
        .CE(1'b1),
        .D(MMCM_LockSync_n_0),
        .Q(p_0_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \rMMCM_Reset_q[0]_i_1 
       (.I0(rMMCM_LckdFallingFlag),
        .I1(rMMCM_Reset_q),
        .O(\rMMCM_Reset_q[0]_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \rMMCM_Reset_q_reg[0] 
       (.C(RefClk),
        .CE(1'b1),
        .D(\rMMCM_Reset_q[0]_i_1_n_0 ),
        .PRE(rLockLostRst),
        .Q(\rMMCM_Reset_q_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \rMMCM_Reset_q_reg[1] 
       (.C(RefClk),
        .CE(1'b1),
        .D(rMMCM_LckdFallingFlag),
        .PRE(rLockLostRst),
        .Q(rMMCM_Reset_q));
endmodule

(* ORIG_REF_NAME = "TMDS_Decoder" *) 
module design_2_dvi2rgb_0_0__TMDS_Decoder
   (pAllVld,
    pAllVldBgnFlag,
    pVde_reg_0,
    pVld_0,
    pRdy_0,
    pC0_reg_0,
    pC1_reg_0,
    Q,
    TMDS_Data_p,
    TMDS_Data_n,
    CLK,
    \pDataQ_reg[8] ,
    CLKB,
    AS,
    RefClk,
    pMeRdy_int_reg,
    pVld_2,
    pVld_1,
    pRdy_1,
    pRdy_2,
    pRst);
  output pAllVld;
  output pAllVldBgnFlag;
  output pVde_reg_0;
  output pVld_0;
  output pRdy_0;
  output pC0_reg_0;
  output pC1_reg_0;
  output [7:0]Q;
  input [0:0]TMDS_Data_p;
  input [0:0]TMDS_Data_n;
  input CLK;
  input \pDataQ_reg[8] ;
  input CLKB;
  input [0:0]AS;
  input RefClk;
  input pMeRdy_int_reg;
  input pVld_2;
  input pVld_1;
  input pRdy_1;
  input pRdy_2;
  input pRst;

  wire [0:0]AS;
  wire CLK;
  wire CLKB;
  wire ChannelBondX_n_10;
  wire ChannelBondX_n_11;
  wire ChannelBondX_n_12;
  wire ChannelBondX_n_13;
  wire ChannelBondX_n_14;
  wire ChannelBondX_n_3;
  wire ChannelBondX_n_4;
  wire ChannelBondX_n_5;
  wire ChannelBondX_n_6;
  wire ChannelBondX_n_7;
  wire ChannelBondX_n_8;
  wire ChannelBondX_n_9;
  wire PhaseAlignX_n_4;
  wire PhaseAlignX_n_7;
  wire [7:0]Q;
  wire RefClk;
  wire SyncBaseOvf_n_1;
  wire SyncBaseOvf_n_2;
  wire [0:0]TMDS_Data_n;
  wire [0:0]TMDS_Data_p;
  wire pAlignErr_q;
  wire pAlignRst_i_1__1_n_0;
  wire pAlignRst_reg_n_0;
  wire pAllVld;
  wire pAllVldBgnFlag;
  wire pAllVldBgnFlag0;
  wire pAllVld_q;
  wire pBitslip0;
  wire [1:0]pBitslipCnt;
  wire \pBitslipCnt[0]_i_1__1_n_0 ;
  wire \pBitslipCnt[1]_i_1__1_n_0 ;
  wire pBitslip_reg_n_0;
  wire pC0_reg_0;
  wire pC1_reg_0;
  wire [9:0]pDataInRaw;
  wire \pDataQ_reg[8] ;
  wire pIDLY_CE;
  wire [4:0]pIDLY_CNT;
  wire pIDLY_INC;
  wire pIDLY_LD;
  wire pMeRdy_int_reg;
  wire pRdy_0;
  wire pRdy_1;
  wire pRdy_2;
  wire pTimeoutOvf;
  wire pVde_reg_0;
  wire pVld_0;
  wire pVld_1;
  wire pVld_2;
  wire \rTimeoutCnt[0]_i_3__1_n_0 ;
  wire [23:0]rTimeoutCnt_reg;
  wire \rTimeoutCnt_reg[0]_i_2__1_n_0 ;
  wire \rTimeoutCnt_reg[0]_i_2__1_n_4 ;
  wire \rTimeoutCnt_reg[0]_i_2__1_n_5 ;
  wire \rTimeoutCnt_reg[0]_i_2__1_n_6 ;
  wire \rTimeoutCnt_reg[0]_i_2__1_n_7 ;
  wire \rTimeoutCnt_reg[12]_i_1__1_n_0 ;
  wire \rTimeoutCnt_reg[12]_i_1__1_n_4 ;
  wire \rTimeoutCnt_reg[12]_i_1__1_n_5 ;
  wire \rTimeoutCnt_reg[12]_i_1__1_n_6 ;
  wire \rTimeoutCnt_reg[12]_i_1__1_n_7 ;
  wire \rTimeoutCnt_reg[16]_i_1__1_n_0 ;
  wire \rTimeoutCnt_reg[16]_i_1__1_n_4 ;
  wire \rTimeoutCnt_reg[16]_i_1__1_n_5 ;
  wire \rTimeoutCnt_reg[16]_i_1__1_n_6 ;
  wire \rTimeoutCnt_reg[16]_i_1__1_n_7 ;
  wire \rTimeoutCnt_reg[20]_i_1__1_n_4 ;
  wire \rTimeoutCnt_reg[20]_i_1__1_n_5 ;
  wire \rTimeoutCnt_reg[20]_i_1__1_n_6 ;
  wire \rTimeoutCnt_reg[20]_i_1__1_n_7 ;
  wire \rTimeoutCnt_reg[4]_i_1__1_n_0 ;
  wire \rTimeoutCnt_reg[4]_i_1__1_n_4 ;
  wire \rTimeoutCnt_reg[4]_i_1__1_n_5 ;
  wire \rTimeoutCnt_reg[4]_i_1__1_n_6 ;
  wire \rTimeoutCnt_reg[4]_i_1__1_n_7 ;
  wire \rTimeoutCnt_reg[8]_i_1__1_n_0 ;
  wire \rTimeoutCnt_reg[8]_i_1__1_n_4 ;
  wire \rTimeoutCnt_reg[8]_i_1__1_n_5 ;
  wire \rTimeoutCnt_reg[8]_i_1__1_n_6 ;
  wire \rTimeoutCnt_reg[8]_i_1__1_n_7 ;
  wire rTimeoutRst;
  wire sel;
  wire [2:0]\NLW_rTimeoutCnt_reg[0]_i_2__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_rTimeoutCnt_reg[12]_i_1__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_rTimeoutCnt_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rTimeoutCnt_reg[20]_i_1__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_rTimeoutCnt_reg[4]_i_1__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_rTimeoutCnt_reg[8]_i_1__1_CO_UNCONNECTED ;

  design_2_dvi2rgb_0_0__ChannelBond_17 ChannelBondX
       (.CLK(CLK),
        .D({ChannelBondX_n_3,ChannelBondX_n_4,ChannelBondX_n_5,ChannelBondX_n_6,ChannelBondX_n_7,ChannelBondX_n_8,ChannelBondX_n_9,ChannelBondX_n_10}),
        .SR(ChannelBondX_n_12),
        .pAllVld(pAllVld),
        .pAllVldBgnFlag(pAllVldBgnFlag),
        .pAllVldBgnFlag0(pAllVldBgnFlag0),
        .pAllVld_q(pAllVld_q),
        .pC0_reg(pC0_reg_0),
        .pC1_reg(pC1_reg_0),
        .\pDataFIFO_reg[2]_0 (ChannelBondX_n_11),
        .\pDataFIFO_reg[8]_0 (ChannelBondX_n_14),
        .\pDataFIFO_reg[9]_0 (ChannelBondX_n_13),
        .pDataInRaw(pDataInRaw),
        .pMeRdy_int_reg_0(pRdy_0),
        .pMeRdy_int_reg_1(pMeRdy_int_reg),
        .pRdy_1(pRdy_1),
        .pRdy_2(pRdy_2));
  design_2_dvi2rgb_0_0__InputSERDES_18 InputSERDES_X
       (.AS(AS),
        .CLK(CLK),
        .CLKB(CLKB),
        .D(pIDLY_CNT),
        .TMDS_Data_n(TMDS_Data_n),
        .TMDS_Data_p(TMDS_Data_p),
        .pDataInRaw(pDataInRaw),
        .\pDataQ_reg[1] (pBitslip_reg_n_0),
        .\pDataQ_reg[8] (\pDataQ_reg[8] ),
        .pIDLY_CE(pIDLY_CE),
        .pIDLY_INC(pIDLY_INC),
        .pIDLY_LD(pIDLY_LD));
  design_2_dvi2rgb_0_0__PhaseAlign_19 PhaseAlignX
       (.CLK(CLK),
        .D(pDataInRaw[8:0]),
        .SS(pAlignRst_reg_n_0),
        .out(pTimeoutOvf),
        .pAlignErr_q(pAlignErr_q),
        .pAllVld(pAllVld),
        .pAllVldBgnFlag0(pAllVldBgnFlag0),
        .pAllVld_q(pAllVld_q),
        .pBitslip0(pBitslip0),
        .pError_reg_0(PhaseAlignX_n_4),
        .pIDLY_CE(pIDLY_CE),
        .\pIDLY_CNT_Q_reg[4]_0 (pIDLY_CNT),
        .pIDLY_INC(pIDLY_INC),
        .pIDLY_LD(pIDLY_LD),
        .\pState_reg[1]_0 (PhaseAlignX_n_7),
        .pVld_0(pVld_0),
        .pVld_1(pVld_1),
        .pVld_2(pVld_2));
  design_2_dvi2rgb_0_0__SyncBase_20 SyncBaseOvf
       (.AS(AS),
        .CLK(CLK),
        .RefClk(RefClk),
        .out(pTimeoutOvf),
        .rTimeoutCnt_reg(rTimeoutCnt_reg),
        .rTimeoutCnt_reg_14_sp_1(SyncBaseOvf_n_1),
        .rTimeoutCnt_reg_8_sp_1(SyncBaseOvf_n_2));
  design_2_dvi2rgb_0_0__SyncBase__parameterized0_21 SyncBaseRst
       (.AS(AS),
        .CLK(CLK),
        .RefClk(RefClk),
        .iIn_q_reg_0(PhaseAlignX_n_7),
        .out(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    pAlignErr_q_reg
       (.C(CLK),
        .CE(1'b1),
        .D(PhaseAlignX_n_4),
        .Q(pAlignErr_q),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    pAlignRst_i_1__1
       (.I0(pBitslip_reg_n_0),
        .I1(pBitslipCnt[1]),
        .I2(pBitslipCnt[0]),
        .I3(pAlignRst_reg_n_0),
        .O(pAlignRst_i_1__1_n_0));
  FDPE #(
    .INIT(1'b1)) 
    pAlignRst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pAlignRst_i_1__1_n_0),
        .PRE(AS),
        .Q(pAlignRst_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \pBitslipCnt[0]_i_1__1 
       (.I0(pBitslipCnt[0]),
        .I1(pBitslipCnt[1]),
        .I2(pBitslip_reg_n_0),
        .O(\pBitslipCnt[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \pBitslipCnt[1]_i_1__1 
       (.I0(pBitslipCnt[0]),
        .I1(pBitslipCnt[1]),
        .I2(pBitslip_reg_n_0),
        .O(\pBitslipCnt[1]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pBitslipCnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pBitslipCnt[0]_i_1__1_n_0 ),
        .Q(pBitslipCnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \pBitslipCnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pBitslipCnt[1]_i_1__1_n_0 ),
        .Q(pBitslipCnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pBitslip_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pBitslip0),
        .Q(pBitslip_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pC0_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_14),
        .Q(pC0_reg_0),
        .R(ChannelBondX_n_12));
  FDRE #(
    .INIT(1'b0)) 
    pC1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_13),
        .Q(pC1_reg_0),
        .R(ChannelBondX_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_10),
        .Q(Q[0]),
        .R(ChannelBondX_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_9),
        .Q(Q[1]),
        .R(ChannelBondX_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_8),
        .Q(Q[2]),
        .R(ChannelBondX_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_7),
        .Q(Q[3]),
        .R(ChannelBondX_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_6),
        .Q(Q[4]),
        .R(ChannelBondX_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_5),
        .Q(Q[5]),
        .R(ChannelBondX_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_4),
        .Q(Q[6]),
        .R(ChannelBondX_n_12));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_3),
        .Q(Q[7]),
        .R(ChannelBondX_n_12));
  FDRE #(
    .INIT(1'b0)) 
    pVde_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_11),
        .Q(pVde_reg_0),
        .R(ChannelBondX_n_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rTimeoutCnt[0]_i_1__1 
       (.I0(SyncBaseOvf_n_2),
        .I1(rTimeoutCnt_reg[18]),
        .I2(rTimeoutCnt_reg[17]),
        .I3(rTimeoutCnt_reg[22]),
        .I4(rTimeoutCnt_reg[21]),
        .I5(SyncBaseOvf_n_1),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \rTimeoutCnt[0]_i_3__1 
       (.I0(rTimeoutCnt_reg[0]),
        .O(\rTimeoutCnt[0]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[0] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[0]_i_2__1_n_7 ),
        .Q(rTimeoutCnt_reg[0]),
        .R(rTimeoutRst));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rTimeoutCnt_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\rTimeoutCnt_reg[0]_i_2__1_n_0 ,\NLW_rTimeoutCnt_reg[0]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rTimeoutCnt_reg[0]_i_2__1_n_4 ,\rTimeoutCnt_reg[0]_i_2__1_n_5 ,\rTimeoutCnt_reg[0]_i_2__1_n_6 ,\rTimeoutCnt_reg[0]_i_2__1_n_7 }),
        .S({rTimeoutCnt_reg[3:1],\rTimeoutCnt[0]_i_3__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[10] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[8]_i_1__1_n_5 ),
        .Q(rTimeoutCnt_reg[10]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[11] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[8]_i_1__1_n_4 ),
        .Q(rTimeoutCnt_reg[11]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[12] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[12]_i_1__1_n_7 ),
        .Q(rTimeoutCnt_reg[12]),
        .R(rTimeoutRst));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rTimeoutCnt_reg[12]_i_1__1 
       (.CI(\rTimeoutCnt_reg[8]_i_1__1_n_0 ),
        .CO({\rTimeoutCnt_reg[12]_i_1__1_n_0 ,\NLW_rTimeoutCnt_reg[12]_i_1__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rTimeoutCnt_reg[12]_i_1__1_n_4 ,\rTimeoutCnt_reg[12]_i_1__1_n_5 ,\rTimeoutCnt_reg[12]_i_1__1_n_6 ,\rTimeoutCnt_reg[12]_i_1__1_n_7 }),
        .S(rTimeoutCnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[13] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[12]_i_1__1_n_6 ),
        .Q(rTimeoutCnt_reg[13]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[14] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[12]_i_1__1_n_5 ),
        .Q(rTimeoutCnt_reg[14]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[15] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[12]_i_1__1_n_4 ),
        .Q(rTimeoutCnt_reg[15]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[16] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[16]_i_1__1_n_7 ),
        .Q(rTimeoutCnt_reg[16]),
        .R(rTimeoutRst));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rTimeoutCnt_reg[16]_i_1__1 
       (.CI(\rTimeoutCnt_reg[12]_i_1__1_n_0 ),
        .CO({\rTimeoutCnt_reg[16]_i_1__1_n_0 ,\NLW_rTimeoutCnt_reg[16]_i_1__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rTimeoutCnt_reg[16]_i_1__1_n_4 ,\rTimeoutCnt_reg[16]_i_1__1_n_5 ,\rTimeoutCnt_reg[16]_i_1__1_n_6 ,\rTimeoutCnt_reg[16]_i_1__1_n_7 }),
        .S(rTimeoutCnt_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[17] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[16]_i_1__1_n_6 ),
        .Q(rTimeoutCnt_reg[17]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[18] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[16]_i_1__1_n_5 ),
        .Q(rTimeoutCnt_reg[18]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[19] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[16]_i_1__1_n_4 ),
        .Q(rTimeoutCnt_reg[19]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[1] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[0]_i_2__1_n_6 ),
        .Q(rTimeoutCnt_reg[1]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[20] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[20]_i_1__1_n_7 ),
        .Q(rTimeoutCnt_reg[20]),
        .R(rTimeoutRst));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rTimeoutCnt_reg[20]_i_1__1 
       (.CI(\rTimeoutCnt_reg[16]_i_1__1_n_0 ),
        .CO(\NLW_rTimeoutCnt_reg[20]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rTimeoutCnt_reg[20]_i_1__1_n_4 ,\rTimeoutCnt_reg[20]_i_1__1_n_5 ,\rTimeoutCnt_reg[20]_i_1__1_n_6 ,\rTimeoutCnt_reg[20]_i_1__1_n_7 }),
        .S(rTimeoutCnt_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[21] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[20]_i_1__1_n_6 ),
        .Q(rTimeoutCnt_reg[21]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[22] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[20]_i_1__1_n_5 ),
        .Q(rTimeoutCnt_reg[22]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[23] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[20]_i_1__1_n_4 ),
        .Q(rTimeoutCnt_reg[23]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[2] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[0]_i_2__1_n_5 ),
        .Q(rTimeoutCnt_reg[2]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[3] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[0]_i_2__1_n_4 ),
        .Q(rTimeoutCnt_reg[3]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[4] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[4]_i_1__1_n_7 ),
        .Q(rTimeoutCnt_reg[4]),
        .R(rTimeoutRst));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rTimeoutCnt_reg[4]_i_1__1 
       (.CI(\rTimeoutCnt_reg[0]_i_2__1_n_0 ),
        .CO({\rTimeoutCnt_reg[4]_i_1__1_n_0 ,\NLW_rTimeoutCnt_reg[4]_i_1__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rTimeoutCnt_reg[4]_i_1__1_n_4 ,\rTimeoutCnt_reg[4]_i_1__1_n_5 ,\rTimeoutCnt_reg[4]_i_1__1_n_6 ,\rTimeoutCnt_reg[4]_i_1__1_n_7 }),
        .S(rTimeoutCnt_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[5] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[4]_i_1__1_n_6 ),
        .Q(rTimeoutCnt_reg[5]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[6] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[4]_i_1__1_n_5 ),
        .Q(rTimeoutCnt_reg[6]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[7] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[4]_i_1__1_n_4 ),
        .Q(rTimeoutCnt_reg[7]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[8] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[8]_i_1__1_n_7 ),
        .Q(rTimeoutCnt_reg[8]),
        .R(rTimeoutRst));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rTimeoutCnt_reg[8]_i_1__1 
       (.CI(\rTimeoutCnt_reg[4]_i_1__1_n_0 ),
        .CO({\rTimeoutCnt_reg[8]_i_1__1_n_0 ,\NLW_rTimeoutCnt_reg[8]_i_1__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rTimeoutCnt_reg[8]_i_1__1_n_4 ,\rTimeoutCnt_reg[8]_i_1__1_n_5 ,\rTimeoutCnt_reg[8]_i_1__1_n_6 ,\rTimeoutCnt_reg[8]_i_1__1_n_7 }),
        .S(rTimeoutCnt_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[9] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[8]_i_1__1_n_6 ),
        .Q(rTimeoutCnt_reg[9]),
        .R(rTimeoutRst));
endmodule

(* ORIG_REF_NAME = "TMDS_Decoder" *) 
module design_2_dvi2rgb_0_0__TMDS_Decoder_0
   (pAligned_reg,
    pVld_1,
    pRdy_1,
    Q,
    TMDS_Data_p,
    TMDS_Data_n,
    CLK,
    \pDataQ_reg[1] ,
    CLKB,
    AS,
    RefClk,
    pVld_2,
    pVld_0,
    pRdy_2,
    pRdy_0,
    pAllVldBgnFlag,
    pRst,
    pAllVld);
  output pAligned_reg;
  output pVld_1;
  output pRdy_1;
  output [7:0]Q;
  input [0:0]TMDS_Data_p;
  input [0:0]TMDS_Data_n;
  input CLK;
  input \pDataQ_reg[1] ;
  input CLKB;
  input [0:0]AS;
  input RefClk;
  input pVld_2;
  input pVld_0;
  input pRdy_2;
  input pRdy_0;
  input pAllVldBgnFlag;
  input pRst;
  input pAllVld;

  wire [0:0]AS;
  wire CLK;
  wire CLKB;
  wire ChannelBondX_n_1;
  wire ChannelBondX_n_2;
  wire ChannelBondX_n_3;
  wire ChannelBondX_n_4;
  wire ChannelBondX_n_5;
  wire ChannelBondX_n_6;
  wire ChannelBondX_n_7;
  wire ChannelBondX_n_8;
  wire ChannelBondX_n_9;
  wire PhaseAlignX_n_4;
  wire PhaseAlignX_n_6;
  wire [7:0]Q;
  wire RefClk;
  wire SyncBaseOvf_n_1;
  wire SyncBaseOvf_n_2;
  wire [0:0]TMDS_Data_n;
  wire [0:0]TMDS_Data_p;
  wire pAlignErr_q;
  wire pAlignRst_i_1__0_n_0;
  wire pAlignRst_reg_n_0;
  wire pAligned_reg;
  wire pAllVld;
  wire pAllVldBgnFlag;
  wire pBitslip0;
  wire [1:0]pBitslipCnt;
  wire \pBitslipCnt[0]_i_1__0_n_0 ;
  wire \pBitslipCnt[1]_i_1__0_n_0 ;
  wire pBitslip_reg_n_0;
  wire [9:0]pDataInRaw;
  wire \pDataQ_reg[1] ;
  wire pIDLY_CE;
  wire [4:0]pIDLY_CNT;
  wire pIDLY_INC;
  wire pIDLY_LD;
  wire pRdy_0;
  wire pRdy_1;
  wire pRdy_2;
  wire pTimeoutOvf;
  wire pVld_0;
  wire pVld_1;
  wire pVld_2;
  wire \rTimeoutCnt[0]_i_3__0_n_0 ;
  wire [23:0]rTimeoutCnt_reg;
  wire \rTimeoutCnt_reg[0]_i_2__0_n_0 ;
  wire \rTimeoutCnt_reg[0]_i_2__0_n_4 ;
  wire \rTimeoutCnt_reg[0]_i_2__0_n_5 ;
  wire \rTimeoutCnt_reg[0]_i_2__0_n_6 ;
  wire \rTimeoutCnt_reg[0]_i_2__0_n_7 ;
  wire \rTimeoutCnt_reg[12]_i_1__0_n_0 ;
  wire \rTimeoutCnt_reg[12]_i_1__0_n_4 ;
  wire \rTimeoutCnt_reg[12]_i_1__0_n_5 ;
  wire \rTimeoutCnt_reg[12]_i_1__0_n_6 ;
  wire \rTimeoutCnt_reg[12]_i_1__0_n_7 ;
  wire \rTimeoutCnt_reg[16]_i_1__0_n_0 ;
  wire \rTimeoutCnt_reg[16]_i_1__0_n_4 ;
  wire \rTimeoutCnt_reg[16]_i_1__0_n_5 ;
  wire \rTimeoutCnt_reg[16]_i_1__0_n_6 ;
  wire \rTimeoutCnt_reg[16]_i_1__0_n_7 ;
  wire \rTimeoutCnt_reg[20]_i_1__0_n_4 ;
  wire \rTimeoutCnt_reg[20]_i_1__0_n_5 ;
  wire \rTimeoutCnt_reg[20]_i_1__0_n_6 ;
  wire \rTimeoutCnt_reg[20]_i_1__0_n_7 ;
  wire \rTimeoutCnt_reg[4]_i_1__0_n_0 ;
  wire \rTimeoutCnt_reg[4]_i_1__0_n_4 ;
  wire \rTimeoutCnt_reg[4]_i_1__0_n_5 ;
  wire \rTimeoutCnt_reg[4]_i_1__0_n_6 ;
  wire \rTimeoutCnt_reg[4]_i_1__0_n_7 ;
  wire \rTimeoutCnt_reg[8]_i_1__0_n_0 ;
  wire \rTimeoutCnt_reg[8]_i_1__0_n_4 ;
  wire \rTimeoutCnt_reg[8]_i_1__0_n_5 ;
  wire \rTimeoutCnt_reg[8]_i_1__0_n_6 ;
  wire \rTimeoutCnt_reg[8]_i_1__0_n_7 ;
  wire rTimeoutRst;
  wire sel;
  wire [2:0]\NLW_rTimeoutCnt_reg[0]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_rTimeoutCnt_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_rTimeoutCnt_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_rTimeoutCnt_reg[20]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_rTimeoutCnt_reg[4]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_rTimeoutCnt_reg[8]_i_1__0_CO_UNCONNECTED ;

  design_2_dvi2rgb_0_0__ChannelBond_10 ChannelBondX
       (.CLK(CLK),
        .D({ChannelBondX_n_1,ChannelBondX_n_2,ChannelBondX_n_3,ChannelBondX_n_4,ChannelBondX_n_5,ChannelBondX_n_6,ChannelBondX_n_7,ChannelBondX_n_8}),
        .SR(pAligned_reg),
        .pAllVld(pAllVld),
        .pAllVldBgnFlag(pAllVldBgnFlag),
        .pDataInRaw(pDataInRaw),
        .pMeRdy_int_reg_0(pRdy_1),
        .pMeRdy_int_reg_1(ChannelBondX_n_9),
        .pRdy_0(pRdy_0),
        .pRdy_2(pRdy_2));
  design_2_dvi2rgb_0_0__InputSERDES_11 InputSERDES_X
       (.AS(AS),
        .CLK(CLK),
        .CLKB(CLKB),
        .D(pIDLY_CNT),
        .TMDS_Data_n(TMDS_Data_n),
        .TMDS_Data_p(TMDS_Data_p),
        .pDataInRaw(pDataInRaw),
        .\pDataQ_reg[1] (pBitslip_reg_n_0),
        .\pDataQ_reg[1]_0 (\pDataQ_reg[1] ),
        .pIDLY_CE(pIDLY_CE),
        .pIDLY_INC(pIDLY_INC),
        .pIDLY_LD(pIDLY_LD));
  design_2_dvi2rgb_0_0__PhaseAlign_12 PhaseAlignX
       (.CLK(CLK),
        .D(pDataInRaw[8:0]),
        .SS(pAlignRst_reg_n_0),
        .out(pTimeoutOvf),
        .pAlignErr_q(pAlignErr_q),
        .pAligned_reg_0(pAligned_reg),
        .pBitslip0(pBitslip0),
        .pError_reg_0(PhaseAlignX_n_4),
        .pIDLY_CE(pIDLY_CE),
        .\pIDLY_CNT_Q_reg[4]_0 (pIDLY_CNT),
        .pIDLY_INC(pIDLY_INC),
        .pIDLY_LD(pIDLY_LD),
        .\pState_reg[1]_0 (PhaseAlignX_n_6),
        .pVld_0(pVld_0),
        .pVld_1(pVld_1),
        .pVld_2(pVld_2));
  design_2_dvi2rgb_0_0__SyncBase_13 SyncBaseOvf
       (.AS(AS),
        .CLK(CLK),
        .RefClk(RefClk),
        .out(pTimeoutOvf),
        .rTimeoutCnt_reg(rTimeoutCnt_reg),
        .rTimeoutCnt_reg_14_sp_1(SyncBaseOvf_n_1),
        .rTimeoutCnt_reg_8_sp_1(SyncBaseOvf_n_2));
  design_2_dvi2rgb_0_0__SyncBase__parameterized0_14 SyncBaseRst
       (.AS(AS),
        .CLK(CLK),
        .RefClk(RefClk),
        .iIn_q_reg_0(PhaseAlignX_n_6),
        .out(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    pAlignErr_q_reg
       (.C(CLK),
        .CE(1'b1),
        .D(PhaseAlignX_n_4),
        .Q(pAlignErr_q),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    pAlignRst_i_1__0
       (.I0(pBitslip_reg_n_0),
        .I1(pBitslipCnt[1]),
        .I2(pBitslipCnt[0]),
        .I3(pAlignRst_reg_n_0),
        .O(pAlignRst_i_1__0_n_0));
  FDPE #(
    .INIT(1'b1)) 
    pAlignRst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pAlignRst_i_1__0_n_0),
        .PRE(AS),
        .Q(pAlignRst_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \pBitslipCnt[0]_i_1__0 
       (.I0(pBitslipCnt[0]),
        .I1(pBitslipCnt[1]),
        .I2(pBitslip_reg_n_0),
        .O(\pBitslipCnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \pBitslipCnt[1]_i_1__0 
       (.I0(pBitslipCnt[0]),
        .I1(pBitslipCnt[1]),
        .I2(pBitslip_reg_n_0),
        .O(\pBitslipCnt[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pBitslipCnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pBitslipCnt[0]_i_1__0_n_0 ),
        .Q(pBitslipCnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \pBitslipCnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pBitslipCnt[1]_i_1__0_n_0 ),
        .Q(pBitslipCnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pBitslip_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pBitslip0),
        .Q(pBitslip_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_8),
        .Q(Q[0]),
        .R(ChannelBondX_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_7),
        .Q(Q[1]),
        .R(ChannelBondX_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_6),
        .Q(Q[2]),
        .R(ChannelBondX_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_5),
        .Q(Q[3]),
        .R(ChannelBondX_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_4),
        .Q(Q[4]),
        .R(ChannelBondX_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_3),
        .Q(Q[5]),
        .R(ChannelBondX_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_2),
        .Q(Q[6]),
        .R(ChannelBondX_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_1),
        .Q(Q[7]),
        .R(ChannelBondX_n_9));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rTimeoutCnt[0]_i_1__0 
       (.I0(SyncBaseOvf_n_2),
        .I1(rTimeoutCnt_reg[18]),
        .I2(rTimeoutCnt_reg[17]),
        .I3(rTimeoutCnt_reg[22]),
        .I4(rTimeoutCnt_reg[21]),
        .I5(SyncBaseOvf_n_1),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \rTimeoutCnt[0]_i_3__0 
       (.I0(rTimeoutCnt_reg[0]),
        .O(\rTimeoutCnt[0]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[0] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[0]_i_2__0_n_7 ),
        .Q(rTimeoutCnt_reg[0]),
        .R(rTimeoutRst));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rTimeoutCnt_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\rTimeoutCnt_reg[0]_i_2__0_n_0 ,\NLW_rTimeoutCnt_reg[0]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rTimeoutCnt_reg[0]_i_2__0_n_4 ,\rTimeoutCnt_reg[0]_i_2__0_n_5 ,\rTimeoutCnt_reg[0]_i_2__0_n_6 ,\rTimeoutCnt_reg[0]_i_2__0_n_7 }),
        .S({rTimeoutCnt_reg[3:1],\rTimeoutCnt[0]_i_3__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[10] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[8]_i_1__0_n_5 ),
        .Q(rTimeoutCnt_reg[10]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[11] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[8]_i_1__0_n_4 ),
        .Q(rTimeoutCnt_reg[11]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[12] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[12]_i_1__0_n_7 ),
        .Q(rTimeoutCnt_reg[12]),
        .R(rTimeoutRst));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rTimeoutCnt_reg[12]_i_1__0 
       (.CI(\rTimeoutCnt_reg[8]_i_1__0_n_0 ),
        .CO({\rTimeoutCnt_reg[12]_i_1__0_n_0 ,\NLW_rTimeoutCnt_reg[12]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rTimeoutCnt_reg[12]_i_1__0_n_4 ,\rTimeoutCnt_reg[12]_i_1__0_n_5 ,\rTimeoutCnt_reg[12]_i_1__0_n_6 ,\rTimeoutCnt_reg[12]_i_1__0_n_7 }),
        .S(rTimeoutCnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[13] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[12]_i_1__0_n_6 ),
        .Q(rTimeoutCnt_reg[13]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[14] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[12]_i_1__0_n_5 ),
        .Q(rTimeoutCnt_reg[14]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[15] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[12]_i_1__0_n_4 ),
        .Q(rTimeoutCnt_reg[15]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[16] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[16]_i_1__0_n_7 ),
        .Q(rTimeoutCnt_reg[16]),
        .R(rTimeoutRst));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rTimeoutCnt_reg[16]_i_1__0 
       (.CI(\rTimeoutCnt_reg[12]_i_1__0_n_0 ),
        .CO({\rTimeoutCnt_reg[16]_i_1__0_n_0 ,\NLW_rTimeoutCnt_reg[16]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rTimeoutCnt_reg[16]_i_1__0_n_4 ,\rTimeoutCnt_reg[16]_i_1__0_n_5 ,\rTimeoutCnt_reg[16]_i_1__0_n_6 ,\rTimeoutCnt_reg[16]_i_1__0_n_7 }),
        .S(rTimeoutCnt_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[17] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[16]_i_1__0_n_6 ),
        .Q(rTimeoutCnt_reg[17]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[18] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[16]_i_1__0_n_5 ),
        .Q(rTimeoutCnt_reg[18]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[19] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[16]_i_1__0_n_4 ),
        .Q(rTimeoutCnt_reg[19]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[1] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[0]_i_2__0_n_6 ),
        .Q(rTimeoutCnt_reg[1]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[20] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[20]_i_1__0_n_7 ),
        .Q(rTimeoutCnt_reg[20]),
        .R(rTimeoutRst));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rTimeoutCnt_reg[20]_i_1__0 
       (.CI(\rTimeoutCnt_reg[16]_i_1__0_n_0 ),
        .CO(\NLW_rTimeoutCnt_reg[20]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rTimeoutCnt_reg[20]_i_1__0_n_4 ,\rTimeoutCnt_reg[20]_i_1__0_n_5 ,\rTimeoutCnt_reg[20]_i_1__0_n_6 ,\rTimeoutCnt_reg[20]_i_1__0_n_7 }),
        .S(rTimeoutCnt_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[21] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[20]_i_1__0_n_6 ),
        .Q(rTimeoutCnt_reg[21]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[22] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[20]_i_1__0_n_5 ),
        .Q(rTimeoutCnt_reg[22]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[23] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[20]_i_1__0_n_4 ),
        .Q(rTimeoutCnt_reg[23]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[2] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[0]_i_2__0_n_5 ),
        .Q(rTimeoutCnt_reg[2]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[3] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[0]_i_2__0_n_4 ),
        .Q(rTimeoutCnt_reg[3]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[4] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[4]_i_1__0_n_7 ),
        .Q(rTimeoutCnt_reg[4]),
        .R(rTimeoutRst));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rTimeoutCnt_reg[4]_i_1__0 
       (.CI(\rTimeoutCnt_reg[0]_i_2__0_n_0 ),
        .CO({\rTimeoutCnt_reg[4]_i_1__0_n_0 ,\NLW_rTimeoutCnt_reg[4]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rTimeoutCnt_reg[4]_i_1__0_n_4 ,\rTimeoutCnt_reg[4]_i_1__0_n_5 ,\rTimeoutCnt_reg[4]_i_1__0_n_6 ,\rTimeoutCnt_reg[4]_i_1__0_n_7 }),
        .S(rTimeoutCnt_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[5] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[4]_i_1__0_n_6 ),
        .Q(rTimeoutCnt_reg[5]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[6] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[4]_i_1__0_n_5 ),
        .Q(rTimeoutCnt_reg[6]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[7] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[4]_i_1__0_n_4 ),
        .Q(rTimeoutCnt_reg[7]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[8] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[8]_i_1__0_n_7 ),
        .Q(rTimeoutCnt_reg[8]),
        .R(rTimeoutRst));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rTimeoutCnt_reg[8]_i_1__0 
       (.CI(\rTimeoutCnt_reg[4]_i_1__0_n_0 ),
        .CO({\rTimeoutCnt_reg[8]_i_1__0_n_0 ,\NLW_rTimeoutCnt_reg[8]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rTimeoutCnt_reg[8]_i_1__0_n_4 ,\rTimeoutCnt_reg[8]_i_1__0_n_5 ,\rTimeoutCnt_reg[8]_i_1__0_n_6 ,\rTimeoutCnt_reg[8]_i_1__0_n_7 }),
        .S(rTimeoutCnt_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[9] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[8]_i_1__0_n_6 ),
        .Q(rTimeoutCnt_reg[9]),
        .R(rTimeoutRst));
endmodule

(* ORIG_REF_NAME = "TMDS_Decoder" *) 
module design_2_dvi2rgb_0_0__TMDS_Decoder_1
   (pVld_2,
    pRdy_2,
    Q,
    TMDS_Data_p,
    TMDS_Data_n,
    CLK,
    \pDataQ_reg[8] ,
    CLKB,
    out,
    RefClk,
    pRdEn_reg,
    pRdy_0,
    pRdy_1,
    pAllVldBgnFlag,
    pRst,
    pAllVld);
  output pVld_2;
  output pRdy_2;
  output [7:0]Q;
  input [0:0]TMDS_Data_p;
  input [0:0]TMDS_Data_n;
  input CLK;
  input \pDataQ_reg[8] ;
  input CLKB;
  input [0:0]out;
  input RefClk;
  input pRdEn_reg;
  input pRdy_0;
  input pRdy_1;
  input pAllVldBgnFlag;
  input pRst;
  input pAllVld;

  wire CLK;
  wire CLKB;
  wire ChannelBondX_n_1;
  wire ChannelBondX_n_2;
  wire ChannelBondX_n_3;
  wire ChannelBondX_n_4;
  wire ChannelBondX_n_5;
  wire ChannelBondX_n_6;
  wire ChannelBondX_n_7;
  wire ChannelBondX_n_8;
  wire ChannelBondX_n_9;
  wire PhaseAlignX_n_4;
  wire PhaseAlignX_n_5;
  wire [7:0]Q;
  wire RefClk;
  wire SyncBaseOvf_n_1;
  wire SyncBaseOvf_n_2;
  wire [0:0]TMDS_Data_n;
  wire [0:0]TMDS_Data_p;
  wire [0:0]out;
  wire pAlignErr_q;
  wire pAlignRst_i_1_n_0;
  wire pAlignRst_reg_n_0;
  wire pAllVld;
  wire pAllVldBgnFlag;
  wire pBitslip0;
  wire [1:0]pBitslipCnt;
  wire \pBitslipCnt[0]_i_1_n_0 ;
  wire \pBitslipCnt[1]_i_1_n_0 ;
  wire pBitslip_reg_n_0;
  wire [9:0]pDataInRaw;
  wire \pDataQ_reg[8] ;
  wire pIDLY_CE;
  wire [4:0]pIDLY_CNT;
  wire pIDLY_INC;
  wire pIDLY_LD;
  wire pRdEn_reg;
  wire pRdy_0;
  wire pRdy_1;
  wire pRdy_2;
  wire pTimeoutOvf;
  wire pVld_2;
  wire \rTimeoutCnt[0]_i_3_n_0 ;
  wire [23:0]rTimeoutCnt_reg;
  wire \rTimeoutCnt_reg[0]_i_2_n_0 ;
  wire \rTimeoutCnt_reg[0]_i_2_n_4 ;
  wire \rTimeoutCnt_reg[0]_i_2_n_5 ;
  wire \rTimeoutCnt_reg[0]_i_2_n_6 ;
  wire \rTimeoutCnt_reg[0]_i_2_n_7 ;
  wire \rTimeoutCnt_reg[12]_i_1_n_0 ;
  wire \rTimeoutCnt_reg[12]_i_1_n_4 ;
  wire \rTimeoutCnt_reg[12]_i_1_n_5 ;
  wire \rTimeoutCnt_reg[12]_i_1_n_6 ;
  wire \rTimeoutCnt_reg[12]_i_1_n_7 ;
  wire \rTimeoutCnt_reg[16]_i_1_n_0 ;
  wire \rTimeoutCnt_reg[16]_i_1_n_4 ;
  wire \rTimeoutCnt_reg[16]_i_1_n_5 ;
  wire \rTimeoutCnt_reg[16]_i_1_n_6 ;
  wire \rTimeoutCnt_reg[16]_i_1_n_7 ;
  wire \rTimeoutCnt_reg[20]_i_1_n_4 ;
  wire \rTimeoutCnt_reg[20]_i_1_n_5 ;
  wire \rTimeoutCnt_reg[20]_i_1_n_6 ;
  wire \rTimeoutCnt_reg[20]_i_1_n_7 ;
  wire \rTimeoutCnt_reg[4]_i_1_n_0 ;
  wire \rTimeoutCnt_reg[4]_i_1_n_4 ;
  wire \rTimeoutCnt_reg[4]_i_1_n_5 ;
  wire \rTimeoutCnt_reg[4]_i_1_n_6 ;
  wire \rTimeoutCnt_reg[4]_i_1_n_7 ;
  wire \rTimeoutCnt_reg[8]_i_1_n_0 ;
  wire \rTimeoutCnt_reg[8]_i_1_n_4 ;
  wire \rTimeoutCnt_reg[8]_i_1_n_5 ;
  wire \rTimeoutCnt_reg[8]_i_1_n_6 ;
  wire \rTimeoutCnt_reg[8]_i_1_n_7 ;
  wire rTimeoutRst;
  wire sel;
  wire [2:0]\NLW_rTimeoutCnt_reg[0]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_rTimeoutCnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_rTimeoutCnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rTimeoutCnt_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_rTimeoutCnt_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_rTimeoutCnt_reg[8]_i_1_CO_UNCONNECTED ;

  design_2_dvi2rgb_0_0__ChannelBond ChannelBondX
       (.CLK(CLK),
        .D({ChannelBondX_n_1,ChannelBondX_n_2,ChannelBondX_n_3,ChannelBondX_n_4,ChannelBondX_n_5,ChannelBondX_n_6,ChannelBondX_n_7,ChannelBondX_n_8}),
        .SR(ChannelBondX_n_9),
        .pAllVld(pAllVld),
        .pAllVldBgnFlag(pAllVldBgnFlag),
        .pDataInRaw(pDataInRaw),
        .pMeRdy_int_reg_0(pRdy_2),
        .pRdEn_reg_0(pRdEn_reg),
        .pRdy_0(pRdy_0),
        .pRdy_1(pRdy_1));
  design_2_dvi2rgb_0_0__InputSERDES InputSERDES_X
       (.CLK(CLK),
        .CLKB(CLKB),
        .D(pIDLY_CNT),
        .TMDS_Data_n(TMDS_Data_n),
        .TMDS_Data_p(TMDS_Data_p),
        .out(out),
        .pDataInRaw(pDataInRaw),
        .\pDataQ_reg[1] (pBitslip_reg_n_0),
        .\pDataQ_reg[8] (\pDataQ_reg[8] ),
        .pIDLY_CE(pIDLY_CE),
        .pIDLY_INC(pIDLY_INC),
        .pIDLY_LD(pIDLY_LD));
  design_2_dvi2rgb_0_0__PhaseAlign PhaseAlignX
       (.CLK(CLK),
        .D(pDataInRaw[8:0]),
        .SS(pAlignRst_reg_n_0),
        .out(pTimeoutOvf),
        .pAlignErr_q(pAlignErr_q),
        .pBitslip0(pBitslip0),
        .pError_reg_0(PhaseAlignX_n_4),
        .pIDLY_CE(pIDLY_CE),
        .\pIDLY_CNT_Q_reg[4]_0 (pIDLY_CNT),
        .pIDLY_INC(pIDLY_INC),
        .pIDLY_LD(pIDLY_LD),
        .\pState_reg[1]_0 (PhaseAlignX_n_5),
        .pVld_2(pVld_2));
  design_2_dvi2rgb_0_0__SyncBase SyncBaseOvf
       (.CLK(CLK),
        .RefClk(RefClk),
        .\oSyncStages_reg[1] (out),
        .out(pTimeoutOvf),
        .rTimeoutCnt_reg(rTimeoutCnt_reg),
        .rTimeoutCnt_reg_14_sp_1(SyncBaseOvf_n_1),
        .rTimeoutCnt_reg_8_sp_1(SyncBaseOvf_n_2));
  design_2_dvi2rgb_0_0__SyncBase__parameterized0 SyncBaseRst
       (.CLK(CLK),
        .RefClk(RefClk),
        .iIn_q_reg_0(PhaseAlignX_n_5),
        .\oSyncStages_reg[1] (out),
        .out(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    pAlignErr_q_reg
       (.C(CLK),
        .CE(1'b1),
        .D(PhaseAlignX_n_4),
        .Q(pAlignErr_q),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    pAlignRst_i_1
       (.I0(pBitslip_reg_n_0),
        .I1(pBitslipCnt[1]),
        .I2(pBitslipCnt[0]),
        .I3(pAlignRst_reg_n_0),
        .O(pAlignRst_i_1_n_0));
  FDPE #(
    .INIT(1'b1)) 
    pAlignRst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pAlignRst_i_1_n_0),
        .PRE(out),
        .Q(pAlignRst_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \pBitslipCnt[0]_i_1 
       (.I0(pBitslipCnt[0]),
        .I1(pBitslipCnt[1]),
        .I2(pBitslip_reg_n_0),
        .O(\pBitslipCnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \pBitslipCnt[1]_i_1 
       (.I0(pBitslipCnt[0]),
        .I1(pBitslipCnt[1]),
        .I2(pBitslip_reg_n_0),
        .O(\pBitslipCnt[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pBitslipCnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pBitslipCnt[0]_i_1_n_0 ),
        .Q(pBitslipCnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \pBitslipCnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\pBitslipCnt[1]_i_1_n_0 ),
        .Q(pBitslipCnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pBitslip_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pBitslip0),
        .Q(pBitslip_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_8),
        .Q(Q[0]),
        .R(ChannelBondX_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_7),
        .Q(Q[1]),
        .R(ChannelBondX_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_6),
        .Q(Q[2]),
        .R(ChannelBondX_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_5),
        .Q(Q[3]),
        .R(ChannelBondX_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_4),
        .Q(Q[4]),
        .R(ChannelBondX_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_3),
        .Q(Q[5]),
        .R(ChannelBondX_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_2),
        .Q(Q[6]),
        .R(ChannelBondX_n_9));
  FDRE #(
    .INIT(1'b0)) 
    \pDataIn_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(ChannelBondX_n_1),
        .Q(Q[7]),
        .R(ChannelBondX_n_9));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rTimeoutCnt[0]_i_1 
       (.I0(SyncBaseOvf_n_2),
        .I1(rTimeoutCnt_reg[18]),
        .I2(rTimeoutCnt_reg[17]),
        .I3(rTimeoutCnt_reg[22]),
        .I4(rTimeoutCnt_reg[21]),
        .I5(SyncBaseOvf_n_1),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \rTimeoutCnt[0]_i_3 
       (.I0(rTimeoutCnt_reg[0]),
        .O(\rTimeoutCnt[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[0] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[0]_i_2_n_7 ),
        .Q(rTimeoutCnt_reg[0]),
        .R(rTimeoutRst));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rTimeoutCnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\rTimeoutCnt_reg[0]_i_2_n_0 ,\NLW_rTimeoutCnt_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rTimeoutCnt_reg[0]_i_2_n_4 ,\rTimeoutCnt_reg[0]_i_2_n_5 ,\rTimeoutCnt_reg[0]_i_2_n_6 ,\rTimeoutCnt_reg[0]_i_2_n_7 }),
        .S({rTimeoutCnt_reg[3:1],\rTimeoutCnt[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[10] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[8]_i_1_n_5 ),
        .Q(rTimeoutCnt_reg[10]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[11] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[8]_i_1_n_4 ),
        .Q(rTimeoutCnt_reg[11]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[12] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[12]_i_1_n_7 ),
        .Q(rTimeoutCnt_reg[12]),
        .R(rTimeoutRst));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rTimeoutCnt_reg[12]_i_1 
       (.CI(\rTimeoutCnt_reg[8]_i_1_n_0 ),
        .CO({\rTimeoutCnt_reg[12]_i_1_n_0 ,\NLW_rTimeoutCnt_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rTimeoutCnt_reg[12]_i_1_n_4 ,\rTimeoutCnt_reg[12]_i_1_n_5 ,\rTimeoutCnt_reg[12]_i_1_n_6 ,\rTimeoutCnt_reg[12]_i_1_n_7 }),
        .S(rTimeoutCnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[13] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[12]_i_1_n_6 ),
        .Q(rTimeoutCnt_reg[13]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[14] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[12]_i_1_n_5 ),
        .Q(rTimeoutCnt_reg[14]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[15] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[12]_i_1_n_4 ),
        .Q(rTimeoutCnt_reg[15]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[16] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[16]_i_1_n_7 ),
        .Q(rTimeoutCnt_reg[16]),
        .R(rTimeoutRst));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rTimeoutCnt_reg[16]_i_1 
       (.CI(\rTimeoutCnt_reg[12]_i_1_n_0 ),
        .CO({\rTimeoutCnt_reg[16]_i_1_n_0 ,\NLW_rTimeoutCnt_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rTimeoutCnt_reg[16]_i_1_n_4 ,\rTimeoutCnt_reg[16]_i_1_n_5 ,\rTimeoutCnt_reg[16]_i_1_n_6 ,\rTimeoutCnt_reg[16]_i_1_n_7 }),
        .S(rTimeoutCnt_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[17] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[16]_i_1_n_6 ),
        .Q(rTimeoutCnt_reg[17]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[18] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[16]_i_1_n_5 ),
        .Q(rTimeoutCnt_reg[18]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[19] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[16]_i_1_n_4 ),
        .Q(rTimeoutCnt_reg[19]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[1] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[0]_i_2_n_6 ),
        .Q(rTimeoutCnt_reg[1]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[20] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[20]_i_1_n_7 ),
        .Q(rTimeoutCnt_reg[20]),
        .R(rTimeoutRst));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rTimeoutCnt_reg[20]_i_1 
       (.CI(\rTimeoutCnt_reg[16]_i_1_n_0 ),
        .CO(\NLW_rTimeoutCnt_reg[20]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rTimeoutCnt_reg[20]_i_1_n_4 ,\rTimeoutCnt_reg[20]_i_1_n_5 ,\rTimeoutCnt_reg[20]_i_1_n_6 ,\rTimeoutCnt_reg[20]_i_1_n_7 }),
        .S(rTimeoutCnt_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[21] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[20]_i_1_n_6 ),
        .Q(rTimeoutCnt_reg[21]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[22] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[20]_i_1_n_5 ),
        .Q(rTimeoutCnt_reg[22]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[23] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[20]_i_1_n_4 ),
        .Q(rTimeoutCnt_reg[23]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[2] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[0]_i_2_n_5 ),
        .Q(rTimeoutCnt_reg[2]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[3] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[0]_i_2_n_4 ),
        .Q(rTimeoutCnt_reg[3]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[4] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[4]_i_1_n_7 ),
        .Q(rTimeoutCnt_reg[4]),
        .R(rTimeoutRst));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rTimeoutCnt_reg[4]_i_1 
       (.CI(\rTimeoutCnt_reg[0]_i_2_n_0 ),
        .CO({\rTimeoutCnt_reg[4]_i_1_n_0 ,\NLW_rTimeoutCnt_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rTimeoutCnt_reg[4]_i_1_n_4 ,\rTimeoutCnt_reg[4]_i_1_n_5 ,\rTimeoutCnt_reg[4]_i_1_n_6 ,\rTimeoutCnt_reg[4]_i_1_n_7 }),
        .S(rTimeoutCnt_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[5] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[4]_i_1_n_6 ),
        .Q(rTimeoutCnt_reg[5]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[6] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[4]_i_1_n_5 ),
        .Q(rTimeoutCnt_reg[6]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[7] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[4]_i_1_n_4 ),
        .Q(rTimeoutCnt_reg[7]),
        .R(rTimeoutRst));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[8] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[8]_i_1_n_7 ),
        .Q(rTimeoutCnt_reg[8]),
        .R(rTimeoutRst));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rTimeoutCnt_reg[8]_i_1 
       (.CI(\rTimeoutCnt_reg[4]_i_1_n_0 ),
        .CO({\rTimeoutCnt_reg[8]_i_1_n_0 ,\NLW_rTimeoutCnt_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rTimeoutCnt_reg[8]_i_1_n_4 ,\rTimeoutCnt_reg[8]_i_1_n_5 ,\rTimeoutCnt_reg[8]_i_1_n_6 ,\rTimeoutCnt_reg[8]_i_1_n_7 }),
        .S(rTimeoutCnt_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \rTimeoutCnt_reg[9] 
       (.C(RefClk),
        .CE(sel),
        .D(\rTimeoutCnt_reg[8]_i_1_n_6 ),
        .Q(rTimeoutCnt_reg[9]),
        .R(rTimeoutRst));
endmodule

(* ORIG_REF_NAME = "TWI_SlaveCtl" *) 
module design_2_dvi2rgb_0_0__TWI_SlaveCtl
   (SDA_T,
    \FSM_onehot_sState_reg[3] ,
    \FSM_onehot_sState_reg[3]_0 ,
    E,
    \FSM_onehot_sState_reg[2] ,
    \FSM_onehot_sState_reg[0] ,
    rd_wrn_reg_0,
    D,
    RefClk,
    Q,
    \FSM_onehot_sState_reg[0]_0 ,
    \FSM_onehot_sState_reg[0]_1 ,
    \FSM_onehot_sState_reg[0]_2 ,
    \FSM_onehot_sState_reg[0]_3 ,
    \sAddr_reg[7] ,
    \sAddr_reg[7]_0 ,
    \sAddr_reg[4] ,
    \sAddr_reg[5] ,
    SDA_I,
    SCL_I);
  output SDA_T;
  output \FSM_onehot_sState_reg[3] ;
  output \FSM_onehot_sState_reg[3]_0 ;
  output [0:0]E;
  output \FSM_onehot_sState_reg[2] ;
  output \FSM_onehot_sState_reg[0] ;
  output rd_wrn_reg_0;
  output [7:0]D;
  input RefClk;
  input [7:0]Q;
  input \FSM_onehot_sState_reg[0]_0 ;
  input \FSM_onehot_sState_reg[0]_1 ;
  input \FSM_onehot_sState_reg[0]_2 ;
  input \FSM_onehot_sState_reg[0]_3 ;
  input [7:0]\sAddr_reg[7] ;
  input \sAddr_reg[7]_0 ;
  input \sAddr_reg[4] ;
  input \sAddr_reg[5] ;
  input SDA_I;
  input SCL_I;

  wire [7:0]D;
  wire DONE_O_i_2_n_0;
  wire DONE_O_i_3_n_0;
  wire DONE_O_i_4_n_0;
  wire [0:0]E;
  wire END_O_i_2_n_0;
  wire END_O_i_3_n_0;
  wire \FSM_gray_state[0]_i_1_n_0 ;
  wire \FSM_gray_state[1]_i_1_n_0 ;
  wire \FSM_gray_state[1]_i_2_n_0 ;
  wire \FSM_gray_state[1]_i_3_n_0 ;
  wire \FSM_gray_state[1]_i_5_n_0 ;
  wire \FSM_gray_state[2]_i_10_n_0 ;
  wire \FSM_gray_state[2]_i_1_n_0 ;
  wire \FSM_gray_state[2]_i_2_n_0 ;
  wire \FSM_gray_state[2]_i_3_n_0 ;
  wire \FSM_gray_state[2]_i_4_n_0 ;
  wire \FSM_gray_state[2]_i_5_n_0 ;
  wire \FSM_gray_state[2]_i_6_n_0 ;
  wire \FSM_gray_state[2]_i_7_n_0 ;
  wire \FSM_gray_state[2]_i_8_n_0 ;
  wire \FSM_gray_state[2]_i_9_n_0 ;
  wire \FSM_onehot_sState_reg[0] ;
  wire \FSM_onehot_sState_reg[0]_0 ;
  wire \FSM_onehot_sState_reg[0]_1 ;
  wire \FSM_onehot_sState_reg[0]_2 ;
  wire \FSM_onehot_sState_reg[0]_3 ;
  wire \FSM_onehot_sState_reg[2] ;
  wire \FSM_onehot_sState_reg[3] ;
  wire \FSM_onehot_sState_reg[3]_0 ;
  wire GlitchF_SCL_n_0;
  wire GlitchF_SCL_n_1;
  wire [7:0]Q;
  wire RefClk;
  wire SCL_I;
  wire SDA_I;
  wire SDA_T;
  wire SyncSCL_n_1;
  wire SyncSDA_n_1;
  wire \bitCount[0]_i_1_n_0 ;
  wire \bitCount[1]_i_1_n_0 ;
  wire \bitCount[2]_i_1_n_0 ;
  wire \bitCount[2]_i_2_n_0 ;
  wire [2:0]bitCount_reg;
  wire dScl;
  wire dSda;
  wire \dataByte[7]_i_1_n_0 ;
  wire \dataByte[7]_i_3_n_0 ;
  wire \dataByte[7]_i_4_n_0 ;
  wire \dataByte[7]_i_5_n_0 ;
  wire \dataByte[7]_i_6_n_0 ;
  wire ddScl;
  wire ddSda;
  wire fStart__1;
  wire fStop__1;
  wire iDone;
  wire iEnd;
  wire [0:0]nstate__0;
  wire [7:0]p_1_in;
  wire rd_wrn_i_1_n_0;
  wire rd_wrn_reg_0;
  wire \sAddr_reg[4] ;
  wire \sAddr_reg[5] ;
  wire [7:0]\sAddr_reg[7] ;
  wire \sAddr_reg[7]_0 ;
  wire [7:0]sI2C_DataIn;
  wire sI2C_Done;
  wire sI2C_End;
  wire sI2C_RdWrn;
  wire sIn_q;
  wire sOut;
  wire sScl;
  wire sSda;
  wire [2:0]state;

  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    DONE_O_i_1
       (.I0(DONE_O_i_2_n_0),
        .I1(DONE_O_i_3_n_0),
        .I2(state[2]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(\FSM_gray_state[2]_i_3_n_0 ),
        .O(iDone));
  LUT6 #(
    .INIT(64'h2000000000000800)) 
    DONE_O_i_2
       (.I0(DONE_O_i_4_n_0),
        .I1(ddScl),
        .I2(dScl),
        .I3(state[0]),
        .I4(state[2]),
        .I5(state[1]),
        .O(DONE_O_i_2_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    DONE_O_i_3
       (.I0(bitCount_reg[2]),
        .I1(bitCount_reg[1]),
        .I2(bitCount_reg[0]),
        .I3(ddScl),
        .I4(dScl),
        .O(DONE_O_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    DONE_O_i_4
       (.I0(bitCount_reg[0]),
        .I1(bitCount_reg[1]),
        .I2(bitCount_reg[2]),
        .O(DONE_O_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DONE_O_reg
       (.C(RefClk),
        .CE(1'b1),
        .D(iDone),
        .Q(sI2C_Done),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    END_O_i_1
       (.I0(END_O_i_2_n_0),
        .I1(state[0]),
        .I2(ddSda),
        .I3(state[2]),
        .I4(state[1]),
        .I5(END_O_i_3_n_0),
        .O(iEnd));
  LUT2 #(
    .INIT(4'h2)) 
    END_O_i_2
       (.I0(dScl),
        .I1(ddScl),
        .O(END_O_i_2_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    END_O_i_3
       (.I0(ddSda),
        .I1(dScl),
        .I2(dSda),
        .O(END_O_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    END_O_reg
       (.C(RefClk),
        .CE(1'b1),
        .D(iEnd),
        .Q(sI2C_End),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_gray_state[0]_i_1 
       (.I0(nstate__0),
        .I1(\FSM_gray_state[2]_i_5_n_0 ),
        .I2(state[0]),
        .O(\FSM_gray_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h20200035BFBF20FF)) 
    \FSM_gray_state[0]_i_2 
       (.I0(ddSda),
        .I1(dSda),
        .I2(dScl),
        .I3(state[0]),
        .I4(state[2]),
        .I5(state[1]),
        .O(nstate__0));
  LUT6 #(
    .INIT(64'hAEAEFFFFAFAE0000)) 
    \FSM_gray_state[1]_i_1 
       (.I0(\FSM_gray_state[1]_i_2_n_0 ),
        .I1(\FSM_gray_state[1]_i_3_n_0 ),
        .I2(fStop__1),
        .I3(\FSM_gray_state[1]_i_5_n_0 ),
        .I4(\FSM_gray_state[2]_i_5_n_0 ),
        .I5(state[1]),
        .O(\FSM_gray_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00030003FBAB08AB)) 
    \FSM_gray_state[1]_i_2 
       (.I0(fStart__1),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(\FSM_gray_state[2]_i_3_n_0 ),
        .I5(fStop__1),
        .O(\FSM_gray_state[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD010)) 
    \FSM_gray_state[1]_i_3 
       (.I0(sI2C_RdWrn),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .O(\FSM_gray_state[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_gray_state[1]_i_4 
       (.I0(dScl),
        .I1(dSda),
        .I2(ddSda),
        .O(fStop__1));
  LUT3 #(
    .INIT(8'h8F)) 
    \FSM_gray_state[1]_i_5 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .O(\FSM_gray_state[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_gray_state[1]_i_6 
       (.I0(dSda),
        .I1(dScl),
        .I2(ddSda),
        .O(fStart__1));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \FSM_gray_state[2]_i_1 
       (.I0(\FSM_gray_state[2]_i_2_n_0 ),
        .I1(\FSM_gray_state[2]_i_3_n_0 ),
        .I2(\FSM_gray_state[2]_i_4_n_0 ),
        .I3(\FSM_gray_state[2]_i_5_n_0 ),
        .I4(state[2]),
        .O(\FSM_gray_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0000FF300000)) 
    \FSM_gray_state[2]_i_10 
       (.I0(DONE_O_i_3_n_0),
        .I1(dScl),
        .I2(ddScl),
        .I3(END_O_i_3_n_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(\FSM_gray_state[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h3303000022030000)) 
    \FSM_gray_state[2]_i_2 
       (.I0(\FSM_gray_state[2]_i_6_n_0 ),
        .I1(END_O_i_3_n_0),
        .I2(sI2C_RdWrn),
        .I3(state[1]),
        .I4(state[2]),
        .I5(state[0]),
        .O(\FSM_gray_state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \FSM_gray_state[2]_i_3 
       (.I0(\FSM_gray_state[2]_i_7_n_0 ),
        .I1(sI2C_DataIn[0]),
        .I2(sI2C_DataIn[1]),
        .I3(sI2C_DataIn[2]),
        .O(\FSM_gray_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000F70000000000)) 
    \FSM_gray_state[2]_i_4 
       (.I0(dScl),
        .I1(dSda),
        .I2(ddSda),
        .I3(state[1]),
        .I4(state[2]),
        .I5(state[0]),
        .O(\FSM_gray_state[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hBBBA)) 
    \FSM_gray_state[2]_i_5 
       (.I0(\FSM_gray_state[2]_i_8_n_0 ),
        .I1(state[2]),
        .I2(\FSM_gray_state[2]_i_9_n_0 ),
        .I3(\FSM_gray_state[2]_i_10_n_0 ),
        .O(\FSM_gray_state[2]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_gray_state[2]_i_6 
       (.I0(\FSM_onehot_sState_reg[0]_2 ),
        .I1(\FSM_onehot_sState_reg[0]_1 ),
        .I2(\FSM_onehot_sState_reg[0]_0 ),
        .O(\FSM_gray_state[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_gray_state[2]_i_7 
       (.I0(sI2C_DataIn[5]),
        .I1(sI2C_DataIn[6]),
        .I2(sI2C_DataIn[3]),
        .I3(sI2C_DataIn[4]),
        .O(\FSM_gray_state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFAEE0000EEEE0000)) 
    \FSM_gray_state[2]_i_8 
       (.I0(END_O_i_3_n_0),
        .I1(\dataByte[7]_i_4_n_0 ),
        .I2(DONE_O_i_3_n_0),
        .I3(state[0]),
        .I4(state[2]),
        .I5(state[1]),
        .O(\FSM_gray_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00F000F800F0)) 
    \FSM_gray_state[2]_i_9 
       (.I0(\dataByte[7]_i_4_n_0 ),
        .I1(DONE_O_i_4_n_0),
        .I2(fStart__1),
        .I3(state[1]),
        .I4(state[0]),
        .I5(fStop__1),
        .O(\FSM_gray_state[2]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "stsack:100,stwrite:111,stturnaround:110,stread:001,stidle:000,stmack:010,staddress:011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_gray_state_reg[0] 
       (.C(RefClk),
        .CE(1'b1),
        .D(\FSM_gray_state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "stsack:100,stwrite:111,stturnaround:110,stread:001,stidle:000,stmack:010,staddress:011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_gray_state_reg[1] 
       (.C(RefClk),
        .CE(1'b1),
        .D(\FSM_gray_state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "stsack:100,stwrite:111,stturnaround:110,stread:001,stidle:000,stmack:010,staddress:011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_gray_state_reg[2] 
       (.C(RefClk),
        .CE(1'b1),
        .D(\FSM_gray_state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE00)) 
    \FSM_onehot_sState[0]_i_1 
       (.I0(\FSM_onehot_sState_reg[0]_0 ),
        .I1(\FSM_onehot_sState_reg[0]_1 ),
        .I2(\FSM_onehot_sState_reg[0]_2 ),
        .I3(sI2C_End),
        .O(\FSM_onehot_sState_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_sState[1]_i_1 
       (.I0(sI2C_RdWrn),
        .I1(\FSM_onehot_sState_reg[0]_3 ),
        .I2(sI2C_End),
        .I3(\FSM_onehot_sState_reg[0]_1 ),
        .O(rd_wrn_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_sState[2]_i_1 
       (.I0(\FSM_onehot_sState_reg[0]_3 ),
        .I1(sI2C_RdWrn),
        .O(\FSM_onehot_sState_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFE00FEFEFE00)) 
    \FSM_onehot_sState[3]_i_1 
       (.I0(\FSM_onehot_sState_reg[0]_0 ),
        .I1(\FSM_onehot_sState_reg[0]_1 ),
        .I2(\FSM_onehot_sState_reg[0]_2 ),
        .I3(sI2C_End),
        .I4(sI2C_Done),
        .I5(\FSM_onehot_sState_reg[0]_3 ),
        .O(\FSM_onehot_sState_reg[3] ));
  LUT3 #(
    .INIT(8'h32)) 
    \FSM_onehot_sState[3]_i_2 
       (.I0(\FSM_onehot_sState_reg[0]_2 ),
        .I1(sI2C_End),
        .I2(\FSM_onehot_sState_reg[0]_0 ),
        .O(\FSM_onehot_sState_reg[2] ));
  design_2_dvi2rgb_0_0__GlitchFilter GlitchF_SCL
       (.\Filter.sIn_q_reg_0 (GlitchF_SCL_n_0),
        .\Filter.sOut_reg_0 (GlitchF_SCL_n_1),
        .RefClk(RefClk),
        .SS(SyncSCL_n_1),
        .out(sScl));
  design_2_dvi2rgb_0_0__GlitchFilter_6 GlitchF_SDA
       (.RefClk(RefClk),
        .SS(SyncSDA_n_1),
        .out(sSda),
        .sIn_q(sIn_q),
        .sOut(sOut));
  LUT4 #(
    .INIT(16'hFCEF)) 
    SDA_T_INST_0
       (.I0(sI2C_DataIn[7]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(SDA_T));
  design_2_dvi2rgb_0_0__SyncAsync_7 SyncSCL
       (.\Filter.cntPeriods_reg[1] (GlitchF_SCL_n_0),
        .RefClk(RefClk),
        .SCL_I(SCL_I),
        .SS(SyncSCL_n_1),
        .out(sScl));
  design_2_dvi2rgb_0_0__SyncAsync_8 SyncSDA
       (.RefClk(RefClk),
        .SDA_I(SDA_I),
        .SS(SyncSDA_n_1),
        .out(sSda),
        .sIn_q(sIn_q));
  LUT3 #(
    .INIT(8'hF6)) 
    \bitCount[0]_i_1 
       (.I0(bitCount_reg[0]),
        .I1(\bitCount[2]_i_2_n_0 ),
        .I2(\dataByte[7]_i_3_n_0 ),
        .O(\bitCount[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFFA6)) 
    \bitCount[1]_i_1 
       (.I0(bitCount_reg[1]),
        .I1(\bitCount[2]_i_2_n_0 ),
        .I2(bitCount_reg[0]),
        .I3(\dataByte[7]_i_3_n_0 ),
        .O(\bitCount[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFFFFAAA6)) 
    \bitCount[2]_i_1 
       (.I0(bitCount_reg[2]),
        .I1(\bitCount[2]_i_2_n_0 ),
        .I2(bitCount_reg[0]),
        .I3(bitCount_reg[1]),
        .I4(\dataByte[7]_i_3_n_0 ),
        .O(\bitCount[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20002400)) 
    \bitCount[2]_i_2 
       (.I0(dScl),
        .I1(ddScl),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[2]),
        .O(\bitCount[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \bitCount_reg[0] 
       (.C(RefClk),
        .CE(1'b1),
        .D(\bitCount[0]_i_1_n_0 ),
        .Q(bitCount_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bitCount_reg[1] 
       (.C(RefClk),
        .CE(1'b1),
        .D(\bitCount[1]_i_1_n_0 ),
        .Q(bitCount_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bitCount_reg[2] 
       (.C(RefClk),
        .CE(1'b1),
        .D(\bitCount[2]_i_1_n_0 ),
        .Q(bitCount_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dScl_reg
       (.C(RefClk),
        .CE(1'b1),
        .D(GlitchF_SCL_n_1),
        .Q(dScl),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dSda_reg
       (.C(RefClk),
        .CE(1'b1),
        .D(sOut),
        .Q(dSda),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataByte[0]_i_1 
       (.I0(Q[0]),
        .I1(\dataByte[7]_i_3_n_0 ),
        .I2(dSda),
        .O(p_1_in[0]));
  (* \PinAttr:I2:HOLD_DETOUR  = "178" *) 
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataByte[1]_i_1 
       (.I0(Q[1]),
        .I1(\dataByte[7]_i_3_n_0 ),
        .I2(sI2C_DataIn[0]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataByte[2]_i_1 
       (.I0(Q[2]),
        .I1(\dataByte[7]_i_3_n_0 ),
        .I2(sI2C_DataIn[1]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataByte[3]_i_1 
       (.I0(Q[3]),
        .I1(\dataByte[7]_i_3_n_0 ),
        .I2(sI2C_DataIn[2]),
        .O(p_1_in[3]));
  (* \PinAttr:I0:HOLD_DETOUR  = "171" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "193" *) 
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataByte[4]_i_1 
       (.I0(Q[4]),
        .I1(\dataByte[7]_i_3_n_0 ),
        .I2(sI2C_DataIn[3]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataByte[5]_i_1 
       (.I0(Q[5]),
        .I1(\dataByte[7]_i_3_n_0 ),
        .I2(sI2C_DataIn[4]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataByte[6]_i_1 
       (.I0(Q[6]),
        .I1(\dataByte[7]_i_3_n_0 ),
        .I2(sI2C_DataIn[5]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hAAAAFAAAAABAAAAA)) 
    \dataByte[7]_i_1 
       (.I0(\dataByte[7]_i_3_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(ddScl),
        .I5(dScl),
        .O(\dataByte[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dataByte[7]_i_2 
       (.I0(Q[7]),
        .I1(\dataByte[7]_i_3_n_0 ),
        .I2(sI2C_DataIn[6]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFF00FF88FFC0FFFF)) 
    \dataByte[7]_i_3 
       (.I0(sI2C_RdWrn),
        .I1(\dataByte[7]_i_4_n_0 ),
        .I2(\dataByte[7]_i_5_n_0 ),
        .I3(fStart__1),
        .I4(\dataByte[7]_i_6_n_0 ),
        .I5(state[2]),
        .O(\dataByte[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dataByte[7]_i_4 
       (.I0(ddScl),
        .I1(dScl),
        .O(\dataByte[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dataByte[7]_i_5 
       (.I0(ddSda),
        .I1(state[0]),
        .O(\dataByte[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dataByte[7]_i_6 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\dataByte[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataByte_reg[0] 
       (.C(RefClk),
        .CE(\dataByte[7]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(sI2C_DataIn[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataByte_reg[1] 
       (.C(RefClk),
        .CE(\dataByte[7]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(sI2C_DataIn[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataByte_reg[2] 
       (.C(RefClk),
        .CE(\dataByte[7]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(sI2C_DataIn[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataByte_reg[3] 
       (.C(RefClk),
        .CE(\dataByte[7]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(sI2C_DataIn[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataByte_reg[4] 
       (.C(RefClk),
        .CE(\dataByte[7]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(sI2C_DataIn[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataByte_reg[5] 
       (.C(RefClk),
        .CE(\dataByte[7]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(sI2C_DataIn[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataByte_reg[6] 
       (.C(RefClk),
        .CE(\dataByte[7]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(sI2C_DataIn[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataByte_reg[7] 
       (.C(RefClk),
        .CE(\dataByte[7]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(sI2C_DataIn[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ddScl_reg
       (.C(RefClk),
        .CE(1'b1),
        .D(dScl),
        .Q(ddScl),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ddSda_reg
       (.C(RefClk),
        .CE(1'b1),
        .D(dSda),
        .Q(ddSda),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    rd_wrn_i_1
       (.I0(dSda),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(DONE_O_i_3_n_0),
        .I5(sI2C_RdWrn),
        .O(rd_wrn_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rd_wrn_reg
       (.C(RefClk),
        .CE(1'b1),
        .D(rd_wrn_i_1_n_0),
        .Q(sI2C_RdWrn),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8B)) 
    \sAddr_rep[0]_i_1 
       (.I0(sI2C_DataIn[0]),
        .I1(\FSM_onehot_sState_reg[0]_2 ),
        .I2(\sAddr_reg[7] [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sAddr_rep[1]_i_1 
       (.I0(\sAddr_reg[7] [1]),
        .I1(\sAddr_reg[7] [0]),
        .I2(\FSM_onehot_sState_reg[0]_2 ),
        .I3(sI2C_DataIn[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF6A006A)) 
    \sAddr_rep[2]_i_1 
       (.I0(\sAddr_reg[7] [2]),
        .I1(\sAddr_reg[7] [0]),
        .I2(\sAddr_reg[7] [1]),
        .I3(\FSM_onehot_sState_reg[0]_2 ),
        .I4(sI2C_DataIn[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF6AAA00006AAA)) 
    \sAddr_rep[3]_i_1 
       (.I0(\sAddr_reg[7] [3]),
        .I1(\sAddr_reg[7] [1]),
        .I2(\sAddr_reg[7] [0]),
        .I3(\sAddr_reg[7] [2]),
        .I4(\FSM_onehot_sState_reg[0]_2 ),
        .I5(sI2C_DataIn[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \sAddr_rep[4]_i_1 
       (.I0(\sAddr_reg[7] [4]),
        .I1(\sAddr_reg[4] ),
        .I2(\FSM_onehot_sState_reg[0]_2 ),
        .I3(sI2C_DataIn[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sAddr_rep[5]_i_1 
       (.I0(\sAddr_reg[7] [5]),
        .I1(\sAddr_reg[5] ),
        .I2(\FSM_onehot_sState_reg[0]_2 ),
        .I3(sI2C_DataIn[5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF909)) 
    \sAddr_rep[6]_i_1 
       (.I0(\sAddr_reg[7] [6]),
        .I1(\sAddr_reg[7]_0 ),
        .I2(\FSM_onehot_sState_reg[0]_2 ),
        .I3(sI2C_DataIn[6]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hE0)) 
    \sAddr_rep[7]_i_1 
       (.I0(\FSM_onehot_sState_reg[0]_2 ),
        .I1(\FSM_onehot_sState_reg[0]_1 ),
        .I2(sI2C_Done),
        .O(E));
  LUT5 #(
    .INIT(32'hFF00A6A6)) 
    \sAddr_rep[7]_i_2 
       (.I0(\sAddr_reg[7] [7]),
        .I1(\sAddr_reg[7] [6]),
        .I2(\sAddr_reg[7]_0 ),
        .I3(sI2C_DataIn[7]),
        .I4(\FSM_onehot_sState_reg[0]_2 ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "dvi2rgb" *) (* kAddBUFG = "TRUE" *) (* kClkRange = "2" *) 
(* kDebug = "TRUE" *) (* kEdidFileName = "dgl_720p_cea.data" *) (* kEmulateDDC = "TRUE" *) 
(* kIDLY_TapValuePs = "78" *) (* kIDLY_TapWidth = "5" *) (* kRstActiveHigh = "TRUE" *) 
module design_2_dvi2rgb_0_0__dvi2rgb
   (TMDS_Clk_p,
    TMDS_Clk_n,
    TMDS_Data_p,
    TMDS_Data_n,
    RefClk,
    aRst,
    aRst_n,
    vid_pData,
    vid_pVDE,
    vid_pHSync,
    vid_pVSync,
    PixelClk,
    SerialClk,
    aPixelClkLckd,
    SDA_I,
    SDA_O,
    SDA_T,
    SCL_I,
    SCL_O,
    SCL_T,
    pRst,
    pRst_n);
  input TMDS_Clk_p;
  input TMDS_Clk_n;
  input [2:0]TMDS_Data_p;
  input [2:0]TMDS_Data_n;
  input RefClk;
  input aRst;
  input aRst_n;
  output [23:0]vid_pData;
  output vid_pVDE;
  output vid_pHSync;
  output vid_pVSync;
  output PixelClk;
  output SerialClk;
  output aPixelClkLckd;
  input SDA_I;
  output SDA_O;
  output SDA_T;
  input SCL_I;
  output SCL_O;
  output SCL_T;
  input pRst;
  input pRst_n;

  wire \<const0> ;
  wire \<const1> ;
  wire \ChannelBondX/pAllVldBgnFlag ;
  wire \DataDecoders[0].DecoderX_n_2 ;
  wire \DataDecoders[0].DecoderX_n_5 ;
  wire \DataDecoders[0].DecoderX_n_6 ;
  wire \DataDecoders[1].DecoderX_n_0 ;
  wire PixelClk;
  wire PixelClk_int;
  wire RefClk;
  wire SCL_I;
  wire SDA_I;
  wire SDA_T;
  wire \^SerialClk ;
  wire TMDS_Clk_n;
  wire TMDS_Clk_p;
  wire TMDS_ClockingX_n_3;
  wire [2:0]TMDS_Data_n;
  wire [2:0]TMDS_Data_p;
  wire aRst;
  wire pAllVld;
  wire [23:0]pData;
  wire pLockLostRst;
  wire pRdy_0;
  wire pRdy_1;
  wire pRdy_2;
  wire pVld_0;
  wire pVld_1;
  wire pVld_2;
  wire [23:0]vid_pData;
  wire vid_pHSync;
  wire vid_pVDE;
  wire vid_pVSync;
  wire \NLW_DataDecoders[0].DecoderX_pRst_UNCONNECTED ;
  wire \NLW_DataDecoders[1].DecoderX_pRst_UNCONNECTED ;
  wire \NLW_DataDecoders[2].DecoderX_pRst_UNCONNECTED ;
  wire NLW_TMDS_ClockingX_aPixelClkLckd_UNCONNECTED;

  assign SCL_O = \<const0> ;
  assign SCL_T = \<const1> ;
  assign SDA_O = \<const0> ;
  design_2_dvi2rgb_0_0__TMDS_Decoder \DataDecoders[0].DecoderX 
       (.AS(pLockLostRst),
        .CLK(PixelClk_int),
        .CLKB(\^SerialClk ),
        .Q(pData[15:8]),
        .RefClk(RefClk),
        .TMDS_Data_n(TMDS_Data_n[0]),
        .TMDS_Data_p(TMDS_Data_p[0]),
        .pAllVld(pAllVld),
        .pAllVldBgnFlag(\ChannelBondX/pAllVldBgnFlag ),
        .pC0_reg_0(\DataDecoders[0].DecoderX_n_5 ),
        .pC1_reg_0(\DataDecoders[0].DecoderX_n_6 ),
        .\pDataQ_reg[8] (\^SerialClk ),
        .pMeRdy_int_reg(\DataDecoders[1].DecoderX_n_0 ),
        .pRdy_0(pRdy_0),
        .pRdy_1(pRdy_1),
        .pRdy_2(pRdy_2),
        .pRst(\NLW_DataDecoders[0].DecoderX_pRst_UNCONNECTED ),
        .pVde_reg_0(\DataDecoders[0].DecoderX_n_2 ),
        .pVld_0(pVld_0),
        .pVld_1(pVld_1),
        .pVld_2(pVld_2));
  design_2_dvi2rgb_0_0__TMDS_Decoder_0 \DataDecoders[1].DecoderX 
       (.AS(pLockLostRst),
        .CLK(PixelClk_int),
        .CLKB(\^SerialClk ),
        .Q(pData[7:0]),
        .RefClk(RefClk),
        .TMDS_Data_n(TMDS_Data_n[1]),
        .TMDS_Data_p(TMDS_Data_p[1]),
        .pAligned_reg(\DataDecoders[1].DecoderX_n_0 ),
        .pAllVld(pAllVld),
        .pAllVldBgnFlag(\ChannelBondX/pAllVldBgnFlag ),
        .\pDataQ_reg[1] (\^SerialClk ),
        .pRdy_0(pRdy_0),
        .pRdy_1(pRdy_1),
        .pRdy_2(pRdy_2),
        .pRst(\NLW_DataDecoders[1].DecoderX_pRst_UNCONNECTED ),
        .pVld_0(pVld_0),
        .pVld_1(pVld_1),
        .pVld_2(pVld_2));
  design_2_dvi2rgb_0_0__TMDS_Decoder_1 \DataDecoders[2].DecoderX 
       (.CLK(PixelClk_int),
        .CLKB(\^SerialClk ),
        .Q(pData[23:16]),
        .RefClk(RefClk),
        .TMDS_Data_n(TMDS_Data_n[2]),
        .TMDS_Data_p(TMDS_Data_p[2]),
        .out(pLockLostRst),
        .pAllVld(pAllVld),
        .pAllVldBgnFlag(\ChannelBondX/pAllVldBgnFlag ),
        .\pDataQ_reg[8] (\^SerialClk ),
        .pRdEn_reg(\DataDecoders[1].DecoderX_n_0 ),
        .pRdy_0(pRdy_0),
        .pRdy_1(pRdy_1),
        .pRdy_2(pRdy_2),
        .pRst(\NLW_DataDecoders[2].DecoderX_pRst_UNCONNECTED ),
        .pVld_2(pVld_2));
  GND GND
       (.G(\<const0> ));
  design_2_dvi2rgb_0_0__ResyncToBUFG \GenerateBUFG.ResyncToBUFG_X 
       (.CLK(PixelClk),
        .D(pData),
        .poHSync_reg_0(\DataDecoders[0].DecoderX_n_5 ),
        .poVDE_reg_0(\DataDecoders[0].DecoderX_n_2 ),
        .poVSync_reg_0(PixelClk_int),
        .poVSync_reg_1(\DataDecoders[0].DecoderX_n_6 ),
        .vid_pData(vid_pData),
        .vid_pHSync(vid_pHSync),
        .vid_pVDE(vid_pVDE),
        .vid_pVSync(vid_pVSync));
  design_2_dvi2rgb_0_0__EEPROM_8b \GenerateDDC.DDC_EEPROM 
       (.RefClk(RefClk),
        .SCL_I(SCL_I),
        .SDA_I(SDA_I),
        .SDA_T(SDA_T));
  design_2_dvi2rgb_0_0__ResetBridge LockLostReset
       (.in0(TMDS_ClockingX_n_3),
        .\oSyncStages_reg[1] (PixelClk_int),
        .out(pLockLostRst));
  design_2_dvi2rgb_0_0__TMDS_Clocking TMDS_ClockingX
       (.RefClk(RefClk),
        .TMDS_Clk_n(TMDS_Clk_n),
        .TMDS_Clk_p(TMDS_Clk_p),
        .aPixelClkLckd(NLW_TMDS_ClockingX_aPixelClkLckd_UNCONNECTED),
        .aRst(aRst),
        .in0(TMDS_ClockingX_n_3),
        .rMMCM_LckdRisingFlag_reg_0(PixelClk_int),
        .\rMMCM_Reset_q_reg[0]_0 (\^SerialClk ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* CHECK_LICENSE_TYPE = "design_2_image_filter_0_1,image_filter,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "image_filter,Vivado 2019.2" *) (* hls_module = "yes" *) 
module design_2_image_filter_0_1
   (ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    src_axi_TVALID,
    src_axi_TREADY,
    src_axi_TDATA,
    src_axi_TDEST,
    src_axi_TKEEP,
    src_axi_TSTRB,
    src_axi_TUSER,
    src_axi_TLAST,
    src_axi_TID,
    dst_axi_TVALID,
    dst_axi_TREADY,
    dst_axi_TDATA,
    dst_axi_TDEST,
    dst_axi_TKEEP,
    dst_axi_TSTRB,
    dst_axi_TUSER,
    dst_axi_TLAST,
    dst_axi_TID,
    rows,
    cols,
    lopt);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF src_axi:dst_axi, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_2_dvi2rgb_0_0_PixelClk, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axi TVALID" *) input src_axi_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axi TREADY" *) output src_axi_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axi TDATA" *) input [23:0]src_axi_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axi TDEST" *) input [0:0]src_axi_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axi TKEEP" *) input [2:0]src_axi_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axi TSTRB" *) input [2:0]src_axi_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axi TUSER" *) input [0:0]src_axi_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axi TLAST" *) input [0:0]src_axi_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 src_axi TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME src_axi, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_2_dvi2rgb_0_0_PixelClk, INSERT_VIP 0" *) input [0:0]src_axi_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axi TVALID" *) output dst_axi_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axi TREADY" *) input dst_axi_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axi TDATA" *) output [23:0]dst_axi_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axi TDEST" *) output [0:0]dst_axi_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axi TKEEP" *) output [2:0]dst_axi_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axi TSTRB" *) output [2:0]dst_axi_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axi TUSER" *) output [0:0]dst_axi_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axi TLAST" *) output [0:0]dst_axi_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 dst_axi TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dst_axi, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_2_dvi2rgb_0_0_PixelClk, INSERT_VIP 0" *) output [0:0]dst_axi_TID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 rows DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rows, LAYERED_METADATA undef" *) input [31:0]rows;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 cols DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME cols, LAYERED_METADATA undef" *) input [31:0]cols;
  input lopt;

  wire ap_clk;
  wire [31:0]cols;
  wire [23:0]dst_axi_TDATA;
  wire [0:0]dst_axi_TLAST;
  wire dst_axi_TREADY;
  wire [0:0]dst_axi_TUSER;
  wire dst_axi_TVALID;
  wire lopt;
  wire [31:0]rows;
  wire [23:0]src_axi_TDATA;
  wire [0:0]src_axi_TLAST;
  wire src_axi_TREADY;
  wire [0:0]src_axi_TUSER;
  wire src_axi_TVALID;
  wire NLW_inst_ap_done_UNCONNECTED;
  wire NLW_inst_ap_idle_UNCONNECTED;
  wire NLW_inst_ap_ready_UNCONNECTED;
  wire NLW_inst_ap_rst_n_UNCONNECTED;
  wire NLW_inst_ap_start_UNCONNECTED;
  wire [31:0]NLW_inst_cols_UNCONNECTED;
  wire [0:0]NLW_inst_dst_axi_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_dst_axi_TID_UNCONNECTED;
  wire [2:0]NLW_inst_dst_axi_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_dst_axi_TSTRB_UNCONNECTED;
  wire [31:0]NLW_inst_rows_UNCONNECTED;
  wire [0:0]NLW_inst_src_axi_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_src_axi_TID_UNCONNECTED;
  wire [2:0]NLW_inst_src_axi_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_src_axi_TSTRB_UNCONNECTED;

  (* ap_ST_fsm_state1 = "4'b0001" *) 
  (* ap_ST_fsm_state2 = "4'b0010" *) 
  (* ap_ST_fsm_state3 = "4'b0100" *) 
  (* ap_ST_fsm_state4 = "4'b1000" *) 
  design_2_image_filter_0_1_image_filter inst
       (.ap_clk(ap_clk),
        .ap_done(NLW_inst_ap_done_UNCONNECTED),
        .ap_idle(NLW_inst_ap_idle_UNCONNECTED),
        .ap_ready(NLW_inst_ap_ready_UNCONNECTED),
        .ap_rst_n(NLW_inst_ap_rst_n_UNCONNECTED),
        .ap_start(NLW_inst_ap_start_UNCONNECTED),
        .cols({NLW_inst_cols_UNCONNECTED[31:10],cols[9],NLW_inst_cols_UNCONNECTED[8],cols[7:6],NLW_inst_cols_UNCONNECTED[5],cols[4],NLW_inst_cols_UNCONNECTED[3:0]}),
        .dst_axi_TDATA(dst_axi_TDATA),
        .dst_axi_TDEST(NLW_inst_dst_axi_TDEST_UNCONNECTED[0]),
        .dst_axi_TID(NLW_inst_dst_axi_TID_UNCONNECTED[0]),
        .dst_axi_TKEEP(NLW_inst_dst_axi_TKEEP_UNCONNECTED[2:0]),
        .dst_axi_TLAST(dst_axi_TLAST),
        .dst_axi_TREADY(dst_axi_TREADY),
        .dst_axi_TSTRB(NLW_inst_dst_axi_TSTRB_UNCONNECTED[2:0]),
        .dst_axi_TUSER(dst_axi_TUSER),
        .dst_axi_TVALID(dst_axi_TVALID),
        .lopt(lopt),
        .rows({NLW_inst_rows_UNCONNECTED[31:11],rows[10],NLW_inst_rows_UNCONNECTED[9],rows[8],NLW_inst_rows_UNCONNECTED[7:0]}),
        .src_axi_TDATA(src_axi_TDATA),
        .src_axi_TDEST(NLW_inst_src_axi_TDEST_UNCONNECTED[0]),
        .src_axi_TID(NLW_inst_src_axi_TID_UNCONNECTED[0]),
        .src_axi_TKEEP(NLW_inst_src_axi_TKEEP_UNCONNECTED[2:0]),
        .src_axi_TLAST(src_axi_TLAST),
        .src_axi_TREADY(src_axi_TREADY),
        .src_axi_TSTRB(NLW_inst_src_axi_TSTRB_UNCONNECTED[2:0]),
        .src_axi_TUSER(src_axi_TUSER),
        .src_axi_TVALID(src_axi_TVALID));
endmodule

(* ORIG_REF_NAME = "AXIvideo2Mat" *) 
module design_2_image_filter_0_1_AXIvideo2Mat
   (D,
    shiftReg_ce,
    \rows_V_reg_457_reg[31]_0 ,
    start_once_reg,
    SS,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg,
    \ap_CS_fsm_reg[3]_0 ,
    internal_empty_n_reg,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    \odata_reg[24] ,
    \ap_CS_fsm_reg[2]_1 ,
    ap_rst_n_0,
    \ap_CS_fsm_reg[3]_1 ,
    \tmp_reg_509_reg[7]_0 ,
    \tmp_5_reg_514_reg[7]_0 ,
    \tmp_6_reg_519_reg[7]_0 ,
    ap_clk,
    E,
    src_axi_TLAST_int,
    img_cols_V_c_dout,
    img_rows_V_c_dout,
    ap_rst_n,
    ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg_0,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg,
    shiftReg_ce_0,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    \ap_CS_fsm_reg[0]_0 ,
    CvtColor_U0_ap_start,
    img_rows_V_c17_empty_n,
    img_cols_V_c18_empty_n,
    Q,
    src_axi_TUSER_int,
    \odata_reg[0] ,
    img_rows_V_c_empty_n,
    img_rows_V_c17_full_n,
    img_cols_V_c18_full_n,
    img_cols_V_c_empty_n,
    \cols_V_reg_462_reg[0]_0 ,
    ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg_1,
    grp_blackWhite_fu_66_ap_start_reg,
    start_for_CvtColor_U0_full_n,
    ap_sync_reg_grp_blackWhite_fu_66_ap_done,
    grp_blackWhite_fu_66_ap_done,
    img_data_stream_0_V_full_n,
    img_data_stream_2_V_full_n,
    img_data_stream_1_V_full_n,
    \ap_CS_fsm_reg[2]_2 );
  output [31:0]D;
  output shiftReg_ce;
  output [31:0]\rows_V_reg_457_reg[31]_0 ;
  output start_once_reg;
  output [0:0]SS;
  output ap_enable_reg_pp1_iter1_reg_0;
  output ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg;
  output \ap_CS_fsm_reg[3]_0 ;
  output [0:0]internal_empty_n_reg;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]\odata_reg[24] ;
  output \ap_CS_fsm_reg[2]_1 ;
  output ap_rst_n_0;
  output \ap_CS_fsm_reg[3]_1 ;
  output [7:0]\tmp_reg_509_reg[7]_0 ;
  output [7:0]\tmp_5_reg_514_reg[7]_0 ;
  output [7:0]\tmp_6_reg_519_reg[7]_0 ;
  input ap_clk;
  input [0:0]E;
  input src_axi_TLAST_int;
  input [31:0]img_cols_V_c_dout;
  input [31:0]img_rows_V_c_dout;
  input ap_rst_n;
  input ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg_0;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  input shiftReg_ce_0;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input \ap_CS_fsm_reg[0]_0 ;
  input CvtColor_U0_ap_start;
  input img_rows_V_c17_empty_n;
  input img_cols_V_c18_empty_n;
  input [0:0]Q;
  input src_axi_TUSER_int;
  input [24:0]\odata_reg[0] ;
  input img_rows_V_c_empty_n;
  input img_rows_V_c17_full_n;
  input img_cols_V_c18_full_n;
  input img_cols_V_c_empty_n;
  input \cols_V_reg_462_reg[0]_0 ;
  input [1:0]ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg_1;
  input grp_blackWhite_fu_66_ap_start_reg;
  input start_for_CvtColor_U0_full_n;
  input ap_sync_reg_grp_blackWhite_fu_66_ap_done;
  input grp_blackWhite_fu_66_ap_done;
  input img_data_stream_0_V_full_n;
  input img_data_stream_2_V_full_n;
  input img_data_stream_1_V_full_n;
  input [0:0]\ap_CS_fsm_reg[2]_2 ;

  wire CvtColor_U0_ap_start;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[5]_i_2_n_1 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2]_2 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_200;
  wire ap_condition_pp1_exit_iter0_state5;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_1;
  wire ap_enable_reg_pp1_iter0_i_2_n_1;
  wire ap_enable_reg_pp1_iter1_i_1_n_1;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_n_1;
  wire ap_rst_n_0;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  wire ap_sync_reg_grp_blackWhite_fu_66_ap_done;
  wire ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg;
  wire ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg_0;
  wire [1:0]ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg_1;
  wire [23:0]axi_data_V_0_i_reg_253;
  wire \axi_data_V_0_i_reg_253[0]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[10]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[11]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[12]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[13]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[14]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[15]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[16]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[17]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[18]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[19]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[1]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[20]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[21]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[22]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[23]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[2]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[3]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[4]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[5]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[6]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[7]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[8]_i_1_n_1 ;
  wire \axi_data_V_0_i_reg_253[9]_i_1_n_1 ;
  wire [23:0]axi_data_V_1_i_reg_285;
  wire \axi_data_V_1_i_reg_285[0]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[10]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[11]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[12]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[13]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[14]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[15]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[16]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[17]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[18]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[19]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[1]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[20]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[21]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[22]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[23]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[23]_i_2_n_1 ;
  wire \axi_data_V_1_i_reg_285[2]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[3]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[4]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[5]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[6]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[7]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[8]_i_1_n_1 ;
  wire \axi_data_V_1_i_reg_285[9]_i_1_n_1 ;
  wire [23:0]axi_data_V_3_i_reg_356;
  wire \axi_data_V_3_i_reg_356[0]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[10]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[11]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[12]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[13]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[14]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[15]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[16]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[17]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[18]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[19]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[1]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[20]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[21]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[22]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[23]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[2]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[3]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[4]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[5]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[6]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[7]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[8]_i_1_n_1 ;
  wire \axi_data_V_3_i_reg_356[9]_i_1_n_1 ;
  wire axi_last_V_0_i_reg_243;
  wire \axi_last_V_0_i_reg_243[0]_i_1_n_1 ;
  wire \axi_last_V_2_i_reg_319[0]_i_1_n_1 ;
  wire \axi_last_V_2_i_reg_319[0]_i_2_n_1 ;
  wire \axi_last_V_2_i_reg_319_reg_n_1_[0] ;
  wire axi_last_V_3_i_reg_344;
  wire \axi_last_V_3_i_reg_344[0]_i_1_n_1 ;
  wire \cols_V_reg_462_reg[0]_0 ;
  wire \eol_0_i_reg_307[0]_i_1_n_1 ;
  wire \eol_0_i_reg_307_reg_n_1_[0] ;
  wire eol_2_i_reg_368;
  wire \eol_2_i_reg_368[0]_i_2_n_1 ;
  wire \eol_2_i_reg_368_reg_n_1_[0] ;
  wire eol_reg_274;
  wire \eol_reg_274[0]_i_1_n_1 ;
  wire grp_blackWhite_fu_66_ap_done;
  wire grp_blackWhite_fu_66_ap_ready;
  wire grp_blackWhite_fu_66_ap_start_reg;
  wire [31:0]i_V_fu_402_p2;
  wire i_V_fu_402_p2_carry__0_n_1;
  wire i_V_fu_402_p2_carry__1_n_1;
  wire i_V_fu_402_p2_carry__2_n_1;
  wire i_V_fu_402_p2_carry__3_n_1;
  wire i_V_fu_402_p2_carry__4_n_1;
  wire i_V_fu_402_p2_carry__5_n_1;
  wire i_V_fu_402_p2_carry_n_1;
  wire [31:0]i_V_reg_491;
  wire i__carry__0_i_1_n_1;
  wire i__carry__0_i_2_n_1;
  wire i__carry__0_i_3_n_1;
  wire i__carry__0_i_4_n_1;
  wire i__carry__1_i_1_n_1;
  wire i__carry__1_i_2_n_1;
  wire i__carry__1_i_3_n_1;
  wire i__carry_i_1_n_1;
  wire i__carry_i_2_n_1;
  wire i__carry_i_3_n_1;
  wire i__carry_i_4_n_1;
  wire icmp_ln71_fu_397_p2;
  wire icmp_ln71_fu_397_p2_carry__0_i_1_n_1;
  wire icmp_ln71_fu_397_p2_carry__0_i_2_n_1;
  wire icmp_ln71_fu_397_p2_carry__0_i_3_n_1;
  wire icmp_ln71_fu_397_p2_carry__0_i_4_n_1;
  wire icmp_ln71_fu_397_p2_carry__0_n_1;
  wire icmp_ln71_fu_397_p2_carry__1_i_1_n_1;
  wire icmp_ln71_fu_397_p2_carry__1_i_2_n_1;
  wire icmp_ln71_fu_397_p2_carry__1_i_3_n_1;
  wire icmp_ln71_fu_397_p2_carry_i_1_n_1;
  wire icmp_ln71_fu_397_p2_carry_i_2_n_1;
  wire icmp_ln71_fu_397_p2_carry_i_3_n_1;
  wire icmp_ln71_fu_397_p2_carry_i_4_n_1;
  wire icmp_ln71_fu_397_p2_carry_n_1;
  wire \icmp_ln73_fu_408_p2_inferred__0/i__carry__0_n_1 ;
  wire \icmp_ln73_fu_408_p2_inferred__0/i__carry_n_1 ;
  wire \icmp_ln73_reg_496[0]_i_1_n_1 ;
  wire \icmp_ln73_reg_496_reg_n_1_[0] ;
  wire img_cols_V_c18_empty_n;
  wire img_cols_V_c18_full_n;
  wire [31:0]img_cols_V_c_dout;
  wire img_cols_V_c_empty_n;
  wire img_data_stream_0_V_full_n;
  wire img_data_stream_1_V_full_n;
  wire img_data_stream_2_V_full_n;
  wire img_rows_V_c17_empty_n;
  wire img_rows_V_c17_full_n;
  wire [31:0]img_rows_V_c_dout;
  wire img_rows_V_c_empty_n;
  wire [0:0]internal_empty_n_reg;
  wire \ireg[24]_i_4_n_1 ;
  wire [24:0]\odata_reg[0] ;
  wire [0:0]\odata_reg[24] ;
  wire [7:0]p_0_in;
  wire p_1_in;
  wire [23:0]p_Val2_s_reg_332;
  wire \p_Val2_s_reg_332[0]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[10]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[11]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[12]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[13]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[14]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[15]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[16]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[17]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[18]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[19]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[1]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[20]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[21]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[22]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[23]_i_2_n_1 ;
  wire \p_Val2_s_reg_332[23]_i_3_n_1 ;
  wire \p_Val2_s_reg_332[23]_i_4_n_1 ;
  wire \p_Val2_s_reg_332[23]_i_5_n_1 ;
  wire \p_Val2_s_reg_332[2]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[3]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[4]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[5]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[6]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[7]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[8]_i_1_n_1 ;
  wire \p_Val2_s_reg_332[9]_i_1_n_1 ;
  wire [31:0]\rows_V_reg_457_reg[31]_0 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire sof_1_i_fu_172;
  wire sof_1_i_fu_1720;
  wire \sof_1_i_fu_172[0]_i_1_n_1 ;
  wire src_axi_TLAST_int;
  wire src_axi_TUSER_int;
  wire start_for_CvtColor_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_1;
  wire t_V_2_reg_296;
  wire \t_V_2_reg_296[0]_i_4_n_1 ;
  wire [31:0]t_V_2_reg_296_reg;
  wire \t_V_2_reg_296_reg[0]_i_3_n_1 ;
  wire \t_V_2_reg_296_reg[0]_i_3_n_5 ;
  wire \t_V_2_reg_296_reg[0]_i_3_n_6 ;
  wire \t_V_2_reg_296_reg[0]_i_3_n_7 ;
  wire \t_V_2_reg_296_reg[0]_i_3_n_8 ;
  wire \t_V_2_reg_296_reg[12]_i_1_n_1 ;
  wire \t_V_2_reg_296_reg[12]_i_1_n_5 ;
  wire \t_V_2_reg_296_reg[12]_i_1_n_6 ;
  wire \t_V_2_reg_296_reg[12]_i_1_n_7 ;
  wire \t_V_2_reg_296_reg[12]_i_1_n_8 ;
  wire \t_V_2_reg_296_reg[16]_i_1_n_1 ;
  wire \t_V_2_reg_296_reg[16]_i_1_n_5 ;
  wire \t_V_2_reg_296_reg[16]_i_1_n_6 ;
  wire \t_V_2_reg_296_reg[16]_i_1_n_7 ;
  wire \t_V_2_reg_296_reg[16]_i_1_n_8 ;
  wire \t_V_2_reg_296_reg[20]_i_1_n_1 ;
  wire \t_V_2_reg_296_reg[20]_i_1_n_5 ;
  wire \t_V_2_reg_296_reg[20]_i_1_n_6 ;
  wire \t_V_2_reg_296_reg[20]_i_1_n_7 ;
  wire \t_V_2_reg_296_reg[20]_i_1_n_8 ;
  wire \t_V_2_reg_296_reg[24]_i_1_n_1 ;
  wire \t_V_2_reg_296_reg[24]_i_1_n_5 ;
  wire \t_V_2_reg_296_reg[24]_i_1_n_6 ;
  wire \t_V_2_reg_296_reg[24]_i_1_n_7 ;
  wire \t_V_2_reg_296_reg[24]_i_1_n_8 ;
  wire \t_V_2_reg_296_reg[28]_i_1_n_5 ;
  wire \t_V_2_reg_296_reg[28]_i_1_n_6 ;
  wire \t_V_2_reg_296_reg[28]_i_1_n_7 ;
  wire \t_V_2_reg_296_reg[28]_i_1_n_8 ;
  wire \t_V_2_reg_296_reg[4]_i_1_n_1 ;
  wire \t_V_2_reg_296_reg[4]_i_1_n_5 ;
  wire \t_V_2_reg_296_reg[4]_i_1_n_6 ;
  wire \t_V_2_reg_296_reg[4]_i_1_n_7 ;
  wire \t_V_2_reg_296_reg[4]_i_1_n_8 ;
  wire \t_V_2_reg_296_reg[8]_i_1_n_1 ;
  wire \t_V_2_reg_296_reg[8]_i_1_n_5 ;
  wire \t_V_2_reg_296_reg[8]_i_1_n_6 ;
  wire \t_V_2_reg_296_reg[8]_i_1_n_7 ;
  wire \t_V_2_reg_296_reg[8]_i_1_n_8 ;
  wire [31:0]t_V_reg_263;
  wire [7:0]\tmp_5_reg_514_reg[7]_0 ;
  wire \tmp_6_reg_519[0]_i_1_n_1 ;
  wire \tmp_6_reg_519[1]_i_1_n_1 ;
  wire \tmp_6_reg_519[2]_i_1_n_1 ;
  wire \tmp_6_reg_519[3]_i_1_n_1 ;
  wire \tmp_6_reg_519[4]_i_1_n_1 ;
  wire \tmp_6_reg_519[5]_i_1_n_1 ;
  wire \tmp_6_reg_519[6]_i_1_n_1 ;
  wire \tmp_6_reg_519[7]_i_1_n_1 ;
  wire [7:0]\tmp_6_reg_519_reg[7]_0 ;
  wire [23:0]tmp_data_V_reg_467;
  wire tmp_last_V_reg_475;
  wire \tmp_reg_509[0]_i_1_n_1 ;
  wire \tmp_reg_509[1]_i_1_n_1 ;
  wire \tmp_reg_509[2]_i_1_n_1 ;
  wire \tmp_reg_509[3]_i_1_n_1 ;
  wire \tmp_reg_509[4]_i_1_n_1 ;
  wire \tmp_reg_509[5]_i_1_n_1 ;
  wire \tmp_reg_509[6]_i_1_n_1 ;
  wire \tmp_reg_509[7]_i_1_n_1 ;
  wire \tmp_reg_509[7]_i_2_n_1 ;
  wire [7:0]\tmp_reg_509_reg[7]_0 ;
  wire [2:0]NLW_i_V_fu_402_p2_carry_CO_UNCONNECTED;
  wire [2:0]NLW_i_V_fu_402_p2_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_i_V_fu_402_p2_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_i_V_fu_402_p2_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_i_V_fu_402_p2_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_i_V_fu_402_p2_carry__4_CO_UNCONNECTED;
  wire [2:0]NLW_i_V_fu_402_p2_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_i_V_fu_402_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_i_V_fu_402_p2_carry__6_O_UNCONNECTED;
  wire [2:0]NLW_icmp_ln71_fu_397_p2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln71_fu_397_p2_carry_O_UNCONNECTED;
  wire [2:0]NLW_icmp_ln71_fu_397_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln71_fu_397_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln71_fu_397_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln71_fu_397_p2_carry__1_O_UNCONNECTED;
  wire [2:0]\NLW_icmp_ln73_fu_408_p2_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln73_fu_408_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_icmp_ln73_fu_408_p2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln73_fu_408_p2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln73_fu_408_p2_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln73_fu_408_p2_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [2:0]\NLW_t_V_2_reg_296_reg[0]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_V_2_reg_296_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_V_2_reg_296_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_V_2_reg_296_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_V_2_reg_296_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_t_V_2_reg_296_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_V_2_reg_296_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_V_2_reg_296_reg[8]_i_1_CO_UNCONNECTED ;

  (* OPT_MODIFIED = "RETARGET" *) 
  GND GND_1
       (.G(SS));
  LUT4 #(
    .INIT(16'h0020)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_1),
        .I1(\icmp_ln73_reg_496_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\ap_CS_fsm[5]_i_2_n_1 ),
        .O(ap_enable_reg_pp1_iter1_reg_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[1][31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(img_rows_V_c_empty_n),
        .I2(img_rows_V_c17_full_n),
        .I3(img_cols_V_c18_full_n),
        .I4(img_cols_V_c_empty_n),
        .I5(\cols_V_reg_462_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(icmp_ln71_fu_397_p2),
        .I1(ap_CS_fsm_state4),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_1_[0] ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hBAFA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(shiftReg_ce),
        .I1(src_axi_TUSER_int),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\odata_reg[0] [24]),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFEFEFEAAFEAAFEAA)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg_0),
        .I1(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg),
        .I2(shiftReg_ce_0),
        .I3(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I4(icmp_ln71_fu_397_p2),
        .I5(ap_CS_fsm_state4),
        .O(ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFFFF4FFF44444444)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(icmp_ln71_fu_397_p2),
        .I1(ap_CS_fsm_state4),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_condition_pp1_exit_iter0_state5),
        .I4(\ap_CS_fsm[5]_i_2_n_1 ),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm[5]_i_2_n_1 ),
        .I3(ap_condition_pp1_exit_iter0_state5),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\odata_reg[0] [24]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_condition_pp1_exit_iter0_state5),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\p_Val2_s_reg_332[23]_i_3_n_1 ),
        .O(\ap_CS_fsm[5]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\eol_2_i_reg_368_reg_n_1_[0] ),
        .I2(ap_CS_fsm_state8),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\eol_2_i_reg_368_reg_n_1_[0] ),
        .I1(ap_CS_fsm_state8),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[2]_2 ),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hDDDD0D00)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0_i_2_n_1),
        .I2(icmp_ln71_fu_397_p2),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp1_iter0),
        .O(ap_enable_reg_pp1_iter0_i_1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(\ap_CS_fsm[5]_i_2_n_1 ),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .O(ap_enable_reg_pp1_iter0_i_2_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_1),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h40404F40)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(p_1_in),
        .I1(ap_enable_reg_pp1_iter1_reg_n_1),
        .I2(\ap_CS_fsm[5]_i_2_n_1 ),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .O(ap_enable_reg_pp1_iter1_i_1_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp1_iter1_i_2
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln71_fu_397_p2),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_1),
        .Q(ap_enable_reg_pp1_iter1_reg_n_1),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h00F8F8F8)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln71_fu_397_p2),
        .I2(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I3(grp_blackWhite_fu_66_ap_start_reg),
        .I4(grp_blackWhite_fu_66_ap_ready),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT5 #(
    .INIT(32'hF8F8F800)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_2
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln71_fu_397_p2),
        .I2(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I3(shiftReg_ce_0),
        .I4(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg),
        .O(grp_blackWhite_fu_66_ap_ready));
  LUT2 #(
    .INIT(4'h8)) 
    ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_i_2
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln71_fu_397_p2),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h000EEEEE)) 
    ap_sync_reg_grp_blackWhite_fu_66_ap_ready_i_1
       (.I0(grp_blackWhite_fu_66_ap_ready),
        .I1(ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg_0),
        .I2(ap_sync_reg_grp_blackWhite_fu_66_ap_done),
        .I3(grp_blackWhite_fu_66_ap_done),
        .I4(ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg_1[1]),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[0]_i_1 
       (.I0(tmp_data_V_reg_467[0]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[0]),
        .O(\axi_data_V_0_i_reg_253[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[10]_i_1 
       (.I0(tmp_data_V_reg_467[10]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[10]),
        .O(\axi_data_V_0_i_reg_253[10]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[11]_i_1 
       (.I0(tmp_data_V_reg_467[11]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[11]),
        .O(\axi_data_V_0_i_reg_253[11]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[12]_i_1 
       (.I0(tmp_data_V_reg_467[12]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[12]),
        .O(\axi_data_V_0_i_reg_253[12]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[13]_i_1 
       (.I0(tmp_data_V_reg_467[13]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[13]),
        .O(\axi_data_V_0_i_reg_253[13]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[14]_i_1 
       (.I0(tmp_data_V_reg_467[14]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[14]),
        .O(\axi_data_V_0_i_reg_253[14]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[15]_i_1 
       (.I0(tmp_data_V_reg_467[15]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[15]),
        .O(\axi_data_V_0_i_reg_253[15]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[16]_i_1 
       (.I0(tmp_data_V_reg_467[16]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[16]),
        .O(\axi_data_V_0_i_reg_253[16]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[17]_i_1 
       (.I0(tmp_data_V_reg_467[17]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[17]),
        .O(\axi_data_V_0_i_reg_253[17]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[18]_i_1 
       (.I0(tmp_data_V_reg_467[18]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[18]),
        .O(\axi_data_V_0_i_reg_253[18]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[19]_i_1 
       (.I0(tmp_data_V_reg_467[19]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[19]),
        .O(\axi_data_V_0_i_reg_253[19]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[1]_i_1 
       (.I0(tmp_data_V_reg_467[1]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[1]),
        .O(\axi_data_V_0_i_reg_253[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[20]_i_1 
       (.I0(tmp_data_V_reg_467[20]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[20]),
        .O(\axi_data_V_0_i_reg_253[20]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[21]_i_1 
       (.I0(tmp_data_V_reg_467[21]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[21]),
        .O(\axi_data_V_0_i_reg_253[21]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[22]_i_1 
       (.I0(tmp_data_V_reg_467[22]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[22]),
        .O(\axi_data_V_0_i_reg_253[22]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[23]_i_1 
       (.I0(tmp_data_V_reg_467[23]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[23]),
        .O(\axi_data_V_0_i_reg_253[23]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[2]_i_1 
       (.I0(tmp_data_V_reg_467[2]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[2]),
        .O(\axi_data_V_0_i_reg_253[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[3]_i_1 
       (.I0(tmp_data_V_reg_467[3]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[3]),
        .O(\axi_data_V_0_i_reg_253[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[4]_i_1 
       (.I0(tmp_data_V_reg_467[4]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[4]),
        .O(\axi_data_V_0_i_reg_253[4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[5]_i_1 
       (.I0(tmp_data_V_reg_467[5]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[5]),
        .O(\axi_data_V_0_i_reg_253[5]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[6]_i_1 
       (.I0(tmp_data_V_reg_467[6]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[6]),
        .O(\axi_data_V_0_i_reg_253[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[7]_i_1 
       (.I0(tmp_data_V_reg_467[7]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[7]),
        .O(\axi_data_V_0_i_reg_253[7]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[8]_i_1 
       (.I0(tmp_data_V_reg_467[8]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[8]),
        .O(\axi_data_V_0_i_reg_253[8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_0_i_reg_253[9]_i_1 
       (.I0(tmp_data_V_reg_467[9]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[9]),
        .O(\axi_data_V_0_i_reg_253[9]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[0]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[10]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[11]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[12]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[13]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[14]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[15]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[16]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[17]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[18]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[19]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[1]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[20]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[21]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[22]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[23]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[2]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[3]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[4]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[5]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[6]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[7]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[8]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_0_i_reg_253_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_0_i_reg_253[9]_i_1_n_1 ),
        .Q(axi_data_V_0_i_reg_253[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[0]_i_1 
       (.I0(p_Val2_s_reg_332[0]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[0]),
        .O(\axi_data_V_1_i_reg_285[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[10]_i_1 
       (.I0(p_Val2_s_reg_332[10]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[10]),
        .O(\axi_data_V_1_i_reg_285[10]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[11]_i_1 
       (.I0(p_Val2_s_reg_332[11]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[11]),
        .O(\axi_data_V_1_i_reg_285[11]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[12]_i_1 
       (.I0(p_Val2_s_reg_332[12]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[12]),
        .O(\axi_data_V_1_i_reg_285[12]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[13]_i_1 
       (.I0(p_Val2_s_reg_332[13]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[13]),
        .O(\axi_data_V_1_i_reg_285[13]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[14]_i_1 
       (.I0(p_Val2_s_reg_332[14]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[14]),
        .O(\axi_data_V_1_i_reg_285[14]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[15]_i_1 
       (.I0(p_Val2_s_reg_332[15]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[15]),
        .O(\axi_data_V_1_i_reg_285[15]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[16]_i_1 
       (.I0(p_Val2_s_reg_332[16]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[16]),
        .O(\axi_data_V_1_i_reg_285[16]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[17]_i_1 
       (.I0(p_Val2_s_reg_332[17]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[17]),
        .O(\axi_data_V_1_i_reg_285[17]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[18]_i_1 
       (.I0(p_Val2_s_reg_332[18]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[18]),
        .O(\axi_data_V_1_i_reg_285[18]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[19]_i_1 
       (.I0(p_Val2_s_reg_332[19]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[19]),
        .O(\axi_data_V_1_i_reg_285[19]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[1]_i_1 
       (.I0(p_Val2_s_reg_332[1]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[1]),
        .O(\axi_data_V_1_i_reg_285[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[20]_i_1 
       (.I0(p_Val2_s_reg_332[20]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[20]),
        .O(\axi_data_V_1_i_reg_285[20]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[21]_i_1 
       (.I0(p_Val2_s_reg_332[21]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[21]),
        .O(\axi_data_V_1_i_reg_285[21]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[22]_i_1 
       (.I0(p_Val2_s_reg_332[22]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[22]),
        .O(\axi_data_V_1_i_reg_285[22]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \axi_data_V_1_i_reg_285[23]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg_0),
        .I1(icmp_ln71_fu_397_p2),
        .I2(ap_CS_fsm_state4),
        .O(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[23]_i_2 
       (.I0(p_Val2_s_reg_332[23]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[23]),
        .O(\axi_data_V_1_i_reg_285[23]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[2]_i_1 
       (.I0(p_Val2_s_reg_332[2]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[2]),
        .O(\axi_data_V_1_i_reg_285[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[3]_i_1 
       (.I0(p_Val2_s_reg_332[3]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[3]),
        .O(\axi_data_V_1_i_reg_285[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[4]_i_1 
       (.I0(p_Val2_s_reg_332[4]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[4]),
        .O(\axi_data_V_1_i_reg_285[4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[5]_i_1 
       (.I0(p_Val2_s_reg_332[5]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[5]),
        .O(\axi_data_V_1_i_reg_285[5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[6]_i_1 
       (.I0(p_Val2_s_reg_332[6]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[6]),
        .O(\axi_data_V_1_i_reg_285[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[7]_i_1 
       (.I0(p_Val2_s_reg_332[7]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[7]),
        .O(\axi_data_V_1_i_reg_285[7]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[8]_i_1 
       (.I0(p_Val2_s_reg_332[8]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[8]),
        .O(\axi_data_V_1_i_reg_285[8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[9]_i_1 
       (.I0(p_Val2_s_reg_332[9]),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_data_V_0_i_reg_253[9]),
        .O(\axi_data_V_1_i_reg_285[9]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[0]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[10]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[11]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[12]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[13]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[14]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[15]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[16]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[17]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[18]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[19]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[1]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[20]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[21]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[22]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[23]_i_2_n_1 ),
        .Q(axi_data_V_1_i_reg_285[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[2]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[3]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[4]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[5]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[6]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[7]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[8]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_1_i_reg_285_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\axi_data_V_1_i_reg_285[9]_i_1_n_1 ),
        .Q(axi_data_V_1_i_reg_285[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[0]_i_1 
       (.I0(axi_data_V_1_i_reg_285[0]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [0]),
        .O(\axi_data_V_3_i_reg_356[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[10]_i_1 
       (.I0(axi_data_V_1_i_reg_285[10]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [10]),
        .O(\axi_data_V_3_i_reg_356[10]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[11]_i_1 
       (.I0(axi_data_V_1_i_reg_285[11]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [11]),
        .O(\axi_data_V_3_i_reg_356[11]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[12]_i_1 
       (.I0(axi_data_V_1_i_reg_285[12]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [12]),
        .O(\axi_data_V_3_i_reg_356[12]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[13]_i_1 
       (.I0(axi_data_V_1_i_reg_285[13]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [13]),
        .O(\axi_data_V_3_i_reg_356[13]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[14]_i_1 
       (.I0(axi_data_V_1_i_reg_285[14]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [14]),
        .O(\axi_data_V_3_i_reg_356[14]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[15]_i_1 
       (.I0(axi_data_V_1_i_reg_285[15]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [15]),
        .O(\axi_data_V_3_i_reg_356[15]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[16]_i_1 
       (.I0(axi_data_V_1_i_reg_285[16]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [16]),
        .O(\axi_data_V_3_i_reg_356[16]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[17]_i_1 
       (.I0(axi_data_V_1_i_reg_285[17]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [17]),
        .O(\axi_data_V_3_i_reg_356[17]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[18]_i_1 
       (.I0(axi_data_V_1_i_reg_285[18]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [18]),
        .O(\axi_data_V_3_i_reg_356[18]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[19]_i_1 
       (.I0(axi_data_V_1_i_reg_285[19]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [19]),
        .O(\axi_data_V_3_i_reg_356[19]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[1]_i_1 
       (.I0(axi_data_V_1_i_reg_285[1]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [1]),
        .O(\axi_data_V_3_i_reg_356[1]_i_1_n_1 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "155" *) 
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[20]_i_1 
       (.I0(axi_data_V_1_i_reg_285[20]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [20]),
        .O(\axi_data_V_3_i_reg_356[20]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[21]_i_1 
       (.I0(axi_data_V_1_i_reg_285[21]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [21]),
        .O(\axi_data_V_3_i_reg_356[21]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[22]_i_1 
       (.I0(axi_data_V_1_i_reg_285[22]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [22]),
        .O(\axi_data_V_3_i_reg_356[22]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[23]_i_1 
       (.I0(axi_data_V_1_i_reg_285[23]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [23]),
        .O(\axi_data_V_3_i_reg_356[23]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[2]_i_1 
       (.I0(axi_data_V_1_i_reg_285[2]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [2]),
        .O(\axi_data_V_3_i_reg_356[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[3]_i_1 
       (.I0(axi_data_V_1_i_reg_285[3]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [3]),
        .O(\axi_data_V_3_i_reg_356[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[4]_i_1 
       (.I0(axi_data_V_1_i_reg_285[4]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [4]),
        .O(\axi_data_V_3_i_reg_356[4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[5]_i_1 
       (.I0(axi_data_V_1_i_reg_285[5]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [5]),
        .O(\axi_data_V_3_i_reg_356[5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[6]_i_1 
       (.I0(axi_data_V_1_i_reg_285[6]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [6]),
        .O(\axi_data_V_3_i_reg_356[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[7]_i_1 
       (.I0(axi_data_V_1_i_reg_285[7]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [7]),
        .O(\axi_data_V_3_i_reg_356[7]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[8]_i_1 
       (.I0(axi_data_V_1_i_reg_285[8]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [8]),
        .O(\axi_data_V_3_i_reg_356[8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_i_reg_356[9]_i_1 
       (.I0(axi_data_V_1_i_reg_285[9]),
        .I1(ap_CS_fsm_state7),
        .I2(\odata_reg[0] [9]),
        .O(\axi_data_V_3_i_reg_356[9]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[0] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[0]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[10] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[10]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[11] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[11]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[12] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[12]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[13] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[13]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[14] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[14]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[15] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[15]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[16] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[16]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[17] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[17]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[18] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[18]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[19] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[19]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[1] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[1]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[20] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[20]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[21] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[21]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[22] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[22]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[23] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[23]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[2] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[2]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[3] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[3]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[4] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[4]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[5] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[5]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[6] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[6]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[7] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[7]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[8] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[8]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_V_3_i_reg_356_reg[9] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[9]_i_1_n_1 ),
        .Q(axi_data_V_3_i_reg_356[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_0_i_reg_243[0]_i_1 
       (.I0(tmp_last_V_reg_475),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_i_reg_344),
        .O(\axi_last_V_0_i_reg_243[0]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_V_0_i_reg_243_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V_0_i_reg_243[0]_i_1_n_1 ),
        .Q(axi_last_V_0_i_reg_243),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \axi_last_V_2_i_reg_319[0]_i_1 
       (.I0(src_axi_TLAST_int),
        .I1(eol_reg_274),
        .I2(ap_condition_200),
        .I3(\axi_last_V_2_i_reg_319[0]_i_2_n_1 ),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(\axi_last_V_2_i_reg_319_reg_n_1_[0] ),
        .O(\axi_last_V_2_i_reg_319[0]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axi_last_V_2_i_reg_319[0]_i_2 
       (.I0(ap_condition_pp1_exit_iter0_state5),
        .I1(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .O(\axi_last_V_2_i_reg_319[0]_i_2_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_V_2_i_reg_319_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_2_i_reg_319[0]_i_1_n_1 ),
        .Q(\axi_last_V_2_i_reg_319_reg_n_1_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_3_i_reg_344[0]_i_1 
       (.I0(eol_reg_274),
        .I1(ap_CS_fsm_state7),
        .I2(src_axi_TLAST_int),
        .O(\axi_last_V_3_i_reg_344[0]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_V_3_i_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_last_V_3_i_reg_344[0]_i_1_n_1 ),
        .Q(axi_last_V_3_i_reg_344),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cols_V_reg_462_reg[4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_cols_V_c_dout[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cols_V_reg_462_reg[6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_cols_V_c_dout[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cols_V_reg_462_reg[7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_cols_V_c_dout[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cols_V_reg_462_reg[9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_cols_V_c_dout[9]),
        .Q(D[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCACAC0CA)) 
    \eol_0_i_reg_307[0]_i_1 
       (.I0(\eol_0_i_reg_307_reg_n_1_[0] ),
        .I1(\axi_last_V_2_i_reg_319_reg_n_1_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_0),
        .I3(ap_CS_fsm_state4),
        .I4(icmp_ln71_fu_397_p2),
        .O(\eol_0_i_reg_307[0]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \eol_0_i_reg_307_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\eol_0_i_reg_307[0]_i_1_n_1 ),
        .Q(\eol_0_i_reg_307_reg_n_1_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \eol_2_i_reg_368[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .I2(\eol_2_i_reg_368_reg_n_1_[0] ),
        .I3(\odata_reg[0] [24]),
        .O(eol_2_i_reg_368));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \eol_2_i_reg_368[0]_i_2 
       (.I0(\eol_0_i_reg_307_reg_n_1_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(src_axi_TLAST_int),
        .O(\eol_2_i_reg_368[0]_i_2_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \eol_2_i_reg_368_reg[0] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\eol_2_i_reg_368[0]_i_2_n_1 ),
        .Q(\eol_2_i_reg_368_reg_n_1_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \eol_reg_274[0]_i_1 
       (.I0(\axi_last_V_2_i_reg_319_reg_n_1_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(axi_last_V_0_i_reg_243),
        .O(\eol_reg_274[0]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \eol_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_1 ),
        .D(\eol_reg_274[0]_i_1_n_1 ),
        .Q(eol_reg_274),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_blackWhite_fu_66_ap_start_reg_i_1
       (.I0(ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg_1[1]),
        .I1(grp_blackWhite_fu_66_ap_ready),
        .I2(ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg_0),
        .I3(ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg_1[0]),
        .I4(grp_blackWhite_fu_66_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_1 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 i_V_fu_402_p2_carry
       (.CI(1'b0),
        .CO({i_V_fu_402_p2_carry_n_1,NLW_i_V_fu_402_p2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(t_V_reg_263[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_402_p2[4:1]),
        .S(t_V_reg_263[4:1]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 i_V_fu_402_p2_carry__0
       (.CI(i_V_fu_402_p2_carry_n_1),
        .CO({i_V_fu_402_p2_carry__0_n_1,NLW_i_V_fu_402_p2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_402_p2[8:5]),
        .S(t_V_reg_263[8:5]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 i_V_fu_402_p2_carry__1
       (.CI(i_V_fu_402_p2_carry__0_n_1),
        .CO({i_V_fu_402_p2_carry__1_n_1,NLW_i_V_fu_402_p2_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_402_p2[12:9]),
        .S(t_V_reg_263[12:9]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 i_V_fu_402_p2_carry__2
       (.CI(i_V_fu_402_p2_carry__1_n_1),
        .CO({i_V_fu_402_p2_carry__2_n_1,NLW_i_V_fu_402_p2_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_402_p2[16:13]),
        .S(t_V_reg_263[16:13]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 i_V_fu_402_p2_carry__3
       (.CI(i_V_fu_402_p2_carry__2_n_1),
        .CO({i_V_fu_402_p2_carry__3_n_1,NLW_i_V_fu_402_p2_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_402_p2[20:17]),
        .S(t_V_reg_263[20:17]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 i_V_fu_402_p2_carry__4
       (.CI(i_V_fu_402_p2_carry__3_n_1),
        .CO({i_V_fu_402_p2_carry__4_n_1,NLW_i_V_fu_402_p2_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_402_p2[24:21]),
        .S(t_V_reg_263[24:21]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 i_V_fu_402_p2_carry__5
       (.CI(i_V_fu_402_p2_carry__4_n_1),
        .CO({i_V_fu_402_p2_carry__5_n_1,NLW_i_V_fu_402_p2_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_402_p2[28:25]),
        .S(t_V_reg_263[28:25]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 i_V_fu_402_p2_carry__6
       (.CI(i_V_fu_402_p2_carry__5_n_1),
        .CO(NLW_i_V_fu_402_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_V_fu_402_p2_carry__6_O_UNCONNECTED[3],i_V_fu_402_p2[31:29]}),
        .S({1'b0,t_V_reg_263[31:29]}));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_491[0]_i_1 
       (.I0(t_V_reg_263[0]),
        .O(i_V_fu_402_p2[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[0]),
        .Q(i_V_reg_491[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[10]),
        .Q(i_V_reg_491[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[11]),
        .Q(i_V_reg_491[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[12]),
        .Q(i_V_reg_491[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[13]),
        .Q(i_V_reg_491[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[14]),
        .Q(i_V_reg_491[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[15]),
        .Q(i_V_reg_491[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[16]),
        .Q(i_V_reg_491[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[17]),
        .Q(i_V_reg_491[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[18]),
        .Q(i_V_reg_491[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[19]),
        .Q(i_V_reg_491[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[1]),
        .Q(i_V_reg_491[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[20]),
        .Q(i_V_reg_491[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[21]),
        .Q(i_V_reg_491[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[22]),
        .Q(i_V_reg_491[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[23]),
        .Q(i_V_reg_491[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[24]),
        .Q(i_V_reg_491[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[25]),
        .Q(i_V_reg_491[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[26]),
        .Q(i_V_reg_491[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[27]),
        .Q(i_V_reg_491[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[28]),
        .Q(i_V_reg_491[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[29]),
        .Q(i_V_reg_491[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[2]),
        .Q(i_V_reg_491[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[30]),
        .Q(i_V_reg_491[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[31]),
        .Q(i_V_reg_491[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[3]),
        .Q(i_V_reg_491[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[4]),
        .Q(i_V_reg_491[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[5]),
        .Q(i_V_reg_491[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[6]),
        .Q(i_V_reg_491[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[7]),
        .Q(i_V_reg_491[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[8]),
        .Q(i_V_reg_491[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_491_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[9]),
        .Q(i_V_reg_491[9]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_1
       (.I0(t_V_2_reg_296_reg[21]),
        .I1(t_V_2_reg_296_reg[22]),
        .I2(t_V_2_reg_296_reg[23]),
        .O(i__carry__0_i_1_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_2
       (.I0(t_V_2_reg_296_reg[18]),
        .I1(t_V_2_reg_296_reg[19]),
        .I2(t_V_2_reg_296_reg[20]),
        .O(i__carry__0_i_2_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_3
       (.I0(t_V_2_reg_296_reg[15]),
        .I1(t_V_2_reg_296_reg[16]),
        .I2(t_V_2_reg_296_reg[17]),
        .O(i__carry__0_i_3_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_4
       (.I0(t_V_2_reg_296_reg[12]),
        .I1(t_V_2_reg_296_reg[13]),
        .I2(t_V_2_reg_296_reg[14]),
        .O(i__carry__0_i_4_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__1_i_1
       (.I0(t_V_2_reg_296_reg[31]),
        .I1(t_V_2_reg_296_reg[30]),
        .O(i__carry__1_i_1_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_2
       (.I0(t_V_2_reg_296_reg[27]),
        .I1(t_V_2_reg_296_reg[28]),
        .I2(t_V_2_reg_296_reg[29]),
        .O(i__carry__1_i_2_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__1_i_3
       (.I0(t_V_2_reg_296_reg[26]),
        .I1(t_V_2_reg_296_reg[24]),
        .I2(t_V_2_reg_296_reg[25]),
        .O(i__carry__1_i_3_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'h0041)) 
    i__carry_i_1
       (.I0(t_V_2_reg_296_reg[11]),
        .I1(t_V_2_reg_296_reg[9]),
        .I2(D[9]),
        .I3(t_V_2_reg_296_reg[10]),
        .O(i__carry_i_1_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT5 #(
    .INIT(32'h41000041)) 
    i__carry_i_2
       (.I0(t_V_2_reg_296_reg[8]),
        .I1(t_V_2_reg_296_reg[6]),
        .I2(D[6]),
        .I3(D[7]),
        .I4(t_V_2_reg_296_reg[7]),
        .O(i__carry_i_2_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'h0041)) 
    i__carry_i_3
       (.I0(t_V_2_reg_296_reg[3]),
        .I1(t_V_2_reg_296_reg[4]),
        .I2(D[4]),
        .I3(t_V_2_reg_296_reg[5]),
        .O(i__carry_i_3_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_4
       (.I0(t_V_2_reg_296_reg[0]),
        .I1(t_V_2_reg_296_reg[1]),
        .I2(t_V_2_reg_296_reg[2]),
        .O(i__carry_i_4_n_1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 icmp_ln71_fu_397_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln71_fu_397_p2_carry_n_1,NLW_icmp_ln71_fu_397_p2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln71_fu_397_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln71_fu_397_p2_carry_i_1_n_1,icmp_ln71_fu_397_p2_carry_i_2_n_1,icmp_ln71_fu_397_p2_carry_i_3_n_1,icmp_ln71_fu_397_p2_carry_i_4_n_1}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 icmp_ln71_fu_397_p2_carry__0
       (.CI(icmp_ln71_fu_397_p2_carry_n_1),
        .CO({icmp_ln71_fu_397_p2_carry__0_n_1,NLW_icmp_ln71_fu_397_p2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln71_fu_397_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln71_fu_397_p2_carry__0_i_1_n_1,icmp_ln71_fu_397_p2_carry__0_i_2_n_1,icmp_ln71_fu_397_p2_carry__0_i_3_n_1,icmp_ln71_fu_397_p2_carry__0_i_4_n_1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln71_fu_397_p2_carry__0_i_1
       (.I0(t_V_reg_263[21]),
        .I1(t_V_reg_263[22]),
        .I2(t_V_reg_263[23]),
        .O(icmp_ln71_fu_397_p2_carry__0_i_1_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln71_fu_397_p2_carry__0_i_2
       (.I0(t_V_reg_263[18]),
        .I1(t_V_reg_263[19]),
        .I2(t_V_reg_263[20]),
        .O(icmp_ln71_fu_397_p2_carry__0_i_2_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln71_fu_397_p2_carry__0_i_3
       (.I0(t_V_reg_263[16]),
        .I1(t_V_reg_263[15]),
        .I2(t_V_reg_263[17]),
        .O(icmp_ln71_fu_397_p2_carry__0_i_3_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln71_fu_397_p2_carry__0_i_4
       (.I0(t_V_reg_263[13]),
        .I1(t_V_reg_263[12]),
        .I2(t_V_reg_263[14]),
        .O(icmp_ln71_fu_397_p2_carry__0_i_4_n_1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 icmp_ln71_fu_397_p2_carry__1
       (.CI(icmp_ln71_fu_397_p2_carry__0_n_1),
        .CO({NLW_icmp_ln71_fu_397_p2_carry__1_CO_UNCONNECTED[3],icmp_ln71_fu_397_p2,NLW_icmp_ln71_fu_397_p2_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln71_fu_397_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln71_fu_397_p2_carry__1_i_1_n_1,icmp_ln71_fu_397_p2_carry__1_i_2_n_1,icmp_ln71_fu_397_p2_carry__1_i_3_n_1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln71_fu_397_p2_carry__1_i_1
       (.I0(t_V_reg_263[31]),
        .I1(t_V_reg_263[30]),
        .O(icmp_ln71_fu_397_p2_carry__1_i_1_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln71_fu_397_p2_carry__1_i_2
       (.I0(t_V_reg_263[27]),
        .I1(t_V_reg_263[28]),
        .I2(t_V_reg_263[29]),
        .O(icmp_ln71_fu_397_p2_carry__1_i_2_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln71_fu_397_p2_carry__1_i_3
       (.I0(t_V_reg_263[24]),
        .I1(t_V_reg_263[25]),
        .I2(t_V_reg_263[26]),
        .O(icmp_ln71_fu_397_p2_carry__1_i_3_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    icmp_ln71_fu_397_p2_carry_i_1
       (.I0(t_V_reg_263[11]),
        .I1(t_V_reg_263[9]),
        .I2(\rows_V_reg_457_reg[31]_0 [10]),
        .I3(t_V_reg_263[10]),
        .O(icmp_ln71_fu_397_p2_carry_i_1_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    icmp_ln71_fu_397_p2_carry_i_2
       (.I0(t_V_reg_263[6]),
        .I1(t_V_reg_263[7]),
        .I2(\rows_V_reg_457_reg[31]_0 [8]),
        .I3(t_V_reg_263[8]),
        .O(icmp_ln71_fu_397_p2_carry_i_2_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln71_fu_397_p2_carry_i_3
       (.I0(t_V_reg_263[3]),
        .I1(t_V_reg_263[4]),
        .I2(t_V_reg_263[5]),
        .O(icmp_ln71_fu_397_p2_carry_i_3_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln71_fu_397_p2_carry_i_4
       (.I0(t_V_reg_263[0]),
        .I1(t_V_reg_263[1]),
        .I2(t_V_reg_263[2]),
        .O(icmp_ln71_fu_397_p2_carry_i_4_n_1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \icmp_ln73_fu_408_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\icmp_ln73_fu_408_p2_inferred__0/i__carry_n_1 ,\NLW_icmp_ln73_fu_408_p2_inferred__0/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln73_fu_408_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_1,i__carry_i_2_n_1,i__carry_i_3_n_1,i__carry_i_4_n_1}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \icmp_ln73_fu_408_p2_inferred__0/i__carry__0 
       (.CI(\icmp_ln73_fu_408_p2_inferred__0/i__carry_n_1 ),
        .CO({\icmp_ln73_fu_408_p2_inferred__0/i__carry__0_n_1 ,\NLW_icmp_ln73_fu_408_p2_inferred__0/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln73_fu_408_p2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({i__carry__0_i_1_n_1,i__carry__0_i_2_n_1,i__carry__0_i_3_n_1,i__carry__0_i_4_n_1}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \icmp_ln73_fu_408_p2_inferred__0/i__carry__1 
       (.CI(\icmp_ln73_fu_408_p2_inferred__0/i__carry__0_n_1 ),
        .CO({\NLW_icmp_ln73_fu_408_p2_inferred__0/i__carry__1_CO_UNCONNECTED [3],ap_condition_pp1_exit_iter0_state5,\NLW_icmp_ln73_fu_408_p2_inferred__0/i__carry__1_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln73_fu_408_p2_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__1_i_1_n_1,i__carry__1_i_2_n_1,i__carry__1_i_3_n_1}));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln73_reg_496[0]_i_1 
       (.I0(\icmp_ln73_reg_496_reg_n_1_[0] ),
        .I1(\ap_CS_fsm[5]_i_2_n_1 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_condition_pp1_exit_iter0_state5),
        .O(\icmp_ln73_reg_496[0]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \icmp_ln73_reg_496_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln73_reg_496[0]_i_1_n_1 ),
        .Q(\icmp_ln73_reg_496_reg_n_1_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8A8A8AAA8A8A8A8)) 
    \ireg[24]_i_3 
       (.I0(ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg_1[1]),
        .I1(E),
        .I2(\ireg[24]_i_4_n_1 ),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(ap_condition_200),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ireg[24]_i_4 
       (.I0(\odata_reg[0] [24]),
        .I1(\eol_2_i_reg_368_reg_n_1_[0] ),
        .I2(ap_CS_fsm_state8),
        .O(\ireg[24]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[1]_i_1__7 
       (.I0(shiftReg_ce),
        .I1(CvtColor_U0_ap_start),
        .I2(img_rows_V_c17_empty_n),
        .I3(img_cols_V_c18_empty_n),
        .I4(Q),
        .O(internal_empty_n_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \odata[24]_i_1__0 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(\odata_reg[0] [24]),
        .O(\odata_reg[24] ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[0]_i_1 
       (.I0(\odata_reg[0] [0]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[0]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[0]),
        .O(\p_Val2_s_reg_332[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[10]_i_1 
       (.I0(\odata_reg[0] [10]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[10]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[10]),
        .O(\p_Val2_s_reg_332[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[11]_i_1 
       (.I0(\odata_reg[0] [11]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[11]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[11]),
        .O(\p_Val2_s_reg_332[11]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[12]_i_1 
       (.I0(\odata_reg[0] [12]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[12]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[12]),
        .O(\p_Val2_s_reg_332[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[13]_i_1 
       (.I0(\odata_reg[0] [13]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[13]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[13]),
        .O(\p_Val2_s_reg_332[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[14]_i_1 
       (.I0(\odata_reg[0] [14]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[14]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[14]),
        .O(\p_Val2_s_reg_332[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[15]_i_1 
       (.I0(\odata_reg[0] [15]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[15]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[15]),
        .O(\p_Val2_s_reg_332[15]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[16]_i_1 
       (.I0(\odata_reg[0] [16]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[16]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[16]),
        .O(\p_Val2_s_reg_332[16]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[17]_i_1 
       (.I0(\odata_reg[0] [17]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[17]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[17]),
        .O(\p_Val2_s_reg_332[17]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[18]_i_1 
       (.I0(\odata_reg[0] [18]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[18]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[18]),
        .O(\p_Val2_s_reg_332[18]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[19]_i_1 
       (.I0(\odata_reg[0] [19]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[19]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[19]),
        .O(\p_Val2_s_reg_332[19]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[1]_i_1 
       (.I0(\odata_reg[0] [1]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[1]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[1]),
        .O(\p_Val2_s_reg_332[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[20]_i_1 
       (.I0(\odata_reg[0] [20]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[20]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[20]),
        .O(\p_Val2_s_reg_332[20]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[21]_i_1 
       (.I0(\odata_reg[0] [21]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[21]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[21]),
        .O(\p_Val2_s_reg_332[21]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[22]_i_1 
       (.I0(\odata_reg[0] [22]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[22]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[22]),
        .O(\p_Val2_s_reg_332[22]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h5554000000000000)) 
    \p_Val2_s_reg_332[23]_i_1 
       (.I0(\p_Val2_s_reg_332[23]_i_3_n_1 ),
        .I1(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I2(ap_condition_pp1_exit_iter0_state5),
        .I3(\odata_reg[0] [24]),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ap_condition_200));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[23]_i_2 
       (.I0(\odata_reg[0] [23]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[23]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[23]),
        .O(\p_Val2_s_reg_332[23]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h02222222)) 
    \p_Val2_s_reg_332[23]_i_3 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_1),
        .I1(\icmp_ln73_reg_496_reg_n_1_[0] ),
        .I2(img_data_stream_0_V_full_n),
        .I3(img_data_stream_2_V_full_n),
        .I4(img_data_stream_1_V_full_n),
        .O(\p_Val2_s_reg_332[23]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAEAAAAA)) 
    \p_Val2_s_reg_332[23]_i_4 
       (.I0(sof_1_i_fu_172),
        .I1(\axi_last_V_2_i_reg_319_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\icmp_ln73_reg_496_reg_n_1_[0] ),
        .I4(ap_enable_reg_pp1_iter1_reg_n_1),
        .I5(\eol_0_i_reg_307_reg_n_1_[0] ),
        .O(\p_Val2_s_reg_332[23]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \p_Val2_s_reg_332[23]_i_5 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_1),
        .I1(\icmp_ln73_reg_496_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\p_Val2_s_reg_332[23]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[2]_i_1 
       (.I0(\odata_reg[0] [2]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[2]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[2]),
        .O(\p_Val2_s_reg_332[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[3]_i_1 
       (.I0(\odata_reg[0] [3]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[3]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[3]),
        .O(\p_Val2_s_reg_332[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[4]_i_1 
       (.I0(\odata_reg[0] [4]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[4]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[4]),
        .O(\p_Val2_s_reg_332[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[5]_i_1 
       (.I0(\odata_reg[0] [5]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[5]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[5]),
        .O(\p_Val2_s_reg_332[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[6]_i_1 
       (.I0(\odata_reg[0] [6]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[6]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[6]),
        .O(\p_Val2_s_reg_332[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[7]_i_1 
       (.I0(\odata_reg[0] [7]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[7]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[7]),
        .O(\p_Val2_s_reg_332[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[8]_i_1 
       (.I0(\odata_reg[0] [8]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[8]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[8]),
        .O(\p_Val2_s_reg_332[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    \p_Val2_s_reg_332[9]_i_1 
       (.I0(\odata_reg[0] [9]),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I3(axi_data_V_1_i_reg_285[9]),
        .I4(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I5(p_Val2_s_reg_332[9]),
        .O(\p_Val2_s_reg_332[9]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[0]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[10]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[11]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[12]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[13]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[14]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[15]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[16] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[16]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[17] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[17]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[18] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[18]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[19] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[19]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[1]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[20] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[20]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[21] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[21]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[22] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[22]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[23] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[23]_i_2_n_1 ),
        .Q(p_Val2_s_reg_332[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[2]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[3]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[4]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[5]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[6]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[7]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[8]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_s_reg_332_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_200),
        .D(\p_Val2_s_reg_332[9]_i_1_n_1 ),
        .Q(p_Val2_s_reg_332[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rows_V_reg_457_reg[10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_rows_V_c_dout[10]),
        .Q(\rows_V_reg_457_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rows_V_reg_457_reg[8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img_rows_V_c_dout[8]),
        .Q(\rows_V_reg_457_reg[31]_0 [8]),
        .R(1'b0));
  (* \PinAttr:I2:HOLD_DETOUR  = "191" *) 
  LUT4 #(
    .INIT(16'hDDD0)) 
    \sof_1_i_fu_172[0]_i_1 
       (.I0(ap_condition_200),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(sof_1_i_fu_172),
        .I3(ap_CS_fsm_state3),
        .O(\sof_1_i_fu_172[0]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sof_1_i_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_1_i_fu_172[0]_i_1_n_1 ),
        .Q(sof_1_i_fu_172),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777070077770000)) 
    start_once_reg_i_1
       (.I0(icmp_ln71_fu_397_p2),
        .I1(ap_CS_fsm_state4),
        .I2(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I3(grp_blackWhite_fu_66_ap_start_reg),
        .I4(start_once_reg),
        .I5(start_for_CvtColor_U0_full_n),
        .O(start_once_reg_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_1),
        .Q(start_once_reg),
        .R(SS));
  LUT4 #(
    .INIT(16'h0D00)) 
    \t_V_2_reg_296[0]_i_1 
       (.I0(ap_condition_200),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(icmp_ln71_fu_397_p2),
        .I3(ap_CS_fsm_state4),
        .O(t_V_2_reg_296));
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_2_reg_296[0]_i_2 
       (.I0(ap_condition_200),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .O(sof_1_i_fu_1720));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_2_reg_296[0]_i_4 
       (.I0(t_V_2_reg_296_reg[0]),
        .O(\t_V_2_reg_296[0]_i_4_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[0] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[0]_i_3_n_8 ),
        .Q(t_V_2_reg_296_reg[0]),
        .R(t_V_2_reg_296));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \t_V_2_reg_296_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_2_reg_296_reg[0]_i_3_n_1 ,\NLW_t_V_2_reg_296_reg[0]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_2_reg_296_reg[0]_i_3_n_5 ,\t_V_2_reg_296_reg[0]_i_3_n_6 ,\t_V_2_reg_296_reg[0]_i_3_n_7 ,\t_V_2_reg_296_reg[0]_i_3_n_8 }),
        .S({t_V_2_reg_296_reg[3:1],\t_V_2_reg_296[0]_i_4_n_1 }));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[10] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[8]_i_1_n_6 ),
        .Q(t_V_2_reg_296_reg[10]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[11] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[8]_i_1_n_5 ),
        .Q(t_V_2_reg_296_reg[11]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[12] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[12]_i_1_n_8 ),
        .Q(t_V_2_reg_296_reg[12]),
        .R(t_V_2_reg_296));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \t_V_2_reg_296_reg[12]_i_1 
       (.CI(\t_V_2_reg_296_reg[8]_i_1_n_1 ),
        .CO({\t_V_2_reg_296_reg[12]_i_1_n_1 ,\NLW_t_V_2_reg_296_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_296_reg[12]_i_1_n_5 ,\t_V_2_reg_296_reg[12]_i_1_n_6 ,\t_V_2_reg_296_reg[12]_i_1_n_7 ,\t_V_2_reg_296_reg[12]_i_1_n_8 }),
        .S(t_V_2_reg_296_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[13] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[12]_i_1_n_7 ),
        .Q(t_V_2_reg_296_reg[13]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[14] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[12]_i_1_n_6 ),
        .Q(t_V_2_reg_296_reg[14]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[15] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[12]_i_1_n_5 ),
        .Q(t_V_2_reg_296_reg[15]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[16] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[16]_i_1_n_8 ),
        .Q(t_V_2_reg_296_reg[16]),
        .R(t_V_2_reg_296));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \t_V_2_reg_296_reg[16]_i_1 
       (.CI(\t_V_2_reg_296_reg[12]_i_1_n_1 ),
        .CO({\t_V_2_reg_296_reg[16]_i_1_n_1 ,\NLW_t_V_2_reg_296_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_296_reg[16]_i_1_n_5 ,\t_V_2_reg_296_reg[16]_i_1_n_6 ,\t_V_2_reg_296_reg[16]_i_1_n_7 ,\t_V_2_reg_296_reg[16]_i_1_n_8 }),
        .S(t_V_2_reg_296_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[17] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[16]_i_1_n_7 ),
        .Q(t_V_2_reg_296_reg[17]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[18] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[16]_i_1_n_6 ),
        .Q(t_V_2_reg_296_reg[18]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[19] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[16]_i_1_n_5 ),
        .Q(t_V_2_reg_296_reg[19]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[1] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[0]_i_3_n_7 ),
        .Q(t_V_2_reg_296_reg[1]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[20] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[20]_i_1_n_8 ),
        .Q(t_V_2_reg_296_reg[20]),
        .R(t_V_2_reg_296));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \t_V_2_reg_296_reg[20]_i_1 
       (.CI(\t_V_2_reg_296_reg[16]_i_1_n_1 ),
        .CO({\t_V_2_reg_296_reg[20]_i_1_n_1 ,\NLW_t_V_2_reg_296_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_296_reg[20]_i_1_n_5 ,\t_V_2_reg_296_reg[20]_i_1_n_6 ,\t_V_2_reg_296_reg[20]_i_1_n_7 ,\t_V_2_reg_296_reg[20]_i_1_n_8 }),
        .S(t_V_2_reg_296_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[21] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[20]_i_1_n_7 ),
        .Q(t_V_2_reg_296_reg[21]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[22] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[20]_i_1_n_6 ),
        .Q(t_V_2_reg_296_reg[22]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[23] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[20]_i_1_n_5 ),
        .Q(t_V_2_reg_296_reg[23]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[24] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[24]_i_1_n_8 ),
        .Q(t_V_2_reg_296_reg[24]),
        .R(t_V_2_reg_296));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \t_V_2_reg_296_reg[24]_i_1 
       (.CI(\t_V_2_reg_296_reg[20]_i_1_n_1 ),
        .CO({\t_V_2_reg_296_reg[24]_i_1_n_1 ,\NLW_t_V_2_reg_296_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_296_reg[24]_i_1_n_5 ,\t_V_2_reg_296_reg[24]_i_1_n_6 ,\t_V_2_reg_296_reg[24]_i_1_n_7 ,\t_V_2_reg_296_reg[24]_i_1_n_8 }),
        .S(t_V_2_reg_296_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[25] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[24]_i_1_n_7 ),
        .Q(t_V_2_reg_296_reg[25]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[26] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[24]_i_1_n_6 ),
        .Q(t_V_2_reg_296_reg[26]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[27] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[24]_i_1_n_5 ),
        .Q(t_V_2_reg_296_reg[27]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[28] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[28]_i_1_n_8 ),
        .Q(t_V_2_reg_296_reg[28]),
        .R(t_V_2_reg_296));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \t_V_2_reg_296_reg[28]_i_1 
       (.CI(\t_V_2_reg_296_reg[24]_i_1_n_1 ),
        .CO(\NLW_t_V_2_reg_296_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_296_reg[28]_i_1_n_5 ,\t_V_2_reg_296_reg[28]_i_1_n_6 ,\t_V_2_reg_296_reg[28]_i_1_n_7 ,\t_V_2_reg_296_reg[28]_i_1_n_8 }),
        .S(t_V_2_reg_296_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[29] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[28]_i_1_n_7 ),
        .Q(t_V_2_reg_296_reg[29]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[2] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[0]_i_3_n_6 ),
        .Q(t_V_2_reg_296_reg[2]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[30] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[28]_i_1_n_6 ),
        .Q(t_V_2_reg_296_reg[30]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[31] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[28]_i_1_n_5 ),
        .Q(t_V_2_reg_296_reg[31]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[3] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[0]_i_3_n_5 ),
        .Q(t_V_2_reg_296_reg[3]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[4] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[4]_i_1_n_8 ),
        .Q(t_V_2_reg_296_reg[4]),
        .R(t_V_2_reg_296));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \t_V_2_reg_296_reg[4]_i_1 
       (.CI(\t_V_2_reg_296_reg[0]_i_3_n_1 ),
        .CO({\t_V_2_reg_296_reg[4]_i_1_n_1 ,\NLW_t_V_2_reg_296_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_296_reg[4]_i_1_n_5 ,\t_V_2_reg_296_reg[4]_i_1_n_6 ,\t_V_2_reg_296_reg[4]_i_1_n_7 ,\t_V_2_reg_296_reg[4]_i_1_n_8 }),
        .S(t_V_2_reg_296_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[5] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[4]_i_1_n_7 ),
        .Q(t_V_2_reg_296_reg[5]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[6] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[4]_i_1_n_6 ),
        .Q(t_V_2_reg_296_reg[6]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[7] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[4]_i_1_n_5 ),
        .Q(t_V_2_reg_296_reg[7]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[8] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[8]_i_1_n_8 ),
        .Q(t_V_2_reg_296_reg[8]),
        .R(t_V_2_reg_296));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \t_V_2_reg_296_reg[8]_i_1 
       (.CI(\t_V_2_reg_296_reg[4]_i_1_n_1 ),
        .CO({\t_V_2_reg_296_reg[8]_i_1_n_1 ,\NLW_t_V_2_reg_296_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_296_reg[8]_i_1_n_5 ,\t_V_2_reg_296_reg[8]_i_1_n_6 ,\t_V_2_reg_296_reg[8]_i_1_n_7 ,\t_V_2_reg_296_reg[8]_i_1_n_8 }),
        .S(t_V_2_reg_296_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_2_reg_296_reg[9] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_2_reg_296_reg[8]_i_1_n_7 ),
        .Q(t_V_2_reg_296_reg[9]),
        .R(t_V_2_reg_296));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[0]),
        .Q(t_V_reg_263[0]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[10]),
        .Q(t_V_reg_263[10]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[11]),
        .Q(t_V_reg_263[11]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[12]),
        .Q(t_V_reg_263[12]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[13]),
        .Q(t_V_reg_263[13]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[14]),
        .Q(t_V_reg_263[14]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[15]),
        .Q(t_V_reg_263[15]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[16]),
        .Q(t_V_reg_263[16]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[17]),
        .Q(t_V_reg_263[17]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[18]),
        .Q(t_V_reg_263[18]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[19]),
        .Q(t_V_reg_263[19]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[1]),
        .Q(t_V_reg_263[1]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[20]),
        .Q(t_V_reg_263[20]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[21]),
        .Q(t_V_reg_263[21]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[22]),
        .Q(t_V_reg_263[22]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[23]),
        .Q(t_V_reg_263[23]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[24]),
        .Q(t_V_reg_263[24]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[25]),
        .Q(t_V_reg_263[25]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[26]),
        .Q(t_V_reg_263[26]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[27]),
        .Q(t_V_reg_263[27]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[28]),
        .Q(t_V_reg_263[28]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[29]),
        .Q(t_V_reg_263[29]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[2]),
        .Q(t_V_reg_263[2]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[30]),
        .Q(t_V_reg_263[30]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[31]),
        .Q(t_V_reg_263[31]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[3]),
        .Q(t_V_reg_263[3]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[4]),
        .Q(t_V_reg_263[4]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[5]),
        .Q(t_V_reg_263[5]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[6]),
        .Q(t_V_reg_263[6]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[7]),
        .Q(t_V_reg_263[7]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[8]),
        .Q(t_V_reg_263[8]),
        .R(ap_CS_fsm_state3));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_263_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[9]),
        .Q(t_V_reg_263[9]),
        .R(ap_CS_fsm_state3));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_5_reg_514[0]_i_1 
       (.I0(axi_data_V_1_i_reg_285[8]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[8]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [8]),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_5_reg_514[1]_i_1 
       (.I0(axi_data_V_1_i_reg_285[9]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[9]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [9]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_5_reg_514[2]_i_1 
       (.I0(axi_data_V_1_i_reg_285[10]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[10]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [10]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_5_reg_514[3]_i_1 
       (.I0(axi_data_V_1_i_reg_285[11]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[11]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [11]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_5_reg_514[4]_i_1 
       (.I0(axi_data_V_1_i_reg_285[12]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[12]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [12]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_5_reg_514[5]_i_1 
       (.I0(axi_data_V_1_i_reg_285[13]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[13]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [13]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_5_reg_514[6]_i_1 
       (.I0(axi_data_V_1_i_reg_285[14]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[14]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [14]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_5_reg_514[7]_i_1 
       (.I0(axi_data_V_1_i_reg_285[15]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[15]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [15]),
        .O(p_0_in[7]));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_5_reg_514_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(p_0_in[0]),
        .Q(\tmp_5_reg_514_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_5_reg_514_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(p_0_in[1]),
        .Q(\tmp_5_reg_514_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_5_reg_514_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(p_0_in[2]),
        .Q(\tmp_5_reg_514_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_5_reg_514_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(p_0_in[3]),
        .Q(\tmp_5_reg_514_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_5_reg_514_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(p_0_in[4]),
        .Q(\tmp_5_reg_514_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_5_reg_514_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(p_0_in[5]),
        .Q(\tmp_5_reg_514_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_5_reg_514_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(p_0_in[6]),
        .Q(\tmp_5_reg_514_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_5_reg_514_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(p_0_in[7]),
        .Q(\tmp_5_reg_514_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_6_reg_519[0]_i_1 
       (.I0(axi_data_V_1_i_reg_285[16]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[16]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [16]),
        .O(\tmp_6_reg_519[0]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_6_reg_519[1]_i_1 
       (.I0(axi_data_V_1_i_reg_285[17]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[17]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [17]),
        .O(\tmp_6_reg_519[1]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_6_reg_519[2]_i_1 
       (.I0(axi_data_V_1_i_reg_285[18]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[18]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [18]),
        .O(\tmp_6_reg_519[2]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_6_reg_519[3]_i_1 
       (.I0(axi_data_V_1_i_reg_285[19]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[19]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [19]),
        .O(\tmp_6_reg_519[3]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_6_reg_519[4]_i_1 
       (.I0(axi_data_V_1_i_reg_285[20]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[20]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [20]),
        .O(\tmp_6_reg_519[4]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_6_reg_519[5]_i_1 
       (.I0(axi_data_V_1_i_reg_285[21]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[21]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [21]),
        .O(\tmp_6_reg_519[5]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_6_reg_519[6]_i_1 
       (.I0(axi_data_V_1_i_reg_285[22]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[22]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [22]),
        .O(\tmp_6_reg_519[6]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_6_reg_519[7]_i_1 
       (.I0(axi_data_V_1_i_reg_285[23]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[23]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [23]),
        .O(\tmp_6_reg_519[7]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_6_reg_519_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(\tmp_6_reg_519[0]_i_1_n_1 ),
        .Q(\tmp_6_reg_519_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_6_reg_519_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(\tmp_6_reg_519[1]_i_1_n_1 ),
        .Q(\tmp_6_reg_519_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_6_reg_519_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(\tmp_6_reg_519[2]_i_1_n_1 ),
        .Q(\tmp_6_reg_519_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_6_reg_519_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(\tmp_6_reg_519[3]_i_1_n_1 ),
        .Q(\tmp_6_reg_519_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_6_reg_519_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(\tmp_6_reg_519[4]_i_1_n_1 ),
        .Q(\tmp_6_reg_519_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_6_reg_519_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(\tmp_6_reg_519[5]_i_1_n_1 ),
        .Q(\tmp_6_reg_519_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_6_reg_519_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(\tmp_6_reg_519[6]_i_1_n_1 ),
        .Q(\tmp_6_reg_519_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_6_reg_519_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(\tmp_6_reg_519[7]_i_1_n_1 ),
        .Q(\tmp_6_reg_519_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [0]),
        .Q(tmp_data_V_reg_467[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [10]),
        .Q(tmp_data_V_reg_467[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [11]),
        .Q(tmp_data_V_reg_467[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [12]),
        .Q(tmp_data_V_reg_467[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [13]),
        .Q(tmp_data_V_reg_467[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [14]),
        .Q(tmp_data_V_reg_467[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [15]),
        .Q(tmp_data_V_reg_467[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [16]),
        .Q(tmp_data_V_reg_467[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [17]),
        .Q(tmp_data_V_reg_467[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [18]),
        .Q(tmp_data_V_reg_467[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [19]),
        .Q(tmp_data_V_reg_467[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [1]),
        .Q(tmp_data_V_reg_467[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [20]),
        .Q(tmp_data_V_reg_467[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [21]),
        .Q(tmp_data_V_reg_467[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [22]),
        .Q(tmp_data_V_reg_467[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [23]),
        .Q(tmp_data_V_reg_467[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [2]),
        .Q(tmp_data_V_reg_467[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [3]),
        .Q(tmp_data_V_reg_467[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [4]),
        .Q(tmp_data_V_reg_467[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [5]),
        .Q(tmp_data_V_reg_467[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [6]),
        .Q(tmp_data_V_reg_467[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [7]),
        .Q(tmp_data_V_reg_467[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [8]),
        .Q(tmp_data_V_reg_467[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_data_V_reg_467_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\odata_reg[0] [9]),
        .Q(tmp_data_V_reg_467[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_last_V_reg_475_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(src_axi_TLAST_int),
        .Q(tmp_last_V_reg_475),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_509[0]_i_1 
       (.I0(axi_data_V_1_i_reg_285[0]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[0]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [0]),
        .O(\tmp_reg_509[0]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_509[1]_i_1 
       (.I0(axi_data_V_1_i_reg_285[1]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[1]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [1]),
        .O(\tmp_reg_509[1]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_509[2]_i_1 
       (.I0(axi_data_V_1_i_reg_285[2]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[2]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [2]),
        .O(\tmp_reg_509[2]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_509[3]_i_1 
       (.I0(axi_data_V_1_i_reg_285[3]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[3]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [3]),
        .O(\tmp_reg_509[3]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_509[4]_i_1 
       (.I0(axi_data_V_1_i_reg_285[4]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[4]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [4]),
        .O(\tmp_reg_509[4]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_509[5]_i_1 
       (.I0(axi_data_V_1_i_reg_285[5]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[5]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [5]),
        .O(\tmp_reg_509[5]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_509[6]_i_1 
       (.I0(axi_data_V_1_i_reg_285[6]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[6]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [6]),
        .O(\tmp_reg_509[6]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_reg_509[7]_i_1 
       (.I0(ap_condition_pp1_exit_iter0_state5),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm[5]_i_2_n_1 ),
        .O(\tmp_reg_509[7]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_509[7]_i_2 
       (.I0(axi_data_V_1_i_reg_285[7]),
        .I1(\p_Val2_s_reg_332[23]_i_5_n_1 ),
        .I2(p_Val2_s_reg_332[7]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_1 ),
        .I4(\odata_reg[0] [7]),
        .O(\tmp_reg_509[7]_i_2_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_reg_509_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(\tmp_reg_509[0]_i_1_n_1 ),
        .Q(\tmp_reg_509_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_reg_509_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(\tmp_reg_509[1]_i_1_n_1 ),
        .Q(\tmp_reg_509_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_reg_509_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(\tmp_reg_509[2]_i_1_n_1 ),
        .Q(\tmp_reg_509_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_reg_509_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(\tmp_reg_509[3]_i_1_n_1 ),
        .Q(\tmp_reg_509_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_reg_509_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(\tmp_reg_509[4]_i_1_n_1 ),
        .Q(\tmp_reg_509_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_reg_509_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(\tmp_reg_509[5]_i_1_n_1 ),
        .Q(\tmp_reg_509_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_reg_509_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(\tmp_reg_509[6]_i_1_n_1 ),
        .Q(\tmp_reg_509_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_reg_509_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_1 ),
        .D(\tmp_reg_509[7]_i_2_n_1 ),
        .Q(\tmp_reg_509_reg[7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "CvtColor" *) 
module design_2_image_filter_0_1_CvtColor
   (CO,
    Q,
    E,
    D,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    CvtColor_U0_p_src_cols_V_read,
    ap_enable_reg_pp0_iter1_reg_2,
    \icmp_ln1968_reg_406_pp0_iter3_reg_reg[0]_0 ,
    shiftReg_ce,
    internal_empty_n_reg,
    \p_Val2_3_reg_440_reg[7]_0 ,
    ap_clk,
    B,
    p,
    p_0,
    SS,
    ap_rst_n,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    \mOutPtr_reg[1]_2 ,
    CvtColor_U0_ap_start,
    img_rows_V_c17_empty_n,
    img_cols_V_c18_empty_n,
    shiftReg_ce_0,
    img2_data_stream_1_s_full_n,
    img2_data_stream_2_s_full_n,
    img2_data_stream_0_s_full_n,
    img_data_stream_0_V_empty_n,
    img_data_stream_2_V_empty_n,
    img_data_stream_1_V_empty_n,
    \cols_reg_387_reg[31]_0 ,
    \rows_reg_392_reg[31]_0 );
  output [0:0]CO;
  output [1:0]Q;
  output [0:0]E;
  output [0:0]D;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg_1;
  output CvtColor_U0_p_src_cols_V_read;
  output ap_enable_reg_pp0_iter1_reg_2;
  output [0:0]\icmp_ln1968_reg_406_pp0_iter3_reg_reg[0]_0 ;
  output shiftReg_ce;
  output internal_empty_n_reg;
  output [7:0]\p_Val2_3_reg_440_reg[7]_0 ;
  input ap_clk;
  input [7:0]B;
  input [7:0]p;
  input [7:0]p_0;
  input [0:0]SS;
  input ap_rst_n;
  input \mOutPtr_reg[1] ;
  input [1:0]\mOutPtr_reg[1]_0 ;
  input [1:0]\mOutPtr_reg[1]_1 ;
  input [1:0]\mOutPtr_reg[1]_2 ;
  input CvtColor_U0_ap_start;
  input img_rows_V_c17_empty_n;
  input img_cols_V_c18_empty_n;
  input shiftReg_ce_0;
  input img2_data_stream_1_s_full_n;
  input img2_data_stream_2_s_full_n;
  input img2_data_stream_0_s_full_n;
  input img_data_stream_0_V_empty_n;
  input img_data_stream_2_V_empty_n;
  input img_data_stream_1_V_empty_n;
  input [31:0]\cols_reg_387_reg[31]_0 ;
  input [31:0]\rows_reg_392_reg[31]_0 ;

  wire [7:0]B;
  wire [0:0]CO;
  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_p_src_cols_V_read;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG[0][1]_i_2_n_1 ;
  wire \SRL_SIG[0][3]_i_2_n_1 ;
  wire \SRL_SIG[0][3]_i_3_n_1 ;
  wire \SRL_SIG[0][7]_i_3_n_1 ;
  wire [0:0]SS;
  wire \ap_CS_fsm[3]_i_2__0_n_1 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state8;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_1;
  wire ap_enable_reg_pp0_iter1_i_1_n_1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_enable_reg_pp0_iter1_reg_n_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_1;
  wire ap_enable_reg_pp0_iter4_i_1_n_1;
  wire ap_enable_reg_pp0_iter4_reg_n_1;
  wire [31:0]cols_reg_387;
  wire [31:0]\cols_reg_387_reg[31]_0 ;
  wire i_0_i_reg_237;
  wire \i_0_i_reg_237_reg_n_1_[0] ;
  wire \i_0_i_reg_237_reg_n_1_[10] ;
  wire \i_0_i_reg_237_reg_n_1_[11] ;
  wire \i_0_i_reg_237_reg_n_1_[12] ;
  wire \i_0_i_reg_237_reg_n_1_[13] ;
  wire \i_0_i_reg_237_reg_n_1_[14] ;
  wire \i_0_i_reg_237_reg_n_1_[15] ;
  wire \i_0_i_reg_237_reg_n_1_[16] ;
  wire \i_0_i_reg_237_reg_n_1_[17] ;
  wire \i_0_i_reg_237_reg_n_1_[18] ;
  wire \i_0_i_reg_237_reg_n_1_[19] ;
  wire \i_0_i_reg_237_reg_n_1_[1] ;
  wire \i_0_i_reg_237_reg_n_1_[20] ;
  wire \i_0_i_reg_237_reg_n_1_[21] ;
  wire \i_0_i_reg_237_reg_n_1_[22] ;
  wire \i_0_i_reg_237_reg_n_1_[23] ;
  wire \i_0_i_reg_237_reg_n_1_[24] ;
  wire \i_0_i_reg_237_reg_n_1_[25] ;
  wire \i_0_i_reg_237_reg_n_1_[26] ;
  wire \i_0_i_reg_237_reg_n_1_[27] ;
  wire \i_0_i_reg_237_reg_n_1_[28] ;
  wire \i_0_i_reg_237_reg_n_1_[29] ;
  wire \i_0_i_reg_237_reg_n_1_[2] ;
  wire \i_0_i_reg_237_reg_n_1_[30] ;
  wire \i_0_i_reg_237_reg_n_1_[3] ;
  wire \i_0_i_reg_237_reg_n_1_[4] ;
  wire \i_0_i_reg_237_reg_n_1_[5] ;
  wire \i_0_i_reg_237_reg_n_1_[6] ;
  wire \i_0_i_reg_237_reg_n_1_[7] ;
  wire \i_0_i_reg_237_reg_n_1_[8] ;
  wire \i_0_i_reg_237_reg_n_1_[9] ;
  wire [30:0]i_fu_268_p2;
  wire [30:0]i_reg_401;
  wire \i_reg_401_reg[12]_i_1_n_1 ;
  wire \i_reg_401_reg[16]_i_1_n_1 ;
  wire \i_reg_401_reg[20]_i_1_n_1 ;
  wire \i_reg_401_reg[24]_i_1_n_1 ;
  wire \i_reg_401_reg[28]_i_1_n_1 ;
  wire \i_reg_401_reg[4]_i_1_n_1 ;
  wire \i_reg_401_reg[8]_i_1_n_1 ;
  wire icmp_ln1967_fu_263_p2_carry__0_i_3_n_1;
  wire icmp_ln1967_fu_263_p2_carry__0_i_4_n_1;
  wire icmp_ln1967_fu_263_p2_carry__0_i_5_n_1;
  wire icmp_ln1967_fu_263_p2_carry__0_i_6_n_1;
  wire icmp_ln1967_fu_263_p2_carry__0_i_7_n_1;
  wire icmp_ln1967_fu_263_p2_carry__0_i_8_n_1;
  wire icmp_ln1967_fu_263_p2_carry__0_n_1;
  wire icmp_ln1967_fu_263_p2_carry__1_i_5_n_1;
  wire icmp_ln1967_fu_263_p2_carry__1_i_6_n_1;
  wire icmp_ln1967_fu_263_p2_carry__1_i_7_n_1;
  wire icmp_ln1967_fu_263_p2_carry__1_i_8_n_1;
  wire icmp_ln1967_fu_263_p2_carry__1_n_1;
  wire icmp_ln1967_fu_263_p2_carry__2_i_5_n_1;
  wire icmp_ln1967_fu_263_p2_carry__2_i_6_n_1;
  wire icmp_ln1967_fu_263_p2_carry__2_i_7_n_1;
  wire icmp_ln1967_fu_263_p2_carry__2_i_8_n_1;
  wire icmp_ln1968_fu_278_p2;
  wire icmp_ln1968_fu_278_p2_carry__0_i_4_n_1;
  wire icmp_ln1968_fu_278_p2_carry__0_i_5_n_1;
  wire icmp_ln1968_fu_278_p2_carry__0_i_6_n_1;
  wire icmp_ln1968_fu_278_p2_carry__0_i_7_n_1;
  wire icmp_ln1968_fu_278_p2_carry__0_i_8_n_1;
  wire icmp_ln1968_fu_278_p2_carry__0_n_1;
  wire icmp_ln1968_fu_278_p2_carry__1_i_5_n_1;
  wire icmp_ln1968_fu_278_p2_carry__1_i_6_n_1;
  wire icmp_ln1968_fu_278_p2_carry__1_i_7_n_1;
  wire icmp_ln1968_fu_278_p2_carry__1_i_8_n_1;
  wire icmp_ln1968_fu_278_p2_carry__1_n_1;
  wire icmp_ln1968_fu_278_p2_carry__2_i_5_n_1;
  wire icmp_ln1968_fu_278_p2_carry__2_i_6_n_1;
  wire icmp_ln1968_fu_278_p2_carry__2_i_7_n_1;
  wire icmp_ln1968_fu_278_p2_carry__2_i_8_n_1;
  wire icmp_ln1968_fu_278_p2_carry_i_1_n_1;
  wire icmp_ln1968_fu_278_p2_carry_i_2_n_1;
  wire icmp_ln1968_fu_278_p2_carry_i_5_n_1;
  wire icmp_ln1968_fu_278_p2_carry_i_6_n_1;
  wire icmp_ln1968_fu_278_p2_carry_i_7_n_1;
  wire icmp_ln1968_fu_278_p2_carry_i_8_n_1;
  wire icmp_ln1968_fu_278_p2_carry_n_1;
  wire icmp_ln1968_reg_406;
  wire icmp_ln1968_reg_4060;
  wire \icmp_ln1968_reg_406[0]_i_1_n_1 ;
  wire icmp_ln1968_reg_406_pp0_iter1_reg;
  wire \icmp_ln1968_reg_406_pp0_iter1_reg[0]_i_1_n_1 ;
  wire icmp_ln1968_reg_406_pp0_iter2_reg;
  wire \icmp_ln1968_reg_406_pp0_iter2_reg[0]_i_1_n_1 ;
  wire icmp_ln1968_reg_406_pp0_iter3_reg;
  wire \icmp_ln1968_reg_406_pp0_iter3_reg[0]_i_1_n_1 ;
  wire [0:0]\icmp_ln1968_reg_406_pp0_iter3_reg_reg[0]_0 ;
  wire image_filter_mac_cud_U24_n_12;
  wire image_filter_mac_cud_U24_n_9;
  wire image_filter_mac_dEe_U25_n_1;
  wire image_filter_mac_dEe_U25_n_10;
  wire image_filter_mac_dEe_U25_n_11;
  wire image_filter_mac_dEe_U25_n_12;
  wire image_filter_mac_dEe_U25_n_13;
  wire image_filter_mac_dEe_U25_n_14;
  wire image_filter_mac_dEe_U25_n_15;
  wire image_filter_mac_dEe_U25_n_16;
  wire image_filter_mac_dEe_U25_n_17;
  wire image_filter_mac_dEe_U25_n_18;
  wire image_filter_mac_dEe_U25_n_19;
  wire image_filter_mac_dEe_U25_n_2;
  wire image_filter_mac_dEe_U25_n_20;
  wire image_filter_mac_dEe_U25_n_21;
  wire image_filter_mac_dEe_U25_n_22;
  wire image_filter_mac_dEe_U25_n_23;
  wire image_filter_mac_dEe_U25_n_24;
  wire image_filter_mac_dEe_U25_n_25;
  wire image_filter_mac_dEe_U25_n_26;
  wire image_filter_mac_dEe_U25_n_27;
  wire image_filter_mac_dEe_U25_n_28;
  wire image_filter_mac_dEe_U25_n_29;
  wire image_filter_mac_dEe_U25_n_3;
  wire image_filter_mac_dEe_U25_n_4;
  wire image_filter_mac_dEe_U25_n_5;
  wire image_filter_mac_dEe_U25_n_6;
  wire image_filter_mac_dEe_U25_n_7;
  wire image_filter_mac_dEe_U25_n_8;
  wire image_filter_mac_dEe_U25_n_9;
  wire img2_data_stream_0_s_full_n;
  wire img2_data_stream_1_s_full_n;
  wire img2_data_stream_2_s_full_n;
  wire img_cols_V_c18_empty_n;
  wire img_data_stream_0_V_empty_n;
  wire img_data_stream_1_V_empty_n;
  wire img_data_stream_2_V_empty_n;
  wire img_rows_V_c17_empty_n;
  wire internal_empty_n_reg;
  wire j_0_i_reg_248;
  wire j_0_i_reg_2480;
  wire \j_0_i_reg_248[0]_i_4_n_1 ;
  wire [30:0]j_0_i_reg_248_reg;
  wire \j_0_i_reg_248_reg[0]_i_3_n_1 ;
  wire \j_0_i_reg_248_reg[0]_i_3_n_5 ;
  wire \j_0_i_reg_248_reg[0]_i_3_n_6 ;
  wire \j_0_i_reg_248_reg[0]_i_3_n_7 ;
  wire \j_0_i_reg_248_reg[0]_i_3_n_8 ;
  wire \j_0_i_reg_248_reg[12]_i_1_n_1 ;
  wire \j_0_i_reg_248_reg[12]_i_1_n_5 ;
  wire \j_0_i_reg_248_reg[12]_i_1_n_6 ;
  wire \j_0_i_reg_248_reg[12]_i_1_n_7 ;
  wire \j_0_i_reg_248_reg[12]_i_1_n_8 ;
  wire \j_0_i_reg_248_reg[16]_i_1_n_1 ;
  wire \j_0_i_reg_248_reg[16]_i_1_n_5 ;
  wire \j_0_i_reg_248_reg[16]_i_1_n_6 ;
  wire \j_0_i_reg_248_reg[16]_i_1_n_7 ;
  wire \j_0_i_reg_248_reg[16]_i_1_n_8 ;
  wire \j_0_i_reg_248_reg[20]_i_1_n_1 ;
  wire \j_0_i_reg_248_reg[20]_i_1_n_5 ;
  wire \j_0_i_reg_248_reg[20]_i_1_n_6 ;
  wire \j_0_i_reg_248_reg[20]_i_1_n_7 ;
  wire \j_0_i_reg_248_reg[20]_i_1_n_8 ;
  wire \j_0_i_reg_248_reg[24]_i_1_n_1 ;
  wire \j_0_i_reg_248_reg[24]_i_1_n_5 ;
  wire \j_0_i_reg_248_reg[24]_i_1_n_6 ;
  wire \j_0_i_reg_248_reg[24]_i_1_n_7 ;
  wire \j_0_i_reg_248_reg[24]_i_1_n_8 ;
  wire \j_0_i_reg_248_reg[28]_i_1_n_6 ;
  wire \j_0_i_reg_248_reg[28]_i_1_n_7 ;
  wire \j_0_i_reg_248_reg[28]_i_1_n_8 ;
  wire \j_0_i_reg_248_reg[4]_i_1_n_1 ;
  wire \j_0_i_reg_248_reg[4]_i_1_n_5 ;
  wire \j_0_i_reg_248_reg[4]_i_1_n_6 ;
  wire \j_0_i_reg_248_reg[4]_i_1_n_7 ;
  wire \j_0_i_reg_248_reg[4]_i_1_n_8 ;
  wire \j_0_i_reg_248_reg[8]_i_1_n_1 ;
  wire \j_0_i_reg_248_reg[8]_i_1_n_5 ;
  wire \j_0_i_reg_248_reg[8]_i_1_n_6 ;
  wire \j_0_i_reg_248_reg[8]_i_1_n_7 ;
  wire \j_0_i_reg_248_reg[8]_i_1_n_8 ;
  wire \mOutPtr_reg[1] ;
  wire [1:0]\mOutPtr_reg[1]_0 ;
  wire [1:0]\mOutPtr_reg[1]_1 ;
  wire [1:0]\mOutPtr_reg[1]_2 ;
  wire mul_ln703_reg_4300;
  wire mul_ln703_reg_430_reg_n_107;
  wire mul_ln703_reg_430_reg_n_108;
  wire mul_ln703_reg_430_reg_n_109;
  wire mul_ln703_reg_430_reg_n_110;
  wire mul_ln703_reg_430_reg_n_111;
  wire mul_ln703_reg_430_reg_n_112;
  wire mul_ln703_reg_430_reg_n_113;
  wire mul_ln703_reg_430_reg_n_114;
  wire mul_ln703_reg_430_reg_n_115;
  wire mul_ln703_reg_430_reg_n_116;
  wire mul_ln703_reg_430_reg_n_117;
  wire mul_ln703_reg_430_reg_n_118;
  wire mul_ln703_reg_430_reg_n_119;
  wire mul_ln703_reg_430_reg_n_120;
  wire mul_ln703_reg_430_reg_n_121;
  wire mul_ln703_reg_430_reg_n_122;
  wire mul_ln703_reg_430_reg_n_123;
  wire mul_ln703_reg_430_reg_n_124;
  wire mul_ln703_reg_430_reg_n_125;
  wire mul_ln703_reg_430_reg_n_126;
  wire mul_ln703_reg_430_reg_n_127;
  wire mul_ln703_reg_430_reg_n_128;
  wire mul_ln703_reg_430_reg_n_129;
  wire mul_ln703_reg_430_reg_n_130;
  wire mul_ln703_reg_430_reg_n_131;
  wire mul_ln703_reg_430_reg_n_132;
  wire mul_ln703_reg_430_reg_n_133;
  wire mul_ln703_reg_430_reg_n_134;
  wire mul_ln703_reg_430_reg_n_135;
  wire mul_ln703_reg_430_reg_n_136;
  wire mul_ln703_reg_430_reg_n_137;
  wire mul_ln703_reg_430_reg_n_138;
  wire mul_ln703_reg_430_reg_n_139;
  wire mul_ln703_reg_430_reg_n_140;
  wire mul_ln703_reg_430_reg_n_141;
  wire mul_ln703_reg_430_reg_n_142;
  wire mul_ln703_reg_430_reg_n_143;
  wire mul_ln703_reg_430_reg_n_144;
  wire mul_ln703_reg_430_reg_n_145;
  wire mul_ln703_reg_430_reg_n_146;
  wire mul_ln703_reg_430_reg_n_147;
  wire mul_ln703_reg_430_reg_n_148;
  wire mul_ln703_reg_430_reg_n_149;
  wire mul_ln703_reg_430_reg_n_150;
  wire mul_ln703_reg_430_reg_n_151;
  wire mul_ln703_reg_430_reg_n_152;
  wire mul_ln703_reg_430_reg_n_153;
  wire mul_ln703_reg_430_reg_n_154;
  wire [7:0]p;
  wire [7:0]p_0;
  wire [7:0]p_0_in;
  wire [7:0]p_Val2_3_reg_440;
  wire p_Val2_3_reg_4400;
  wire [7:0]\p_Val2_3_reg_440_reg[7]_0 ;
  wire [31:0]rows_reg_392;
  wire [31:0]\rows_reg_392_reg[31]_0 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire tmp_3_fu_325_p3;
  wire tmp_6_reg_4150;
  wire tmp_reg_445;
  wire [2:0]\NLW_i_reg_401_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_i_reg_401_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_i_reg_401_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_i_reg_401_reg[24]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_i_reg_401_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_i_reg_401_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_reg_401_reg[30]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_i_reg_401_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_i_reg_401_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]NLW_icmp_ln1967_fu_263_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1967_fu_263_p2_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_icmp_ln1967_fu_263_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1967_fu_263_p2_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_icmp_ln1967_fu_263_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1967_fu_263_p2_carry__2_O_UNCONNECTED;
  wire [2:0]NLW_icmp_ln1968_fu_278_p2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1968_fu_278_p2_carry_O_UNCONNECTED;
  wire [2:0]NLW_icmp_ln1968_fu_278_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1968_fu_278_p2_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_icmp_ln1968_fu_278_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1968_fu_278_p2_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_icmp_ln1968_fu_278_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1968_fu_278_p2_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_j_0_i_reg_248_reg[0]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_j_0_i_reg_248_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_j_0_i_reg_248_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_j_0_i_reg_248_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_j_0_i_reg_248_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_j_0_i_reg_248_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_0_i_reg_248_reg[28]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_j_0_i_reg_248_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_j_0_i_reg_248_reg[8]_i_1_CO_UNCONNECTED ;
  wire NLW_mul_ln703_reg_430_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln703_reg_430_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln703_reg_430_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln703_reg_430_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln703_reg_430_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln703_reg_430_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln703_reg_430_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln703_reg_430_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln703_reg_430_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_mul_ln703_reg_430_reg_P_UNCONNECTED;

  (* OPT_MODIFIED = "PROPCONST" *) 
  GND GND_3
       (.G(rows_reg_392[9]));
  LUT6 #(
    .INIT(64'h4B00FFFFFFFF0F00)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG[0][1]_i_2_n_1 ),
        .I1(p_Val2_3_reg_440[1]),
        .I2(p_Val2_3_reg_440[7]),
        .I3(tmp_3_fu_325_p3),
        .I4(p_Val2_3_reg_440[0]),
        .I5(tmp_reg_445),
        .O(\p_Val2_3_reg_440_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h60FFFF30FF30FF30)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\SRL_SIG[0][1]_i_2_n_1 ),
        .I1(p_Val2_3_reg_440[7]),
        .I2(tmp_3_fu_325_p3),
        .I3(p_Val2_3_reg_440[1]),
        .I4(tmp_reg_445),
        .I5(p_Val2_3_reg_440[0]),
        .O(\p_Val2_3_reg_440_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][1]_i_2 
       (.I0(p_Val2_3_reg_440[6]),
        .I1(p_Val2_3_reg_440[4]),
        .I2(p_Val2_3_reg_440[5]),
        .I3(p_Val2_3_reg_440[3]),
        .I4(p_Val2_3_reg_440[2]),
        .O(\SRL_SIG[0][1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF0F004B00FFFF)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG[0][3]_i_2_n_1 ),
        .I1(p_Val2_3_reg_440[3]),
        .I2(p_Val2_3_reg_440[7]),
        .I3(tmp_3_fu_325_p3),
        .I4(p_Val2_3_reg_440[2]),
        .I5(\SRL_SIG[0][3]_i_3_n_1 ),
        .O(\p_Val2_3_reg_440_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFF3060FFFF30FF30)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG[0][3]_i_2_n_1 ),
        .I1(p_Val2_3_reg_440[7]),
        .I2(tmp_3_fu_325_p3),
        .I3(p_Val2_3_reg_440[3]),
        .I4(\SRL_SIG[0][3]_i_3_n_1 ),
        .I5(p_Val2_3_reg_440[2]),
        .O(\p_Val2_3_reg_440_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h7F)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(p_Val2_3_reg_440[5]),
        .I1(p_Val2_3_reg_440[4]),
        .I2(p_Val2_3_reg_440[6]),
        .O(\SRL_SIG[0][3]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \SRL_SIG[0][3]_i_3 
       (.I0(p_Val2_3_reg_440[0]),
        .I1(tmp_reg_445),
        .I2(p_Val2_3_reg_440[1]),
        .O(\SRL_SIG[0][3]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF0F008700FFFF)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(p_Val2_3_reg_440[5]),
        .I1(p_Val2_3_reg_440[6]),
        .I2(p_Val2_3_reg_440[7]),
        .I3(tmp_3_fu_325_p3),
        .I4(p_Val2_3_reg_440[4]),
        .I5(\SRL_SIG[0][7]_i_3_n_1 ),
        .O(\p_Val2_3_reg_440_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hFF3090FFFF30FF30)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(p_Val2_3_reg_440[6]),
        .I1(p_Val2_3_reg_440[7]),
        .I2(tmp_3_fu_325_p3),
        .I3(p_Val2_3_reg_440[5]),
        .I4(\SRL_SIG[0][7]_i_3_n_1 ),
        .I5(p_Val2_3_reg_440[4]),
        .O(\p_Val2_3_reg_440_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hF48FF4F4F4F4F4F4)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(p_Val2_3_reg_440[7]),
        .I1(tmp_3_fu_325_p3),
        .I2(p_Val2_3_reg_440[6]),
        .I3(\SRL_SIG[0][7]_i_3_n_1 ),
        .I4(p_Val2_3_reg_440[5]),
        .I5(p_Val2_3_reg_440[4]),
        .O(\p_Val2_3_reg_440_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone2_in),
        .I1(icmp_ln1968_reg_406_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_1),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA6AAA)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(p_Val2_3_reg_440[7]),
        .I1(p_Val2_3_reg_440[6]),
        .I2(p_Val2_3_reg_440[4]),
        .I3(p_Val2_3_reg_440[5]),
        .I4(\SRL_SIG[0][7]_i_3_n_1 ),
        .I5(tmp_3_fu_325_p3),
        .O(\p_Val2_3_reg_440_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(p_Val2_3_reg_440[3]),
        .I1(p_Val2_3_reg_440[2]),
        .I2(p_Val2_3_reg_440[1]),
        .I3(tmp_reg_445),
        .I4(p_Val2_3_reg_440[0]),
        .O(\SRL_SIG[0][7]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h7F007F00FFFF7F00)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(CvtColor_U0_ap_start),
        .I1(img_rows_V_c17_empty_n),
        .I2(img_cols_V_c18_empty_n),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state8),
        .I1(CvtColor_U0_ap_start),
        .I2(img_rows_V_c17_empty_n),
        .I3(img_cols_V_c18_empty_n),
        .I4(Q[0]),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[3]_i_2__0_n_1 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__0_n_1 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hBBBBFFFFB0BBFFFF)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_1),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_block_pp0_stage0_subdone2_in),
        .I5(icmp_ln1968_fu_278_p2),
        .O(\ap_CS_fsm[3]_i_2__0_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hDDDDD000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(icmp_ln1968_reg_4060),
        .I1(icmp_ln1968_fu_278_p2),
        .I2(CO),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hA0CC)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(icmp_ln1968_fu_278_p2),
        .I3(ap_block_pp0_stage0_subdone2_in),
        .O(ap_enable_reg_pp0_iter1_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter1_reg_n_1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_1),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF077F000)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_block_pp0_stage0_subdone2_in),
        .I4(ap_enable_reg_pp0_iter4_reg_n_1),
        .O(ap_enable_reg_pp0_iter4_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter4_reg_n_1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \cols_reg_387[31]_i_1 
       (.I0(Q[0]),
        .I1(img_cols_V_c18_empty_n),
        .I2(img_rows_V_c17_empty_n),
        .I3(CvtColor_U0_ap_start),
        .O(CvtColor_U0_p_src_cols_V_read));
  FDRE #(
    .INIT(1'b0)) 
    \cols_reg_387_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\cols_reg_387_reg[31]_0 [4]),
        .Q(cols_reg_387[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cols_reg_387_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\cols_reg_387_reg[31]_0 [6]),
        .Q(cols_reg_387[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cols_reg_387_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\cols_reg_387_reg[31]_0 [7]),
        .Q(cols_reg_387[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cols_reg_387_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\cols_reg_387_reg[31]_0 [9]),
        .Q(cols_reg_387[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \i_0_i_reg_237[30]_i_1 
       (.I0(CvtColor_U0_ap_start),
        .I1(img_rows_V_c17_empty_n),
        .I2(img_cols_V_c18_empty_n),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state8),
        .O(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[0]),
        .Q(\i_0_i_reg_237_reg_n_1_[0] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[10]),
        .Q(\i_0_i_reg_237_reg_n_1_[10] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[11]),
        .Q(\i_0_i_reg_237_reg_n_1_[11] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[12]),
        .Q(\i_0_i_reg_237_reg_n_1_[12] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[13]),
        .Q(\i_0_i_reg_237_reg_n_1_[13] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[14]),
        .Q(\i_0_i_reg_237_reg_n_1_[14] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[15]),
        .Q(\i_0_i_reg_237_reg_n_1_[15] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[16]),
        .Q(\i_0_i_reg_237_reg_n_1_[16] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[17]),
        .Q(\i_0_i_reg_237_reg_n_1_[17] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[18]),
        .Q(\i_0_i_reg_237_reg_n_1_[18] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[19]),
        .Q(\i_0_i_reg_237_reg_n_1_[19] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[1]),
        .Q(\i_0_i_reg_237_reg_n_1_[1] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[20]),
        .Q(\i_0_i_reg_237_reg_n_1_[20] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[21]),
        .Q(\i_0_i_reg_237_reg_n_1_[21] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[22]),
        .Q(\i_0_i_reg_237_reg_n_1_[22] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[23]),
        .Q(\i_0_i_reg_237_reg_n_1_[23] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[24]),
        .Q(\i_0_i_reg_237_reg_n_1_[24] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[25]),
        .Q(\i_0_i_reg_237_reg_n_1_[25] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[26]),
        .Q(\i_0_i_reg_237_reg_n_1_[26] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[27]),
        .Q(\i_0_i_reg_237_reg_n_1_[27] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[28]),
        .Q(\i_0_i_reg_237_reg_n_1_[28] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[29]),
        .Q(\i_0_i_reg_237_reg_n_1_[29] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[2]),
        .Q(\i_0_i_reg_237_reg_n_1_[2] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[30]),
        .Q(\i_0_i_reg_237_reg_n_1_[30] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[3]),
        .Q(\i_0_i_reg_237_reg_n_1_[3] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[4]),
        .Q(\i_0_i_reg_237_reg_n_1_[4] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[5]),
        .Q(\i_0_i_reg_237_reg_n_1_[5] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[6]),
        .Q(\i_0_i_reg_237_reg_n_1_[6] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[7]),
        .Q(\i_0_i_reg_237_reg_n_1_[7] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[8]),
        .Q(\i_0_i_reg_237_reg_n_1_[8] ),
        .R(i_0_i_reg_237));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_237_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_401[9]),
        .Q(\i_0_i_reg_237_reg_n_1_[9] ),
        .R(i_0_i_reg_237));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_401[0]_i_1 
       (.I0(\i_0_i_reg_237_reg_n_1_[0] ),
        .O(i_fu_268_p2[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[0]),
        .Q(i_reg_401[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[10]),
        .Q(i_reg_401[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[11]),
        .Q(i_reg_401[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[12]),
        .Q(i_reg_401[12]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \i_reg_401_reg[12]_i_1 
       (.CI(\i_reg_401_reg[8]_i_1_n_1 ),
        .CO({\i_reg_401_reg[12]_i_1_n_1 ,\NLW_i_reg_401_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_268_p2[12:9]),
        .S({\i_0_i_reg_237_reg_n_1_[12] ,\i_0_i_reg_237_reg_n_1_[11] ,\i_0_i_reg_237_reg_n_1_[10] ,\i_0_i_reg_237_reg_n_1_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[13]),
        .Q(i_reg_401[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[14]),
        .Q(i_reg_401[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[15]),
        .Q(i_reg_401[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[16]),
        .Q(i_reg_401[16]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \i_reg_401_reg[16]_i_1 
       (.CI(\i_reg_401_reg[12]_i_1_n_1 ),
        .CO({\i_reg_401_reg[16]_i_1_n_1 ,\NLW_i_reg_401_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_268_p2[16:13]),
        .S({\i_0_i_reg_237_reg_n_1_[16] ,\i_0_i_reg_237_reg_n_1_[15] ,\i_0_i_reg_237_reg_n_1_[14] ,\i_0_i_reg_237_reg_n_1_[13] }));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[17]),
        .Q(i_reg_401[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[18]),
        .Q(i_reg_401[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[19]),
        .Q(i_reg_401[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[1]),
        .Q(i_reg_401[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[20]),
        .Q(i_reg_401[20]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \i_reg_401_reg[20]_i_1 
       (.CI(\i_reg_401_reg[16]_i_1_n_1 ),
        .CO({\i_reg_401_reg[20]_i_1_n_1 ,\NLW_i_reg_401_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_268_p2[20:17]),
        .S({\i_0_i_reg_237_reg_n_1_[20] ,\i_0_i_reg_237_reg_n_1_[19] ,\i_0_i_reg_237_reg_n_1_[18] ,\i_0_i_reg_237_reg_n_1_[17] }));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[21]),
        .Q(i_reg_401[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[22]),
        .Q(i_reg_401[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[23]),
        .Q(i_reg_401[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[24]),
        .Q(i_reg_401[24]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \i_reg_401_reg[24]_i_1 
       (.CI(\i_reg_401_reg[20]_i_1_n_1 ),
        .CO({\i_reg_401_reg[24]_i_1_n_1 ,\NLW_i_reg_401_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_268_p2[24:21]),
        .S({\i_0_i_reg_237_reg_n_1_[24] ,\i_0_i_reg_237_reg_n_1_[23] ,\i_0_i_reg_237_reg_n_1_[22] ,\i_0_i_reg_237_reg_n_1_[21] }));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[25]),
        .Q(i_reg_401[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[26]),
        .Q(i_reg_401[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[27]),
        .Q(i_reg_401[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[28]),
        .Q(i_reg_401[28]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \i_reg_401_reg[28]_i_1 
       (.CI(\i_reg_401_reg[24]_i_1_n_1 ),
        .CO({\i_reg_401_reg[28]_i_1_n_1 ,\NLW_i_reg_401_reg[28]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_268_p2[28:25]),
        .S({\i_0_i_reg_237_reg_n_1_[28] ,\i_0_i_reg_237_reg_n_1_[27] ,\i_0_i_reg_237_reg_n_1_[26] ,\i_0_i_reg_237_reg_n_1_[25] }));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[29]),
        .Q(i_reg_401[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[2]),
        .Q(i_reg_401[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[30]),
        .Q(i_reg_401[30]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \i_reg_401_reg[30]_i_1 
       (.CI(\i_reg_401_reg[28]_i_1_n_1 ),
        .CO(\NLW_i_reg_401_reg[30]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_401_reg[30]_i_1_O_UNCONNECTED [3:2],i_fu_268_p2[30:29]}),
        .S({1'b0,1'b0,\i_0_i_reg_237_reg_n_1_[30] ,\i_0_i_reg_237_reg_n_1_[29] }));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[3]),
        .Q(i_reg_401[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[4]),
        .Q(i_reg_401[4]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \i_reg_401_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_reg_401_reg[4]_i_1_n_1 ,\NLW_i_reg_401_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\i_0_i_reg_237_reg_n_1_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_268_p2[4:1]),
        .S({\i_0_i_reg_237_reg_n_1_[4] ,\i_0_i_reg_237_reg_n_1_[3] ,\i_0_i_reg_237_reg_n_1_[2] ,\i_0_i_reg_237_reg_n_1_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[5]),
        .Q(i_reg_401[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[6]),
        .Q(i_reg_401[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[7]),
        .Q(i_reg_401[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[8]),
        .Q(i_reg_401[8]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \i_reg_401_reg[8]_i_1 
       (.CI(\i_reg_401_reg[4]_i_1_n_1 ),
        .CO({\i_reg_401_reg[8]_i_1_n_1 ,\NLW_i_reg_401_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_268_p2[8:5]),
        .S({\i_0_i_reg_237_reg_n_1_[8] ,\i_0_i_reg_237_reg_n_1_[7] ,\i_0_i_reg_237_reg_n_1_[6] ,\i_0_i_reg_237_reg_n_1_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_401_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_268_p2[9]),
        .Q(i_reg_401[9]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 icmp_ln1967_fu_263_p2_carry__0
       (.CI(1'b0),
        .CO({icmp_ln1967_fu_263_p2_carry__0_n_1,NLW_icmp_ln1967_fu_263_p2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(rows_reg_392[9]),
        .DI({rows_reg_392[9],rows_reg_392[9],icmp_ln1967_fu_263_p2_carry__0_i_3_n_1,icmp_ln1967_fu_263_p2_carry__0_i_4_n_1}),
        .O(NLW_icmp_ln1967_fu_263_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1967_fu_263_p2_carry__0_i_5_n_1,icmp_ln1967_fu_263_p2_carry__0_i_6_n_1,icmp_ln1967_fu_263_p2_carry__0_i_7_n_1,icmp_ln1967_fu_263_p2_carry__0_i_8_n_1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1967_fu_263_p2_carry__0_i_3
       (.I0(\i_0_i_reg_237_reg_n_1_[11] ),
        .I1(rows_reg_392[10]),
        .I2(\i_0_i_reg_237_reg_n_1_[10] ),
        .O(icmp_ln1967_fu_263_p2_carry__0_i_3_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1967_fu_263_p2_carry__0_i_4
       (.I0(\i_0_i_reg_237_reg_n_1_[9] ),
        .I1(rows_reg_392[8]),
        .I2(\i_0_i_reg_237_reg_n_1_[8] ),
        .O(icmp_ln1967_fu_263_p2_carry__0_i_4_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1967_fu_263_p2_carry__0_i_5
       (.I0(\i_0_i_reg_237_reg_n_1_[15] ),
        .I1(\i_0_i_reg_237_reg_n_1_[14] ),
        .O(icmp_ln1967_fu_263_p2_carry__0_i_5_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1967_fu_263_p2_carry__0_i_6
       (.I0(\i_0_i_reg_237_reg_n_1_[13] ),
        .I1(\i_0_i_reg_237_reg_n_1_[12] ),
        .O(icmp_ln1967_fu_263_p2_carry__0_i_6_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1967_fu_263_p2_carry__0_i_7
       (.I0(\i_0_i_reg_237_reg_n_1_[11] ),
        .I1(\i_0_i_reg_237_reg_n_1_[10] ),
        .I2(rows_reg_392[10]),
        .O(icmp_ln1967_fu_263_p2_carry__0_i_7_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1967_fu_263_p2_carry__0_i_8
       (.I0(\i_0_i_reg_237_reg_n_1_[9] ),
        .I1(\i_0_i_reg_237_reg_n_1_[8] ),
        .I2(rows_reg_392[8]),
        .O(icmp_ln1967_fu_263_p2_carry__0_i_8_n_1));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 icmp_ln1967_fu_263_p2_carry__1
       (.CI(icmp_ln1967_fu_263_p2_carry__0_n_1),
        .CO({icmp_ln1967_fu_263_p2_carry__1_n_1,NLW_icmp_ln1967_fu_263_p2_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({rows_reg_392[9],rows_reg_392[9],rows_reg_392[9],rows_reg_392[9]}),
        .O(NLW_icmp_ln1967_fu_263_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1967_fu_263_p2_carry__1_i_5_n_1,icmp_ln1967_fu_263_p2_carry__1_i_6_n_1,icmp_ln1967_fu_263_p2_carry__1_i_7_n_1,icmp_ln1967_fu_263_p2_carry__1_i_8_n_1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1967_fu_263_p2_carry__1_i_5
       (.I0(\i_0_i_reg_237_reg_n_1_[23] ),
        .I1(\i_0_i_reg_237_reg_n_1_[22] ),
        .O(icmp_ln1967_fu_263_p2_carry__1_i_5_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1967_fu_263_p2_carry__1_i_6
       (.I0(\i_0_i_reg_237_reg_n_1_[21] ),
        .I1(\i_0_i_reg_237_reg_n_1_[20] ),
        .O(icmp_ln1967_fu_263_p2_carry__1_i_6_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1967_fu_263_p2_carry__1_i_7
       (.I0(\i_0_i_reg_237_reg_n_1_[19] ),
        .I1(\i_0_i_reg_237_reg_n_1_[18] ),
        .O(icmp_ln1967_fu_263_p2_carry__1_i_7_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1967_fu_263_p2_carry__1_i_8
       (.I0(\i_0_i_reg_237_reg_n_1_[17] ),
        .I1(\i_0_i_reg_237_reg_n_1_[16] ),
        .O(icmp_ln1967_fu_263_p2_carry__1_i_8_n_1));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 icmp_ln1967_fu_263_p2_carry__2
       (.CI(icmp_ln1967_fu_263_p2_carry__1_n_1),
        .CO({CO,NLW_icmp_ln1967_fu_263_p2_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({rows_reg_392[9],rows_reg_392[9],rows_reg_392[9],rows_reg_392[9]}),
        .O(NLW_icmp_ln1967_fu_263_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1967_fu_263_p2_carry__2_i_5_n_1,icmp_ln1967_fu_263_p2_carry__2_i_6_n_1,icmp_ln1967_fu_263_p2_carry__2_i_7_n_1,icmp_ln1967_fu_263_p2_carry__2_i_8_n_1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1967_fu_263_p2_carry__2_i_5
       (.I0(\i_0_i_reg_237_reg_n_1_[30] ),
        .O(icmp_ln1967_fu_263_p2_carry__2_i_5_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1967_fu_263_p2_carry__2_i_6
       (.I0(\i_0_i_reg_237_reg_n_1_[29] ),
        .I1(\i_0_i_reg_237_reg_n_1_[28] ),
        .O(icmp_ln1967_fu_263_p2_carry__2_i_6_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1967_fu_263_p2_carry__2_i_7
       (.I0(\i_0_i_reg_237_reg_n_1_[27] ),
        .I1(\i_0_i_reg_237_reg_n_1_[26] ),
        .O(icmp_ln1967_fu_263_p2_carry__2_i_7_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1967_fu_263_p2_carry__2_i_8
       (.I0(\i_0_i_reg_237_reg_n_1_[25] ),
        .I1(\i_0_i_reg_237_reg_n_1_[24] ),
        .O(icmp_ln1967_fu_263_p2_carry__2_i_8_n_1));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 icmp_ln1968_fu_278_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1968_fu_278_p2_carry_n_1,NLW_icmp_ln1968_fu_278_p2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({icmp_ln1968_fu_278_p2_carry_i_1_n_1,icmp_ln1968_fu_278_p2_carry_i_2_n_1,rows_reg_392[9],rows_reg_392[9]}),
        .O(NLW_icmp_ln1968_fu_278_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1968_fu_278_p2_carry_i_5_n_1,icmp_ln1968_fu_278_p2_carry_i_6_n_1,icmp_ln1968_fu_278_p2_carry_i_7_n_1,icmp_ln1968_fu_278_p2_carry_i_8_n_1}));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 icmp_ln1968_fu_278_p2_carry__0
       (.CI(icmp_ln1968_fu_278_p2_carry_n_1),
        .CO({icmp_ln1968_fu_278_p2_carry__0_n_1,NLW_icmp_ln1968_fu_278_p2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({rows_reg_392[9],rows_reg_392[9],rows_reg_392[9],icmp_ln1968_fu_278_p2_carry__0_i_4_n_1}),
        .O(NLW_icmp_ln1968_fu_278_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1968_fu_278_p2_carry__0_i_5_n_1,icmp_ln1968_fu_278_p2_carry__0_i_6_n_1,icmp_ln1968_fu_278_p2_carry__0_i_7_n_1,icmp_ln1968_fu_278_p2_carry__0_i_8_n_1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1968_fu_278_p2_carry__0_i_4
       (.I0(cols_reg_387[9]),
        .I1(j_0_i_reg_248_reg[9]),
        .O(icmp_ln1968_fu_278_p2_carry__0_i_4_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_278_p2_carry__0_i_5
       (.I0(j_0_i_reg_248_reg[15]),
        .I1(j_0_i_reg_248_reg[14]),
        .O(icmp_ln1968_fu_278_p2_carry__0_i_5_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_278_p2_carry__0_i_6
       (.I0(j_0_i_reg_248_reg[13]),
        .I1(j_0_i_reg_248_reg[12]),
        .O(icmp_ln1968_fu_278_p2_carry__0_i_6_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_278_p2_carry__0_i_7
       (.I0(j_0_i_reg_248_reg[11]),
        .I1(j_0_i_reg_248_reg[10]),
        .O(icmp_ln1968_fu_278_p2_carry__0_i_7_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln1968_fu_278_p2_carry__0_i_8
       (.I0(j_0_i_reg_248_reg[9]),
        .I1(cols_reg_387[9]),
        .I2(j_0_i_reg_248_reg[8]),
        .O(icmp_ln1968_fu_278_p2_carry__0_i_8_n_1));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 icmp_ln1968_fu_278_p2_carry__1
       (.CI(icmp_ln1968_fu_278_p2_carry__0_n_1),
        .CO({icmp_ln1968_fu_278_p2_carry__1_n_1,NLW_icmp_ln1968_fu_278_p2_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({rows_reg_392[9],rows_reg_392[9],rows_reg_392[9],rows_reg_392[9]}),
        .O(NLW_icmp_ln1968_fu_278_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1968_fu_278_p2_carry__1_i_5_n_1,icmp_ln1968_fu_278_p2_carry__1_i_6_n_1,icmp_ln1968_fu_278_p2_carry__1_i_7_n_1,icmp_ln1968_fu_278_p2_carry__1_i_8_n_1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_278_p2_carry__1_i_5
       (.I0(j_0_i_reg_248_reg[23]),
        .I1(j_0_i_reg_248_reg[22]),
        .O(icmp_ln1968_fu_278_p2_carry__1_i_5_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_278_p2_carry__1_i_6
       (.I0(j_0_i_reg_248_reg[21]),
        .I1(j_0_i_reg_248_reg[20]),
        .O(icmp_ln1968_fu_278_p2_carry__1_i_6_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_278_p2_carry__1_i_7
       (.I0(j_0_i_reg_248_reg[19]),
        .I1(j_0_i_reg_248_reg[18]),
        .O(icmp_ln1968_fu_278_p2_carry__1_i_7_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_278_p2_carry__1_i_8
       (.I0(j_0_i_reg_248_reg[17]),
        .I1(j_0_i_reg_248_reg[16]),
        .O(icmp_ln1968_fu_278_p2_carry__1_i_8_n_1));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 icmp_ln1968_fu_278_p2_carry__2
       (.CI(icmp_ln1968_fu_278_p2_carry__1_n_1),
        .CO({icmp_ln1968_fu_278_p2,NLW_icmp_ln1968_fu_278_p2_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({rows_reg_392[9],rows_reg_392[9],rows_reg_392[9],rows_reg_392[9]}),
        .O(NLW_icmp_ln1968_fu_278_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1968_fu_278_p2_carry__2_i_5_n_1,icmp_ln1968_fu_278_p2_carry__2_i_6_n_1,icmp_ln1968_fu_278_p2_carry__2_i_7_n_1,icmp_ln1968_fu_278_p2_carry__2_i_8_n_1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1968_fu_278_p2_carry__2_i_5
       (.I0(j_0_i_reg_248_reg[30]),
        .O(icmp_ln1968_fu_278_p2_carry__2_i_5_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_278_p2_carry__2_i_6
       (.I0(j_0_i_reg_248_reg[29]),
        .I1(j_0_i_reg_248_reg[28]),
        .O(icmp_ln1968_fu_278_p2_carry__2_i_6_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_278_p2_carry__2_i_7
       (.I0(j_0_i_reg_248_reg[27]),
        .I1(j_0_i_reg_248_reg[26]),
        .O(icmp_ln1968_fu_278_p2_carry__2_i_7_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_278_p2_carry__2_i_8
       (.I0(j_0_i_reg_248_reg[25]),
        .I1(j_0_i_reg_248_reg[24]),
        .O(icmp_ln1968_fu_278_p2_carry__2_i_8_n_1));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1968_fu_278_p2_carry_i_1
       (.I0(cols_reg_387[7]),
        .I1(j_0_i_reg_248_reg[7]),
        .I2(cols_reg_387[6]),
        .I3(j_0_i_reg_248_reg[6]),
        .O(icmp_ln1968_fu_278_p2_carry_i_1_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1968_fu_278_p2_carry_i_2
       (.I0(j_0_i_reg_248_reg[5]),
        .I1(cols_reg_387[4]),
        .I2(j_0_i_reg_248_reg[4]),
        .O(icmp_ln1968_fu_278_p2_carry_i_2_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1968_fu_278_p2_carry_i_5
       (.I0(j_0_i_reg_248_reg[7]),
        .I1(cols_reg_387[7]),
        .I2(j_0_i_reg_248_reg[6]),
        .I3(cols_reg_387[6]),
        .O(icmp_ln1968_fu_278_p2_carry_i_5_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1968_fu_278_p2_carry_i_6
       (.I0(j_0_i_reg_248_reg[5]),
        .I1(j_0_i_reg_248_reg[4]),
        .I2(cols_reg_387[4]),
        .O(icmp_ln1968_fu_278_p2_carry_i_6_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_278_p2_carry_i_7
       (.I0(j_0_i_reg_248_reg[3]),
        .I1(j_0_i_reg_248_reg[2]),
        .O(icmp_ln1968_fu_278_p2_carry_i_7_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_278_p2_carry_i_8
       (.I0(j_0_i_reg_248_reg[1]),
        .I1(j_0_i_reg_248_reg[0]),
        .O(icmp_ln1968_fu_278_p2_carry_i_8_n_1));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln1968_reg_406[0]_i_1 
       (.I0(icmp_ln1968_fu_278_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone2_in),
        .I3(icmp_ln1968_reg_406),
        .O(\icmp_ln1968_reg_406[0]_i_1_n_1 ));
  (* \PinAttr:I3:HOLD_DETOUR  = "183" *) 
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \icmp_ln1968_reg_406_pp0_iter1_reg[0]_i_1 
       (.I0(icmp_ln1968_reg_406),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone2_in),
        .I3(icmp_ln1968_reg_406_pp0_iter1_reg),
        .O(\icmp_ln1968_reg_406_pp0_iter1_reg[0]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \icmp_ln1968_reg_406_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1968_reg_406_pp0_iter1_reg[0]_i_1_n_1 ),
        .Q(icmp_ln1968_reg_406_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1968_reg_406_pp0_iter2_reg[0]_i_1 
       (.I0(icmp_ln1968_reg_406_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .I2(icmp_ln1968_reg_406_pp0_iter2_reg),
        .O(\icmp_ln1968_reg_406_pp0_iter2_reg[0]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \icmp_ln1968_reg_406_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1968_reg_406_pp0_iter2_reg[0]_i_1_n_1 ),
        .Q(icmp_ln1968_reg_406_pp0_iter2_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1968_reg_406_pp0_iter3_reg[0]_i_1 
       (.I0(icmp_ln1968_reg_406_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .I2(icmp_ln1968_reg_406_pp0_iter3_reg),
        .O(\icmp_ln1968_reg_406_pp0_iter3_reg[0]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \icmp_ln1968_reg_406_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1968_reg_406_pp0_iter3_reg[0]_i_1_n_1 ),
        .Q(icmp_ln1968_reg_406_pp0_iter3_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \icmp_ln1968_reg_406_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1968_reg_406[0]_i_1_n_1 ),
        .Q(icmp_ln1968_reg_406),
        .R(1'b0));
  design_2_image_filter_0_1_image_filter_mac_cud image_filter_mac_cud_U24
       (.P({p_0_in,image_filter_mac_cud_U24_n_9}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .icmp_ln1968_reg_406(icmp_ln1968_reg_406),
        .icmp_ln1968_reg_406_pp0_iter2_reg(icmp_ln1968_reg_406_pp0_iter2_reg),
        .\icmp_ln1968_reg_406_pp0_iter2_reg_reg[0] (image_filter_mac_cud_U24_n_12),
        .icmp_ln1968_reg_406_pp0_iter3_reg(icmp_ln1968_reg_406_pp0_iter3_reg),
        .img2_data_stream_0_s_full_n(img2_data_stream_0_s_full_n),
        .img2_data_stream_1_s_full_n(img2_data_stream_1_s_full_n),
        .img2_data_stream_2_s_full_n(img2_data_stream_2_s_full_n),
        .img_data_stream_0_V_empty_n(img_data_stream_0_V_empty_n),
        .img_data_stream_1_V_empty_n(img_data_stream_1_V_empty_n),
        .img_data_stream_2_V_empty_n(img_data_stream_2_V_empty_n),
        .p(p_0),
        .p_0({image_filter_mac_dEe_U25_n_1,image_filter_mac_dEe_U25_n_2,image_filter_mac_dEe_U25_n_3,image_filter_mac_dEe_U25_n_4,image_filter_mac_dEe_U25_n_5,image_filter_mac_dEe_U25_n_6,image_filter_mac_dEe_U25_n_7,image_filter_mac_dEe_U25_n_8,image_filter_mac_dEe_U25_n_9,image_filter_mac_dEe_U25_n_10,image_filter_mac_dEe_U25_n_11,image_filter_mac_dEe_U25_n_12,image_filter_mac_dEe_U25_n_13,image_filter_mac_dEe_U25_n_14,image_filter_mac_dEe_U25_n_15,image_filter_mac_dEe_U25_n_16,image_filter_mac_dEe_U25_n_17,image_filter_mac_dEe_U25_n_18,image_filter_mac_dEe_U25_n_19,image_filter_mac_dEe_U25_n_20,image_filter_mac_dEe_U25_n_21,image_filter_mac_dEe_U25_n_22,image_filter_mac_dEe_U25_n_23,image_filter_mac_dEe_U25_n_24,image_filter_mac_dEe_U25_n_25,image_filter_mac_dEe_U25_n_26,image_filter_mac_dEe_U25_n_27,image_filter_mac_dEe_U25_n_28,image_filter_mac_dEe_U25_n_29}),
        .p_1(ap_enable_reg_pp0_iter4_reg_n_1),
        .p_2(ap_enable_reg_pp0_iter1_reg_n_1),
        .tmp_3_fu_325_p3(tmp_3_fu_325_p3),
        .tmp_6_reg_4150(tmp_6_reg_4150));
  design_2_image_filter_0_1_image_filter_mac_dEe image_filter_mac_dEe_U25
       (.PCOUT({mul_ln703_reg_430_reg_n_107,mul_ln703_reg_430_reg_n_108,mul_ln703_reg_430_reg_n_109,mul_ln703_reg_430_reg_n_110,mul_ln703_reg_430_reg_n_111,mul_ln703_reg_430_reg_n_112,mul_ln703_reg_430_reg_n_113,mul_ln703_reg_430_reg_n_114,mul_ln703_reg_430_reg_n_115,mul_ln703_reg_430_reg_n_116,mul_ln703_reg_430_reg_n_117,mul_ln703_reg_430_reg_n_118,mul_ln703_reg_430_reg_n_119,mul_ln703_reg_430_reg_n_120,mul_ln703_reg_430_reg_n_121,mul_ln703_reg_430_reg_n_122,mul_ln703_reg_430_reg_n_123,mul_ln703_reg_430_reg_n_124,mul_ln703_reg_430_reg_n_125,mul_ln703_reg_430_reg_n_126,mul_ln703_reg_430_reg_n_127,mul_ln703_reg_430_reg_n_128,mul_ln703_reg_430_reg_n_129,mul_ln703_reg_430_reg_n_130,mul_ln703_reg_430_reg_n_131,mul_ln703_reg_430_reg_n_132,mul_ln703_reg_430_reg_n_133,mul_ln703_reg_430_reg_n_134,mul_ln703_reg_430_reg_n_135,mul_ln703_reg_430_reg_n_136,mul_ln703_reg_430_reg_n_137,mul_ln703_reg_430_reg_n_138,mul_ln703_reg_430_reg_n_139,mul_ln703_reg_430_reg_n_140,mul_ln703_reg_430_reg_n_141,mul_ln703_reg_430_reg_n_142,mul_ln703_reg_430_reg_n_143,mul_ln703_reg_430_reg_n_144,mul_ln703_reg_430_reg_n_145,mul_ln703_reg_430_reg_n_146,mul_ln703_reg_430_reg_n_147,mul_ln703_reg_430_reg_n_148,mul_ln703_reg_430_reg_n_149,mul_ln703_reg_430_reg_n_150,mul_ln703_reg_430_reg_n_151,mul_ln703_reg_430_reg_n_152,mul_ln703_reg_430_reg_n_153,mul_ln703_reg_430_reg_n_154}),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .p({image_filter_mac_dEe_U25_n_1,image_filter_mac_dEe_U25_n_2,image_filter_mac_dEe_U25_n_3,image_filter_mac_dEe_U25_n_4,image_filter_mac_dEe_U25_n_5,image_filter_mac_dEe_U25_n_6,image_filter_mac_dEe_U25_n_7,image_filter_mac_dEe_U25_n_8,image_filter_mac_dEe_U25_n_9,image_filter_mac_dEe_U25_n_10,image_filter_mac_dEe_U25_n_11,image_filter_mac_dEe_U25_n_12,image_filter_mac_dEe_U25_n_13,image_filter_mac_dEe_U25_n_14,image_filter_mac_dEe_U25_n_15,image_filter_mac_dEe_U25_n_16,image_filter_mac_dEe_U25_n_17,image_filter_mac_dEe_U25_n_18,image_filter_mac_dEe_U25_n_19,image_filter_mac_dEe_U25_n_20,image_filter_mac_dEe_U25_n_21,image_filter_mac_dEe_U25_n_22,image_filter_mac_dEe_U25_n_23,image_filter_mac_dEe_U25_n_24,image_filter_mac_dEe_U25_n_25,image_filter_mac_dEe_U25_n_26,image_filter_mac_dEe_U25_n_27,image_filter_mac_dEe_U25_n_28,image_filter_mac_dEe_U25_n_29}),
        .p_0(p),
        .tmp_6_reg_4150(tmp_6_reg_4150));
  LUT4 #(
    .INIT(16'h8000)) 
    internal_full_n_i_2__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone2_in),
        .I3(icmp_ln1968_reg_406),
        .O(ap_enable_reg_pp0_iter1_reg_2));
  LUT3 #(
    .INIT(8'h08)) 
    internal_full_n_i_2__3
       (.I0(CvtColor_U0_ap_start),
        .I1(Q[1]),
        .I2(CO),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    \j_0_i_reg_248[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone2_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln1968_fu_278_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(CO),
        .I5(Q[1]),
        .O(j_0_i_reg_248));
  LUT4 #(
    .INIT(16'h8000)) 
    \j_0_i_reg_248[0]_i_2 
       (.I0(ap_block_pp0_stage0_subdone2_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln1968_fu_278_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(j_0_i_reg_2480));
  LUT1 #(
    .INIT(2'h1)) 
    \j_0_i_reg_248[0]_i_4 
       (.I0(j_0_i_reg_248_reg[0]),
        .O(\j_0_i_reg_248[0]_i_4_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[0] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[0]_i_3_n_8 ),
        .Q(j_0_i_reg_248_reg[0]),
        .R(j_0_i_reg_248));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \j_0_i_reg_248_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_0_i_reg_248_reg[0]_i_3_n_1 ,\NLW_j_0_i_reg_248_reg[0]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_0_i_reg_248_reg[0]_i_3_n_5 ,\j_0_i_reg_248_reg[0]_i_3_n_6 ,\j_0_i_reg_248_reg[0]_i_3_n_7 ,\j_0_i_reg_248_reg[0]_i_3_n_8 }),
        .S({j_0_i_reg_248_reg[3:1],\j_0_i_reg_248[0]_i_4_n_1 }));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[10] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[8]_i_1_n_6 ),
        .Q(j_0_i_reg_248_reg[10]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[11] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[8]_i_1_n_5 ),
        .Q(j_0_i_reg_248_reg[11]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[12] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[12]_i_1_n_8 ),
        .Q(j_0_i_reg_248_reg[12]),
        .R(j_0_i_reg_248));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \j_0_i_reg_248_reg[12]_i_1 
       (.CI(\j_0_i_reg_248_reg[8]_i_1_n_1 ),
        .CO({\j_0_i_reg_248_reg[12]_i_1_n_1 ,\NLW_j_0_i_reg_248_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_0_i_reg_248_reg[12]_i_1_n_5 ,\j_0_i_reg_248_reg[12]_i_1_n_6 ,\j_0_i_reg_248_reg[12]_i_1_n_7 ,\j_0_i_reg_248_reg[12]_i_1_n_8 }),
        .S(j_0_i_reg_248_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[13] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[12]_i_1_n_7 ),
        .Q(j_0_i_reg_248_reg[13]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[14] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[12]_i_1_n_6 ),
        .Q(j_0_i_reg_248_reg[14]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[15] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[12]_i_1_n_5 ),
        .Q(j_0_i_reg_248_reg[15]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[16] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[16]_i_1_n_8 ),
        .Q(j_0_i_reg_248_reg[16]),
        .R(j_0_i_reg_248));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \j_0_i_reg_248_reg[16]_i_1 
       (.CI(\j_0_i_reg_248_reg[12]_i_1_n_1 ),
        .CO({\j_0_i_reg_248_reg[16]_i_1_n_1 ,\NLW_j_0_i_reg_248_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_0_i_reg_248_reg[16]_i_1_n_5 ,\j_0_i_reg_248_reg[16]_i_1_n_6 ,\j_0_i_reg_248_reg[16]_i_1_n_7 ,\j_0_i_reg_248_reg[16]_i_1_n_8 }),
        .S(j_0_i_reg_248_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[17] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[16]_i_1_n_7 ),
        .Q(j_0_i_reg_248_reg[17]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[18] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[16]_i_1_n_6 ),
        .Q(j_0_i_reg_248_reg[18]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[19] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[16]_i_1_n_5 ),
        .Q(j_0_i_reg_248_reg[19]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[1] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[0]_i_3_n_7 ),
        .Q(j_0_i_reg_248_reg[1]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[20] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[20]_i_1_n_8 ),
        .Q(j_0_i_reg_248_reg[20]),
        .R(j_0_i_reg_248));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \j_0_i_reg_248_reg[20]_i_1 
       (.CI(\j_0_i_reg_248_reg[16]_i_1_n_1 ),
        .CO({\j_0_i_reg_248_reg[20]_i_1_n_1 ,\NLW_j_0_i_reg_248_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_0_i_reg_248_reg[20]_i_1_n_5 ,\j_0_i_reg_248_reg[20]_i_1_n_6 ,\j_0_i_reg_248_reg[20]_i_1_n_7 ,\j_0_i_reg_248_reg[20]_i_1_n_8 }),
        .S(j_0_i_reg_248_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[21] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[20]_i_1_n_7 ),
        .Q(j_0_i_reg_248_reg[21]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[22] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[20]_i_1_n_6 ),
        .Q(j_0_i_reg_248_reg[22]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[23] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[20]_i_1_n_5 ),
        .Q(j_0_i_reg_248_reg[23]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[24] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[24]_i_1_n_8 ),
        .Q(j_0_i_reg_248_reg[24]),
        .R(j_0_i_reg_248));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \j_0_i_reg_248_reg[24]_i_1 
       (.CI(\j_0_i_reg_248_reg[20]_i_1_n_1 ),
        .CO({\j_0_i_reg_248_reg[24]_i_1_n_1 ,\NLW_j_0_i_reg_248_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_0_i_reg_248_reg[24]_i_1_n_5 ,\j_0_i_reg_248_reg[24]_i_1_n_6 ,\j_0_i_reg_248_reg[24]_i_1_n_7 ,\j_0_i_reg_248_reg[24]_i_1_n_8 }),
        .S(j_0_i_reg_248_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[25] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[24]_i_1_n_7 ),
        .Q(j_0_i_reg_248_reg[25]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[26] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[24]_i_1_n_6 ),
        .Q(j_0_i_reg_248_reg[26]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[27] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[24]_i_1_n_5 ),
        .Q(j_0_i_reg_248_reg[27]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[28] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[28]_i_1_n_8 ),
        .Q(j_0_i_reg_248_reg[28]),
        .R(j_0_i_reg_248));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \j_0_i_reg_248_reg[28]_i_1 
       (.CI(\j_0_i_reg_248_reg[24]_i_1_n_1 ),
        .CO(\NLW_j_0_i_reg_248_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_0_i_reg_248_reg[28]_i_1_O_UNCONNECTED [3],\j_0_i_reg_248_reg[28]_i_1_n_6 ,\j_0_i_reg_248_reg[28]_i_1_n_7 ,\j_0_i_reg_248_reg[28]_i_1_n_8 }),
        .S({1'b0,j_0_i_reg_248_reg[30:28]}));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[29] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[28]_i_1_n_7 ),
        .Q(j_0_i_reg_248_reg[29]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[2] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[0]_i_3_n_6 ),
        .Q(j_0_i_reg_248_reg[2]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[30] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[28]_i_1_n_6 ),
        .Q(j_0_i_reg_248_reg[30]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[3] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[0]_i_3_n_5 ),
        .Q(j_0_i_reg_248_reg[3]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[4] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[4]_i_1_n_8 ),
        .Q(j_0_i_reg_248_reg[4]),
        .R(j_0_i_reg_248));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \j_0_i_reg_248_reg[4]_i_1 
       (.CI(\j_0_i_reg_248_reg[0]_i_3_n_1 ),
        .CO({\j_0_i_reg_248_reg[4]_i_1_n_1 ,\NLW_j_0_i_reg_248_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_0_i_reg_248_reg[4]_i_1_n_5 ,\j_0_i_reg_248_reg[4]_i_1_n_6 ,\j_0_i_reg_248_reg[4]_i_1_n_7 ,\j_0_i_reg_248_reg[4]_i_1_n_8 }),
        .S(j_0_i_reg_248_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[5] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[4]_i_1_n_7 ),
        .Q(j_0_i_reg_248_reg[5]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[6] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[4]_i_1_n_6 ),
        .Q(j_0_i_reg_248_reg[6]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[7] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[4]_i_1_n_5 ),
        .Q(j_0_i_reg_248_reg[7]),
        .R(j_0_i_reg_248));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[8] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[8]_i_1_n_8 ),
        .Q(j_0_i_reg_248_reg[8]),
        .R(j_0_i_reg_248));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \j_0_i_reg_248_reg[8]_i_1 
       (.CI(\j_0_i_reg_248_reg[4]_i_1_n_1 ),
        .CO({\j_0_i_reg_248_reg[8]_i_1_n_1 ,\NLW_j_0_i_reg_248_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_0_i_reg_248_reg[8]_i_1_n_5 ,\j_0_i_reg_248_reg[8]_i_1_n_6 ,\j_0_i_reg_248_reg[8]_i_1_n_7 ,\j_0_i_reg_248_reg[8]_i_1_n_8 }),
        .S(j_0_i_reg_248_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_248_reg[9] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2480),
        .D(\j_0_i_reg_248_reg[8]_i_1_n_7 ),
        .Q(j_0_i_reg_248_reg[9]),
        .R(j_0_i_reg_248));
  LUT6 #(
    .INIT(64'h0080FF7FFF7F0080)) 
    \mOutPtr[1]_i_1__10 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_1),
        .I1(icmp_ln1968_reg_4060),
        .I2(icmp_ln1968_reg_406),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[1]_1 [0]),
        .I5(\mOutPtr_reg[1]_1 [1]),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__11 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(\icmp_ln1968_reg_406_pp0_iter3_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg[1] ),
        .I1(icmp_ln1968_reg_406),
        .I2(ap_block_pp0_stage0_subdone2_in),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_1),
        .O(E));
  LUT6 #(
    .INIT(64'h0080FF7FFF7F0080)) 
    \mOutPtr[1]_i_1__9 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_1),
        .I1(icmp_ln1968_reg_4060),
        .I2(icmp_ln1968_reg_406),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[1]_0 [0]),
        .I5(\mOutPtr_reg[1]_0 [1]),
        .O(D));
  LUT6 #(
    .INIT(64'h0080FF7FFF7F0080)) 
    \mOutPtr[1]_i_2__2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_1),
        .I1(icmp_ln1968_reg_4060),
        .I2(icmp_ln1968_reg_406),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[1]_2 [0]),
        .I5(\mOutPtr_reg[1]_2 [1]),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[1]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .O(icmp_ln1968_reg_4060));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln703_reg_430_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln703_reg_430_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln703_reg_430_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln703_reg_430_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln703_reg_430_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp_6_reg_4150),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln703_reg_4300),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln703_reg_430_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln703_reg_430_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_mul_ln703_reg_430_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_mul_ln703_reg_430_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln703_reg_430_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln703_reg_430_reg_n_107,mul_ln703_reg_430_reg_n_108,mul_ln703_reg_430_reg_n_109,mul_ln703_reg_430_reg_n_110,mul_ln703_reg_430_reg_n_111,mul_ln703_reg_430_reg_n_112,mul_ln703_reg_430_reg_n_113,mul_ln703_reg_430_reg_n_114,mul_ln703_reg_430_reg_n_115,mul_ln703_reg_430_reg_n_116,mul_ln703_reg_430_reg_n_117,mul_ln703_reg_430_reg_n_118,mul_ln703_reg_430_reg_n_119,mul_ln703_reg_430_reg_n_120,mul_ln703_reg_430_reg_n_121,mul_ln703_reg_430_reg_n_122,mul_ln703_reg_430_reg_n_123,mul_ln703_reg_430_reg_n_124,mul_ln703_reg_430_reg_n_125,mul_ln703_reg_430_reg_n_126,mul_ln703_reg_430_reg_n_127,mul_ln703_reg_430_reg_n_128,mul_ln703_reg_430_reg_n_129,mul_ln703_reg_430_reg_n_130,mul_ln703_reg_430_reg_n_131,mul_ln703_reg_430_reg_n_132,mul_ln703_reg_430_reg_n_133,mul_ln703_reg_430_reg_n_134,mul_ln703_reg_430_reg_n_135,mul_ln703_reg_430_reg_n_136,mul_ln703_reg_430_reg_n_137,mul_ln703_reg_430_reg_n_138,mul_ln703_reg_430_reg_n_139,mul_ln703_reg_430_reg_n_140,mul_ln703_reg_430_reg_n_141,mul_ln703_reg_430_reg_n_142,mul_ln703_reg_430_reg_n_143,mul_ln703_reg_430_reg_n_144,mul_ln703_reg_430_reg_n_145,mul_ln703_reg_430_reg_n_146,mul_ln703_reg_430_reg_n_147,mul_ln703_reg_430_reg_n_148,mul_ln703_reg_430_reg_n_149,mul_ln703_reg_430_reg_n_150,mul_ln703_reg_430_reg_n_151,mul_ln703_reg_430_reg_n_152,mul_ln703_reg_430_reg_n_153,mul_ln703_reg_430_reg_n_154}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln703_reg_430_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln703_reg_430_reg_i_2
       (.I0(icmp_ln1968_reg_406_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .O(mul_ln703_reg_4300));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_3_reg_440[7]_i_1 
       (.I0(icmp_ln1968_reg_406_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone2_in),
        .O(p_Val2_3_reg_4400));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_3_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4400),
        .D(p_0_in[0]),
        .Q(p_Val2_3_reg_440[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_3_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4400),
        .D(p_0_in[1]),
        .Q(p_Val2_3_reg_440[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_3_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4400),
        .D(p_0_in[2]),
        .Q(p_Val2_3_reg_440[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_3_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4400),
        .D(p_0_in[3]),
        .Q(p_Val2_3_reg_440[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_3_reg_440_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4400),
        .D(p_0_in[4]),
        .Q(p_Val2_3_reg_440[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_3_reg_440_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4400),
        .D(p_0_in[5]),
        .Q(p_Val2_3_reg_440[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_3_reg_440_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4400),
        .D(p_0_in[6]),
        .Q(p_Val2_3_reg_440[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_Val2_3_reg_440_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4400),
        .D(p_0_in[7]),
        .Q(p_Val2_3_reg_440[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_1_reg_435_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(image_filter_mac_cud_U24_n_12),
        .Q(tmp_3_fu_325_p3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rows_reg_392_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\rows_reg_392_reg[31]_0 [10]),
        .Q(rows_reg_392[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rows_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\rows_reg_392_reg[31]_0 [8]),
        .Q(rows_reg_392[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_reg_445_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_3_reg_4400),
        .D(image_filter_mac_cud_U24_n_9),
        .Q(tmp_reg_445),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "CvtColor_1" *) 
module design_2_image_filter_0_1_CvtColor_1
   (CO,
    Q,
    CvtColor_1_U0_p_src_cols_V_read,
    shiftReg_ce,
    internal_empty_n_reg,
    ap_clk,
    ap_rst_n,
    CvtColor_1_U0_ap_start,
    img2_rows_V_c_empty_n,
    img2_cols_V_c_empty_n,
    \j_0_i_reg_227_reg[0]_0 ,
    out,
    SS,
    \rows_reg_273_reg[31]_0 );
  output [0:0]CO;
  output [1:0]Q;
  output CvtColor_1_U0_p_src_cols_V_read;
  output shiftReg_ce;
  output internal_empty_n_reg;
  input ap_clk;
  input ap_rst_n;
  input CvtColor_1_U0_ap_start;
  input img2_rows_V_c_empty_n;
  input img2_cols_V_c_empty_n;
  input \j_0_i_reg_227_reg[0]_0 ;
  input [31:0]out;
  input [0:0]SS;
  input [31:0]\rows_reg_273_reg[31]_0 ;

  wire [0:0]CO;
  wire CvtColor_1_U0_ap_start;
  wire CvtColor_1_U0_p_src_cols_V_read;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[3]_i_2__1_n_1 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_1;
  wire ap_enable_reg_pp0_iter0_i_2_n_1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_1;
  wire ap_enable_reg_pp0_iter1_reg_n_1;
  wire [31:0]cols_reg_268;
  wire i_0_i_reg_216;
  wire \i_0_i_reg_216_reg_n_1_[0] ;
  wire \i_0_i_reg_216_reg_n_1_[10] ;
  wire \i_0_i_reg_216_reg_n_1_[11] ;
  wire \i_0_i_reg_216_reg_n_1_[12] ;
  wire \i_0_i_reg_216_reg_n_1_[13] ;
  wire \i_0_i_reg_216_reg_n_1_[14] ;
  wire \i_0_i_reg_216_reg_n_1_[15] ;
  wire \i_0_i_reg_216_reg_n_1_[16] ;
  wire \i_0_i_reg_216_reg_n_1_[17] ;
  wire \i_0_i_reg_216_reg_n_1_[18] ;
  wire \i_0_i_reg_216_reg_n_1_[19] ;
  wire \i_0_i_reg_216_reg_n_1_[1] ;
  wire \i_0_i_reg_216_reg_n_1_[20] ;
  wire \i_0_i_reg_216_reg_n_1_[21] ;
  wire \i_0_i_reg_216_reg_n_1_[22] ;
  wire \i_0_i_reg_216_reg_n_1_[23] ;
  wire \i_0_i_reg_216_reg_n_1_[24] ;
  wire \i_0_i_reg_216_reg_n_1_[25] ;
  wire \i_0_i_reg_216_reg_n_1_[26] ;
  wire \i_0_i_reg_216_reg_n_1_[27] ;
  wire \i_0_i_reg_216_reg_n_1_[28] ;
  wire \i_0_i_reg_216_reg_n_1_[29] ;
  wire \i_0_i_reg_216_reg_n_1_[2] ;
  wire \i_0_i_reg_216_reg_n_1_[30] ;
  wire \i_0_i_reg_216_reg_n_1_[3] ;
  wire \i_0_i_reg_216_reg_n_1_[4] ;
  wire \i_0_i_reg_216_reg_n_1_[5] ;
  wire \i_0_i_reg_216_reg_n_1_[6] ;
  wire \i_0_i_reg_216_reg_n_1_[7] ;
  wire \i_0_i_reg_216_reg_n_1_[8] ;
  wire \i_0_i_reg_216_reg_n_1_[9] ;
  wire [30:0]i_fu_247_p2;
  wire [30:0]i_reg_282;
  wire \i_reg_282_reg[12]_i_1_n_1 ;
  wire \i_reg_282_reg[16]_i_1_n_1 ;
  wire \i_reg_282_reg[20]_i_1_n_1 ;
  wire \i_reg_282_reg[24]_i_1_n_1 ;
  wire \i_reg_282_reg[28]_i_1_n_1 ;
  wire \i_reg_282_reg[4]_i_1_n_1 ;
  wire \i_reg_282_reg[8]_i_1_n_1 ;
  wire icmp_ln1967_fu_242_p2_carry__0_i_3_n_1;
  wire icmp_ln1967_fu_242_p2_carry__0_i_4_n_1;
  wire icmp_ln1967_fu_242_p2_carry__0_i_5_n_1;
  wire icmp_ln1967_fu_242_p2_carry__0_i_6_n_1;
  wire icmp_ln1967_fu_242_p2_carry__0_i_7_n_1;
  wire icmp_ln1967_fu_242_p2_carry__0_i_8_n_1;
  wire icmp_ln1967_fu_242_p2_carry__0_n_1;
  wire icmp_ln1967_fu_242_p2_carry__1_i_5_n_1;
  wire icmp_ln1967_fu_242_p2_carry__1_i_6_n_1;
  wire icmp_ln1967_fu_242_p2_carry__1_i_7_n_1;
  wire icmp_ln1967_fu_242_p2_carry__1_i_8_n_1;
  wire icmp_ln1967_fu_242_p2_carry__1_n_1;
  wire icmp_ln1967_fu_242_p2_carry__2_i_5_n_1;
  wire icmp_ln1967_fu_242_p2_carry__2_i_6_n_1;
  wire icmp_ln1967_fu_242_p2_carry__2_i_7_n_1;
  wire icmp_ln1967_fu_242_p2_carry__2_i_8_n_1;
  wire icmp_ln1968_fu_257_p2;
  wire icmp_ln1968_fu_257_p2_carry__0_i_4_n_1;
  wire icmp_ln1968_fu_257_p2_carry__0_i_5_n_1;
  wire icmp_ln1968_fu_257_p2_carry__0_i_6_n_1;
  wire icmp_ln1968_fu_257_p2_carry__0_i_7_n_1;
  wire icmp_ln1968_fu_257_p2_carry__0_i_8_n_1;
  wire icmp_ln1968_fu_257_p2_carry__0_n_1;
  wire icmp_ln1968_fu_257_p2_carry__1_i_5_n_1;
  wire icmp_ln1968_fu_257_p2_carry__1_i_6_n_1;
  wire icmp_ln1968_fu_257_p2_carry__1_i_7_n_1;
  wire icmp_ln1968_fu_257_p2_carry__1_i_8_n_1;
  wire icmp_ln1968_fu_257_p2_carry__1_n_1;
  wire icmp_ln1968_fu_257_p2_carry__2_i_5_n_1;
  wire icmp_ln1968_fu_257_p2_carry__2_i_6_n_1;
  wire icmp_ln1968_fu_257_p2_carry__2_i_7_n_1;
  wire icmp_ln1968_fu_257_p2_carry__2_i_8_n_1;
  wire icmp_ln1968_fu_257_p2_carry_i_1_n_1;
  wire icmp_ln1968_fu_257_p2_carry_i_2_n_1;
  wire icmp_ln1968_fu_257_p2_carry_i_5_n_1;
  wire icmp_ln1968_fu_257_p2_carry_i_6_n_1;
  wire icmp_ln1968_fu_257_p2_carry_i_7_n_1;
  wire icmp_ln1968_fu_257_p2_carry_i_8_n_1;
  wire icmp_ln1968_fu_257_p2_carry_n_1;
  wire icmp_ln1968_reg_287;
  wire \icmp_ln1968_reg_287[0]_i_1_n_1 ;
  wire img2_cols_V_c_empty_n;
  wire img2_rows_V_c_empty_n;
  wire internal_empty_n_reg;
  wire j_0_i_reg_227;
  wire j_0_i_reg_2270;
  wire \j_0_i_reg_227[0]_i_4_n_1 ;
  wire [30:0]j_0_i_reg_227_reg;
  wire \j_0_i_reg_227_reg[0]_0 ;
  wire \j_0_i_reg_227_reg[0]_i_3_n_1 ;
  wire \j_0_i_reg_227_reg[0]_i_3_n_5 ;
  wire \j_0_i_reg_227_reg[0]_i_3_n_6 ;
  wire \j_0_i_reg_227_reg[0]_i_3_n_7 ;
  wire \j_0_i_reg_227_reg[0]_i_3_n_8 ;
  wire \j_0_i_reg_227_reg[12]_i_1_n_1 ;
  wire \j_0_i_reg_227_reg[12]_i_1_n_5 ;
  wire \j_0_i_reg_227_reg[12]_i_1_n_6 ;
  wire \j_0_i_reg_227_reg[12]_i_1_n_7 ;
  wire \j_0_i_reg_227_reg[12]_i_1_n_8 ;
  wire \j_0_i_reg_227_reg[16]_i_1_n_1 ;
  wire \j_0_i_reg_227_reg[16]_i_1_n_5 ;
  wire \j_0_i_reg_227_reg[16]_i_1_n_6 ;
  wire \j_0_i_reg_227_reg[16]_i_1_n_7 ;
  wire \j_0_i_reg_227_reg[16]_i_1_n_8 ;
  wire \j_0_i_reg_227_reg[20]_i_1_n_1 ;
  wire \j_0_i_reg_227_reg[20]_i_1_n_5 ;
  wire \j_0_i_reg_227_reg[20]_i_1_n_6 ;
  wire \j_0_i_reg_227_reg[20]_i_1_n_7 ;
  wire \j_0_i_reg_227_reg[20]_i_1_n_8 ;
  wire \j_0_i_reg_227_reg[24]_i_1_n_1 ;
  wire \j_0_i_reg_227_reg[24]_i_1_n_5 ;
  wire \j_0_i_reg_227_reg[24]_i_1_n_6 ;
  wire \j_0_i_reg_227_reg[24]_i_1_n_7 ;
  wire \j_0_i_reg_227_reg[24]_i_1_n_8 ;
  wire \j_0_i_reg_227_reg[28]_i_1_n_6 ;
  wire \j_0_i_reg_227_reg[28]_i_1_n_7 ;
  wire \j_0_i_reg_227_reg[28]_i_1_n_8 ;
  wire \j_0_i_reg_227_reg[4]_i_1_n_1 ;
  wire \j_0_i_reg_227_reg[4]_i_1_n_5 ;
  wire \j_0_i_reg_227_reg[4]_i_1_n_6 ;
  wire \j_0_i_reg_227_reg[4]_i_1_n_7 ;
  wire \j_0_i_reg_227_reg[4]_i_1_n_8 ;
  wire \j_0_i_reg_227_reg[8]_i_1_n_1 ;
  wire \j_0_i_reg_227_reg[8]_i_1_n_5 ;
  wire \j_0_i_reg_227_reg[8]_i_1_n_6 ;
  wire \j_0_i_reg_227_reg[8]_i_1_n_7 ;
  wire \j_0_i_reg_227_reg[8]_i_1_n_8 ;
  wire [31:0]out;
  wire [31:0]rows_reg_273;
  wire [31:0]\rows_reg_273_reg[31]_0 ;
  wire shiftReg_ce;
  wire [2:0]\NLW_i_reg_282_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_i_reg_282_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_i_reg_282_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_i_reg_282_reg[24]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_i_reg_282_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_i_reg_282_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_reg_282_reg[30]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_i_reg_282_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_i_reg_282_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]NLW_icmp_ln1967_fu_242_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1967_fu_242_p2_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_icmp_ln1967_fu_242_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1967_fu_242_p2_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_icmp_ln1967_fu_242_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1967_fu_242_p2_carry__2_O_UNCONNECTED;
  wire [2:0]NLW_icmp_ln1968_fu_257_p2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1968_fu_257_p2_carry_O_UNCONNECTED;
  wire [2:0]NLW_icmp_ln1968_fu_257_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1968_fu_257_p2_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_icmp_ln1968_fu_257_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1968_fu_257_p2_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_icmp_ln1968_fu_257_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1968_fu_257_p2_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_j_0_i_reg_227_reg[0]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_j_0_i_reg_227_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_j_0_i_reg_227_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_j_0_i_reg_227_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_j_0_i_reg_227_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_j_0_i_reg_227_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_0_i_reg_227_reg[28]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_j_0_i_reg_227_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_j_0_i_reg_227_reg[8]_i_1_CO_UNCONNECTED ;

  (* OPT_MODIFIED = "PROPCONST" *) 
  GND GND_1
       (.G(rows_reg_273[9]));
  LUT4 #(
    .INIT(16'h0800)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(icmp_ln1968_reg_287),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h7F007F00FFFF7F00)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(CvtColor_1_U0_ap_start),
        .I1(img2_rows_V_c_empty_n),
        .I2(img2_cols_V_c_empty_n),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state5),
        .I1(CvtColor_1_U0_ap_start),
        .I2(img2_rows_V_c_empty_n),
        .I3(img2_cols_V_c_empty_n),
        .I4(Q[0]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFF8F88888888)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I4(icmp_ln1968_fu_257_p2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h0200)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln1968_fu_257_p2),
        .I2(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(icmp_ln1968_reg_287),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\j_0_i_reg_227_reg[0]_0 ),
        .O(\ap_CS_fsm[3]_i_2__1_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h77777000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0_i_2_n_1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[1]),
        .I3(CO),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_1));
  LUT2 #(
    .INIT(4'h1)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(icmp_ln1968_fu_257_p2),
        .I1(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .O(ap_enable_reg_pp0_iter0_i_2_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_1),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h4F404040)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln1968_fu_257_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_1));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(CO),
        .I1(Q[1]),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_1),
        .Q(ap_enable_reg_pp0_iter1_reg_n_1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \cols_reg_268[31]_i_1 
       (.I0(Q[0]),
        .I1(img2_cols_V_c_empty_n),
        .I2(img2_rows_V_c_empty_n),
        .I3(CvtColor_1_U0_ap_start),
        .O(CvtColor_1_U0_p_src_cols_V_read));
  FDRE #(
    .INIT(1'b0)) 
    \cols_reg_268_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(out[4]),
        .Q(cols_reg_268[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cols_reg_268_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(out[6]),
        .Q(cols_reg_268[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cols_reg_268_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(out[7]),
        .Q(cols_reg_268[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cols_reg_268_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(out[9]),
        .Q(cols_reg_268[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \i_0_i_reg_216[30]_i_1 
       (.I0(CvtColor_1_U0_ap_start),
        .I1(img2_rows_V_c_empty_n),
        .I2(img2_cols_V_c_empty_n),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state5),
        .O(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[0]),
        .Q(\i_0_i_reg_216_reg_n_1_[0] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[10]),
        .Q(\i_0_i_reg_216_reg_n_1_[10] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[11]),
        .Q(\i_0_i_reg_216_reg_n_1_[11] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[12]),
        .Q(\i_0_i_reg_216_reg_n_1_[12] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[13]),
        .Q(\i_0_i_reg_216_reg_n_1_[13] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[14]),
        .Q(\i_0_i_reg_216_reg_n_1_[14] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[15]),
        .Q(\i_0_i_reg_216_reg_n_1_[15] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[16]),
        .Q(\i_0_i_reg_216_reg_n_1_[16] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[17]),
        .Q(\i_0_i_reg_216_reg_n_1_[17] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[18]),
        .Q(\i_0_i_reg_216_reg_n_1_[18] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[19]),
        .Q(\i_0_i_reg_216_reg_n_1_[19] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[1]),
        .Q(\i_0_i_reg_216_reg_n_1_[1] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[20]),
        .Q(\i_0_i_reg_216_reg_n_1_[20] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[21]),
        .Q(\i_0_i_reg_216_reg_n_1_[21] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[22]),
        .Q(\i_0_i_reg_216_reg_n_1_[22] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[23]),
        .Q(\i_0_i_reg_216_reg_n_1_[23] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[24]),
        .Q(\i_0_i_reg_216_reg_n_1_[24] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[25]),
        .Q(\i_0_i_reg_216_reg_n_1_[25] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[26]),
        .Q(\i_0_i_reg_216_reg_n_1_[26] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[27]),
        .Q(\i_0_i_reg_216_reg_n_1_[27] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[28]),
        .Q(\i_0_i_reg_216_reg_n_1_[28] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[29]),
        .Q(\i_0_i_reg_216_reg_n_1_[29] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[2]),
        .Q(\i_0_i_reg_216_reg_n_1_[2] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[30]),
        .Q(\i_0_i_reg_216_reg_n_1_[30] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[3]),
        .Q(\i_0_i_reg_216_reg_n_1_[3] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[4]),
        .Q(\i_0_i_reg_216_reg_n_1_[4] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[5]),
        .Q(\i_0_i_reg_216_reg_n_1_[5] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[6]),
        .Q(\i_0_i_reg_216_reg_n_1_[6] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[7]),
        .Q(\i_0_i_reg_216_reg_n_1_[7] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[8]),
        .Q(\i_0_i_reg_216_reg_n_1_[8] ),
        .R(i_0_i_reg_216));
  FDRE #(
    .INIT(1'b0)) 
    \i_0_i_reg_216_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_282[9]),
        .Q(\i_0_i_reg_216_reg_n_1_[9] ),
        .R(i_0_i_reg_216));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_282[0]_i_1 
       (.I0(\i_0_i_reg_216_reg_n_1_[0] ),
        .O(i_fu_247_p2[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[0]),
        .Q(i_reg_282[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[10]),
        .Q(i_reg_282[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[11]),
        .Q(i_reg_282[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[12]),
        .Q(i_reg_282[12]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \i_reg_282_reg[12]_i_1 
       (.CI(\i_reg_282_reg[8]_i_1_n_1 ),
        .CO({\i_reg_282_reg[12]_i_1_n_1 ,\NLW_i_reg_282_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_247_p2[12:9]),
        .S({\i_0_i_reg_216_reg_n_1_[12] ,\i_0_i_reg_216_reg_n_1_[11] ,\i_0_i_reg_216_reg_n_1_[10] ,\i_0_i_reg_216_reg_n_1_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[13]),
        .Q(i_reg_282[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[14]),
        .Q(i_reg_282[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[15]),
        .Q(i_reg_282[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[16]),
        .Q(i_reg_282[16]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \i_reg_282_reg[16]_i_1 
       (.CI(\i_reg_282_reg[12]_i_1_n_1 ),
        .CO({\i_reg_282_reg[16]_i_1_n_1 ,\NLW_i_reg_282_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_247_p2[16:13]),
        .S({\i_0_i_reg_216_reg_n_1_[16] ,\i_0_i_reg_216_reg_n_1_[15] ,\i_0_i_reg_216_reg_n_1_[14] ,\i_0_i_reg_216_reg_n_1_[13] }));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[17]),
        .Q(i_reg_282[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[18]),
        .Q(i_reg_282[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[19]),
        .Q(i_reg_282[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[1]),
        .Q(i_reg_282[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[20]),
        .Q(i_reg_282[20]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \i_reg_282_reg[20]_i_1 
       (.CI(\i_reg_282_reg[16]_i_1_n_1 ),
        .CO({\i_reg_282_reg[20]_i_1_n_1 ,\NLW_i_reg_282_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_247_p2[20:17]),
        .S({\i_0_i_reg_216_reg_n_1_[20] ,\i_0_i_reg_216_reg_n_1_[19] ,\i_0_i_reg_216_reg_n_1_[18] ,\i_0_i_reg_216_reg_n_1_[17] }));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[21]),
        .Q(i_reg_282[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[22]),
        .Q(i_reg_282[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[23]),
        .Q(i_reg_282[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[24]),
        .Q(i_reg_282[24]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \i_reg_282_reg[24]_i_1 
       (.CI(\i_reg_282_reg[20]_i_1_n_1 ),
        .CO({\i_reg_282_reg[24]_i_1_n_1 ,\NLW_i_reg_282_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_247_p2[24:21]),
        .S({\i_0_i_reg_216_reg_n_1_[24] ,\i_0_i_reg_216_reg_n_1_[23] ,\i_0_i_reg_216_reg_n_1_[22] ,\i_0_i_reg_216_reg_n_1_[21] }));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[25]),
        .Q(i_reg_282[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[26]),
        .Q(i_reg_282[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[27]),
        .Q(i_reg_282[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[28]),
        .Q(i_reg_282[28]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \i_reg_282_reg[28]_i_1 
       (.CI(\i_reg_282_reg[24]_i_1_n_1 ),
        .CO({\i_reg_282_reg[28]_i_1_n_1 ,\NLW_i_reg_282_reg[28]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_247_p2[28:25]),
        .S({\i_0_i_reg_216_reg_n_1_[28] ,\i_0_i_reg_216_reg_n_1_[27] ,\i_0_i_reg_216_reg_n_1_[26] ,\i_0_i_reg_216_reg_n_1_[25] }));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[29]),
        .Q(i_reg_282[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[2]),
        .Q(i_reg_282[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[30]),
        .Q(i_reg_282[30]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \i_reg_282_reg[30]_i_1 
       (.CI(\i_reg_282_reg[28]_i_1_n_1 ),
        .CO(\NLW_i_reg_282_reg[30]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_282_reg[30]_i_1_O_UNCONNECTED [3:2],i_fu_247_p2[30:29]}),
        .S({1'b0,1'b0,\i_0_i_reg_216_reg_n_1_[30] ,\i_0_i_reg_216_reg_n_1_[29] }));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[3]),
        .Q(i_reg_282[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[4]),
        .Q(i_reg_282[4]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \i_reg_282_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_reg_282_reg[4]_i_1_n_1 ,\NLW_i_reg_282_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\i_0_i_reg_216_reg_n_1_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_247_p2[4:1]),
        .S({\i_0_i_reg_216_reg_n_1_[4] ,\i_0_i_reg_216_reg_n_1_[3] ,\i_0_i_reg_216_reg_n_1_[2] ,\i_0_i_reg_216_reg_n_1_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[5]),
        .Q(i_reg_282[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[6]),
        .Q(i_reg_282[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[7]),
        .Q(i_reg_282[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[8]),
        .Q(i_reg_282[8]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \i_reg_282_reg[8]_i_1 
       (.CI(\i_reg_282_reg[4]_i_1_n_1 ),
        .CO({\i_reg_282_reg[8]_i_1_n_1 ,\NLW_i_reg_282_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_247_p2[8:5]),
        .S({\i_0_i_reg_216_reg_n_1_[8] ,\i_0_i_reg_216_reg_n_1_[7] ,\i_0_i_reg_216_reg_n_1_[6] ,\i_0_i_reg_216_reg_n_1_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \i_reg_282_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_247_p2[9]),
        .Q(i_reg_282[9]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 icmp_ln1967_fu_242_p2_carry__0
       (.CI(1'b0),
        .CO({icmp_ln1967_fu_242_p2_carry__0_n_1,NLW_icmp_ln1967_fu_242_p2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(rows_reg_273[9]),
        .DI({rows_reg_273[9],rows_reg_273[9],icmp_ln1967_fu_242_p2_carry__0_i_3_n_1,icmp_ln1967_fu_242_p2_carry__0_i_4_n_1}),
        .O(NLW_icmp_ln1967_fu_242_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1967_fu_242_p2_carry__0_i_5_n_1,icmp_ln1967_fu_242_p2_carry__0_i_6_n_1,icmp_ln1967_fu_242_p2_carry__0_i_7_n_1,icmp_ln1967_fu_242_p2_carry__0_i_8_n_1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1967_fu_242_p2_carry__0_i_3
       (.I0(\i_0_i_reg_216_reg_n_1_[11] ),
        .I1(rows_reg_273[10]),
        .I2(\i_0_i_reg_216_reg_n_1_[10] ),
        .O(icmp_ln1967_fu_242_p2_carry__0_i_3_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1967_fu_242_p2_carry__0_i_4
       (.I0(\i_0_i_reg_216_reg_n_1_[9] ),
        .I1(rows_reg_273[8]),
        .I2(\i_0_i_reg_216_reg_n_1_[8] ),
        .O(icmp_ln1967_fu_242_p2_carry__0_i_4_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1967_fu_242_p2_carry__0_i_5
       (.I0(\i_0_i_reg_216_reg_n_1_[15] ),
        .I1(\i_0_i_reg_216_reg_n_1_[14] ),
        .O(icmp_ln1967_fu_242_p2_carry__0_i_5_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1967_fu_242_p2_carry__0_i_6
       (.I0(\i_0_i_reg_216_reg_n_1_[13] ),
        .I1(\i_0_i_reg_216_reg_n_1_[12] ),
        .O(icmp_ln1967_fu_242_p2_carry__0_i_6_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1967_fu_242_p2_carry__0_i_7
       (.I0(\i_0_i_reg_216_reg_n_1_[11] ),
        .I1(\i_0_i_reg_216_reg_n_1_[10] ),
        .I2(rows_reg_273[10]),
        .O(icmp_ln1967_fu_242_p2_carry__0_i_7_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1967_fu_242_p2_carry__0_i_8
       (.I0(\i_0_i_reg_216_reg_n_1_[9] ),
        .I1(\i_0_i_reg_216_reg_n_1_[8] ),
        .I2(rows_reg_273[8]),
        .O(icmp_ln1967_fu_242_p2_carry__0_i_8_n_1));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 icmp_ln1967_fu_242_p2_carry__1
       (.CI(icmp_ln1967_fu_242_p2_carry__0_n_1),
        .CO({icmp_ln1967_fu_242_p2_carry__1_n_1,NLW_icmp_ln1967_fu_242_p2_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({rows_reg_273[9],rows_reg_273[9],rows_reg_273[9],rows_reg_273[9]}),
        .O(NLW_icmp_ln1967_fu_242_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1967_fu_242_p2_carry__1_i_5_n_1,icmp_ln1967_fu_242_p2_carry__1_i_6_n_1,icmp_ln1967_fu_242_p2_carry__1_i_7_n_1,icmp_ln1967_fu_242_p2_carry__1_i_8_n_1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1967_fu_242_p2_carry__1_i_5
       (.I0(\i_0_i_reg_216_reg_n_1_[23] ),
        .I1(\i_0_i_reg_216_reg_n_1_[22] ),
        .O(icmp_ln1967_fu_242_p2_carry__1_i_5_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1967_fu_242_p2_carry__1_i_6
       (.I0(\i_0_i_reg_216_reg_n_1_[21] ),
        .I1(\i_0_i_reg_216_reg_n_1_[20] ),
        .O(icmp_ln1967_fu_242_p2_carry__1_i_6_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1967_fu_242_p2_carry__1_i_7
       (.I0(\i_0_i_reg_216_reg_n_1_[19] ),
        .I1(\i_0_i_reg_216_reg_n_1_[18] ),
        .O(icmp_ln1967_fu_242_p2_carry__1_i_7_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1967_fu_242_p2_carry__1_i_8
       (.I0(\i_0_i_reg_216_reg_n_1_[17] ),
        .I1(\i_0_i_reg_216_reg_n_1_[16] ),
        .O(icmp_ln1967_fu_242_p2_carry__1_i_8_n_1));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 icmp_ln1967_fu_242_p2_carry__2
       (.CI(icmp_ln1967_fu_242_p2_carry__1_n_1),
        .CO({CO,NLW_icmp_ln1967_fu_242_p2_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({rows_reg_273[9],rows_reg_273[9],rows_reg_273[9],rows_reg_273[9]}),
        .O(NLW_icmp_ln1967_fu_242_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1967_fu_242_p2_carry__2_i_5_n_1,icmp_ln1967_fu_242_p2_carry__2_i_6_n_1,icmp_ln1967_fu_242_p2_carry__2_i_7_n_1,icmp_ln1967_fu_242_p2_carry__2_i_8_n_1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1967_fu_242_p2_carry__2_i_5
       (.I0(\i_0_i_reg_216_reg_n_1_[30] ),
        .O(icmp_ln1967_fu_242_p2_carry__2_i_5_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1967_fu_242_p2_carry__2_i_6
       (.I0(\i_0_i_reg_216_reg_n_1_[29] ),
        .I1(\i_0_i_reg_216_reg_n_1_[28] ),
        .O(icmp_ln1967_fu_242_p2_carry__2_i_6_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1967_fu_242_p2_carry__2_i_7
       (.I0(\i_0_i_reg_216_reg_n_1_[27] ),
        .I1(\i_0_i_reg_216_reg_n_1_[26] ),
        .O(icmp_ln1967_fu_242_p2_carry__2_i_7_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1967_fu_242_p2_carry__2_i_8
       (.I0(\i_0_i_reg_216_reg_n_1_[25] ),
        .I1(\i_0_i_reg_216_reg_n_1_[24] ),
        .O(icmp_ln1967_fu_242_p2_carry__2_i_8_n_1));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 icmp_ln1968_fu_257_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1968_fu_257_p2_carry_n_1,NLW_icmp_ln1968_fu_257_p2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({icmp_ln1968_fu_257_p2_carry_i_1_n_1,icmp_ln1968_fu_257_p2_carry_i_2_n_1,rows_reg_273[9],rows_reg_273[9]}),
        .O(NLW_icmp_ln1968_fu_257_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1968_fu_257_p2_carry_i_5_n_1,icmp_ln1968_fu_257_p2_carry_i_6_n_1,icmp_ln1968_fu_257_p2_carry_i_7_n_1,icmp_ln1968_fu_257_p2_carry_i_8_n_1}));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 icmp_ln1968_fu_257_p2_carry__0
       (.CI(icmp_ln1968_fu_257_p2_carry_n_1),
        .CO({icmp_ln1968_fu_257_p2_carry__0_n_1,NLW_icmp_ln1968_fu_257_p2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({rows_reg_273[9],rows_reg_273[9],rows_reg_273[9],icmp_ln1968_fu_257_p2_carry__0_i_4_n_1}),
        .O(NLW_icmp_ln1968_fu_257_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1968_fu_257_p2_carry__0_i_5_n_1,icmp_ln1968_fu_257_p2_carry__0_i_6_n_1,icmp_ln1968_fu_257_p2_carry__0_i_7_n_1,icmp_ln1968_fu_257_p2_carry__0_i_8_n_1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1968_fu_257_p2_carry__0_i_4
       (.I0(cols_reg_268[9]),
        .I1(j_0_i_reg_227_reg[9]),
        .O(icmp_ln1968_fu_257_p2_carry__0_i_4_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_257_p2_carry__0_i_5
       (.I0(j_0_i_reg_227_reg[15]),
        .I1(j_0_i_reg_227_reg[14]),
        .O(icmp_ln1968_fu_257_p2_carry__0_i_5_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_257_p2_carry__0_i_6
       (.I0(j_0_i_reg_227_reg[13]),
        .I1(j_0_i_reg_227_reg[12]),
        .O(icmp_ln1968_fu_257_p2_carry__0_i_6_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_257_p2_carry__0_i_7
       (.I0(j_0_i_reg_227_reg[11]),
        .I1(j_0_i_reg_227_reg[10]),
        .O(icmp_ln1968_fu_257_p2_carry__0_i_7_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h09)) 
    icmp_ln1968_fu_257_p2_carry__0_i_8
       (.I0(j_0_i_reg_227_reg[9]),
        .I1(cols_reg_268[9]),
        .I2(j_0_i_reg_227_reg[8]),
        .O(icmp_ln1968_fu_257_p2_carry__0_i_8_n_1));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 icmp_ln1968_fu_257_p2_carry__1
       (.CI(icmp_ln1968_fu_257_p2_carry__0_n_1),
        .CO({icmp_ln1968_fu_257_p2_carry__1_n_1,NLW_icmp_ln1968_fu_257_p2_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({rows_reg_273[9],rows_reg_273[9],rows_reg_273[9],rows_reg_273[9]}),
        .O(NLW_icmp_ln1968_fu_257_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1968_fu_257_p2_carry__1_i_5_n_1,icmp_ln1968_fu_257_p2_carry__1_i_6_n_1,icmp_ln1968_fu_257_p2_carry__1_i_7_n_1,icmp_ln1968_fu_257_p2_carry__1_i_8_n_1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_257_p2_carry__1_i_5
       (.I0(j_0_i_reg_227_reg[23]),
        .I1(j_0_i_reg_227_reg[22]),
        .O(icmp_ln1968_fu_257_p2_carry__1_i_5_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_257_p2_carry__1_i_6
       (.I0(j_0_i_reg_227_reg[21]),
        .I1(j_0_i_reg_227_reg[20]),
        .O(icmp_ln1968_fu_257_p2_carry__1_i_6_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_257_p2_carry__1_i_7
       (.I0(j_0_i_reg_227_reg[19]),
        .I1(j_0_i_reg_227_reg[18]),
        .O(icmp_ln1968_fu_257_p2_carry__1_i_7_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_257_p2_carry__1_i_8
       (.I0(j_0_i_reg_227_reg[17]),
        .I1(j_0_i_reg_227_reg[16]),
        .O(icmp_ln1968_fu_257_p2_carry__1_i_8_n_1));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 icmp_ln1968_fu_257_p2_carry__2
       (.CI(icmp_ln1968_fu_257_p2_carry__1_n_1),
        .CO({icmp_ln1968_fu_257_p2,NLW_icmp_ln1968_fu_257_p2_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({rows_reg_273[9],rows_reg_273[9],rows_reg_273[9],rows_reg_273[9]}),
        .O(NLW_icmp_ln1968_fu_257_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1968_fu_257_p2_carry__2_i_5_n_1,icmp_ln1968_fu_257_p2_carry__2_i_6_n_1,icmp_ln1968_fu_257_p2_carry__2_i_7_n_1,icmp_ln1968_fu_257_p2_carry__2_i_8_n_1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln1968_fu_257_p2_carry__2_i_5
       (.I0(j_0_i_reg_227_reg[30]),
        .O(icmp_ln1968_fu_257_p2_carry__2_i_5_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_257_p2_carry__2_i_6
       (.I0(j_0_i_reg_227_reg[29]),
        .I1(j_0_i_reg_227_reg[28]),
        .O(icmp_ln1968_fu_257_p2_carry__2_i_6_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_257_p2_carry__2_i_7
       (.I0(j_0_i_reg_227_reg[27]),
        .I1(j_0_i_reg_227_reg[26]),
        .O(icmp_ln1968_fu_257_p2_carry__2_i_7_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_257_p2_carry__2_i_8
       (.I0(j_0_i_reg_227_reg[25]),
        .I1(j_0_i_reg_227_reg[24]),
        .O(icmp_ln1968_fu_257_p2_carry__2_i_8_n_1));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1968_fu_257_p2_carry_i_1
       (.I0(cols_reg_268[7]),
        .I1(j_0_i_reg_227_reg[7]),
        .I2(cols_reg_268[6]),
        .I3(j_0_i_reg_227_reg[6]),
        .O(icmp_ln1968_fu_257_p2_carry_i_1_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1968_fu_257_p2_carry_i_2
       (.I0(j_0_i_reg_227_reg[5]),
        .I1(cols_reg_268[4]),
        .I2(j_0_i_reg_227_reg[4]),
        .O(icmp_ln1968_fu_257_p2_carry_i_2_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1968_fu_257_p2_carry_i_5
       (.I0(j_0_i_reg_227_reg[7]),
        .I1(cols_reg_268[7]),
        .I2(j_0_i_reg_227_reg[6]),
        .I3(cols_reg_268[6]),
        .O(icmp_ln1968_fu_257_p2_carry_i_5_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1968_fu_257_p2_carry_i_6
       (.I0(j_0_i_reg_227_reg[5]),
        .I1(j_0_i_reg_227_reg[4]),
        .I2(cols_reg_268[4]),
        .O(icmp_ln1968_fu_257_p2_carry_i_6_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_257_p2_carry_i_7
       (.I0(j_0_i_reg_227_reg[3]),
        .I1(j_0_i_reg_227_reg[2]),
        .O(icmp_ln1968_fu_257_p2_carry_i_7_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1968_fu_257_p2_carry_i_8
       (.I0(j_0_i_reg_227_reg[1]),
        .I1(j_0_i_reg_227_reg[0]),
        .O(icmp_ln1968_fu_257_p2_carry_i_8_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1968_reg_287[0]_i_1 
       (.I0(icmp_ln1968_fu_257_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I3(icmp_ln1968_reg_287),
        .O(\icmp_ln1968_reg_287[0]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \icmp_ln1968_reg_287_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1968_reg_287[0]_i_1_n_1 ),
        .Q(icmp_ln1968_reg_287),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFF000000000000)) 
    \j_0_i_reg_227[0]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln1968_fu_257_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(CO),
        .O(j_0_i_reg_227));
  LUT4 #(
    .INIT(16'h4000)) 
    \j_0_i_reg_227[0]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln1968_fu_257_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(j_0_i_reg_2270));
  LUT1 #(
    .INIT(2'h1)) 
    \j_0_i_reg_227[0]_i_4 
       (.I0(j_0_i_reg_227_reg[0]),
        .O(\j_0_i_reg_227[0]_i_4_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[0] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[0]_i_3_n_8 ),
        .Q(j_0_i_reg_227_reg[0]),
        .R(j_0_i_reg_227));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \j_0_i_reg_227_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_0_i_reg_227_reg[0]_i_3_n_1 ,\NLW_j_0_i_reg_227_reg[0]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_0_i_reg_227_reg[0]_i_3_n_5 ,\j_0_i_reg_227_reg[0]_i_3_n_6 ,\j_0_i_reg_227_reg[0]_i_3_n_7 ,\j_0_i_reg_227_reg[0]_i_3_n_8 }),
        .S({j_0_i_reg_227_reg[3:1],\j_0_i_reg_227[0]_i_4_n_1 }));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[10] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[8]_i_1_n_6 ),
        .Q(j_0_i_reg_227_reg[10]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[11] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[8]_i_1_n_5 ),
        .Q(j_0_i_reg_227_reg[11]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[12] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[12]_i_1_n_8 ),
        .Q(j_0_i_reg_227_reg[12]),
        .R(j_0_i_reg_227));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \j_0_i_reg_227_reg[12]_i_1 
       (.CI(\j_0_i_reg_227_reg[8]_i_1_n_1 ),
        .CO({\j_0_i_reg_227_reg[12]_i_1_n_1 ,\NLW_j_0_i_reg_227_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_0_i_reg_227_reg[12]_i_1_n_5 ,\j_0_i_reg_227_reg[12]_i_1_n_6 ,\j_0_i_reg_227_reg[12]_i_1_n_7 ,\j_0_i_reg_227_reg[12]_i_1_n_8 }),
        .S(j_0_i_reg_227_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[13] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[12]_i_1_n_7 ),
        .Q(j_0_i_reg_227_reg[13]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[14] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[12]_i_1_n_6 ),
        .Q(j_0_i_reg_227_reg[14]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[15] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[12]_i_1_n_5 ),
        .Q(j_0_i_reg_227_reg[15]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[16] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[16]_i_1_n_8 ),
        .Q(j_0_i_reg_227_reg[16]),
        .R(j_0_i_reg_227));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \j_0_i_reg_227_reg[16]_i_1 
       (.CI(\j_0_i_reg_227_reg[12]_i_1_n_1 ),
        .CO({\j_0_i_reg_227_reg[16]_i_1_n_1 ,\NLW_j_0_i_reg_227_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_0_i_reg_227_reg[16]_i_1_n_5 ,\j_0_i_reg_227_reg[16]_i_1_n_6 ,\j_0_i_reg_227_reg[16]_i_1_n_7 ,\j_0_i_reg_227_reg[16]_i_1_n_8 }),
        .S(j_0_i_reg_227_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[17] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[16]_i_1_n_7 ),
        .Q(j_0_i_reg_227_reg[17]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[18] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[16]_i_1_n_6 ),
        .Q(j_0_i_reg_227_reg[18]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[19] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[16]_i_1_n_5 ),
        .Q(j_0_i_reg_227_reg[19]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[1] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[0]_i_3_n_7 ),
        .Q(j_0_i_reg_227_reg[1]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[20] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[20]_i_1_n_8 ),
        .Q(j_0_i_reg_227_reg[20]),
        .R(j_0_i_reg_227));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \j_0_i_reg_227_reg[20]_i_1 
       (.CI(\j_0_i_reg_227_reg[16]_i_1_n_1 ),
        .CO({\j_0_i_reg_227_reg[20]_i_1_n_1 ,\NLW_j_0_i_reg_227_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_0_i_reg_227_reg[20]_i_1_n_5 ,\j_0_i_reg_227_reg[20]_i_1_n_6 ,\j_0_i_reg_227_reg[20]_i_1_n_7 ,\j_0_i_reg_227_reg[20]_i_1_n_8 }),
        .S(j_0_i_reg_227_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[21] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[20]_i_1_n_7 ),
        .Q(j_0_i_reg_227_reg[21]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[22] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[20]_i_1_n_6 ),
        .Q(j_0_i_reg_227_reg[22]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[23] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[20]_i_1_n_5 ),
        .Q(j_0_i_reg_227_reg[23]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[24] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[24]_i_1_n_8 ),
        .Q(j_0_i_reg_227_reg[24]),
        .R(j_0_i_reg_227));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \j_0_i_reg_227_reg[24]_i_1 
       (.CI(\j_0_i_reg_227_reg[20]_i_1_n_1 ),
        .CO({\j_0_i_reg_227_reg[24]_i_1_n_1 ,\NLW_j_0_i_reg_227_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_0_i_reg_227_reg[24]_i_1_n_5 ,\j_0_i_reg_227_reg[24]_i_1_n_6 ,\j_0_i_reg_227_reg[24]_i_1_n_7 ,\j_0_i_reg_227_reg[24]_i_1_n_8 }),
        .S(j_0_i_reg_227_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[25] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[24]_i_1_n_7 ),
        .Q(j_0_i_reg_227_reg[25]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[26] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[24]_i_1_n_6 ),
        .Q(j_0_i_reg_227_reg[26]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[27] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[24]_i_1_n_5 ),
        .Q(j_0_i_reg_227_reg[27]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[28] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[28]_i_1_n_8 ),
        .Q(j_0_i_reg_227_reg[28]),
        .R(j_0_i_reg_227));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \j_0_i_reg_227_reg[28]_i_1 
       (.CI(\j_0_i_reg_227_reg[24]_i_1_n_1 ),
        .CO(\NLW_j_0_i_reg_227_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_0_i_reg_227_reg[28]_i_1_O_UNCONNECTED [3],\j_0_i_reg_227_reg[28]_i_1_n_6 ,\j_0_i_reg_227_reg[28]_i_1_n_7 ,\j_0_i_reg_227_reg[28]_i_1_n_8 }),
        .S({1'b0,j_0_i_reg_227_reg[30:28]}));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[29] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[28]_i_1_n_7 ),
        .Q(j_0_i_reg_227_reg[29]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[2] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[0]_i_3_n_6 ),
        .Q(j_0_i_reg_227_reg[2]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[30] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[28]_i_1_n_6 ),
        .Q(j_0_i_reg_227_reg[30]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[3] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[0]_i_3_n_5 ),
        .Q(j_0_i_reg_227_reg[3]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[4] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[4]_i_1_n_8 ),
        .Q(j_0_i_reg_227_reg[4]),
        .R(j_0_i_reg_227));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \j_0_i_reg_227_reg[4]_i_1 
       (.CI(\j_0_i_reg_227_reg[0]_i_3_n_1 ),
        .CO({\j_0_i_reg_227_reg[4]_i_1_n_1 ,\NLW_j_0_i_reg_227_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_0_i_reg_227_reg[4]_i_1_n_5 ,\j_0_i_reg_227_reg[4]_i_1_n_6 ,\j_0_i_reg_227_reg[4]_i_1_n_7 ,\j_0_i_reg_227_reg[4]_i_1_n_8 }),
        .S(j_0_i_reg_227_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[5] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[4]_i_1_n_7 ),
        .Q(j_0_i_reg_227_reg[5]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[6] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[4]_i_1_n_6 ),
        .Q(j_0_i_reg_227_reg[6]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[7] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[4]_i_1_n_5 ),
        .Q(j_0_i_reg_227_reg[7]),
        .R(j_0_i_reg_227));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[8] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[8]_i_1_n_8 ),
        .Q(j_0_i_reg_227_reg[8]),
        .R(j_0_i_reg_227));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \j_0_i_reg_227_reg[8]_i_1 
       (.CI(\j_0_i_reg_227_reg[4]_i_1_n_1 ),
        .CO({\j_0_i_reg_227_reg[8]_i_1_n_1 ,\NLW_j_0_i_reg_227_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_0_i_reg_227_reg[8]_i_1_n_5 ,\j_0_i_reg_227_reg[8]_i_1_n_6 ,\j_0_i_reg_227_reg[8]_i_1_n_7 ,\j_0_i_reg_227_reg[8]_i_1_n_8 }),
        .S(j_0_i_reg_227_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \j_0_i_reg_227_reg[9] 
       (.C(ap_clk),
        .CE(j_0_i_reg_2270),
        .D(\j_0_i_reg_227_reg[8]_i_1_n_7 ),
        .Q(j_0_i_reg_227_reg[9]),
        .R(j_0_i_reg_227));
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[2]_i_3 
       (.I0(CvtColor_1_U0_ap_start),
        .I1(Q[1]),
        .I2(CO),
        .O(internal_empty_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rows_reg_273_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_273_reg[31]_0 [10]),
        .Q(rows_reg_273[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rows_reg_273_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_273_reg[31]_0 [8]),
        .Q(rows_reg_273[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Mat2AXIvideo" *) 
module design_2_image_filter_0_1_Mat2AXIvideo
   (CO,
    grp_blackWhite_fu_66_dst_axi_TUSER,
    grp_blackWhite_fu_66_dst_axi_TLAST,
    Q,
    ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg,
    \ap_CS_fsm_reg[1]_0 ,
    internal_empty_n4_out,
    E,
    \ap_CS_fsm_reg[1]_1 ,
    \icmp_ln126_reg_326_reg[0]_0 ,
    \icmp_ln126_reg_326_reg[0]_1 ,
    Mat2AXIvideo_U0_img_cols_V_read,
    internal_empty_n_reg,
    grp_blackWhite_fu_66_ap_done,
    ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg_0,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    ap_sync_reg_grp_blackWhite_fu_66_ap_done,
    shiftReg_ce,
    img3_cols_V_c_empty_n,
    Mat2AXIvideo_U0_ap_start,
    img3_rows_V_c_empty_n,
    \mOutPtr_reg[2] ,
    shiftReg_ce_0,
    img3_data_stream_0_s_empty_n,
    img3_data_stream_1_s_empty_n,
    img3_data_stream_2_s_empty_n,
    \t_V_1_reg_218_reg[0]_0 ,
    out,
    SS,
    \rows_V_reg_302_reg[31]_0 );
  output [0:0]CO;
  output grp_blackWhite_fu_66_dst_axi_TUSER;
  output grp_blackWhite_fu_66_dst_axi_TLAST;
  output [0:0]Q;
  output ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output internal_empty_n4_out;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_1 ;
  output [0:0]\icmp_ln126_reg_326_reg[0]_0 ;
  output \icmp_ln126_reg_326_reg[0]_1 ;
  output Mat2AXIvideo_U0_img_cols_V_read;
  output internal_empty_n_reg;
  output grp_blackWhite_fu_66_ap_done;
  output ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg_0;
  input ap_clk;
  input ap_rst_n;
  input [1:0]\ap_CS_fsm_reg[2]_0 ;
  input \ap_CS_fsm_reg[2]_1 ;
  input ap_sync_reg_grp_blackWhite_fu_66_ap_done;
  input shiftReg_ce;
  input img3_cols_V_c_empty_n;
  input Mat2AXIvideo_U0_ap_start;
  input img3_rows_V_c_empty_n;
  input \mOutPtr_reg[2] ;
  input shiftReg_ce_0;
  input img3_data_stream_0_s_empty_n;
  input img3_data_stream_1_s_empty_n;
  input img3_data_stream_2_s_empty_n;
  input \t_V_1_reg_218_reg[0]_0 ;
  input [31:0]out;
  input [0:0]SS;
  input [31:0]\rows_V_reg_302_reg[31]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[0]_i_2__0_n_1 ;
  wire \ap_CS_fsm[3]_i_2__2_n_1 ;
  wire \ap_CS_fsm[3]_i_3__1_n_1 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_1;
  wire ap_enable_reg_pp0_iter0_i_2__0_n_1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_1;
  wire ap_enable_reg_pp0_iter1_reg_n_1;
  wire ap_sync_reg_grp_blackWhite_fu_66_ap_done;
  wire ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg;
  wire ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg_0;
  wire axi_last_V_fu_270_p2;
  wire axi_last_V_fu_270_p2_carry__0_i_1_n_1;
  wire axi_last_V_fu_270_p2_carry__0_i_2_n_1;
  wire axi_last_V_fu_270_p2_carry__0_i_3_n_1;
  wire axi_last_V_fu_270_p2_carry__0_i_4_n_1;
  wire axi_last_V_fu_270_p2_carry__0_n_1;
  wire axi_last_V_fu_270_p2_carry__1_i_1_n_1;
  wire axi_last_V_fu_270_p2_carry__1_i_2_n_1;
  wire axi_last_V_fu_270_p2_carry__1_i_3_n_1;
  wire axi_last_V_fu_270_p2_carry_i_1_n_1;
  wire axi_last_V_fu_270_p2_carry_i_2_n_1;
  wire axi_last_V_fu_270_p2_carry_i_3_n_1;
  wire axi_last_V_fu_270_p2_carry_i_4_n_1;
  wire axi_last_V_fu_270_p2_carry_n_1;
  wire \axi_last_V_reg_335[0]_i_1_n_1 ;
  wire [31:0]cols_V_reg_307;
  wire grp_blackWhite_fu_66_ap_done;
  wire grp_blackWhite_fu_66_dst_axi_TLAST;
  wire grp_blackWhite_fu_66_dst_axi_TUSER;
  wire [31:0]i_V_fu_249_p2;
  wire i_V_fu_249_p2_carry__0_n_1;
  wire i_V_fu_249_p2_carry__1_n_1;
  wire i_V_fu_249_p2_carry__2_n_1;
  wire i_V_fu_249_p2_carry__3_n_1;
  wire i_V_fu_249_p2_carry__4_n_1;
  wire i_V_fu_249_p2_carry__5_n_1;
  wire i_V_fu_249_p2_carry_n_1;
  wire [31:0]i_V_reg_321;
  wire icmp_ln125_fu_244_p2_carry__0_i_1_n_1;
  wire icmp_ln125_fu_244_p2_carry__0_i_2_n_1;
  wire icmp_ln125_fu_244_p2_carry__0_i_3_n_1;
  wire icmp_ln125_fu_244_p2_carry__0_i_4_n_1;
  wire icmp_ln125_fu_244_p2_carry__0_n_1;
  wire icmp_ln125_fu_244_p2_carry__1_i_1_n_1;
  wire icmp_ln125_fu_244_p2_carry__1_i_2_n_1;
  wire icmp_ln125_fu_244_p2_carry__1_i_3_n_1;
  wire icmp_ln125_fu_244_p2_carry_i_1_n_1;
  wire icmp_ln125_fu_244_p2_carry_i_2_n_1;
  wire icmp_ln125_fu_244_p2_carry_i_3_n_1;
  wire icmp_ln125_fu_244_p2_carry_i_4_n_1;
  wire icmp_ln125_fu_244_p2_carry_n_1;
  wire icmp_ln126_fu_255_p2_carry__0_i_1_n_1;
  wire icmp_ln126_fu_255_p2_carry__0_i_2_n_1;
  wire icmp_ln126_fu_255_p2_carry__0_i_3_n_1;
  wire icmp_ln126_fu_255_p2_carry__0_i_4_n_1;
  wire icmp_ln126_fu_255_p2_carry__0_n_1;
  wire icmp_ln126_fu_255_p2_carry__1_i_1_n_1;
  wire icmp_ln126_fu_255_p2_carry__1_i_2_n_1;
  wire icmp_ln126_fu_255_p2_carry__1_i_3_n_1;
  wire icmp_ln126_fu_255_p2_carry_i_1_n_1;
  wire icmp_ln126_fu_255_p2_carry_i_2_n_1;
  wire icmp_ln126_fu_255_p2_carry_i_3_n_1;
  wire icmp_ln126_fu_255_p2_carry_i_4_n_1;
  wire icmp_ln126_fu_255_p2_carry_n_1;
  wire \icmp_ln126_reg_326[0]_i_1_n_1 ;
  wire [0:0]\icmp_ln126_reg_326_reg[0]_0 ;
  wire \icmp_ln126_reg_326_reg[0]_1 ;
  wire \icmp_ln126_reg_326_reg_n_1_[0] ;
  wire img3_cols_V_c_empty_n;
  wire img3_data_stream_0_s_empty_n;
  wire img3_data_stream_1_s_empty_n;
  wire img3_data_stream_2_s_empty_n;
  wire img3_rows_V_c_empty_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_reg;
  wire \mOutPtr_reg[2] ;
  wire [31:0]out;
  wire [32:0]ret_V_fu_233_p2;
  wire [32:0]ret_V_reg_312;
  wire \ret_V_reg_312[12]_i_5_n_1 ;
  wire \ret_V_reg_312[4]_i_2_n_1 ;
  wire \ret_V_reg_312[8]_i_3_n_1 ;
  wire \ret_V_reg_312[8]_i_4_n_1 ;
  wire \ret_V_reg_312_reg[12]_i_1_n_1 ;
  wire \ret_V_reg_312_reg[16]_i_1_n_1 ;
  wire \ret_V_reg_312_reg[20]_i_1_n_1 ;
  wire \ret_V_reg_312_reg[24]_i_1_n_1 ;
  wire \ret_V_reg_312_reg[28]_i_1_n_1 ;
  wire \ret_V_reg_312_reg[4]_i_1_n_1 ;
  wire \ret_V_reg_312_reg[8]_i_1_n_1 ;
  wire [31:0]rows_V_reg_302;
  wire [31:0]\rows_V_reg_302_reg[31]_0 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire t_V_1_reg_218;
  wire t_V_1_reg_2180;
  wire \t_V_1_reg_218[0]_i_4_n_1 ;
  wire [31:0]t_V_1_reg_218_reg;
  wire \t_V_1_reg_218_reg[0]_0 ;
  wire \t_V_1_reg_218_reg[0]_i_3_n_1 ;
  wire \t_V_1_reg_218_reg[0]_i_3_n_5 ;
  wire \t_V_1_reg_218_reg[0]_i_3_n_6 ;
  wire \t_V_1_reg_218_reg[0]_i_3_n_7 ;
  wire \t_V_1_reg_218_reg[0]_i_3_n_8 ;
  wire \t_V_1_reg_218_reg[12]_i_1_n_1 ;
  wire \t_V_1_reg_218_reg[12]_i_1_n_5 ;
  wire \t_V_1_reg_218_reg[12]_i_1_n_6 ;
  wire \t_V_1_reg_218_reg[12]_i_1_n_7 ;
  wire \t_V_1_reg_218_reg[12]_i_1_n_8 ;
  wire \t_V_1_reg_218_reg[16]_i_1_n_1 ;
  wire \t_V_1_reg_218_reg[16]_i_1_n_5 ;
  wire \t_V_1_reg_218_reg[16]_i_1_n_6 ;
  wire \t_V_1_reg_218_reg[16]_i_1_n_7 ;
  wire \t_V_1_reg_218_reg[16]_i_1_n_8 ;
  wire \t_V_1_reg_218_reg[20]_i_1_n_1 ;
  wire \t_V_1_reg_218_reg[20]_i_1_n_5 ;
  wire \t_V_1_reg_218_reg[20]_i_1_n_6 ;
  wire \t_V_1_reg_218_reg[20]_i_1_n_7 ;
  wire \t_V_1_reg_218_reg[20]_i_1_n_8 ;
  wire \t_V_1_reg_218_reg[24]_i_1_n_1 ;
  wire \t_V_1_reg_218_reg[24]_i_1_n_5 ;
  wire \t_V_1_reg_218_reg[24]_i_1_n_6 ;
  wire \t_V_1_reg_218_reg[24]_i_1_n_7 ;
  wire \t_V_1_reg_218_reg[24]_i_1_n_8 ;
  wire \t_V_1_reg_218_reg[28]_i_1_n_5 ;
  wire \t_V_1_reg_218_reg[28]_i_1_n_6 ;
  wire \t_V_1_reg_218_reg[28]_i_1_n_7 ;
  wire \t_V_1_reg_218_reg[28]_i_1_n_8 ;
  wire \t_V_1_reg_218_reg[4]_i_1_n_1 ;
  wire \t_V_1_reg_218_reg[4]_i_1_n_5 ;
  wire \t_V_1_reg_218_reg[4]_i_1_n_6 ;
  wire \t_V_1_reg_218_reg[4]_i_1_n_7 ;
  wire \t_V_1_reg_218_reg[4]_i_1_n_8 ;
  wire \t_V_1_reg_218_reg[8]_i_1_n_1 ;
  wire \t_V_1_reg_218_reg[8]_i_1_n_5 ;
  wire \t_V_1_reg_218_reg[8]_i_1_n_6 ;
  wire \t_V_1_reg_218_reg[8]_i_1_n_7 ;
  wire \t_V_1_reg_218_reg[8]_i_1_n_8 ;
  wire t_V_reg_207;
  wire \t_V_reg_207_reg_n_1_[0] ;
  wire \t_V_reg_207_reg_n_1_[10] ;
  wire \t_V_reg_207_reg_n_1_[11] ;
  wire \t_V_reg_207_reg_n_1_[12] ;
  wire \t_V_reg_207_reg_n_1_[13] ;
  wire \t_V_reg_207_reg_n_1_[14] ;
  wire \t_V_reg_207_reg_n_1_[15] ;
  wire \t_V_reg_207_reg_n_1_[16] ;
  wire \t_V_reg_207_reg_n_1_[17] ;
  wire \t_V_reg_207_reg_n_1_[18] ;
  wire \t_V_reg_207_reg_n_1_[19] ;
  wire \t_V_reg_207_reg_n_1_[1] ;
  wire \t_V_reg_207_reg_n_1_[20] ;
  wire \t_V_reg_207_reg_n_1_[21] ;
  wire \t_V_reg_207_reg_n_1_[22] ;
  wire \t_V_reg_207_reg_n_1_[23] ;
  wire \t_V_reg_207_reg_n_1_[24] ;
  wire \t_V_reg_207_reg_n_1_[25] ;
  wire \t_V_reg_207_reg_n_1_[26] ;
  wire \t_V_reg_207_reg_n_1_[27] ;
  wire \t_V_reg_207_reg_n_1_[28] ;
  wire \t_V_reg_207_reg_n_1_[29] ;
  wire \t_V_reg_207_reg_n_1_[2] ;
  wire \t_V_reg_207_reg_n_1_[30] ;
  wire \t_V_reg_207_reg_n_1_[31] ;
  wire \t_V_reg_207_reg_n_1_[3] ;
  wire \t_V_reg_207_reg_n_1_[4] ;
  wire \t_V_reg_207_reg_n_1_[5] ;
  wire \t_V_reg_207_reg_n_1_[6] ;
  wire \t_V_reg_207_reg_n_1_[7] ;
  wire \t_V_reg_207_reg_n_1_[8] ;
  wire \t_V_reg_207_reg_n_1_[9] ;
  wire \tmp_user_V_fu_144[0]_i_1_n_1 ;
  wire [2:0]NLW_axi_last_V_fu_270_p2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_axi_last_V_fu_270_p2_carry_O_UNCONNECTED;
  wire [2:0]NLW_axi_last_V_fu_270_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_axi_last_V_fu_270_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_axi_last_V_fu_270_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_axi_last_V_fu_270_p2_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_i_V_fu_249_p2_carry_CO_UNCONNECTED;
  wire [2:0]NLW_i_V_fu_249_p2_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_i_V_fu_249_p2_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_i_V_fu_249_p2_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_i_V_fu_249_p2_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_i_V_fu_249_p2_carry__4_CO_UNCONNECTED;
  wire [2:0]NLW_i_V_fu_249_p2_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_i_V_fu_249_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_i_V_fu_249_p2_carry__6_O_UNCONNECTED;
  wire [2:0]NLW_icmp_ln125_fu_244_p2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln125_fu_244_p2_carry_O_UNCONNECTED;
  wire [2:0]NLW_icmp_ln125_fu_244_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln125_fu_244_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln125_fu_244_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln125_fu_244_p2_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_icmp_ln126_fu_255_p2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln126_fu_255_p2_carry_O_UNCONNECTED;
  wire [2:0]NLW_icmp_ln126_fu_255_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln126_fu_255_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln126_fu_255_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln126_fu_255_p2_carry__1_O_UNCONNECTED;
  wire [2:0]\NLW_ret_V_reg_312_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_ret_V_reg_312_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_ret_V_reg_312_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_ret_V_reg_312_reg[24]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_ret_V_reg_312_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ret_V_reg_312_reg[32]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_ret_V_reg_312_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_ret_V_reg_312_reg[4]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_ret_V_reg_312_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_V_1_reg_218_reg[0]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_V_1_reg_218_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_V_1_reg_218_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_V_1_reg_218_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_V_1_reg_218_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_t_V_1_reg_218_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_V_1_reg_218_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_V_1_reg_218_reg[8]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFBFFFFFFAAAAAAAA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\ap_CS_fsm[0]_i_2__0_n_1 ),
        .I1(img3_cols_V_c_empty_n),
        .I2(ap_done_reg),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(img3_rows_V_c_empty_n),
        .I5(\ap_CS_fsm_reg_n_1_[0] ),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(CO),
        .I1(Q),
        .O(\ap_CS_fsm[0]_i_2__0_n_1 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state5),
        .I1(img3_cols_V_c_empty_n),
        .I2(ap_done_reg),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(img3_rows_V_c_empty_n),
        .I5(\ap_CS_fsm_reg_n_1_[0] ),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFF4FFFFF44444444)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(CO),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[3]_i_2__2_n_1 ),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(\ap_CS_fsm[3]_i_2__2_n_1 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hAAAAA88800000000)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(ap_sync_reg_grp_blackWhite_fu_66_ap_done),
        .I2(CO),
        .I3(Q),
        .I4(ap_done_reg),
        .I5(\ap_CS_fsm_reg[2]_0 [1]),
        .O(ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hAAAAAAAA2AAAAAAA)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(\ap_CS_fsm[3]_i_3__1_n_1 ),
        .I1(img3_data_stream_0_s_empty_n),
        .I2(\ap_CS_fsm_reg[2]_0 [1]),
        .I3(img3_data_stream_1_s_empty_n),
        .I4(img3_data_stream_2_s_empty_n),
        .I5(\t_V_1_reg_218_reg[0]_0 ),
        .O(\ap_CS_fsm[3]_i_2__2_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_3__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_1),
        .I1(\icmp_ln126_reg_326_reg_n_1_[0] ),
        .O(\ap_CS_fsm[3]_i_3__1_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    ap_done_reg_i_1
       (.I0(CO),
        .I1(Q),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg),
        .O(ap_done_reg_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_1),
        .Q(ap_done_reg),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h77770700)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_enable_reg_pp0_iter0_i_2__0_n_1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(CO),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(\ap_CS_fsm[3]_i_2__2_n_1 ),
        .O(ap_enable_reg_pp0_iter0_i_2__0_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_1),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h40404F40)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\ap_CS_fsm[3]_i_2__2_n_1 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_2__0
       (.I0(Q),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_1),
        .Q(ap_enable_reg_pp0_iter1_reg_n_1),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h0000FEEE)) 
    ap_sync_reg_grp_blackWhite_fu_66_ap_done_i_1
       (.I0(ap_sync_reg_grp_blackWhite_fu_66_ap_done),
        .I1(ap_done_reg),
        .I2(Q),
        .I3(CO),
        .I4(ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg),
        .O(ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg_0));
  LUT3 #(
    .INIT(8'hEA)) 
    ap_sync_reg_grp_blackWhite_fu_66_ap_ready_i_2
       (.I0(ap_done_reg),
        .I1(Q),
        .I2(CO),
        .O(grp_blackWhite_fu_66_ap_done));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 axi_last_V_fu_270_p2_carry
       (.CI(1'b0),
        .CO({axi_last_V_fu_270_p2_carry_n_1,NLW_axi_last_V_fu_270_p2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_270_p2_carry_O_UNCONNECTED[3:0]),
        .S({axi_last_V_fu_270_p2_carry_i_1_n_1,axi_last_V_fu_270_p2_carry_i_2_n_1,axi_last_V_fu_270_p2_carry_i_3_n_1,axi_last_V_fu_270_p2_carry_i_4_n_1}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 axi_last_V_fu_270_p2_carry__0
       (.CI(axi_last_V_fu_270_p2_carry_n_1),
        .CO({axi_last_V_fu_270_p2_carry__0_n_1,NLW_axi_last_V_fu_270_p2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_270_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({axi_last_V_fu_270_p2_carry__0_i_1_n_1,axi_last_V_fu_270_p2_carry__0_i_2_n_1,axi_last_V_fu_270_p2_carry__0_i_3_n_1,axi_last_V_fu_270_p2_carry__0_i_4_n_1}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_270_p2_carry__0_i_1
       (.I0(t_V_1_reg_218_reg[21]),
        .I1(ret_V_reg_312[21]),
        .I2(t_V_1_reg_218_reg[22]),
        .I3(ret_V_reg_312[22]),
        .I4(ret_V_reg_312[23]),
        .I5(t_V_1_reg_218_reg[23]),
        .O(axi_last_V_fu_270_p2_carry__0_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_270_p2_carry__0_i_2
       (.I0(t_V_1_reg_218_reg[18]),
        .I1(ret_V_reg_312[18]),
        .I2(t_V_1_reg_218_reg[19]),
        .I3(ret_V_reg_312[19]),
        .I4(ret_V_reg_312[20]),
        .I5(t_V_1_reg_218_reg[20]),
        .O(axi_last_V_fu_270_p2_carry__0_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_270_p2_carry__0_i_3
       (.I0(ret_V_reg_312[17]),
        .I1(t_V_1_reg_218_reg[17]),
        .I2(t_V_1_reg_218_reg[16]),
        .I3(ret_V_reg_312[16]),
        .I4(t_V_1_reg_218_reg[15]),
        .I5(ret_V_reg_312[15]),
        .O(axi_last_V_fu_270_p2_carry__0_i_3_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_270_p2_carry__0_i_4
       (.I0(t_V_1_reg_218_reg[14]),
        .I1(ret_V_reg_312[14]),
        .I2(t_V_1_reg_218_reg[12]),
        .I3(ret_V_reg_312[12]),
        .I4(ret_V_reg_312[13]),
        .I5(t_V_1_reg_218_reg[13]),
        .O(axi_last_V_fu_270_p2_carry__0_i_4_n_1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 axi_last_V_fu_270_p2_carry__1
       (.CI(axi_last_V_fu_270_p2_carry__0_n_1),
        .CO({NLW_axi_last_V_fu_270_p2_carry__1_CO_UNCONNECTED[3],axi_last_V_fu_270_p2,NLW_axi_last_V_fu_270_p2_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_270_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,axi_last_V_fu_270_p2_carry__1_i_1_n_1,axi_last_V_fu_270_p2_carry__1_i_2_n_1,axi_last_V_fu_270_p2_carry__1_i_3_n_1}));
  LUT5 #(
    .INIT(32'h09000009)) 
    axi_last_V_fu_270_p2_carry__1_i_1
       (.I0(t_V_1_reg_218_reg[31]),
        .I1(ret_V_reg_312[31]),
        .I2(ret_V_reg_312[32]),
        .I3(ret_V_reg_312[30]),
        .I4(t_V_1_reg_218_reg[30]),
        .O(axi_last_V_fu_270_p2_carry__1_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_270_p2_carry__1_i_2
       (.I0(ret_V_reg_312[29]),
        .I1(t_V_1_reg_218_reg[29]),
        .I2(t_V_1_reg_218_reg[27]),
        .I3(ret_V_reg_312[27]),
        .I4(t_V_1_reg_218_reg[28]),
        .I5(ret_V_reg_312[28]),
        .O(axi_last_V_fu_270_p2_carry__1_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_270_p2_carry__1_i_3
       (.I0(ret_V_reg_312[26]),
        .I1(t_V_1_reg_218_reg[26]),
        .I2(t_V_1_reg_218_reg[24]),
        .I3(ret_V_reg_312[24]),
        .I4(t_V_1_reg_218_reg[25]),
        .I5(ret_V_reg_312[25]),
        .O(axi_last_V_fu_270_p2_carry__1_i_3_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_270_p2_carry_i_1
       (.I0(ret_V_reg_312[11]),
        .I1(t_V_1_reg_218_reg[11]),
        .I2(t_V_1_reg_218_reg[9]),
        .I3(ret_V_reg_312[9]),
        .I4(t_V_1_reg_218_reg[10]),
        .I5(ret_V_reg_312[10]),
        .O(axi_last_V_fu_270_p2_carry_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_270_p2_carry_i_2
       (.I0(ret_V_reg_312[8]),
        .I1(t_V_1_reg_218_reg[8]),
        .I2(t_V_1_reg_218_reg[6]),
        .I3(ret_V_reg_312[6]),
        .I4(t_V_1_reg_218_reg[7]),
        .I5(ret_V_reg_312[7]),
        .O(axi_last_V_fu_270_p2_carry_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_270_p2_carry_i_3
       (.I0(t_V_1_reg_218_reg[3]),
        .I1(ret_V_reg_312[3]),
        .I2(t_V_1_reg_218_reg[4]),
        .I3(ret_V_reg_312[4]),
        .I4(ret_V_reg_312[5]),
        .I5(t_V_1_reg_218_reg[5]),
        .O(axi_last_V_fu_270_p2_carry_i_3_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_270_p2_carry_i_4
       (.I0(t_V_1_reg_218_reg[2]),
        .I1(ret_V_reg_312[2]),
        .I2(t_V_1_reg_218_reg[0]),
        .I3(ret_V_reg_312[0]),
        .I4(ret_V_reg_312[1]),
        .I5(t_V_1_reg_218_reg[1]),
        .O(axi_last_V_fu_270_p2_carry_i_4_n_1));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \axi_last_V_reg_335[0]_i_1 
       (.I0(axi_last_V_fu_270_p2),
        .I1(\ap_CS_fsm[3]_i_2__2_n_1 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(grp_blackWhite_fu_66_dst_axi_TLAST),
        .O(\axi_last_V_reg_335[0]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_V_reg_335_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_335[0]_i_1_n_1 ),
        .Q(grp_blackWhite_fu_66_dst_axi_TLAST),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \cols_V_reg_307[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(img3_rows_V_c_empty_n),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(ap_done_reg),
        .I4(img3_cols_V_c_empty_n),
        .O(Mat2AXIvideo_U0_img_cols_V_read));
  FDRE #(
    .INIT(1'b0)) 
    \cols_V_reg_307_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[4]),
        .Q(cols_V_reg_307[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cols_V_reg_307_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[6]),
        .Q(cols_V_reg_307[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cols_V_reg_307_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[7]),
        .Q(cols_V_reg_307[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cols_V_reg_307_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[9]),
        .Q(cols_V_reg_307[9]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 i_V_fu_249_p2_carry
       (.CI(1'b0),
        .CO({i_V_fu_249_p2_carry_n_1,NLW_i_V_fu_249_p2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\t_V_reg_207_reg_n_1_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_249_p2[4:1]),
        .S({\t_V_reg_207_reg_n_1_[4] ,\t_V_reg_207_reg_n_1_[3] ,\t_V_reg_207_reg_n_1_[2] ,\t_V_reg_207_reg_n_1_[1] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 i_V_fu_249_p2_carry__0
       (.CI(i_V_fu_249_p2_carry_n_1),
        .CO({i_V_fu_249_p2_carry__0_n_1,NLW_i_V_fu_249_p2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_249_p2[8:5]),
        .S({\t_V_reg_207_reg_n_1_[8] ,\t_V_reg_207_reg_n_1_[7] ,\t_V_reg_207_reg_n_1_[6] ,\t_V_reg_207_reg_n_1_[5] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 i_V_fu_249_p2_carry__1
       (.CI(i_V_fu_249_p2_carry__0_n_1),
        .CO({i_V_fu_249_p2_carry__1_n_1,NLW_i_V_fu_249_p2_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_249_p2[12:9]),
        .S({\t_V_reg_207_reg_n_1_[12] ,\t_V_reg_207_reg_n_1_[11] ,\t_V_reg_207_reg_n_1_[10] ,\t_V_reg_207_reg_n_1_[9] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 i_V_fu_249_p2_carry__2
       (.CI(i_V_fu_249_p2_carry__1_n_1),
        .CO({i_V_fu_249_p2_carry__2_n_1,NLW_i_V_fu_249_p2_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_249_p2[16:13]),
        .S({\t_V_reg_207_reg_n_1_[16] ,\t_V_reg_207_reg_n_1_[15] ,\t_V_reg_207_reg_n_1_[14] ,\t_V_reg_207_reg_n_1_[13] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 i_V_fu_249_p2_carry__3
       (.CI(i_V_fu_249_p2_carry__2_n_1),
        .CO({i_V_fu_249_p2_carry__3_n_1,NLW_i_V_fu_249_p2_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_249_p2[20:17]),
        .S({\t_V_reg_207_reg_n_1_[20] ,\t_V_reg_207_reg_n_1_[19] ,\t_V_reg_207_reg_n_1_[18] ,\t_V_reg_207_reg_n_1_[17] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 i_V_fu_249_p2_carry__4
       (.CI(i_V_fu_249_p2_carry__3_n_1),
        .CO({i_V_fu_249_p2_carry__4_n_1,NLW_i_V_fu_249_p2_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_249_p2[24:21]),
        .S({\t_V_reg_207_reg_n_1_[24] ,\t_V_reg_207_reg_n_1_[23] ,\t_V_reg_207_reg_n_1_[22] ,\t_V_reg_207_reg_n_1_[21] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 i_V_fu_249_p2_carry__5
       (.CI(i_V_fu_249_p2_carry__4_n_1),
        .CO({i_V_fu_249_p2_carry__5_n_1,NLW_i_V_fu_249_p2_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_249_p2[28:25]),
        .S({\t_V_reg_207_reg_n_1_[28] ,\t_V_reg_207_reg_n_1_[27] ,\t_V_reg_207_reg_n_1_[26] ,\t_V_reg_207_reg_n_1_[25] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 i_V_fu_249_p2_carry__6
       (.CI(i_V_fu_249_p2_carry__5_n_1),
        .CO(NLW_i_V_fu_249_p2_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_V_fu_249_p2_carry__6_O_UNCONNECTED[3],i_V_fu_249_p2[31:29]}),
        .S({1'b0,\t_V_reg_207_reg_n_1_[31] ,\t_V_reg_207_reg_n_1_[30] ,\t_V_reg_207_reg_n_1_[29] }));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_321[0]_i_1 
       (.I0(\t_V_reg_207_reg_n_1_[0] ),
        .O(i_V_fu_249_p2[0]));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[0]),
        .Q(i_V_reg_321[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[10]),
        .Q(i_V_reg_321[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[11]),
        .Q(i_V_reg_321[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[12]),
        .Q(i_V_reg_321[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[13]),
        .Q(i_V_reg_321[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[14]),
        .Q(i_V_reg_321[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[15]),
        .Q(i_V_reg_321[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[16]),
        .Q(i_V_reg_321[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[17]),
        .Q(i_V_reg_321[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[18]),
        .Q(i_V_reg_321[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[19]),
        .Q(i_V_reg_321[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[1]),
        .Q(i_V_reg_321[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[20]),
        .Q(i_V_reg_321[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[21]),
        .Q(i_V_reg_321[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[22]),
        .Q(i_V_reg_321[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[23]),
        .Q(i_V_reg_321[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[24]),
        .Q(i_V_reg_321[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[25]),
        .Q(i_V_reg_321[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[26]),
        .Q(i_V_reg_321[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[27]),
        .Q(i_V_reg_321[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[28]),
        .Q(i_V_reg_321[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[29]),
        .Q(i_V_reg_321[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[2]),
        .Q(i_V_reg_321[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[30]),
        .Q(i_V_reg_321[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[31]),
        .Q(i_V_reg_321[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[3]),
        .Q(i_V_reg_321[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[4]),
        .Q(i_V_reg_321[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[5]),
        .Q(i_V_reg_321[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[6]),
        .Q(i_V_reg_321[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[7]),
        .Q(i_V_reg_321[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[8]),
        .Q(i_V_reg_321[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_V_reg_321_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_249_p2[9]),
        .Q(i_V_reg_321[9]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 icmp_ln125_fu_244_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln125_fu_244_p2_carry_n_1,NLW_icmp_ln125_fu_244_p2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln125_fu_244_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln125_fu_244_p2_carry_i_1_n_1,icmp_ln125_fu_244_p2_carry_i_2_n_1,icmp_ln125_fu_244_p2_carry_i_3_n_1,icmp_ln125_fu_244_p2_carry_i_4_n_1}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 icmp_ln125_fu_244_p2_carry__0
       (.CI(icmp_ln125_fu_244_p2_carry_n_1),
        .CO({icmp_ln125_fu_244_p2_carry__0_n_1,NLW_icmp_ln125_fu_244_p2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln125_fu_244_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln125_fu_244_p2_carry__0_i_1_n_1,icmp_ln125_fu_244_p2_carry__0_i_2_n_1,icmp_ln125_fu_244_p2_carry__0_i_3_n_1,icmp_ln125_fu_244_p2_carry__0_i_4_n_1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln125_fu_244_p2_carry__0_i_1
       (.I0(\t_V_reg_207_reg_n_1_[22] ),
        .I1(\t_V_reg_207_reg_n_1_[21] ),
        .I2(\t_V_reg_207_reg_n_1_[23] ),
        .O(icmp_ln125_fu_244_p2_carry__0_i_1_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln125_fu_244_p2_carry__0_i_2
       (.I0(\t_V_reg_207_reg_n_1_[20] ),
        .I1(\t_V_reg_207_reg_n_1_[18] ),
        .I2(\t_V_reg_207_reg_n_1_[19] ),
        .O(icmp_ln125_fu_244_p2_carry__0_i_2_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln125_fu_244_p2_carry__0_i_3
       (.I0(\t_V_reg_207_reg_n_1_[15] ),
        .I1(\t_V_reg_207_reg_n_1_[16] ),
        .I2(\t_V_reg_207_reg_n_1_[17] ),
        .O(icmp_ln125_fu_244_p2_carry__0_i_3_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln125_fu_244_p2_carry__0_i_4
       (.I0(\t_V_reg_207_reg_n_1_[12] ),
        .I1(\t_V_reg_207_reg_n_1_[13] ),
        .I2(\t_V_reg_207_reg_n_1_[14] ),
        .O(icmp_ln125_fu_244_p2_carry__0_i_4_n_1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 icmp_ln125_fu_244_p2_carry__1
       (.CI(icmp_ln125_fu_244_p2_carry__0_n_1),
        .CO({NLW_icmp_ln125_fu_244_p2_carry__1_CO_UNCONNECTED[3],CO,NLW_icmp_ln125_fu_244_p2_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln125_fu_244_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln125_fu_244_p2_carry__1_i_1_n_1,icmp_ln125_fu_244_p2_carry__1_i_2_n_1,icmp_ln125_fu_244_p2_carry__1_i_3_n_1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln125_fu_244_p2_carry__1_i_1
       (.I0(\t_V_reg_207_reg_n_1_[31] ),
        .I1(\t_V_reg_207_reg_n_1_[30] ),
        .O(icmp_ln125_fu_244_p2_carry__1_i_1_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln125_fu_244_p2_carry__1_i_2
       (.I0(\t_V_reg_207_reg_n_1_[29] ),
        .I1(\t_V_reg_207_reg_n_1_[27] ),
        .I2(\t_V_reg_207_reg_n_1_[28] ),
        .O(icmp_ln125_fu_244_p2_carry__1_i_2_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln125_fu_244_p2_carry__1_i_3
       (.I0(\t_V_reg_207_reg_n_1_[24] ),
        .I1(\t_V_reg_207_reg_n_1_[25] ),
        .I2(\t_V_reg_207_reg_n_1_[26] ),
        .O(icmp_ln125_fu_244_p2_carry__1_i_3_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'h0041)) 
    icmp_ln125_fu_244_p2_carry_i_1
       (.I0(\t_V_reg_207_reg_n_1_[9] ),
        .I1(\t_V_reg_207_reg_n_1_[10] ),
        .I2(rows_V_reg_302[10]),
        .I3(\t_V_reg_207_reg_n_1_[11] ),
        .O(icmp_ln125_fu_244_p2_carry_i_1_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    icmp_ln125_fu_244_p2_carry_i_2
       (.I0(\t_V_reg_207_reg_n_1_[7] ),
        .I1(\t_V_reg_207_reg_n_1_[6] ),
        .I2(rows_V_reg_302[8]),
        .I3(\t_V_reg_207_reg_n_1_[8] ),
        .O(icmp_ln125_fu_244_p2_carry_i_2_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln125_fu_244_p2_carry_i_3
       (.I0(\t_V_reg_207_reg_n_1_[3] ),
        .I1(\t_V_reg_207_reg_n_1_[4] ),
        .I2(\t_V_reg_207_reg_n_1_[5] ),
        .O(icmp_ln125_fu_244_p2_carry_i_3_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln125_fu_244_p2_carry_i_4
       (.I0(\t_V_reg_207_reg_n_1_[0] ),
        .I1(\t_V_reg_207_reg_n_1_[1] ),
        .I2(\t_V_reg_207_reg_n_1_[2] ),
        .O(icmp_ln125_fu_244_p2_carry_i_4_n_1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 icmp_ln126_fu_255_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln126_fu_255_p2_carry_n_1,NLW_icmp_ln126_fu_255_p2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln126_fu_255_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln126_fu_255_p2_carry_i_1_n_1,icmp_ln126_fu_255_p2_carry_i_2_n_1,icmp_ln126_fu_255_p2_carry_i_3_n_1,icmp_ln126_fu_255_p2_carry_i_4_n_1}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 icmp_ln126_fu_255_p2_carry__0
       (.CI(icmp_ln126_fu_255_p2_carry_n_1),
        .CO({icmp_ln126_fu_255_p2_carry__0_n_1,NLW_icmp_ln126_fu_255_p2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln126_fu_255_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln126_fu_255_p2_carry__0_i_1_n_1,icmp_ln126_fu_255_p2_carry__0_i_2_n_1,icmp_ln126_fu_255_p2_carry__0_i_3_n_1,icmp_ln126_fu_255_p2_carry__0_i_4_n_1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln126_fu_255_p2_carry__0_i_1
       (.I0(t_V_1_reg_218_reg[23]),
        .I1(t_V_1_reg_218_reg[21]),
        .I2(t_V_1_reg_218_reg[22]),
        .O(icmp_ln126_fu_255_p2_carry__0_i_1_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln126_fu_255_p2_carry__0_i_2
       (.I0(t_V_1_reg_218_reg[20]),
        .I1(t_V_1_reg_218_reg[18]),
        .I2(t_V_1_reg_218_reg[19]),
        .O(icmp_ln126_fu_255_p2_carry__0_i_2_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln126_fu_255_p2_carry__0_i_3
       (.I0(t_V_1_reg_218_reg[17]),
        .I1(t_V_1_reg_218_reg[15]),
        .I2(t_V_1_reg_218_reg[16]),
        .O(icmp_ln126_fu_255_p2_carry__0_i_3_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln126_fu_255_p2_carry__0_i_4
       (.I0(t_V_1_reg_218_reg[12]),
        .I1(t_V_1_reg_218_reg[13]),
        .I2(t_V_1_reg_218_reg[14]),
        .O(icmp_ln126_fu_255_p2_carry__0_i_4_n_1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 icmp_ln126_fu_255_p2_carry__1
       (.CI(icmp_ln126_fu_255_p2_carry__0_n_1),
        .CO({NLW_icmp_ln126_fu_255_p2_carry__1_CO_UNCONNECTED[3],ap_condition_pp0_exit_iter0_state3,NLW_icmp_ln126_fu_255_p2_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln126_fu_255_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln126_fu_255_p2_carry__1_i_1_n_1,icmp_ln126_fu_255_p2_carry__1_i_2_n_1,icmp_ln126_fu_255_p2_carry__1_i_3_n_1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln126_fu_255_p2_carry__1_i_1
       (.I0(t_V_1_reg_218_reg[31]),
        .I1(t_V_1_reg_218_reg[30]),
        .O(icmp_ln126_fu_255_p2_carry__1_i_1_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln126_fu_255_p2_carry__1_i_2
       (.I0(t_V_1_reg_218_reg[29]),
        .I1(t_V_1_reg_218_reg[27]),
        .I2(t_V_1_reg_218_reg[28]),
        .O(icmp_ln126_fu_255_p2_carry__1_i_2_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln126_fu_255_p2_carry__1_i_3
       (.I0(t_V_1_reg_218_reg[26]),
        .I1(t_V_1_reg_218_reg[25]),
        .I2(t_V_1_reg_218_reg[24]),
        .O(icmp_ln126_fu_255_p2_carry__1_i_3_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'h0041)) 
    icmp_ln126_fu_255_p2_carry_i_1
       (.I0(t_V_1_reg_218_reg[11]),
        .I1(t_V_1_reg_218_reg[9]),
        .I2(cols_V_reg_307[9]),
        .I3(t_V_1_reg_218_reg[10]),
        .O(icmp_ln126_fu_255_p2_carry_i_1_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT5 #(
    .INIT(32'h41000041)) 
    icmp_ln126_fu_255_p2_carry_i_2
       (.I0(t_V_1_reg_218_reg[8]),
        .I1(t_V_1_reg_218_reg[6]),
        .I2(cols_V_reg_307[6]),
        .I3(t_V_1_reg_218_reg[7]),
        .I4(cols_V_reg_307[7]),
        .O(icmp_ln126_fu_255_p2_carry_i_2_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    icmp_ln126_fu_255_p2_carry_i_3
       (.I0(t_V_1_reg_218_reg[5]),
        .I1(t_V_1_reg_218_reg[3]),
        .I2(cols_V_reg_307[4]),
        .I3(t_V_1_reg_218_reg[4]),
        .O(icmp_ln126_fu_255_p2_carry_i_3_n_1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln126_fu_255_p2_carry_i_4
       (.I0(t_V_1_reg_218_reg[0]),
        .I1(t_V_1_reg_218_reg[1]),
        .I2(t_V_1_reg_218_reg[2]),
        .O(icmp_ln126_fu_255_p2_carry_i_4_n_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln126_reg_326[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__2_n_1 ),
        .I3(\icmp_ln126_reg_326_reg_n_1_[0] ),
        .O(\icmp_ln126_reg_326[0]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \icmp_ln126_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln126_reg_326[0]_i_1_n_1 ),
        .Q(\icmp_ln126_reg_326_reg_n_1_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA2AAAAAAAAAAAAAA)) 
    internal_full_n_i_2
       (.I0(shiftReg_ce),
        .I1(img3_cols_V_c_empty_n),
        .I2(ap_done_reg),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(img3_rows_V_c_empty_n),
        .I5(\ap_CS_fsm_reg_n_1_[0] ),
        .O(internal_empty_n4_out));
  LUT3 #(
    .INIT(8'h80)) 
    internal_full_n_i_3
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'h0400)) 
    \ireg[24]_i_3__0 
       (.I0(\icmp_ln126_reg_326_reg_n_1_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\ap_CS_fsm[3]_i_2__2_n_1 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\icmp_ln126_reg_326_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__16 
       (.I0(\icmp_ln126_reg_326_reg[0]_1 ),
        .I1(shiftReg_ce_0),
        .O(\icmp_ln126_reg_326_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \mOutPtr[3]_i_1__0 
       (.I0(shiftReg_ce),
        .I1(img3_cols_V_c_empty_n),
        .I2(ap_done_reg),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(img3_rows_V_c_empty_n),
        .I5(\ap_CS_fsm_reg_n_1_[0] ),
        .O(E));
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[3]_i_3 
       (.I0(CO),
        .I1(Q),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(\mOutPtr_reg[2] ),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[12]_i_5 
       (.I0(out[9]),
        .O(\ret_V_reg_312[12]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[4]_i_2 
       (.I0(out[4]),
        .O(\ret_V_reg_312[4]_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[8]_i_3 
       (.I0(out[7]),
        .O(\ret_V_reg_312[8]_i_3_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[8]_i_4 
       (.I0(out[6]),
        .O(\ret_V_reg_312[8]_i_4_n_1 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(1'b1),
        .Q(ret_V_reg_312[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[10]),
        .Q(ret_V_reg_312[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[11]),
        .Q(ret_V_reg_312[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[12]),
        .Q(ret_V_reg_312[12]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \ret_V_reg_312_reg[12]_i_1 
       (.CI(\ret_V_reg_312_reg[8]_i_1_n_1 ),
        .CO({\ret_V_reg_312_reg[12]_i_1_n_1 ,\NLW_ret_V_reg_312_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out[12:9]),
        .O(ret_V_fu_233_p2[12:9]),
        .S({1'b1,1'b1,1'b1,\ret_V_reg_312[12]_i_5_n_1 }));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[13]),
        .Q(ret_V_reg_312[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[14]),
        .Q(ret_V_reg_312[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[15]),
        .Q(ret_V_reg_312[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[16] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[16]),
        .Q(ret_V_reg_312[16]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \ret_V_reg_312_reg[16]_i_1 
       (.CI(\ret_V_reg_312_reg[12]_i_1_n_1 ),
        .CO({\ret_V_reg_312_reg[16]_i_1_n_1 ,\NLW_ret_V_reg_312_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out[16:13]),
        .O(ret_V_fu_233_p2[16:13]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[17] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[17]),
        .Q(ret_V_reg_312[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[18] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[18]),
        .Q(ret_V_reg_312[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[19] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[19]),
        .Q(ret_V_reg_312[19]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(1'b1),
        .Q(ret_V_reg_312[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[20] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[20]),
        .Q(ret_V_reg_312[20]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \ret_V_reg_312_reg[20]_i_1 
       (.CI(\ret_V_reg_312_reg[16]_i_1_n_1 ),
        .CO({\ret_V_reg_312_reg[20]_i_1_n_1 ,\NLW_ret_V_reg_312_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out[20:17]),
        .O(ret_V_fu_233_p2[20:17]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[21] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[21]),
        .Q(ret_V_reg_312[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[22] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[22]),
        .Q(ret_V_reg_312[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[23] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[23]),
        .Q(ret_V_reg_312[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[24] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[24]),
        .Q(ret_V_reg_312[24]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \ret_V_reg_312_reg[24]_i_1 
       (.CI(\ret_V_reg_312_reg[20]_i_1_n_1 ),
        .CO({\ret_V_reg_312_reg[24]_i_1_n_1 ,\NLW_ret_V_reg_312_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out[24:21]),
        .O(ret_V_fu_233_p2[24:21]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[25] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[25]),
        .Q(ret_V_reg_312[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[26] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[26]),
        .Q(ret_V_reg_312[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[27] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[27]),
        .Q(ret_V_reg_312[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[28] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[28]),
        .Q(ret_V_reg_312[28]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \ret_V_reg_312_reg[28]_i_1 
       (.CI(\ret_V_reg_312_reg[24]_i_1_n_1 ),
        .CO({\ret_V_reg_312_reg[28]_i_1_n_1 ,\NLW_ret_V_reg_312_reg[28]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out[28:25]),
        .O(ret_V_fu_233_p2[28:25]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[29] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[29]),
        .Q(ret_V_reg_312[29]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(1'b1),
        .Q(ret_V_reg_312[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[30] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[30]),
        .Q(ret_V_reg_312[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[31] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[31]),
        .Q(ret_V_reg_312[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[32] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[32]),
        .Q(ret_V_reg_312[32]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \ret_V_reg_312_reg[32]_i_1 
       (.CI(\ret_V_reg_312_reg[28]_i_1_n_1 ),
        .CO(\NLW_ret_V_reg_312_reg[32]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,out[31:29]}),
        .O(ret_V_fu_233_p2[32:29]),
        .S({1'b1,1'b1,1'b1,1'b1}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(1'b1),
        .Q(ret_V_reg_312[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[4]),
        .Q(ret_V_reg_312[4]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 \ret_V_reg_312_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_reg_312_reg[4]_i_1_n_1 ,\NLW_ret_V_reg_312_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O({ret_V_fu_233_p2[4],\NLW_ret_V_reg_312_reg[4]_i_1_O_UNCONNECTED [2:0]}),
        .S({\ret_V_reg_312[4]_i_2_n_1 ,1'b1,1'b1,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[5]),
        .Q(ret_V_reg_312[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[6]),
        .Q(ret_V_reg_312[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[7]),
        .Q(ret_V_reg_312[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[8]),
        .Q(ret_V_reg_312[8]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \ret_V_reg_312_reg[8]_i_1 
       (.CI(\ret_V_reg_312_reg[4]_i_1_n_1 ),
        .CO({\ret_V_reg_312_reg[8]_i_1_n_1 ,\NLW_ret_V_reg_312_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(ret_V_fu_233_p2[8:5]),
        .S({1'b1,\ret_V_reg_312[8]_i_3_n_1 ,\ret_V_reg_312[8]_i_4_n_1 ,1'b1}));
  FDRE #(
    .INIT(1'b0)) 
    \ret_V_reg_312_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[9]),
        .Q(ret_V_reg_312[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rows_V_reg_302_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [10]),
        .Q(rows_V_reg_302[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rows_V_reg_302_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [8]),
        .Q(rows_V_reg_302[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFDF00000000)) 
    \t_V_1_reg_218[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_2__2_n_1 ),
        .I4(CO),
        .I5(Q),
        .O(t_V_1_reg_218));
  LUT4 #(
    .INIT(16'h0020)) 
    \t_V_1_reg_218[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_2__2_n_1 ),
        .O(t_V_1_reg_2180));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_218[0]_i_4 
       (.I0(t_V_1_reg_218_reg[0]),
        .O(\t_V_1_reg_218[0]_i_4_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[0]_i_3_n_8 ),
        .Q(t_V_1_reg_218_reg[0]),
        .R(t_V_1_reg_218));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \t_V_1_reg_218_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_1_reg_218_reg[0]_i_3_n_1 ,\NLW_t_V_1_reg_218_reg[0]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_1_reg_218_reg[0]_i_3_n_5 ,\t_V_1_reg_218_reg[0]_i_3_n_6 ,\t_V_1_reg_218_reg[0]_i_3_n_7 ,\t_V_1_reg_218_reg[0]_i_3_n_8 }),
        .S({t_V_1_reg_218_reg[3:1],\t_V_1_reg_218[0]_i_4_n_1 }));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[10] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[8]_i_1_n_6 ),
        .Q(t_V_1_reg_218_reg[10]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[11] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[8]_i_1_n_5 ),
        .Q(t_V_1_reg_218_reg[11]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[12] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[12]_i_1_n_8 ),
        .Q(t_V_1_reg_218_reg[12]),
        .R(t_V_1_reg_218));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \t_V_1_reg_218_reg[12]_i_1 
       (.CI(\t_V_1_reg_218_reg[8]_i_1_n_1 ),
        .CO({\t_V_1_reg_218_reg[12]_i_1_n_1 ,\NLW_t_V_1_reg_218_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_218_reg[12]_i_1_n_5 ,\t_V_1_reg_218_reg[12]_i_1_n_6 ,\t_V_1_reg_218_reg[12]_i_1_n_7 ,\t_V_1_reg_218_reg[12]_i_1_n_8 }),
        .S(t_V_1_reg_218_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[13] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[12]_i_1_n_7 ),
        .Q(t_V_1_reg_218_reg[13]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[14] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[12]_i_1_n_6 ),
        .Q(t_V_1_reg_218_reg[14]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[15] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[12]_i_1_n_5 ),
        .Q(t_V_1_reg_218_reg[15]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[16] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[16]_i_1_n_8 ),
        .Q(t_V_1_reg_218_reg[16]),
        .R(t_V_1_reg_218));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \t_V_1_reg_218_reg[16]_i_1 
       (.CI(\t_V_1_reg_218_reg[12]_i_1_n_1 ),
        .CO({\t_V_1_reg_218_reg[16]_i_1_n_1 ,\NLW_t_V_1_reg_218_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_218_reg[16]_i_1_n_5 ,\t_V_1_reg_218_reg[16]_i_1_n_6 ,\t_V_1_reg_218_reg[16]_i_1_n_7 ,\t_V_1_reg_218_reg[16]_i_1_n_8 }),
        .S(t_V_1_reg_218_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[17] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[16]_i_1_n_7 ),
        .Q(t_V_1_reg_218_reg[17]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[18] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[16]_i_1_n_6 ),
        .Q(t_V_1_reg_218_reg[18]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[19] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[16]_i_1_n_5 ),
        .Q(t_V_1_reg_218_reg[19]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[0]_i_3_n_7 ),
        .Q(t_V_1_reg_218_reg[1]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[20] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[20]_i_1_n_8 ),
        .Q(t_V_1_reg_218_reg[20]),
        .R(t_V_1_reg_218));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \t_V_1_reg_218_reg[20]_i_1 
       (.CI(\t_V_1_reg_218_reg[16]_i_1_n_1 ),
        .CO({\t_V_1_reg_218_reg[20]_i_1_n_1 ,\NLW_t_V_1_reg_218_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_218_reg[20]_i_1_n_5 ,\t_V_1_reg_218_reg[20]_i_1_n_6 ,\t_V_1_reg_218_reg[20]_i_1_n_7 ,\t_V_1_reg_218_reg[20]_i_1_n_8 }),
        .S(t_V_1_reg_218_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[21] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[20]_i_1_n_7 ),
        .Q(t_V_1_reg_218_reg[21]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[22] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[20]_i_1_n_6 ),
        .Q(t_V_1_reg_218_reg[22]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[23] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[20]_i_1_n_5 ),
        .Q(t_V_1_reg_218_reg[23]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[24] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[24]_i_1_n_8 ),
        .Q(t_V_1_reg_218_reg[24]),
        .R(t_V_1_reg_218));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \t_V_1_reg_218_reg[24]_i_1 
       (.CI(\t_V_1_reg_218_reg[20]_i_1_n_1 ),
        .CO({\t_V_1_reg_218_reg[24]_i_1_n_1 ,\NLW_t_V_1_reg_218_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_218_reg[24]_i_1_n_5 ,\t_V_1_reg_218_reg[24]_i_1_n_6 ,\t_V_1_reg_218_reg[24]_i_1_n_7 ,\t_V_1_reg_218_reg[24]_i_1_n_8 }),
        .S(t_V_1_reg_218_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[25] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[24]_i_1_n_7 ),
        .Q(t_V_1_reg_218_reg[25]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[26] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[24]_i_1_n_6 ),
        .Q(t_V_1_reg_218_reg[26]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[27] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[24]_i_1_n_5 ),
        .Q(t_V_1_reg_218_reg[27]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[28] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[28]_i_1_n_8 ),
        .Q(t_V_1_reg_218_reg[28]),
        .R(t_V_1_reg_218));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \t_V_1_reg_218_reg[28]_i_1 
       (.CI(\t_V_1_reg_218_reg[24]_i_1_n_1 ),
        .CO(\NLW_t_V_1_reg_218_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_218_reg[28]_i_1_n_5 ,\t_V_1_reg_218_reg[28]_i_1_n_6 ,\t_V_1_reg_218_reg[28]_i_1_n_7 ,\t_V_1_reg_218_reg[28]_i_1_n_8 }),
        .S(t_V_1_reg_218_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[29] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[28]_i_1_n_7 ),
        .Q(t_V_1_reg_218_reg[29]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[0]_i_3_n_6 ),
        .Q(t_V_1_reg_218_reg[2]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[30] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[28]_i_1_n_6 ),
        .Q(t_V_1_reg_218_reg[30]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[31] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[28]_i_1_n_5 ),
        .Q(t_V_1_reg_218_reg[31]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[0]_i_3_n_5 ),
        .Q(t_V_1_reg_218_reg[3]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[4]_i_1_n_8 ),
        .Q(t_V_1_reg_218_reg[4]),
        .R(t_V_1_reg_218));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \t_V_1_reg_218_reg[4]_i_1 
       (.CI(\t_V_1_reg_218_reg[0]_i_3_n_1 ),
        .CO({\t_V_1_reg_218_reg[4]_i_1_n_1 ,\NLW_t_V_1_reg_218_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_218_reg[4]_i_1_n_5 ,\t_V_1_reg_218_reg[4]_i_1_n_6 ,\t_V_1_reg_218_reg[4]_i_1_n_7 ,\t_V_1_reg_218_reg[4]_i_1_n_8 }),
        .S(t_V_1_reg_218_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[4]_i_1_n_7 ),
        .Q(t_V_1_reg_218_reg[5]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[4]_i_1_n_6 ),
        .Q(t_V_1_reg_218_reg[6]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[4]_i_1_n_5 ),
        .Q(t_V_1_reg_218_reg[7]),
        .R(t_V_1_reg_218));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[8]_i_1_n_8 ),
        .Q(t_V_1_reg_218_reg[8]),
        .R(t_V_1_reg_218));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \t_V_1_reg_218_reg[8]_i_1 
       (.CI(\t_V_1_reg_218_reg[4]_i_1_n_1 ),
        .CO({\t_V_1_reg_218_reg[8]_i_1_n_1 ,\NLW_t_V_1_reg_218_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_218_reg[8]_i_1_n_5 ,\t_V_1_reg_218_reg[8]_i_1_n_6 ,\t_V_1_reg_218_reg[8]_i_1_n_7 ,\t_V_1_reg_218_reg[8]_i_1_n_8 }),
        .S(t_V_1_reg_218_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_1_reg_218_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2180),
        .D(\t_V_1_reg_218_reg[8]_i_1_n_7 ),
        .Q(t_V_1_reg_218_reg[9]),
        .R(t_V_1_reg_218));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \t_V_reg_207[31]_i_1 
       (.I0(img3_cols_V_c_empty_n),
        .I1(ap_done_reg),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(img3_rows_V_c_empty_n),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(ap_CS_fsm_state5),
        .O(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[0]),
        .Q(\t_V_reg_207_reg_n_1_[0] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[10]),
        .Q(\t_V_reg_207_reg_n_1_[10] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[11]),
        .Q(\t_V_reg_207_reg_n_1_[11] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[12]),
        .Q(\t_V_reg_207_reg_n_1_[12] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[13]),
        .Q(\t_V_reg_207_reg_n_1_[13] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[14]),
        .Q(\t_V_reg_207_reg_n_1_[14] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[15]),
        .Q(\t_V_reg_207_reg_n_1_[15] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[16]),
        .Q(\t_V_reg_207_reg_n_1_[16] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[17]),
        .Q(\t_V_reg_207_reg_n_1_[17] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[18]),
        .Q(\t_V_reg_207_reg_n_1_[18] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[19]),
        .Q(\t_V_reg_207_reg_n_1_[19] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[1]),
        .Q(\t_V_reg_207_reg_n_1_[1] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[20]),
        .Q(\t_V_reg_207_reg_n_1_[20] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[21]),
        .Q(\t_V_reg_207_reg_n_1_[21] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[22]),
        .Q(\t_V_reg_207_reg_n_1_[22] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[23]),
        .Q(\t_V_reg_207_reg_n_1_[23] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[24]),
        .Q(\t_V_reg_207_reg_n_1_[24] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[25]),
        .Q(\t_V_reg_207_reg_n_1_[25] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[26]),
        .Q(\t_V_reg_207_reg_n_1_[26] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[27]),
        .Q(\t_V_reg_207_reg_n_1_[27] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[28]),
        .Q(\t_V_reg_207_reg_n_1_[28] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[29]),
        .Q(\t_V_reg_207_reg_n_1_[29] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[2]),
        .Q(\t_V_reg_207_reg_n_1_[2] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[30]),
        .Q(\t_V_reg_207_reg_n_1_[30] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[31]),
        .Q(\t_V_reg_207_reg_n_1_[31] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[3]),
        .Q(\t_V_reg_207_reg_n_1_[3] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[4]),
        .Q(\t_V_reg_207_reg_n_1_[4] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[5]),
        .Q(\t_V_reg_207_reg_n_1_[5] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[6]),
        .Q(\t_V_reg_207_reg_n_1_[6] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[7]),
        .Q(\t_V_reg_207_reg_n_1_[7] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[8]),
        .Q(\t_V_reg_207_reg_n_1_[8] ),
        .R(t_V_reg_207));
  FDRE #(
    .INIT(1'b0)) 
    \t_V_reg_207_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_321[9]),
        .Q(\t_V_reg_207_reg_n_1_[9] ),
        .R(t_V_reg_207));
  LUT3 #(
    .INIT(8'h0E)) 
    \tmp_user_V_fu_144[0]_i_1 
       (.I0(grp_blackWhite_fu_66_dst_axi_TUSER),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(\icmp_ln126_reg_326_reg[0]_1 ),
        .O(\tmp_user_V_fu_144[0]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \tmp_user_V_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_144[0]_i_1_n_1 ),
        .Q(grp_blackWhite_fu_66_dst_axi_TUSER),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blackWhite" *) 
module design_2_image_filter_0_1_blackWhite
   (SS,
    grp_blackWhite_fu_66_dst_axi_TUSER,
    grp_blackWhite_fu_66_dst_axi_TLAST,
    ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    grp_blackWhite_fu_66_dst_axi_TVALID,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    \odata_reg[24] ,
    \ap_CS_fsm_reg[2]_0 ,
    ap_rst_n_0,
    ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg_0,
    ap_clk,
    E,
    src_axi_TLAST_int,
    D,
    ap_rst_n,
    Q,
    ap_sync_reg_grp_blackWhite_fu_66_ap_done,
    ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg,
    grp_blackWhite_fu_66_ap_start_reg,
    src_axi_TUSER_int,
    \odata_reg[0] ,
    \odata_reg[23] ,
    \odata_reg[23]_0 ,
    rows,
    cols);
  output [0:0]SS;
  output grp_blackWhite_fu_66_dst_axi_TUSER;
  output grp_blackWhite_fu_66_dst_axi_TLAST;
  output ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output grp_blackWhite_fu_66_dst_axi_TVALID;
  output [23:0]\SRL_SIG_reg[0][7] ;
  output [23:0]\SRL_SIG_reg[0][7]_0 ;
  output [0:0]\odata_reg[24] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output ap_rst_n_0;
  output ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg_0;
  input ap_clk;
  input [0:0]E;
  input src_axi_TLAST_int;
  input [0:0]D;
  input ap_rst_n;
  input [1:0]Q;
  input ap_sync_reg_grp_blackWhite_fu_66_ap_done;
  input ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg;
  input grp_blackWhite_fu_66_ap_start_reg;
  input src_axi_TUSER_int;
  input [24:0]\odata_reg[0] ;
  input \odata_reg[23] ;
  input [23:0]\odata_reg[23]_0 ;
  input [31:0]rows;
  input [31:0]cols;

  wire [7:0]AXIvideo2Mat_U0_img_data_stream_0_V_din;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_1_V_din;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_2_V_din;
  wire AXIvideo2Mat_U0_n_68;
  wire AXIvideo2Mat_U0_n_69;
  wire AXIvideo2Mat_U0_n_70;
  wire AXIvideo2Mat_U0_n_71;
  wire AXIvideo2Mat_U0_n_77;
  wire CvtColor_1_U0_ap_start;
  wire CvtColor_1_U0_n_3;
  wire CvtColor_1_U0_n_6;
  wire CvtColor_1_U0_p_src_cols_V_read;
  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_n_10;
  wire CvtColor_U0_n_12;
  wire CvtColor_U0_n_3;
  wire CvtColor_U0_n_4;
  wire CvtColor_U0_n_5;
  wire CvtColor_U0_n_6;
  wire CvtColor_U0_n_7;
  wire CvtColor_U0_n_9;
  wire [7:0]CvtColor_U0_p_dst_data_stream_2_V_din;
  wire CvtColor_U0_p_src_cols_V_read;
  wire [0:0]D;
  wire [0:0]E;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire Mat2AXIvideo_U0_n_10;
  wire Mat2AXIvideo_U0_n_13;
  wire Mat2AXIvideo_U0_n_8;
  wire Mat2AXIvideo_U0_n_9;
  wire [1:0]Q;
  wire [23:0]\SRL_SIG_reg[0][7] ;
  wire [23:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_3;
  wire ap_CS_fsm_state2_4;
  wire ap_clk;
  wire ap_rst_n_0;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg_n_1;
  wire ap_sync_reg_grp_blackWhite_fu_66_ap_done;
  wire ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg;
  wire ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg_0;
  wire ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg;
  wire blackWhite_Block_Mat_U0_n_2;
  wire blackWhite_Block_Mat_U0_n_4;
  wire blackWhite_Block_Mat_U0_n_5;
  wire blackWhite_Block_Mat_U0_n_6;
  wire [31:0]cols;
  wire [31:0]cols_V_reg_462;
  wire grp_blackWhite_fu_66_ap_done;
  wire grp_blackWhite_fu_66_ap_start_reg;
  wire grp_blackWhite_fu_66_dst_axi_TLAST;
  wire grp_blackWhite_fu_66_dst_axi_TUSER;
  wire grp_blackWhite_fu_66_dst_axi_TVALID;
  wire icmp_ln125_fu_244_p2;
  wire icmp_ln1967_fu_242_p2;
  wire icmp_ln1967_fu_263_p2;
  wire [31:0]img2_cols_V_c_dout;
  wire img2_cols_V_c_empty_n;
  wire img2_cols_V_c_full_n;
  wire img2_data_stream_0_s_U_n_2;
  wire [7:0]img2_data_stream_0_s_dout;
  wire img2_data_stream_0_s_full_n;
  wire img2_data_stream_1_s_empty_n;
  wire img2_data_stream_1_s_full_n;
  wire img2_data_stream_2_s_empty_n;
  wire img2_data_stream_2_s_full_n;
  wire [31:0]img2_rows_V_c_dout;
  wire img2_rows_V_c_empty_n;
  wire img2_rows_V_c_full_n;
  wire [31:0]img3_cols_V_c_dout;
  wire img3_cols_V_c_empty_n;
  wire img3_cols_V_c_full_n;
  wire img3_data_stream_0_s_U_n_3;
  wire img3_data_stream_0_s_U_n_4;
  wire img3_data_stream_0_s_empty_n;
  wire img3_data_stream_0_s_full_n;
  wire img3_data_stream_1_s_U_n_3;
  wire img3_data_stream_1_s_U_n_4;
  wire img3_data_stream_1_s_empty_n;
  wire img3_data_stream_1_s_full_n;
  wire img3_data_stream_2_s_empty_n;
  wire img3_data_stream_2_s_full_n;
  wire [31:0]img3_rows_V_c_dout;
  wire img3_rows_V_c_empty_n;
  wire img3_rows_V_c_full_n;
  wire [31:0]img_cols_V_c18_dout;
  wire img_cols_V_c18_empty_n;
  wire img_cols_V_c18_full_n;
  wire [31:0]img_cols_V_c_dout;
  wire img_cols_V_c_empty_n;
  wire img_cols_V_c_full_n;
  wire img_data_stream_0_V_U_n_3;
  wire img_data_stream_0_V_U_n_4;
  wire [7:0]img_data_stream_0_V_dout;
  wire img_data_stream_0_V_empty_n;
  wire img_data_stream_0_V_full_n;
  wire img_data_stream_1_V_U_n_3;
  wire img_data_stream_1_V_U_n_4;
  wire [7:0]img_data_stream_1_V_dout;
  wire img_data_stream_1_V_empty_n;
  wire img_data_stream_1_V_full_n;
  wire img_data_stream_2_V_U_n_3;
  wire img_data_stream_2_V_U_n_4;
  wire [7:0]img_data_stream_2_V_dout;
  wire img_data_stream_2_V_empty_n;
  wire img_data_stream_2_V_full_n;
  wire [31:0]img_rows_V_c17_dout;
  wire img_rows_V_c17_empty_n;
  wire img_rows_V_c17_full_n;
  wire img_rows_V_c_U_n_2;
  wire img_rows_V_c_U_n_35;
  wire [31:0]img_rows_V_c_dout;
  wire img_rows_V_c_empty_n;
  wire internal_empty_n4_out;
  wire [24:0]\odata_reg[0] ;
  wire \odata_reg[23] ;
  wire [23:0]\odata_reg[23]_0 ;
  wire [0:0]\odata_reg[24] ;
  wire [31:0]rows;
  wire [31:0]rows_V_reg_457;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire shiftReg_ce_5;
  wire src_axi_TLAST_int;
  wire src_axi_TUSER_int;
  wire start_for_CvtColog8j_U_n_3;
  wire start_for_CvtColog8j_U_n_4;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_for_Mat2AXIfYi_U_n_3;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire NLW_AXIvideo2Mat_U0_ap_rst_n_UNCONNECTED;
  wire [31:0]NLW_AXIvideo2Mat_U0_D_UNCONNECTED;
  wire [31:0]NLW_AXIvideo2Mat_U0_img_cols_V_c_dout_UNCONNECTED;
  wire [31:0]NLW_AXIvideo2Mat_U0_img_rows_V_c_dout_UNCONNECTED;
  wire [31:0]\NLW_AXIvideo2Mat_U0_rows_V_reg_457_reg[31]_0_UNCONNECTED ;
  wire NLW_CvtColor_1_U0_ap_rst_n_UNCONNECTED;
  wire [31:0]NLW_CvtColor_1_U0_out_UNCONNECTED;
  wire [31:0]\NLW_CvtColor_1_U0_rows_reg_273_reg[31]_0_UNCONNECTED ;
  wire NLW_CvtColor_U0_ap_rst_n_UNCONNECTED;
  wire [31:0]\NLW_CvtColor_U0_cols_reg_387_reg[31]_0_UNCONNECTED ;
  wire [31:0]\NLW_CvtColor_U0_rows_reg_392_reg[31]_0_UNCONNECTED ;
  wire NLW_Mat2AXIvideo_U0_ap_rst_n_UNCONNECTED;
  wire [31:0]\NLW_Mat2AXIvideo_U0_rows_V_reg_302_reg[31]_0_UNCONNECTED ;
  wire NLW_blackWhite_Block_Mat_U0_ap_rst_n_UNCONNECTED;
  wire NLW_img2_cols_V_c_U_ap_rst_n_UNCONNECTED;
  wire [31:0]NLW_img2_cols_V_c_U_cols_UNCONNECTED;
  wire [31:0]NLW_img2_cols_V_c_U_out_UNCONNECTED;
  wire NLW_img2_data_stream_0_s_U_ap_rst_n_UNCONNECTED;
  wire NLW_img2_data_stream_1_s_U_ap_rst_n_UNCONNECTED;
  wire NLW_img2_data_stream_2_s_U_ap_rst_n_UNCONNECTED;
  wire NLW_img2_rows_V_c_U_ap_rst_n_UNCONNECTED;
  wire [31:0]NLW_img2_rows_V_c_U_out_UNCONNECTED;
  wire [31:0]NLW_img2_rows_V_c_U_rows_UNCONNECTED;
  wire NLW_img3_cols_V_c_U_ap_rst_n_UNCONNECTED;
  wire [31:0]NLW_img3_cols_V_c_U_cols_UNCONNECTED;
  wire NLW_img3_data_stream_0_s_U_ap_rst_n_UNCONNECTED;
  wire NLW_img3_data_stream_1_s_U_ap_rst_n_UNCONNECTED;
  wire NLW_img3_data_stream_2_s_U_ap_rst_n_UNCONNECTED;
  wire NLW_img3_rows_V_c_U_ap_rst_n_UNCONNECTED;
  wire [31:0]NLW_img3_rows_V_c_U_out_UNCONNECTED;
  wire [31:0]NLW_img3_rows_V_c_U_rows_UNCONNECTED;
  wire NLW_img_cols_V_c18_U_ap_rst_n_UNCONNECTED;
  wire [31:0]NLW_img_cols_V_c18_U_D_UNCONNECTED;
  wire [31:0]\NLW_img_cols_V_c18_U_cols_V_reg_462_reg[31]_UNCONNECTED ;
  wire NLW_img_cols_V_c_U_ap_rst_n_UNCONNECTED;
  wire [31:0]NLW_img_cols_V_c_U_cols_UNCONNECTED;
  wire [31:0]NLW_img_cols_V_c_U_img_cols_V_c_dout_UNCONNECTED;
  wire NLW_img_data_stream_0_V_U_ap_rst_n_UNCONNECTED;
  wire NLW_img_data_stream_1_V_U_ap_rst_n_UNCONNECTED;
  wire NLW_img_data_stream_2_V_U_ap_rst_n_UNCONNECTED;
  wire NLW_img_rows_V_c17_U_ap_rst_n_UNCONNECTED;
  wire [31:0]NLW_img_rows_V_c17_U_D_UNCONNECTED;
  wire [31:0]\NLW_img_rows_V_c17_U_rows_V_reg_457_reg[31]_UNCONNECTED ;
  wire NLW_img_rows_V_c_U_ap_rst_n_UNCONNECTED;
  wire [31:0]NLW_img_rows_V_c_U_img_rows_V_c_dout_UNCONNECTED;
  wire [31:0]NLW_img_rows_V_c_U_rows_UNCONNECTED;
  wire NLW_start_for_CvtColoeOg_U_ap_rst_n_UNCONNECTED;
  wire NLW_start_for_CvtColog8j_U_ap_rst_n_UNCONNECTED;
  wire NLW_start_for_Mat2AXIfYi_U_ap_rst_n_UNCONNECTED;

  design_2_image_filter_0_1_AXIvideo2Mat AXIvideo2Mat_U0
       (.CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .D({NLW_AXIvideo2Mat_U0_D_UNCONNECTED[31:10],cols_V_reg_462[9],NLW_AXIvideo2Mat_U0_D_UNCONNECTED[8],cols_V_reg_462[7:6],NLW_AXIvideo2Mat_U0_D_UNCONNECTED[5],cols_V_reg_462[4],NLW_AXIvideo2Mat_U0_D_UNCONNECTED[3:0]}),
        .E(E),
        .Q(CvtColor_U0_n_3),
        .SS(SS),
        .\ap_CS_fsm_reg[0]_0 (start_for_CvtColog8j_U_n_3),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_2 (D),
        .\ap_CS_fsm_reg[3]_0 (AXIvideo2Mat_U0_n_70),
        .\ap_CS_fsm_reg[3]_1 (AXIvideo2Mat_U0_n_77),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1_reg_0(AXIvideo2Mat_U0_n_68),
        .ap_rst_n(NLW_AXIvideo2Mat_U0_ap_rst_n_UNCONNECTED),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg(ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg_n_1),
        .ap_sync_reg_grp_blackWhite_fu_66_ap_done(ap_sync_reg_grp_blackWhite_fu_66_ap_done),
        .ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg(AXIvideo2Mat_U0_n_69),
        .ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg_0(ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg),
        .ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg_1(Q),
        .\cols_V_reg_462_reg[0]_0 (start_for_CvtColog8j_U_n_4),
        .grp_blackWhite_fu_66_ap_done(grp_blackWhite_fu_66_ap_done),
        .grp_blackWhite_fu_66_ap_start_reg(grp_blackWhite_fu_66_ap_start_reg),
        .img_cols_V_c18_empty_n(img_cols_V_c18_empty_n),
        .img_cols_V_c18_full_n(img_cols_V_c18_full_n),
        .img_cols_V_c_dout({NLW_AXIvideo2Mat_U0_img_cols_V_c_dout_UNCONNECTED[31:10],img_cols_V_c_dout[9],NLW_AXIvideo2Mat_U0_img_cols_V_c_dout_UNCONNECTED[8],img_cols_V_c_dout[7:6],NLW_AXIvideo2Mat_U0_img_cols_V_c_dout_UNCONNECTED[5],img_cols_V_c_dout[4],NLW_AXIvideo2Mat_U0_img_cols_V_c_dout_UNCONNECTED[3:0]}),
        .img_cols_V_c_empty_n(img_cols_V_c_empty_n),
        .img_data_stream_0_V_full_n(img_data_stream_0_V_full_n),
        .img_data_stream_1_V_full_n(img_data_stream_1_V_full_n),
        .img_data_stream_2_V_full_n(img_data_stream_2_V_full_n),
        .img_rows_V_c17_empty_n(img_rows_V_c17_empty_n),
        .img_rows_V_c17_full_n(img_rows_V_c17_full_n),
        .img_rows_V_c_dout({NLW_AXIvideo2Mat_U0_img_rows_V_c_dout_UNCONNECTED[31:11],img_rows_V_c_dout[10],NLW_AXIvideo2Mat_U0_img_rows_V_c_dout_UNCONNECTED[9],img_rows_V_c_dout[8],NLW_AXIvideo2Mat_U0_img_rows_V_c_dout_UNCONNECTED[7:0]}),
        .img_rows_V_c_empty_n(img_rows_V_c_empty_n),
        .internal_empty_n_reg(AXIvideo2Mat_U0_n_71),
        .\odata_reg[0] (\odata_reg[0] ),
        .\odata_reg[24] (\odata_reg[24] ),
        .\rows_V_reg_457_reg[31]_0 ({\NLW_AXIvideo2Mat_U0_rows_V_reg_457_reg[31]_0_UNCONNECTED [31:11],rows_V_reg_457[10],\NLW_AXIvideo2Mat_U0_rows_V_reg_457_reg[31]_0_UNCONNECTED [9],rows_V_reg_457[8],\NLW_AXIvideo2Mat_U0_rows_V_reg_457_reg[31]_0_UNCONNECTED [7:0]}),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_0(shiftReg_ce_5),
        .src_axi_TLAST_int(src_axi_TLAST_int),
        .src_axi_TUSER_int(src_axi_TUSER_int),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .\tmp_5_reg_514_reg[7]_0 (AXIvideo2Mat_U0_img_data_stream_1_V_din),
        .\tmp_6_reg_519_reg[7]_0 (AXIvideo2Mat_U0_img_data_stream_2_V_din),
        .\tmp_reg_509_reg[7]_0 (AXIvideo2Mat_U0_img_data_stream_0_V_din));
  design_2_image_filter_0_1_CvtColor_1 CvtColor_1_U0
       (.CO(icmp_ln1967_fu_242_p2),
        .CvtColor_1_U0_ap_start(CvtColor_1_U0_ap_start),
        .CvtColor_1_U0_p_src_cols_V_read(CvtColor_1_U0_p_src_cols_V_read),
        .Q({ap_CS_fsm_state2,CvtColor_1_U0_n_3}),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_CvtColor_1_U0_ap_rst_n_UNCONNECTED),
        .img2_cols_V_c_empty_n(img2_cols_V_c_empty_n),
        .img2_rows_V_c_empty_n(img2_rows_V_c_empty_n),
        .internal_empty_n_reg(CvtColor_1_U0_n_6),
        .\j_0_i_reg_227_reg[0]_0 (img2_data_stream_0_s_U_n_2),
        .out({NLW_CvtColor_1_U0_out_UNCONNECTED[31:10],img2_cols_V_c_dout[9],NLW_CvtColor_1_U0_out_UNCONNECTED[8],img2_cols_V_c_dout[7:6],NLW_CvtColor_1_U0_out_UNCONNECTED[5],img2_cols_V_c_dout[4],NLW_CvtColor_1_U0_out_UNCONNECTED[3:0]}),
        .\rows_reg_273_reg[31]_0 ({\NLW_CvtColor_1_U0_rows_reg_273_reg[31]_0_UNCONNECTED [31:11],img2_rows_V_c_dout[10],\NLW_CvtColor_1_U0_rows_reg_273_reg[31]_0_UNCONNECTED [9],img2_rows_V_c_dout[8],\NLW_CvtColor_1_U0_rows_reg_273_reg[31]_0_UNCONNECTED [7:0]}),
        .shiftReg_ce(shiftReg_ce_1));
  design_2_image_filter_0_1_CvtColor CvtColor_U0
       (.B(img_data_stream_0_V_dout),
        .CO(icmp_ln1967_fu_263_p2),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .CvtColor_U0_p_src_cols_V_read(CvtColor_U0_p_src_cols_V_read),
        .D(CvtColor_U0_n_5),
        .E(CvtColor_U0_n_4),
        .Q({ap_CS_fsm_state2_3,CvtColor_U0_n_3}),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(CvtColor_U0_n_6),
        .ap_enable_reg_pp0_iter1_reg_1(CvtColor_U0_n_7),
        .ap_enable_reg_pp0_iter1_reg_2(CvtColor_U0_n_9),
        .ap_rst_n(NLW_CvtColor_U0_ap_rst_n_UNCONNECTED),
        .\cols_reg_387_reg[31]_0 ({\NLW_CvtColor_U0_cols_reg_387_reg[31]_0_UNCONNECTED [31:10],img_cols_V_c18_dout[9],\NLW_CvtColor_U0_cols_reg_387_reg[31]_0_UNCONNECTED [8],img_cols_V_c18_dout[7:6],\NLW_CvtColor_U0_cols_reg_387_reg[31]_0_UNCONNECTED [5],img_cols_V_c18_dout[4],\NLW_CvtColor_U0_cols_reg_387_reg[31]_0_UNCONNECTED [3:0]}),
        .\icmp_ln1968_reg_406_pp0_iter3_reg_reg[0]_0 (CvtColor_U0_n_10),
        .img2_data_stream_0_s_full_n(img2_data_stream_0_s_full_n),
        .img2_data_stream_1_s_full_n(img2_data_stream_1_s_full_n),
        .img2_data_stream_2_s_full_n(img2_data_stream_2_s_full_n),
        .img_cols_V_c18_empty_n(img_cols_V_c18_empty_n),
        .img_data_stream_0_V_empty_n(img_data_stream_0_V_empty_n),
        .img_data_stream_1_V_empty_n(img_data_stream_1_V_empty_n),
        .img_data_stream_2_V_empty_n(img_data_stream_2_V_empty_n),
        .img_rows_V_c17_empty_n(img_rows_V_c17_empty_n),
        .internal_empty_n_reg(CvtColor_U0_n_12),
        .\mOutPtr_reg[1] (AXIvideo2Mat_U0_n_68),
        .\mOutPtr_reg[1]_0 ({img_data_stream_2_V_U_n_3,img_data_stream_2_V_U_n_4}),
        .\mOutPtr_reg[1]_1 ({img_data_stream_1_V_U_n_3,img_data_stream_1_V_U_n_4}),
        .\mOutPtr_reg[1]_2 ({img_data_stream_0_V_U_n_3,img_data_stream_0_V_U_n_4}),
        .p(img_data_stream_2_V_dout),
        .p_0(img_data_stream_1_V_dout),
        .\p_Val2_3_reg_440_reg[7]_0 (CvtColor_U0_p_dst_data_stream_2_V_din),
        .\rows_reg_392_reg[31]_0 ({\NLW_CvtColor_U0_rows_reg_392_reg[31]_0_UNCONNECTED [31:11],img_rows_V_c17_dout[10],\NLW_CvtColor_U0_rows_reg_392_reg[31]_0_UNCONNECTED [9],img_rows_V_c17_dout[8],\NLW_CvtColor_U0_rows_reg_392_reg[31]_0_UNCONNECTED [7:0]}),
        .shiftReg_ce(shiftReg_ce_2),
        .shiftReg_ce_0(shiftReg_ce_1));
  design_2_image_filter_0_1_Mat2AXIvideo Mat2AXIvideo_U0
       (.CO(icmp_ln125_fu_244_p2),
        .E(Mat2AXIvideo_U0_n_8),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Q(ap_CS_fsm_state2_4),
        .SS(SS),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_1 (Mat2AXIvideo_U0_n_9),
        .\ap_CS_fsm_reg[2]_0 (Q),
        .\ap_CS_fsm_reg[2]_1 (AXIvideo2Mat_U0_n_69),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_Mat2AXIvideo_U0_ap_rst_n_UNCONNECTED),
        .ap_sync_reg_grp_blackWhite_fu_66_ap_done(ap_sync_reg_grp_blackWhite_fu_66_ap_done),
        .ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg(ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg),
        .ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg_0(ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg_0),
        .grp_blackWhite_fu_66_ap_done(grp_blackWhite_fu_66_ap_done),
        .grp_blackWhite_fu_66_dst_axi_TLAST(grp_blackWhite_fu_66_dst_axi_TLAST),
        .grp_blackWhite_fu_66_dst_axi_TUSER(grp_blackWhite_fu_66_dst_axi_TUSER),
        .\icmp_ln126_reg_326_reg[0]_0 (Mat2AXIvideo_U0_n_10),
        .\icmp_ln126_reg_326_reg[0]_1 (grp_blackWhite_fu_66_dst_axi_TVALID),
        .img3_cols_V_c_empty_n(img3_cols_V_c_empty_n),
        .img3_data_stream_0_s_empty_n(img3_data_stream_0_s_empty_n),
        .img3_data_stream_1_s_empty_n(img3_data_stream_1_s_empty_n),
        .img3_data_stream_2_s_empty_n(img3_data_stream_2_s_empty_n),
        .img3_rows_V_c_empty_n(img3_rows_V_c_empty_n),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg(Mat2AXIvideo_U0_n_13),
        .\mOutPtr_reg[2] (start_for_Mat2AXIfYi_U_n_3),
        .out(img3_cols_V_c_dout),
        .\rows_V_reg_302_reg[31]_0 ({\NLW_Mat2AXIvideo_U0_rows_V_reg_302_reg[31]_0_UNCONNECTED [31:11],img3_rows_V_c_dout[10],\NLW_Mat2AXIvideo_U0_rows_V_reg_302_reg[31]_0_UNCONNECTED [9],img3_rows_V_c_dout[8],\NLW_Mat2AXIvideo_U0_rows_V_reg_302_reg[31]_0_UNCONNECTED [7:0]}),
        .shiftReg_ce(shiftReg_ce_5),
        .shiftReg_ce_0(shiftReg_ce_1),
        .\t_V_1_reg_218_reg[0]_0 (\odata_reg[23] ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2Mat_U0_n_77),
        .Q(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(blackWhite_Block_Mat_U0_n_5),
        .Q(ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg_n_1),
        .R(1'b0));
  design_2_image_filter_0_1_blackWhite_Block_Mat blackWhite_Block_Mat_U0
       (.CvtColor_1_U0_ap_start(CvtColor_1_U0_ap_start),
        .E(blackWhite_Block_Mat_U0_n_2),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Q(CvtColor_1_U0_n_3),
        .\SRL_SIG_reg[0][31] (img_rows_V_c_U_n_2),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_blackWhite_Block_Mat_U0_ap_rst_n_UNCONNECTED),
        .ap_rst_n_0(blackWhite_Block_Mat_U0_n_5),
        .ap_rst_n_1(blackWhite_Block_Mat_U0_n_6),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg(ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg_n_1),
        .ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg_0(AXIvideo2Mat_U0_n_70),
        .grp_blackWhite_fu_66_ap_start_reg(grp_blackWhite_fu_66_ap_start_reg),
        .img2_cols_V_c_empty_n(img2_cols_V_c_empty_n),
        .img2_rows_V_c_empty_n(img2_rows_V_c_empty_n),
        .internal_empty_n_reg(blackWhite_Block_Mat_U0_n_4),
        .shiftReg_ce(shiftReg_ce_5),
        .shiftReg_ce_0(shiftReg_ce),
        .start_for_CvtColor_1_U0_full_n(start_for_CvtColor_1_U0_full_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(img_rows_V_c_U_n_35));
  design_2_image_filter_0_1_fifo_w32_d4_A img2_cols_V_c_U
       (.CvtColor_1_U0_p_src_cols_V_read(CvtColor_1_U0_p_src_cols_V_read),
        .E(blackWhite_Block_Mat_U0_n_4),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_img2_cols_V_c_U_ap_rst_n_UNCONNECTED),
        .cols({NLW_img2_cols_V_c_U_cols_UNCONNECTED[31:10],cols[9],NLW_img2_cols_V_c_U_cols_UNCONNECTED[8],cols[7:6],NLW_img2_cols_V_c_U_cols_UNCONNECTED[5],cols[4],NLW_img2_cols_V_c_U_cols_UNCONNECTED[3:0]}),
        .img2_cols_V_c_empty_n(img2_cols_V_c_empty_n),
        .img2_cols_V_c_full_n(img2_cols_V_c_full_n),
        .out({NLW_img2_cols_V_c_U_out_UNCONNECTED[31:10],img2_cols_V_c_dout[9],NLW_img2_cols_V_c_U_out_UNCONNECTED[8],img2_cols_V_c_dout[7:6],NLW_img2_cols_V_c_U_out_UNCONNECTED[5],img2_cols_V_c_dout[4],NLW_img2_cols_V_c_U_out_UNCONNECTED[3:0]}),
        .shiftReg_ce(shiftReg_ce_5));
  design_2_image_filter_0_1_fifo_w8_d2_A img2_data_stream_0_s_U
       (.D(CvtColor_U0_p_dst_data_stream_2_V_din),
        .E(CvtColor_U0_n_10),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_img2_data_stream_0_s_U_ap_rst_n_UNCONNECTED),
        .img2_data_stream_0_s_dout(img2_data_stream_0_s_dout),
        .img2_data_stream_0_s_full_n(img2_data_stream_0_s_full_n),
        .img2_data_stream_1_s_empty_n(img2_data_stream_1_s_empty_n),
        .img2_data_stream_2_s_empty_n(img2_data_stream_2_s_empty_n),
        .img3_data_stream_0_s_full_n(img3_data_stream_0_s_full_n),
        .img3_data_stream_1_s_full_n(img3_data_stream_1_s_full_n),
        .img3_data_stream_2_s_full_n(img3_data_stream_2_s_full_n),
        .internal_empty_n_reg_0(img2_data_stream_0_s_U_n_2),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_2));
  design_2_image_filter_0_1_fifo_w8_d2_A_12 img2_data_stream_1_s_U
       (.E(CvtColor_U0_n_10),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_img2_data_stream_1_s_U_ap_rst_n_UNCONNECTED),
        .img2_data_stream_1_s_empty_n(img2_data_stream_1_s_empty_n),
        .img2_data_stream_1_s_full_n(img2_data_stream_1_s_full_n),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_2));
  design_2_image_filter_0_1_fifo_w8_d2_A_13 img2_data_stream_2_s_U
       (.E(CvtColor_U0_n_10),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_img2_data_stream_2_s_U_ap_rst_n_UNCONNECTED),
        .img2_data_stream_2_s_empty_n(img2_data_stream_2_s_empty_n),
        .img2_data_stream_2_s_full_n(img2_data_stream_2_s_full_n),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_2));
  design_2_image_filter_0_1_fifo_w32_d4_A_14 img2_rows_V_c_U
       (.CvtColor_1_U0_p_src_cols_V_read(CvtColor_1_U0_p_src_cols_V_read),
        .E(blackWhite_Block_Mat_U0_n_4),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_img2_rows_V_c_U_ap_rst_n_UNCONNECTED),
        .img2_rows_V_c_empty_n(img2_rows_V_c_empty_n),
        .img2_rows_V_c_full_n(img2_rows_V_c_full_n),
        .out({NLW_img2_rows_V_c_U_out_UNCONNECTED[31:11],img2_rows_V_c_dout[10],NLW_img2_rows_V_c_U_out_UNCONNECTED[9],img2_rows_V_c_dout[8],NLW_img2_rows_V_c_U_out_UNCONNECTED[7:0]}),
        .rows({NLW_img2_rows_V_c_U_rows_UNCONNECTED[31:11],rows[10],NLW_img2_rows_V_c_U_rows_UNCONNECTED[9],rows[8],NLW_img2_rows_V_c_U_rows_UNCONNECTED[7:0]}),
        .shiftReg_ce(shiftReg_ce_5));
  design_2_image_filter_0_1_fifo_w32_d5_A img3_cols_V_c_U
       (.E(Mat2AXIvideo_U0_n_8),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_img3_cols_V_c_U_ap_rst_n_UNCONNECTED),
        .cols({NLW_img3_cols_V_c_U_cols_UNCONNECTED[31:10],cols[9],NLW_img3_cols_V_c_U_cols_UNCONNECTED[8],cols[7:6],NLW_img3_cols_V_c_U_cols_UNCONNECTED[5],cols[4],NLW_img3_cols_V_c_U_cols_UNCONNECTED[3:0]}),
        .img3_cols_V_c_empty_n(img3_cols_V_c_empty_n),
        .img3_cols_V_c_full_n(img3_cols_V_c_full_n),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(blackWhite_Block_Mat_U0_n_6),
        .out(img3_cols_V_c_dout),
        .shiftReg_ce(shiftReg_ce_5));
  design_2_image_filter_0_1_fifo_w8_d2_A_15 img3_data_stream_0_s_U
       (.E(Mat2AXIvideo_U0_n_10),
        .Q({img3_data_stream_0_s_U_n_3,img3_data_stream_0_s_U_n_4}),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_img3_data_stream_0_s_U_ap_rst_n_UNCONNECTED),
        .img3_data_stream_0_s_empty_n(img3_data_stream_0_s_empty_n),
        .img3_data_stream_0_s_full_n(img3_data_stream_0_s_full_n),
        .internal_empty_n_reg_0(grp_blackWhite_fu_66_dst_axi_TVALID),
        .shiftReg_ce(shiftReg_ce_1));
  design_2_image_filter_0_1_fifo_w8_d2_A_16 img3_data_stream_1_s_U
       (.E(Mat2AXIvideo_U0_n_10),
        .Q({img3_data_stream_1_s_U_n_3,img3_data_stream_1_s_U_n_4}),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_img3_data_stream_1_s_U_ap_rst_n_UNCONNECTED),
        .img3_data_stream_1_s_empty_n(img3_data_stream_1_s_empty_n),
        .img3_data_stream_1_s_full_n(img3_data_stream_1_s_full_n),
        .internal_empty_n_reg_0(grp_blackWhite_fu_66_dst_axi_TVALID),
        .shiftReg_ce(shiftReg_ce_1));
  design_2_image_filter_0_1_fifo_w8_d2_A_17 img3_data_stream_2_s_U
       (.E(Mat2AXIvideo_U0_n_10),
        .Q({img3_data_stream_1_s_U_n_3,img3_data_stream_1_s_U_n_4}),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7]_0 ),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_img3_data_stream_2_s_U_ap_rst_n_UNCONNECTED),
        .img2_data_stream_0_s_dout(img2_data_stream_0_s_dout),
        .img3_data_stream_2_s_empty_n(img3_data_stream_2_s_empty_n),
        .img3_data_stream_2_s_full_n(img3_data_stream_2_s_full_n),
        .internal_empty_n_reg_0(grp_blackWhite_fu_66_dst_axi_TVALID),
        .\ireg_reg[7] ({img3_data_stream_0_s_U_n_3,img3_data_stream_0_s_U_n_4}),
        .\odata_reg[23] (\odata_reg[23] ),
        .\odata_reg[23]_0 (\odata_reg[23]_0 ),
        .shiftReg_ce(shiftReg_ce_1));
  design_2_image_filter_0_1_fifo_w32_d5_A_18 img3_rows_V_c_U
       (.E(Mat2AXIvideo_U0_n_8),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_img3_rows_V_c_U_ap_rst_n_UNCONNECTED),
        .img3_rows_V_c_empty_n(img3_rows_V_c_empty_n),
        .img3_rows_V_c_full_n(img3_rows_V_c_full_n),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(blackWhite_Block_Mat_U0_n_6),
        .out({NLW_img3_rows_V_c_U_out_UNCONNECTED[31:11],img3_rows_V_c_dout[10],NLW_img3_rows_V_c_U_out_UNCONNECTED[9],img3_rows_V_c_dout[8],NLW_img3_rows_V_c_U_out_UNCONNECTED[7:0]}),
        .rows({NLW_img3_rows_V_c_U_rows_UNCONNECTED[31:11],rows[10],NLW_img3_rows_V_c_U_rows_UNCONNECTED[9],rows[8],NLW_img3_rows_V_c_U_rows_UNCONNECTED[7:0]}),
        .shiftReg_ce(shiftReg_ce_5));
  design_2_image_filter_0_1_fifo_w32_d2_A img_cols_V_c18_U
       (.CvtColor_U0_p_src_cols_V_read(CvtColor_U0_p_src_cols_V_read),
        .D({NLW_img_cols_V_c18_U_D_UNCONNECTED[31:10],cols_V_reg_462[9],NLW_img_cols_V_c18_U_D_UNCONNECTED[8],cols_V_reg_462[7:6],NLW_img_cols_V_c18_U_D_UNCONNECTED[5],cols_V_reg_462[4],NLW_img_cols_V_c18_U_D_UNCONNECTED[3:0]}),
        .E(AXIvideo2Mat_U0_n_71),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_img_cols_V_c18_U_ap_rst_n_UNCONNECTED),
        .\cols_V_reg_462_reg[31] ({\NLW_img_cols_V_c18_U_cols_V_reg_462_reg[31]_UNCONNECTED [31:10],img_cols_V_c18_dout[9],\NLW_img_cols_V_c18_U_cols_V_reg_462_reg[31]_UNCONNECTED [8],img_cols_V_c18_dout[7:6],\NLW_img_cols_V_c18_U_cols_V_reg_462_reg[31]_UNCONNECTED [5],img_cols_V_c18_dout[4],\NLW_img_cols_V_c18_U_cols_V_reg_462_reg[31]_UNCONNECTED [3:0]}),
        .img_cols_V_c18_empty_n(img_cols_V_c18_empty_n),
        .img_cols_V_c18_full_n(img_cols_V_c18_full_n),
        .shiftReg_ce(shiftReg_ce));
  design_2_image_filter_0_1_fifo_w32_d2_A_19 img_cols_V_c_U
       (.E(blackWhite_Block_Mat_U0_n_2),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_img_cols_V_c_U_ap_rst_n_UNCONNECTED),
        .cols({NLW_img_cols_V_c_U_cols_UNCONNECTED[31:10],cols[9],NLW_img_cols_V_c_U_cols_UNCONNECTED[8],cols[7:6],NLW_img_cols_V_c_U_cols_UNCONNECTED[5],cols[4],NLW_img_cols_V_c_U_cols_UNCONNECTED[3:0]}),
        .img_cols_V_c_dout({NLW_img_cols_V_c_U_img_cols_V_c_dout_UNCONNECTED[31:10],img_cols_V_c_dout[9],NLW_img_cols_V_c_U_img_cols_V_c_dout_UNCONNECTED[8],img_cols_V_c_dout[7:6],NLW_img_cols_V_c_U_img_cols_V_c_dout_UNCONNECTED[5],img_cols_V_c_dout[4],NLW_img_cols_V_c_U_img_cols_V_c_dout_UNCONNECTED[3:0]}),
        .img_cols_V_c_empty_n(img_cols_V_c_empty_n),
        .img_cols_V_c_full_n(img_cols_V_c_full_n),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_0(shiftReg_ce_5));
  design_2_image_filter_0_1_fifo_w8_d2_A_20 img_data_stream_0_V_U
       (.B(img_data_stream_0_V_dout),
        .D(CvtColor_U0_n_7),
        .E(CvtColor_U0_n_4),
        .Q({img_data_stream_0_V_U_n_3,img_data_stream_0_V_U_n_4}),
        .\SRL_SIG_reg[0][7] (AXIvideo2Mat_U0_img_data_stream_0_V_din),
        .\SRL_SIG_reg[1][0] (AXIvideo2Mat_U0_n_68),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_img_data_stream_0_V_U_ap_rst_n_UNCONNECTED),
        .img_data_stream_0_V_empty_n(img_data_stream_0_V_empty_n),
        .img_data_stream_0_V_full_n(img_data_stream_0_V_full_n),
        .internal_empty_n_reg_0(CvtColor_U0_n_9));
  design_2_image_filter_0_1_fifo_w8_d2_A_21 img_data_stream_1_V_U
       (.D(CvtColor_U0_n_6),
        .E(CvtColor_U0_n_4),
        .Q({img_data_stream_1_V_U_n_3,img_data_stream_1_V_U_n_4}),
        .\SRL_SIG_reg[0][7] (img_data_stream_1_V_dout),
        .\SRL_SIG_reg[0][7]_0 (AXIvideo2Mat_U0_n_68),
        .\SRL_SIG_reg[0][7]_1 (AXIvideo2Mat_U0_img_data_stream_1_V_din),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_img_data_stream_1_V_U_ap_rst_n_UNCONNECTED),
        .img_data_stream_1_V_empty_n(img_data_stream_1_V_empty_n),
        .img_data_stream_1_V_full_n(img_data_stream_1_V_full_n),
        .internal_empty_n_reg_0(CvtColor_U0_n_9));
  design_2_image_filter_0_1_fifo_w8_d2_A_22 img_data_stream_2_V_U
       (.D(CvtColor_U0_n_5),
        .E(CvtColor_U0_n_4),
        .Q({img_data_stream_2_V_U_n_3,img_data_stream_2_V_U_n_4}),
        .\SRL_SIG_reg[0][7] (img_data_stream_2_V_dout),
        .\SRL_SIG_reg[0][7]_0 (AXIvideo2Mat_U0_img_data_stream_2_V_din),
        .\SRL_SIG_reg[1][0] (AXIvideo2Mat_U0_n_68),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_img_data_stream_2_V_U_ap_rst_n_UNCONNECTED),
        .img_data_stream_2_V_empty_n(img_data_stream_2_V_empty_n),
        .img_data_stream_2_V_full_n(img_data_stream_2_V_full_n),
        .internal_empty_n_reg_0(CvtColor_U0_n_9));
  design_2_image_filter_0_1_fifo_w32_d2_A_23 img_rows_V_c17_U
       (.CvtColor_U0_p_src_cols_V_read(CvtColor_U0_p_src_cols_V_read),
        .D({NLW_img_rows_V_c17_U_D_UNCONNECTED[31:11],rows_V_reg_457[10],NLW_img_rows_V_c17_U_D_UNCONNECTED[9],rows_V_reg_457[8],NLW_img_rows_V_c17_U_D_UNCONNECTED[7:0]}),
        .E(AXIvideo2Mat_U0_n_71),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_img_rows_V_c17_U_ap_rst_n_UNCONNECTED),
        .img_rows_V_c17_empty_n(img_rows_V_c17_empty_n),
        .img_rows_V_c17_full_n(img_rows_V_c17_full_n),
        .\rows_V_reg_457_reg[31] ({\NLW_img_rows_V_c17_U_rows_V_reg_457_reg[31]_UNCONNECTED [31:11],img_rows_V_c17_dout[10],\NLW_img_rows_V_c17_U_rows_V_reg_457_reg[31]_UNCONNECTED [9],img_rows_V_c17_dout[8],\NLW_img_rows_V_c17_U_rows_V_reg_457_reg[31]_UNCONNECTED [7:0]}),
        .shiftReg_ce(shiftReg_ce));
  design_2_image_filter_0_1_fifo_w32_d2_A_24 img_rows_V_c_U
       (.E(blackWhite_Block_Mat_U0_n_2),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_img_rows_V_c_U_ap_rst_n_UNCONNECTED),
        .grp_blackWhite_fu_66_ap_start_reg(grp_blackWhite_fu_66_ap_start_reg),
        .img2_cols_V_c_full_n(img2_cols_V_c_full_n),
        .img2_rows_V_c_full_n(img2_rows_V_c_full_n),
        .img3_cols_V_c_full_n(img3_cols_V_c_full_n),
        .img3_rows_V_c_full_n(img3_rows_V_c_full_n),
        .img_cols_V_c_full_n(img_cols_V_c_full_n),
        .img_rows_V_c_dout({NLW_img_rows_V_c_U_img_rows_V_c_dout_UNCONNECTED[31:11],img_rows_V_c_dout[10],NLW_img_rows_V_c_U_img_rows_V_c_dout_UNCONNECTED[9],img_rows_V_c_dout[8],NLW_img_rows_V_c_U_img_rows_V_c_dout_UNCONNECTED[7:0]}),
        .img_rows_V_c_empty_n(img_rows_V_c_empty_n),
        .internal_full_n_reg_0(img_rows_V_c_U_n_2),
        .internal_full_n_reg_1(img_rows_V_c_U_n_35),
        .rows({NLW_img_rows_V_c_U_rows_UNCONNECTED[31:11],rows[10],NLW_img_rows_V_c_U_rows_UNCONNECTED[9],rows[8],NLW_img_rows_V_c_U_rows_UNCONNECTED[7:0]}),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_0(shiftReg_ce_5),
        .start_for_CvtColor_1_U0_full_n(start_for_CvtColor_1_U0_full_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg_n_1));
  design_2_image_filter_0_1_start_for_CvtColoeOg start_for_CvtColoeOg_U
       (.CO(icmp_ln1967_fu_242_p2),
        .CvtColor_1_U0_ap_start(CvtColor_1_U0_ap_start),
        .Q(ap_CS_fsm_state2),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_start_for_CvtColoeOg_U_ap_rst_n_UNCONNECTED),
        .\mOutPtr_reg[2]_0 (CvtColor_1_U0_n_6),
        .\mOutPtr_reg[2]_1 (start_for_Mat2AXIfYi_U_n_3),
        .start_for_CvtColor_1_U0_full_n(start_for_CvtColor_1_U0_full_n));
  design_2_image_filter_0_1_start_for_CvtColog8j start_for_CvtColog8j_U
       (.CO(icmp_ln1967_fu_263_p2),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .Q(ap_CS_fsm_state2_3),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_start_for_CvtColog8j_U_ap_rst_n_UNCONNECTED),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .grp_blackWhite_fu_66_ap_start_reg(grp_blackWhite_fu_66_ap_start_reg),
        .img_cols_V_c18_full_n(img_cols_V_c18_full_n),
        .img_cols_V_c_empty_n(img_cols_V_c_empty_n),
        .img_rows_V_c17_full_n(img_rows_V_c17_full_n),
        .img_rows_V_c_empty_n(img_rows_V_c_empty_n),
        .internal_empty_n_reg_0(start_for_CvtColog8j_U_n_3),
        .internal_empty_n_reg_1(CvtColor_U0_n_12),
        .internal_full_n_reg_0(start_for_CvtColog8j_U_n_4),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_once_reg(start_once_reg_0));
  design_2_image_filter_0_1_start_for_Mat2AXIfYi start_for_Mat2AXIfYi_U
       (.CO(icmp_ln125_fu_244_p2),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Q(ap_CS_fsm_state2_4),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_start_for_Mat2AXIfYi_U_ap_rst_n_UNCONNECTED),
        .ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg(start_for_Mat2AXIfYi_U_n_3),
        .grp_blackWhite_fu_66_ap_start_reg(grp_blackWhite_fu_66_ap_start_reg),
        .internal_full_n_reg_0(Mat2AXIvideo_U0_n_13),
        .internal_full_n_reg_1(ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg_n_1),
        .\mOutPtr_reg[2]_0 (Mat2AXIvideo_U0_n_9),
        .start_for_CvtColor_1_U0_full_n(start_for_CvtColor_1_U0_full_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg));
endmodule

(* ORIG_REF_NAME = "blackWhite_Block_Mat" *) 
module design_2_image_filter_0_1_blackWhite_Block_Mat
   (start_once_reg,
    E,
    shiftReg_ce,
    internal_empty_n_reg,
    ap_rst_n_0,
    ap_rst_n_1,
    SS,
    start_once_reg_reg_0,
    ap_clk,
    shiftReg_ce_0,
    CvtColor_1_U0_ap_start,
    img2_rows_V_c_empty_n,
    img2_cols_V_c_empty_n,
    Q,
    ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg,
    grp_blackWhite_fu_66_ap_start_reg,
    start_for_Mat2AXIvideo_U0_full_n,
    start_for_CvtColor_1_U0_full_n,
    \SRL_SIG_reg[0][31] ,
    ap_rst_n,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg_0,
    Mat2AXIvideo_U0_img_cols_V_read);
  output start_once_reg;
  output [0:0]E;
  output shiftReg_ce;
  output [0:0]internal_empty_n_reg;
  output ap_rst_n_0;
  output ap_rst_n_1;
  input [0:0]SS;
  input start_once_reg_reg_0;
  input ap_clk;
  input shiftReg_ce_0;
  input CvtColor_1_U0_ap_start;
  input img2_rows_V_c_empty_n;
  input img2_cols_V_c_empty_n;
  input [0:0]Q;
  input ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg;
  input grp_blackWhite_fu_66_ap_start_reg;
  input start_for_Mat2AXIvideo_U0_full_n;
  input start_for_CvtColor_1_U0_full_n;
  input \SRL_SIG_reg[0][31] ;
  input ap_rst_n;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg_0;
  input Mat2AXIvideo_U0_img_cols_V_read;

  wire CvtColor_1_U0_ap_start;
  wire [0:0]E;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][31] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg;
  wire ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg_0;
  wire grp_blackWhite_fu_66_ap_start_reg;
  wire img2_cols_V_c_empty_n;
  wire img2_rows_V_c_empty_n;
  wire [0:0]internal_empty_n_reg;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  LUT6 #(
    .INIT(64'h0000000044404040)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg),
        .I1(grp_blackWhite_fu_66_ap_start_reg),
        .I2(start_once_reg),
        .I3(start_for_Mat2AXIvideo_U0_full_n),
        .I4(start_for_CvtColor_1_U0_full_n),
        .I5(\SRL_SIG_reg[0][31] ),
        .O(shiftReg_ce));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h545454FC)) 
    ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_i_1
       (.I0(grp_blackWhite_fu_66_ap_start_reg),
        .I1(ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg),
        .I2(shiftReg_ce),
        .I3(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I4(ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg_0),
        .O(ap_rst_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h4)) 
    internal_full_n_i_3__0
       (.I0(shiftReg_ce),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .O(ap_rst_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(E));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[2]_i_1 
       (.I0(shiftReg_ce),
        .I1(CvtColor_1_U0_ap_start),
        .I2(img2_rows_V_c_empty_n),
        .I3(img2_cols_V_c_empty_n),
        .I4(Q),
        .O(internal_empty_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module design_2_image_filter_0_1_fifo_w32_d2_A
   (img_cols_V_c18_full_n,
    img_cols_V_c18_empty_n,
    \cols_V_reg_462_reg[31] ,
    ap_clk,
    ap_rst_n,
    CvtColor_U0_p_src_cols_V_read,
    shiftReg_ce,
    D,
    SS,
    E);
  output img_cols_V_c18_full_n;
  output img_cols_V_c18_empty_n;
  output [31:0]\cols_V_reg_462_reg[31] ;
  input ap_clk;
  input ap_rst_n;
  input CvtColor_U0_p_src_cols_V_read;
  input shiftReg_ce;
  input [31:0]D;
  input [0:0]SS;
  input [0:0]E;

  wire CvtColor_U0_p_src_cols_V_read;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire [31:0]\cols_V_reg_462_reg[31] ;
  wire img_cols_V_c18_empty_n;
  wire img_cols_V_c18_full_n;
  wire internal_empty_n_i_1__9_n_1;
  wire internal_full_n_i_1__9_n_1;
  wire \mOutPtr[0]_i_1__10_n_1 ;
  wire \mOutPtr[1]_i_1__6_n_1 ;
  wire \mOutPtr_reg_n_1_[0] ;
  wire \mOutPtr_reg_n_1_[1] ;
  wire shiftReg_ce;
  wire [31:0]NLW_U_fifo_w32_d2_A_ram_D_UNCONNECTED;
  wire [31:0]\NLW_U_fifo_w32_d2_A_ram_cols_V_reg_462_reg[31]_UNCONNECTED ;

  design_2_image_filter_0_1_fifo_w32_d2_A_shiftReg_29 U_fifo_w32_d2_A_ram
       (.D({NLW_U_fifo_w32_d2_A_ram_D_UNCONNECTED[31:10],D[9],NLW_U_fifo_w32_d2_A_ram_D_UNCONNECTED[8],D[7:6],NLW_U_fifo_w32_d2_A_ram_D_UNCONNECTED[5],D[4],NLW_U_fifo_w32_d2_A_ram_D_UNCONNECTED[3:0]}),
        .Q({\mOutPtr_reg_n_1_[1] ,\mOutPtr_reg_n_1_[0] }),
        .ap_clk(ap_clk),
        .\cols_V_reg_462_reg[31] ({\NLW_U_fifo_w32_d2_A_ram_cols_V_reg_462_reg[31]_UNCONNECTED [31:10],\cols_V_reg_462_reg[31] [9],\NLW_U_fifo_w32_d2_A_ram_cols_V_reg_462_reg[31]_UNCONNECTED [8],\cols_V_reg_462_reg[31] [7:6],\NLW_U_fifo_w32_d2_A_ram_cols_V_reg_462_reg[31]_UNCONNECTED [5],\cols_V_reg_462_reg[31] [4],\NLW_U_fifo_w32_d2_A_ram_cols_V_reg_462_reg[31]_UNCONNECTED [3:0]}),
        .shiftReg_ce(shiftReg_ce));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    internal_empty_n_i_1__9
       (.I0(\mOutPtr_reg_n_1_[1] ),
        .I1(\mOutPtr_reg_n_1_[0] ),
        .I2(CvtColor_U0_p_src_cols_V_read),
        .I3(shiftReg_ce),
        .I4(img_cols_V_c18_empty_n),
        .O(internal_empty_n_i_1__9_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_1),
        .Q(img_cols_V_c18_empty_n),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0E0FFF0)) 
    internal_full_n_i_1__9
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .I1(\mOutPtr_reg_n_1_[1] ),
        .I2(img_cols_V_c18_full_n),
        .I3(CvtColor_U0_p_src_cols_V_read),
        .I4(shiftReg_ce),
        .O(internal_full_n_i_1__9_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_1),
        .Q(img_cols_V_c18_full_n),
        .R(1'b0));
  (* \PinAttr:I0:HOLD_DETOUR  = "191" *) 
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_1 ));
  (* \PinAttr:I2:HOLD_DETOUR  = "191" *) 
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__6 
       (.I0(shiftReg_ce),
        .I1(CvtColor_U0_p_src_cols_V_read),
        .I2(\mOutPtr_reg_n_1_[0] ),
        .I3(\mOutPtr_reg_n_1_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__10_n_1 ),
        .Q(\mOutPtr_reg_n_1_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__6_n_1 ),
        .Q(\mOutPtr_reg_n_1_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module design_2_image_filter_0_1_fifo_w32_d2_A_19
   (img_cols_V_c_full_n,
    img_cols_V_c_empty_n,
    img_cols_V_c_dout,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    SS,
    E,
    cols);
  output img_cols_V_c_full_n;
  output img_cols_V_c_empty_n;
  output [31:0]img_cols_V_c_dout;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input [0:0]SS;
  input [0:0]E;
  input [31:0]cols;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire [31:0]cols;
  wire [31:0]img_cols_V_c_dout;
  wire img_cols_V_c_empty_n;
  wire img_cols_V_c_full_n;
  wire internal_empty_n_i_1__0_n_1;
  wire internal_full_n_i_1__0_n_1;
  wire \mOutPtr[0]_i_1__5_n_1 ;
  wire \mOutPtr[1]_i_1__0_n_1 ;
  wire \mOutPtr_reg_n_1_[0] ;
  wire \mOutPtr_reg_n_1_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire [31:0]NLW_U_fifo_w32_d2_A_ram_cols_UNCONNECTED;
  wire [31:0]NLW_U_fifo_w32_d2_A_ram_img_cols_V_c_dout_UNCONNECTED;

  design_2_image_filter_0_1_fifo_w32_d2_A_shiftReg_28 U_fifo_w32_d2_A_ram
       (.Q({\mOutPtr_reg_n_1_[1] ,\mOutPtr_reg_n_1_[0] }),
        .ap_clk(ap_clk),
        .cols({NLW_U_fifo_w32_d2_A_ram_cols_UNCONNECTED[31:10],cols[9],NLW_U_fifo_w32_d2_A_ram_cols_UNCONNECTED[8],cols[7:6],NLW_U_fifo_w32_d2_A_ram_cols_UNCONNECTED[5],cols[4],NLW_U_fifo_w32_d2_A_ram_cols_UNCONNECTED[3:0]}),
        .img_cols_V_c_dout({NLW_U_fifo_w32_d2_A_ram_img_cols_V_c_dout_UNCONNECTED[31:10],img_cols_V_c_dout[9],NLW_U_fifo_w32_d2_A_ram_img_cols_V_c_dout_UNCONNECTED[8],img_cols_V_c_dout[7:6],NLW_U_fifo_w32_d2_A_ram_img_cols_V_c_dout_UNCONNECTED[5],img_cols_V_c_dout[4],NLW_U_fifo_w32_d2_A_ram_img_cols_V_c_dout_UNCONNECTED[3:0]}),
        .shiftReg_ce_0(shiftReg_ce_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    internal_empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_1_[1] ),
        .I1(\mOutPtr_reg_n_1_[0] ),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(img_cols_V_c_empty_n),
        .O(internal_empty_n_i_1__0_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_1),
        .Q(img_cols_V_c_empty_n),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0E0FFF0)) 
    internal_full_n_i_1__0
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .I1(\mOutPtr_reg_n_1_[1] ),
        .I2(img_cols_V_c_full_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .O(internal_full_n_i_1__0_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_1),
        .Q(img_cols_V_c_full_n),
        .R(1'b0));
  (* \PinAttr:I0:HOLD_DETOUR  = "191" *) 
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_1 ));
  (* \PinAttr:I2:HOLD_DETOUR  = "191" *) 
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__0 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_1_[0] ),
        .I3(\mOutPtr_reg_n_1_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_1 ),
        .Q(\mOutPtr_reg_n_1_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__0_n_1 ),
        .Q(\mOutPtr_reg_n_1_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module design_2_image_filter_0_1_fifo_w32_d2_A_23
   (img_rows_V_c17_full_n,
    img_rows_V_c17_empty_n,
    \rows_V_reg_457_reg[31] ,
    ap_clk,
    ap_rst_n,
    CvtColor_U0_p_src_cols_V_read,
    shiftReg_ce,
    D,
    SS,
    E);
  output img_rows_V_c17_full_n;
  output img_rows_V_c17_empty_n;
  output [31:0]\rows_V_reg_457_reg[31] ;
  input ap_clk;
  input ap_rst_n;
  input CvtColor_U0_p_src_cols_V_read;
  input shiftReg_ce;
  input [31:0]D;
  input [0:0]SS;
  input [0:0]E;

  wire CvtColor_U0_p_src_cols_V_read;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire img_rows_V_c17_empty_n;
  wire img_rows_V_c17_full_n;
  wire internal_empty_n_i_1__8_n_1;
  wire internal_full_n_i_1__8_n_1;
  wire \mOutPtr[0]_i_1__9_n_1 ;
  wire \mOutPtr[1]_i_2__1_n_1 ;
  wire \mOutPtr_reg_n_1_[0] ;
  wire \mOutPtr_reg_n_1_[1] ;
  wire [31:0]\rows_V_reg_457_reg[31] ;
  wire shiftReg_ce;
  wire [31:0]NLW_U_fifo_w32_d2_A_ram_D_UNCONNECTED;
  wire [31:0]\NLW_U_fifo_w32_d2_A_ram_rows_V_reg_457_reg[31]_UNCONNECTED ;

  design_2_image_filter_0_1_fifo_w32_d2_A_shiftReg_25 U_fifo_w32_d2_A_ram
       (.D({NLW_U_fifo_w32_d2_A_ram_D_UNCONNECTED[31:11],D[10],NLW_U_fifo_w32_d2_A_ram_D_UNCONNECTED[9],D[8],NLW_U_fifo_w32_d2_A_ram_D_UNCONNECTED[7:0]}),
        .Q({\mOutPtr_reg_n_1_[1] ,\mOutPtr_reg_n_1_[0] }),
        .ap_clk(ap_clk),
        .\rows_V_reg_457_reg[31] ({\NLW_U_fifo_w32_d2_A_ram_rows_V_reg_457_reg[31]_UNCONNECTED [31:11],\rows_V_reg_457_reg[31] [10],\NLW_U_fifo_w32_d2_A_ram_rows_V_reg_457_reg[31]_UNCONNECTED [9],\rows_V_reg_457_reg[31] [8],\NLW_U_fifo_w32_d2_A_ram_rows_V_reg_457_reg[31]_UNCONNECTED [7:0]}),
        .shiftReg_ce(shiftReg_ce));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    internal_empty_n_i_1__8
       (.I0(\mOutPtr_reg_n_1_[1] ),
        .I1(\mOutPtr_reg_n_1_[0] ),
        .I2(CvtColor_U0_p_src_cols_V_read),
        .I3(shiftReg_ce),
        .I4(img_rows_V_c17_empty_n),
        .O(internal_empty_n_i_1__8_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_1),
        .Q(img_rows_V_c17_empty_n),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0E0FFF0)) 
    internal_full_n_i_1__8
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .I1(\mOutPtr_reg_n_1_[1] ),
        .I2(img_rows_V_c17_full_n),
        .I3(CvtColor_U0_p_src_cols_V_read),
        .I4(shiftReg_ce),
        .O(internal_full_n_i_1__8_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_1),
        .Q(img_rows_V_c17_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__1 
       (.I0(shiftReg_ce),
        .I1(CvtColor_U0_p_src_cols_V_read),
        .I2(\mOutPtr_reg_n_1_[0] ),
        .I3(\mOutPtr_reg_n_1_[1] ),
        .O(\mOutPtr[1]_i_2__1_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_1 ),
        .Q(\mOutPtr_reg_n_1_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__1_n_1 ),
        .Q(\mOutPtr_reg_n_1_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module design_2_image_filter_0_1_fifo_w32_d2_A_24
   (img_rows_V_c_empty_n,
    internal_full_n_reg_0,
    img_rows_V_c_dout,
    internal_full_n_reg_1,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    img_cols_V_c_full_n,
    img3_cols_V_c_full_n,
    img2_rows_V_c_full_n,
    img3_rows_V_c_full_n,
    img2_cols_V_c_full_n,
    start_for_CvtColor_1_U0_full_n,
    start_for_Mat2AXIvideo_U0_full_n,
    start_once_reg,
    grp_blackWhite_fu_66_ap_start_reg,
    start_once_reg_reg,
    SS,
    E,
    rows);
  output img_rows_V_c_empty_n;
  output internal_full_n_reg_0;
  output [31:0]img_rows_V_c_dout;
  output internal_full_n_reg_1;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input img_cols_V_c_full_n;
  input img3_cols_V_c_full_n;
  input img2_rows_V_c_full_n;
  input img3_rows_V_c_full_n;
  input img2_cols_V_c_full_n;
  input start_for_CvtColor_1_U0_full_n;
  input start_for_Mat2AXIvideo_U0_full_n;
  input start_once_reg;
  input grp_blackWhite_fu_66_ap_start_reg;
  input start_once_reg_reg;
  input [0:0]SS;
  input [0:0]E;
  input [31:0]rows;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire grp_blackWhite_fu_66_ap_start_reg;
  wire img2_cols_V_c_full_n;
  wire img2_rows_V_c_full_n;
  wire img3_cols_V_c_full_n;
  wire img3_rows_V_c_full_n;
  wire img_cols_V_c_full_n;
  wire [31:0]img_rows_V_c_dout;
  wire img_rows_V_c_empty_n;
  wire img_rows_V_c_full_n;
  wire internal_empty_n_i_1_n_1;
  wire internal_full_n_i_1_n_1;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1__4_n_1 ;
  wire \mOutPtr[1]_i_2_n_1 ;
  wire \mOutPtr_reg_n_1_[0] ;
  wire \mOutPtr_reg_n_1_[1] ;
  wire [31:0]rows;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire [31:0]NLW_U_fifo_w32_d2_A_ram_img_rows_V_c_dout_UNCONNECTED;
  wire [31:0]NLW_U_fifo_w32_d2_A_ram_rows_UNCONNECTED;

  design_2_image_filter_0_1_fifo_w32_d2_A_shiftReg U_fifo_w32_d2_A_ram
       (.Q({\mOutPtr_reg_n_1_[1] ,\mOutPtr_reg_n_1_[0] }),
        .ap_clk(ap_clk),
        .img2_cols_V_c_full_n(img2_cols_V_c_full_n),
        .img2_rows_V_c_full_n(img2_rows_V_c_full_n),
        .img3_cols_V_c_full_n(img3_cols_V_c_full_n),
        .img3_rows_V_c_full_n(img3_rows_V_c_full_n),
        .img_cols_V_c_full_n(img_cols_V_c_full_n),
        .img_rows_V_c_dout({NLW_U_fifo_w32_d2_A_ram_img_rows_V_c_dout_UNCONNECTED[31:11],img_rows_V_c_dout[10],NLW_U_fifo_w32_d2_A_ram_img_rows_V_c_dout_UNCONNECTED[9],img_rows_V_c_dout[8],NLW_U_fifo_w32_d2_A_ram_img_rows_V_c_dout_UNCONNECTED[7:0]}),
        .img_rows_V_c_full_n(img_rows_V_c_full_n),
        .internal_full_n_reg(internal_full_n_reg_0),
        .rows({NLW_U_fifo_w32_d2_A_ram_rows_UNCONNECTED[31:11],rows[10],NLW_U_fifo_w32_d2_A_ram_rows_UNCONNECTED[9],rows[8],NLW_U_fifo_w32_d2_A_ram_rows_UNCONNECTED[7:0]}),
        .shiftReg_ce_0(shiftReg_ce_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    internal_empty_n_i_1
       (.I0(\mOutPtr_reg_n_1_[1] ),
        .I1(\mOutPtr_reg_n_1_[0] ),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(img_rows_V_c_empty_n),
        .O(internal_empty_n_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_1),
        .Q(img_rows_V_c_empty_n),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0E0FFF0)) 
    internal_full_n_i_1
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .I1(\mOutPtr_reg_n_1_[1] ),
        .I2(img_rows_V_c_full_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .O(internal_full_n_i_1_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_1),
        .Q(img_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_1_[0] ),
        .I3(\mOutPtr_reg_n_1_[1] ),
        .O(\mOutPtr[1]_i_2_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_1 ),
        .Q(\mOutPtr_reg_n_1_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2_n_1 ),
        .Q(\mOutPtr_reg_n_1_[1] ),
        .S(SS));
  LUT6 #(
    .INIT(64'hFF00FF00AA80FF00)) 
    start_once_reg_i_1__0
       (.I0(internal_full_n_reg_0),
        .I1(start_for_CvtColor_1_U0_full_n),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(start_once_reg),
        .I4(grp_blackWhite_fu_66_ap_start_reg),
        .I5(start_once_reg_reg),
        .O(internal_full_n_reg_1));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module design_2_image_filter_0_1_fifo_w32_d2_A_shiftReg
   (internal_full_n_reg,
    img_rows_V_c_dout,
    img_rows_V_c_full_n,
    img_cols_V_c_full_n,
    img3_cols_V_c_full_n,
    img2_rows_V_c_full_n,
    img3_rows_V_c_full_n,
    img2_cols_V_c_full_n,
    Q,
    shiftReg_ce_0,
    rows,
    ap_clk);
  output internal_full_n_reg;
  output [31:0]img_rows_V_c_dout;
  input img_rows_V_c_full_n;
  input img_cols_V_c_full_n;
  input img3_cols_V_c_full_n;
  input img2_rows_V_c_full_n;
  input img3_rows_V_c_full_n;
  input img2_cols_V_c_full_n;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]rows;
  input ap_clk;

  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_2 ;
  wire [31:0]\SRL_SIG_reg[1]_3 ;
  wire ap_clk;
  wire img2_cols_V_c_full_n;
  wire img2_rows_V_c_full_n;
  wire img3_cols_V_c_full_n;
  wire img3_rows_V_c_full_n;
  wire img_cols_V_c_full_n;
  wire [31:0]img_rows_V_c_dout;
  wire img_rows_V_c_full_n;
  wire internal_full_n_reg;
  wire [31:0]rows;
  wire shiftReg_ce_0;

  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \SRL_SIG[0][31]_i_2 
       (.I0(img_rows_V_c_full_n),
        .I1(img_cols_V_c_full_n),
        .I2(img3_cols_V_c_full_n),
        .I3(img2_rows_V_c_full_n),
        .I4(img3_rows_V_c_full_n),
        .I5(img2_cols_V_c_full_n),
        .O(internal_full_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(rows[10]),
        .Q(\SRL_SIG_reg[0]_2 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(rows[8]),
        .Q(\SRL_SIG_reg[0]_2 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_2 [10]),
        .Q(\SRL_SIG_reg[1]_3 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_2 [8]),
        .Q(\SRL_SIG_reg[1]_3 [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_457[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [10]),
        .O(img_rows_V_c_dout[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_V_reg_457[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [8]),
        .O(img_rows_V_c_dout[8]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module design_2_image_filter_0_1_fifo_w32_d2_A_shiftReg_25
   (\rows_V_reg_457_reg[31] ,
    D,
    Q,
    shiftReg_ce,
    ap_clk);
  output [31:0]\rows_V_reg_457_reg[31] ;
  input [31:0]D;
  input [1:0]Q;
  input shiftReg_ce;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[1]_12 ;
  wire ap_clk;
  wire [31:0]\rows_V_reg_457_reg[31] ;
  wire shiftReg_ce;

  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[1]_12 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[1]_12 [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_392[10]_i_1 
       (.I0(D[10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_12 [10]),
        .O(\rows_V_reg_457_reg[31] [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \rows_reg_392[8]_i_1 
       (.I0(D[8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_12 [8]),
        .O(\rows_V_reg_457_reg[31] [8]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module design_2_image_filter_0_1_fifo_w32_d2_A_shiftReg_28
   (img_cols_V_c_dout,
    Q,
    shiftReg_ce_0,
    cols,
    ap_clk);
  output [31:0]img_cols_V_c_dout;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]cols;
  input ap_clk;

  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_4 ;
  wire [31:0]\SRL_SIG_reg[1]_5 ;
  wire ap_clk;
  wire [31:0]cols;
  wire [31:0]img_cols_V_c_dout;
  wire shiftReg_ce_0;

  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(cols[4]),
        .Q(\SRL_SIG_reg[0]_4 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(cols[6]),
        .Q(\SRL_SIG_reg[0]_4 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(cols[7]),
        .Q(\SRL_SIG_reg[0]_4 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(cols[9]),
        .Q(\SRL_SIG_reg[0]_4 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_4 [4]),
        .Q(\SRL_SIG_reg[1]_5 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_4 [6]),
        .Q(\SRL_SIG_reg[1]_5 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_4 [7]),
        .Q(\SRL_SIG_reg[1]_5 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_4 [9]),
        .Q(\SRL_SIG_reg[1]_5 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_462[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [4]),
        .O(img_cols_V_c_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_462[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [6]),
        .O(img_cols_V_c_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_462[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [7]),
        .O(img_cols_V_c_dout[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_V_reg_462[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_4 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [9]),
        .O(img_cols_V_c_dout[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module design_2_image_filter_0_1_fifo_w32_d2_A_shiftReg_29
   (\cols_V_reg_462_reg[31] ,
    D,
    Q,
    shiftReg_ce,
    ap_clk);
  output [31:0]\cols_V_reg_462_reg[31] ;
  input [31:0]D;
  input [1:0]Q;
  input shiftReg_ce;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[1]_13 ;
  wire ap_clk;
  wire [31:0]\cols_V_reg_462_reg[31] ;
  wire shiftReg_ce;

  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[1]_13 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[1]_13 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[1]_13 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[1]_13 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_387[4]_i_1 
       (.I0(D[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [4]),
        .O(\cols_V_reg_462_reg[31] [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_387[6]_i_1 
       (.I0(D[6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [6]),
        .O(\cols_V_reg_462_reg[31] [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_387[7]_i_1 
       (.I0(D[7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [7]),
        .O(\cols_V_reg_462_reg[31] [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \cols_reg_387[9]_i_1 
       (.I0(D[9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_13 [9]),
        .O(\cols_V_reg_462_reg[31] [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A" *) 
module design_2_image_filter_0_1_fifo_w32_d4_A
   (img2_cols_V_c_full_n,
    img2_cols_V_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    CvtColor_1_U0_p_src_cols_V_read,
    shiftReg_ce,
    cols,
    SS,
    E);
  output img2_cols_V_c_full_n;
  output img2_cols_V_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input CvtColor_1_U0_p_src_cols_V_read;
  input shiftReg_ce;
  input [31:0]cols;
  input [0:0]SS;
  input [0:0]E;

  wire CvtColor_1_U0_p_src_cols_V_read;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire [31:0]cols;
  wire img2_cols_V_c_empty_n;
  wire img2_cols_V_c_full_n;
  wire internal_empty_n_i_1__2_n_1;
  wire internal_empty_n_i_2__1_n_1;
  wire internal_full_n_i_1__2_n_1;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__0_n_1 ;
  wire \mOutPtr[1]_i_1__3_n_1 ;
  wire \mOutPtr[2]_i_1__2_n_1 ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire [31:0]NLW_U_fifo_w32_d4_A_ram_cols_UNCONNECTED;
  wire [31:0]NLW_U_fifo_w32_d4_A_ram_out_UNCONNECTED;

  design_2_image_filter_0_1_fifo_w32_d4_A_shiftReg_33 U_fifo_w32_d4_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .cols({NLW_U_fifo_w32_d4_A_ram_cols_UNCONNECTED[31:10],cols[9],NLW_U_fifo_w32_d4_A_ram_cols_UNCONNECTED[8],cols[7:6],NLW_U_fifo_w32_d4_A_ram_cols_UNCONNECTED[5],cols[4],NLW_U_fifo_w32_d4_A_ram_cols_UNCONNECTED[3:0]}),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out({NLW_U_fifo_w32_d4_A_ram_out_UNCONNECTED[31:10],out[9],NLW_U_fifo_w32_d4_A_ram_out_UNCONNECTED[8],out[7:6],NLW_U_fifo_w32_d4_A_ram_out_UNCONNECTED[5],out[4],NLW_U_fifo_w32_d4_A_ram_out_UNCONNECTED[3:0]}),
        .shiftReg_ce(shiftReg_ce));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hEEEE0E00)) 
    internal_empty_n_i_1__2
       (.I0(internal_empty_n_i_2__1_n_1),
        .I1(mOutPtr[2]),
        .I2(CvtColor_1_U0_p_src_cols_V_read),
        .I3(shiftReg_ce),
        .I4(img2_cols_V_c_empty_n),
        .O(internal_empty_n_i_1__2_n_1));
  LUT4 #(
    .INIT(16'hFEFF)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(CvtColor_1_U0_p_src_cols_V_read),
        .O(internal_empty_n_i_2__1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_1),
        .Q(img2_cols_V_c_empty_n),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0D0FFF0)) 
    internal_full_n_i_1__2
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(img2_cols_V_c_full_n),
        .I3(CvtColor_1_U0_p_src_cols_V_read),
        .I4(shiftReg_ce),
        .O(internal_full_n_i_1__2_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_1),
        .Q(img2_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__3 
       (.I0(shiftReg_ce),
        .I1(CvtColor_1_U0_p_src_cols_V_read),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__3_n_1 ));
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr[2]),
        .I1(shiftReg_ce),
        .I2(CvtColor_1_U0_p_src_cols_V_read),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_1__2_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_1 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_1 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_1 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A" *) 
module design_2_image_filter_0_1_fifo_w32_d4_A_14
   (img2_rows_V_c_full_n,
    img2_rows_V_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    CvtColor_1_U0_p_src_cols_V_read,
    shiftReg_ce,
    rows,
    SS,
    E);
  output img2_rows_V_c_full_n;
  output img2_rows_V_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input CvtColor_1_U0_p_src_cols_V_read;
  input shiftReg_ce;
  input [31:0]rows;
  input [0:0]SS;
  input [0:0]E;

  wire CvtColor_1_U0_p_src_cols_V_read;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire img2_rows_V_c_empty_n;
  wire img2_rows_V_c_full_n;
  wire internal_empty_n_i_1__1_n_1;
  wire internal_empty_n_i_2__2_n_1;
  wire internal_full_n_i_1__1_n_1;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_1 ;
  wire \mOutPtr[1]_i_1__4_n_1 ;
  wire \mOutPtr[2]_i_2_n_1 ;
  wire [31:0]out;
  wire [31:0]rows;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire [31:0]NLW_U_fifo_w32_d4_A_ram_out_UNCONNECTED;
  wire [31:0]NLW_U_fifo_w32_d4_A_ram_rows_UNCONNECTED;

  design_2_image_filter_0_1_fifo_w32_d4_A_shiftReg U_fifo_w32_d4_A_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out({NLW_U_fifo_w32_d4_A_ram_out_UNCONNECTED[31:11],out[10],NLW_U_fifo_w32_d4_A_ram_out_UNCONNECTED[9],out[8],NLW_U_fifo_w32_d4_A_ram_out_UNCONNECTED[7:0]}),
        .rows({NLW_U_fifo_w32_d4_A_ram_rows_UNCONNECTED[31:11],rows[10],NLW_U_fifo_w32_d4_A_ram_rows_UNCONNECTED[9],rows[8],NLW_U_fifo_w32_d4_A_ram_rows_UNCONNECTED[7:0]}),
        .shiftReg_ce(shiftReg_ce));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hEEEE0E00)) 
    internal_empty_n_i_1__1
       (.I0(internal_empty_n_i_2__2_n_1),
        .I1(mOutPtr[2]),
        .I2(CvtColor_1_U0_p_src_cols_V_read),
        .I3(shiftReg_ce),
        .I4(img2_rows_V_c_empty_n),
        .O(internal_empty_n_i_1__1_n_1));
  LUT4 #(
    .INIT(16'hFEFF)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(CvtColor_1_U0_p_src_cols_V_read),
        .O(internal_empty_n_i_2__2_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_1),
        .Q(img2_rows_V_c_empty_n),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0D0FFF0)) 
    internal_full_n_i_1__1
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(img2_rows_V_c_full_n),
        .I3(CvtColor_1_U0_p_src_cols_V_read),
        .I4(shiftReg_ce),
        .O(internal_full_n_i_1__1_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_1),
        .Q(img2_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__4 
       (.I0(shiftReg_ce),
        .I1(CvtColor_1_U0_p_src_cols_V_read),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__4_n_1 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "198" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[2]),
        .I1(shiftReg_ce),
        .I2(CvtColor_1_U0_p_src_cols_V_read),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1_n_1 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__4_n_1 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2_n_1 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A_shiftReg" *) 
module design_2_image_filter_0_1_fifo_w32_d4_A_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    Q,
    shiftReg_ce,
    rows,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]rows;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [31:0]rows;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\grp_blackWhite_fu_66/img2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\grp_blackWhite_fu_66/img2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(rows[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\grp_blackWhite_fu_66/img2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\grp_blackWhite_fu_66/img2_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(rows[8]),
        .Q(out[8]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A_shiftReg" *) 
module design_2_image_filter_0_1_fifo_w32_d4_A_shiftReg_33
   (\mOutPtr_reg[1] ,
    out,
    Q,
    shiftReg_ce,
    cols,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]cols;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]cols;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\grp_blackWhite_fu_66/img2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\grp_blackWhite_fu_66/img2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\grp_blackWhite_fu_66/img2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\grp_blackWhite_fu_66/img2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\grp_blackWhite_fu_66/img2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\grp_blackWhite_fu_66/img2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\grp_blackWhite_fu_66/img2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\grp_blackWhite_fu_66/img2_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A" *) 
module design_2_image_filter_0_1_fifo_w32_d5_A
   (img3_cols_V_c_full_n,
    img3_cols_V_c_empty_n,
    out,
    ap_clk,
    internal_empty_n4_out,
    internal_full_n_reg_0,
    ap_rst_n,
    Mat2AXIvideo_U0_img_cols_V_read,
    shiftReg_ce,
    cols,
    SS,
    E);
  output img3_cols_V_c_full_n;
  output img3_cols_V_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input internal_empty_n4_out;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_cols_V_read;
  input shiftReg_ce;
  input [31:0]cols;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire [31:0]cols;
  wire img3_cols_V_c_empty_n;
  wire img3_cols_V_c_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__4_n_1;
  wire internal_empty_n_i_2_n_1;
  wire internal_full_n_i_1__4_n_1;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__2_n_1 ;
  wire \mOutPtr[1]_i_1__1_n_1 ;
  wire \mOutPtr[2]_i_1__0_n_1 ;
  wire \mOutPtr[3]_i_1_n_1 ;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire [31:0]NLW_U_fifo_w32_d5_A_ram_cols_UNCONNECTED;

  design_2_image_filter_0_1_fifo_w32_d5_A_shiftReg_31 U_fifo_w32_d5_A_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .cols({NLW_U_fifo_w32_d5_A_ram_cols_UNCONNECTED[31:10],cols[9],NLW_U_fifo_w32_d5_A_ram_cols_UNCONNECTED[8],cols[7:6],NLW_U_fifo_w32_d5_A_ram_cols_UNCONNECTED[5],cols[4],NLW_U_fifo_w32_d5_A_ram_cols_UNCONNECTED[3:0]}),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hDDDD0D00)) 
    internal_empty_n_i_1__4
       (.I0(internal_empty_n_i_2_n_1),
        .I1(mOutPtr_reg[3]),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(shiftReg_ce),
        .I4(img3_cols_V_c_empty_n),
        .O(internal_empty_n_i_1__4_n_1));
  (* \PinAttr:I3:HOLD_DETOUR  = "192" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    internal_empty_n_i_2
       (.I0(shiftReg_ce),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[0]),
        .O(internal_empty_n_i_2_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_1),
        .Q(img3_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FF0000)) 
    internal_full_n_i_1__4
       (.I0(internal_empty_n4_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(shiftReg_addr),
        .I4(img3_cols_V_c_full_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__4_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_1),
        .Q(img3_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__1_n_1 ));
  (* \PinAttr:I3:HOLD_DETOUR  = "192" *) 
  LUT5 #(
    .INIT(32'h5DA2FB04)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'h65AAAAAAAAAAAA9A)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr_reg[3]),
        .I1(shiftReg_ce),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[0]),
        .O(\mOutPtr[3]_i_1_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_1 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__1_n_1 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_1 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1_n_1 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A" *) 
module design_2_image_filter_0_1_fifo_w32_d5_A_18
   (img3_rows_V_c_full_n,
    img3_rows_V_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_img_cols_V_read,
    shiftReg_ce,
    internal_empty_n4_out,
    internal_full_n_reg_0,
    rows,
    SS,
    E);
  output img3_rows_V_c_full_n;
  output img3_rows_V_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_cols_V_read;
  input shiftReg_ce;
  input internal_empty_n4_out;
  input internal_full_n_reg_0;
  input [31:0]rows;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire img3_rows_V_c_empty_n;
  wire img3_rows_V_c_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__3_n_1;
  wire internal_empty_n_i_2__0_n_1;
  wire internal_full_n_i_1__3_n_1;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__1_n_1 ;
  wire \mOutPtr[1]_i_1__2_n_1 ;
  wire \mOutPtr[2]_i_1__1_n_1 ;
  wire \mOutPtr[3]_i_2_n_1 ;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire [31:0]rows;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire [31:0]NLW_U_fifo_w32_d5_A_ram_out_UNCONNECTED;
  wire [31:0]NLW_U_fifo_w32_d5_A_ram_rows_UNCONNECTED;

  design_2_image_filter_0_1_fifo_w32_d5_A_shiftReg U_fifo_w32_d5_A_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out({NLW_U_fifo_w32_d5_A_ram_out_UNCONNECTED[31:11],out[10],NLW_U_fifo_w32_d5_A_ram_out_UNCONNECTED[9],out[8],NLW_U_fifo_w32_d5_A_ram_out_UNCONNECTED[7:0]}),
        .rows({NLW_U_fifo_w32_d5_A_ram_rows_UNCONNECTED[31:11],rows[10],NLW_U_fifo_w32_d5_A_ram_rows_UNCONNECTED[9],rows[8],NLW_U_fifo_w32_d5_A_ram_rows_UNCONNECTED[7:0]}),
        .shiftReg_ce(shiftReg_ce));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hDDDD0D00)) 
    internal_empty_n_i_1__3
       (.I0(internal_empty_n_i_2__0_n_1),
        .I1(mOutPtr_reg[3]),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(shiftReg_ce),
        .I4(img3_rows_V_c_empty_n),
        .O(internal_empty_n_i_1__3_n_1));
  LUT5 #(
    .INIT(32'h00000004)) 
    internal_empty_n_i_2__0
       (.I0(shiftReg_ce),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[0]),
        .O(internal_empty_n_i_2__0_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_1),
        .Q(img3_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FF0000)) 
    internal_full_n_i_1__3
       (.I0(internal_empty_n4_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(shiftReg_addr),
        .I4(img3_rows_V_c_full_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__3_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_1),
        .Q(img3_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__2_n_1 ));
  LUT5 #(
    .INIT(32'h5DA2FB04)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(shiftReg_ce),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_1 ));
  LUT6 #(
    .INIT(64'h65AAAAAAAAAAAA9A)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr_reg[3]),
        .I1(shiftReg_ce),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[0]),
        .O(\mOutPtr[3]_i_2_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__1_n_1 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_1 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__1_n_1 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2_n_1 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A_shiftReg" *) 
module design_2_image_filter_0_1_fifo_w32_d5_A_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    Q,
    shiftReg_ce,
    rows,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [3:0]Q;
  input shiftReg_ce;
  input [31:0]rows;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [31:0]rows;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\mOutPtr_reg[1] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\grp_blackWhite_fu_66/img3_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\grp_blackWhite_fu_66/img3_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(rows[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\grp_blackWhite_fu_66/img3_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\grp_blackWhite_fu_66/img3_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(rows[8]),
        .Q(out[8]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A_shiftReg" *) 
module design_2_image_filter_0_1_fifo_w32_d5_A_shiftReg_31
   (\mOutPtr_reg[1] ,
    out,
    Q,
    shiftReg_ce,
    cols,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [3:0]Q;
  input shiftReg_ce;
  input [31:0]cols;
  input ap_clk;

  wire [3:0]Q;
  wire ZERO;
  wire ap_clk;
  wire [31:0]cols;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]\^out ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  assign out[31] = ZERO;
  assign out[30] = ZERO;
  assign out[29] = ZERO;
  assign out[28] = ZERO;
  assign out[27] = ZERO;
  assign out[26] = ZERO;
  assign out[25] = ZERO;
  assign out[24] = ZERO;
  assign out[23] = ZERO;
  assign out[22] = ZERO;
  assign out[21] = ZERO;
  assign out[20] = ZERO;
  assign out[19] = ZERO;
  assign out[18] = ZERO;
  assign out[17] = ZERO;
  assign out[16] = ZERO;
  assign out[15] = ZERO;
  assign out[14] = ZERO;
  assign out[13] = ZERO;
  assign out[12] = ZERO;
  assign out[11] = ZERO;
  assign out[10] = ZERO;
  assign out[9] = \^out [9];
  assign out[8] = ZERO;
  assign out[7:6] = \^out [7:6];
  assign out[5] = ZERO;
  assign out[4] = \^out [4];
  assign out[3] = ZERO;
  assign out[2] = ZERO;
  assign out[1] = ZERO;
  assign out[0] = ZERO;
  (* OPT_MODIFIED = "PROPCONST" *) 
  GND GND_1
       (.G(ZERO));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\mOutPtr_reg[1] ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\grp_blackWhite_fu_66/img3_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\grp_blackWhite_fu_66/img3_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[4]),
        .Q(\^out [4]));
  (* srl_bus_name = "inst/\grp_blackWhite_fu_66/img3_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\grp_blackWhite_fu_66/img3_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[6]),
        .Q(\^out [6]));
  (* srl_bus_name = "inst/\grp_blackWhite_fu_66/img3_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\grp_blackWhite_fu_66/img3_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[7]),
        .Q(\^out [7]));
  (* srl_bus_name = "inst/\grp_blackWhite_fu_66/img3_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\grp_blackWhite_fu_66/img3_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(\mOutPtr_reg[1] ),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(cols[9]),
        .Q(\^out [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_2_image_filter_0_1_fifo_w8_d2_A
   (img2_data_stream_0_s_full_n,
    internal_empty_n_reg_0,
    img2_data_stream_0_s_dout,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    img2_data_stream_1_s_empty_n,
    img3_data_stream_1_s_full_n,
    img3_data_stream_2_s_full_n,
    img3_data_stream_0_s_full_n,
    img2_data_stream_2_s_empty_n,
    SS,
    E,
    D);
  output img2_data_stream_0_s_full_n;
  output internal_empty_n_reg_0;
  output [7:0]img2_data_stream_0_s_dout;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input img2_data_stream_1_s_empty_n;
  input img3_data_stream_1_s_full_n;
  input img3_data_stream_2_s_full_n;
  input img3_data_stream_0_s_full_n;
  input img2_data_stream_2_s_empty_n;
  input [0:0]SS;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire [7:0]img2_data_stream_0_s_dout;
  wire img2_data_stream_0_s_empty_n;
  wire img2_data_stream_0_s_full_n;
  wire img2_data_stream_1_s_empty_n;
  wire img2_data_stream_2_s_empty_n;
  wire img3_data_stream_0_s_full_n;
  wire img3_data_stream_1_s_full_n;
  wire img3_data_stream_2_s_full_n;
  wire internal_empty_n_i_1__15_n_1;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__13_n_1;
  wire \mOutPtr[0]_i_1__11_n_1 ;
  wire \mOutPtr[1]_i_2__3_n_1 ;
  wire \mOutPtr_reg_n_1_[0] ;
  wire \mOutPtr_reg_n_1_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  design_2_image_filter_0_1_fifo_w8_d2_A_shiftReg_32 U_fifo_w8_d2_A_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_1_[1] ,\mOutPtr_reg_n_1_[0] }),
        .ap_clk(ap_clk),
        .img2_data_stream_0_s_dout(img2_data_stream_0_s_dout),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[3]_i_3__0 
       (.I0(img2_data_stream_0_s_empty_n),
        .I1(img2_data_stream_1_s_empty_n),
        .I2(img3_data_stream_1_s_full_n),
        .I3(img3_data_stream_2_s_full_n),
        .I4(img3_data_stream_0_s_full_n),
        .I5(img2_data_stream_2_s_empty_n),
        .O(internal_empty_n_reg_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    internal_empty_n_i_1__15
       (.I0(\mOutPtr_reg_n_1_[1] ),
        .I1(\mOutPtr_reg_n_1_[0] ),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(img2_data_stream_0_s_empty_n),
        .O(internal_empty_n_i_1__15_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_1),
        .Q(img2_data_stream_0_s_empty_n),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0E0FFF0)) 
    internal_full_n_i_1__13
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .I1(\mOutPtr_reg_n_1_[1] ),
        .I2(img2_data_stream_0_s_full_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .O(internal_full_n_i_1__13_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_1),
        .Q(img2_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__3 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_1_[0] ),
        .I3(\mOutPtr_reg_n_1_[1] ),
        .O(\mOutPtr[1]_i_2__3_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__11_n_1 ),
        .Q(\mOutPtr_reg_n_1_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__3_n_1 ),
        .Q(\mOutPtr_reg_n_1_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_2_image_filter_0_1_fifo_w8_d2_A_12
   (img2_data_stream_1_s_full_n,
    img2_data_stream_1_s_empty_n,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    SS,
    E);
  output img2_data_stream_1_s_full_n;
  output img2_data_stream_1_s_empty_n;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire img2_data_stream_1_s_empty_n;
  wire img2_data_stream_1_s_full_n;
  wire internal_empty_n_i_1__14_n_1;
  wire internal_full_n_i_1__14_n_1;
  wire \mOutPtr[0]_i_1__12_n_1 ;
  wire \mOutPtr[1]_i_1__13_n_1 ;
  wire \mOutPtr_reg_n_1_[0] ;
  wire \mOutPtr_reg_n_1_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    internal_empty_n_i_1__14
       (.I0(\mOutPtr_reg_n_1_[1] ),
        .I1(\mOutPtr_reg_n_1_[0] ),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(img2_data_stream_1_s_empty_n),
        .O(internal_empty_n_i_1__14_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_1),
        .Q(img2_data_stream_1_s_empty_n),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0E0FFF0)) 
    internal_full_n_i_1__14
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .I1(\mOutPtr_reg_n_1_[1] ),
        .I2(img2_data_stream_1_s_full_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .O(internal_full_n_i_1__14_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_1),
        .Q(img2_data_stream_1_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__13 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_1_[0] ),
        .I3(\mOutPtr_reg_n_1_[1] ),
        .O(\mOutPtr[1]_i_1__13_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__12_n_1 ),
        .Q(\mOutPtr_reg_n_1_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__13_n_1 ),
        .Q(\mOutPtr_reg_n_1_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_2_image_filter_0_1_fifo_w8_d2_A_13
   (img2_data_stream_2_s_full_n,
    img2_data_stream_2_s_empty_n,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    shiftReg_ce_0,
    SS,
    E);
  output img2_data_stream_2_s_full_n;
  output img2_data_stream_2_s_empty_n;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire img2_data_stream_2_s_empty_n;
  wire img2_data_stream_2_s_full_n;
  wire internal_empty_n_i_1__13_n_1;
  wire internal_full_n_i_1__15_n_1;
  wire \mOutPtr[0]_i_1__13_n_1 ;
  wire \mOutPtr[1]_i_1__12_n_1 ;
  wire \mOutPtr_reg_n_1_[0] ;
  wire \mOutPtr_reg_n_1_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    internal_empty_n_i_1__13
       (.I0(\mOutPtr_reg_n_1_[1] ),
        .I1(\mOutPtr_reg_n_1_[0] ),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(img2_data_stream_2_s_empty_n),
        .O(internal_empty_n_i_1__13_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_1),
        .Q(img2_data_stream_2_s_empty_n),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0E0FFF0)) 
    internal_full_n_i_1__15
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .I1(\mOutPtr_reg_n_1_[1] ),
        .I2(img2_data_stream_2_s_full_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .O(internal_full_n_i_1__15_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_1),
        .Q(img2_data_stream_2_s_full_n),
        .R(1'b0));
  (* \PinAttr:I0:HOLD_DETOUR  = "192" *) 
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_1 ));
  (* \PinAttr:I2:HOLD_DETOUR  = "192" *) 
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__12 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_1_[0] ),
        .I3(\mOutPtr_reg_n_1_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__13_n_1 ),
        .Q(\mOutPtr_reg_n_1_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__12_n_1 ),
        .Q(\mOutPtr_reg_n_1_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_2_image_filter_0_1_fifo_w8_d2_A_15
   (img3_data_stream_0_s_full_n,
    img3_data_stream_0_s_empty_n,
    Q,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    shiftReg_ce,
    SS,
    E);
  output img3_data_stream_0_s_full_n;
  output img3_data_stream_0_s_empty_n;
  output [1:0]Q;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input shiftReg_ce;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire img3_data_stream_0_s_empty_n;
  wire img3_data_stream_0_s_full_n;
  wire internal_empty_n_i_1__18_n_1;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__16_n_1;
  wire \mOutPtr[0]_i_1__14_n_1 ;
  wire \mOutPtr[1]_i_2__4_n_1 ;
  wire shiftReg_ce;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    internal_empty_n_i_1__18
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(internal_empty_n_reg_0),
        .I3(shiftReg_ce),
        .I4(img3_data_stream_0_s_empty_n),
        .O(internal_empty_n_i_1__18_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_1),
        .Q(img3_data_stream_0_s_empty_n),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0E0FFF0)) 
    internal_full_n_i_1__16
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(img3_data_stream_0_s_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(shiftReg_ce),
        .O(internal_full_n_i_1__16_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_1),
        .Q(img3_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__14_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__4 
       (.I0(shiftReg_ce),
        .I1(internal_empty_n_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\mOutPtr[1]_i_2__4_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__14_n_1 ),
        .Q(Q[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__4_n_1 ),
        .Q(Q[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_2_image_filter_0_1_fifo_w8_d2_A_16
   (img3_data_stream_1_s_full_n,
    img3_data_stream_1_s_empty_n,
    Q,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    shiftReg_ce,
    SS,
    E);
  output img3_data_stream_1_s_full_n;
  output img3_data_stream_1_s_empty_n;
  output [1:0]Q;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input shiftReg_ce;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire img3_data_stream_1_s_empty_n;
  wire img3_data_stream_1_s_full_n;
  wire internal_empty_n_i_1__17_n_1;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__17_n_1;
  wire \mOutPtr[0]_i_1__15_n_1 ;
  wire \mOutPtr[1]_i_1__15_n_1 ;
  wire shiftReg_ce;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    internal_empty_n_i_1__17
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(internal_empty_n_reg_0),
        .I3(shiftReg_ce),
        .I4(img3_data_stream_1_s_empty_n),
        .O(internal_empty_n_i_1__17_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_1),
        .Q(img3_data_stream_1_s_empty_n),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0E0FFF0)) 
    internal_full_n_i_1__17
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(img3_data_stream_1_s_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(shiftReg_ce),
        .O(internal_full_n_i_1__17_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_1),
        .Q(img3_data_stream_1_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__15_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__15 
       (.I0(shiftReg_ce),
        .I1(internal_empty_n_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\mOutPtr[1]_i_1__15_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__15_n_1 ),
        .Q(Q[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__15_n_1 ),
        .Q(Q[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_2_image_filter_0_1_fifo_w8_d2_A_17
   (img3_data_stream_2_s_full_n,
    img3_data_stream_2_s_empty_n,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    shiftReg_ce,
    img2_data_stream_0_s_dout,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    \odata_reg[23] ,
    \odata_reg[23]_0 ,
    Q,
    \ireg_reg[7] ,
    SS,
    E);
  output img3_data_stream_2_s_full_n;
  output img3_data_stream_2_s_empty_n;
  output [23:0]\SRL_SIG_reg[0][7] ;
  output [23:0]\SRL_SIG_reg[0][7]_0 ;
  input shiftReg_ce;
  input [7:0]img2_data_stream_0_s_dout;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \odata_reg[23] ;
  input [23:0]\odata_reg[23]_0 ;
  input [1:0]Q;
  input [1:0]\ireg_reg[7] ;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire [23:0]\SRL_SIG_reg[0][7] ;
  wire [23:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]SS;
  wire ap_clk;
  wire [7:0]img2_data_stream_0_s_dout;
  wire img3_data_stream_2_s_empty_n;
  wire img3_data_stream_2_s_full_n;
  wire internal_empty_n_i_1__16_n_1;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__18_n_1;
  wire [1:0]\ireg_reg[7] ;
  wire \mOutPtr[0]_i_1__16_n_1 ;
  wire \mOutPtr[1]_i_1__14_n_1 ;
  wire \mOutPtr_reg_n_1_[0] ;
  wire \mOutPtr_reg_n_1_[1] ;
  wire \odata_reg[23] ;
  wire [23:0]\odata_reg[23]_0 ;
  wire shiftReg_ce;

  design_2_image_filter_0_1_fifo_w8_d2_A_shiftReg_30 U_fifo_w8_d2_A_ram
       (.Q({\mOutPtr_reg_n_1_[1] ,\mOutPtr_reg_n_1_[0] }),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7]_0 ),
        .ap_clk(ap_clk),
        .img2_data_stream_0_s_dout(img2_data_stream_0_s_dout),
        .\ireg_reg[15] (Q),
        .\ireg_reg[7] (\ireg_reg[7] ),
        .\odata_reg[23] (\odata_reg[23] ),
        .\odata_reg[23]_0 (\odata_reg[23]_0 ),
        .shiftReg_ce(shiftReg_ce));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    internal_empty_n_i_1__16
       (.I0(\mOutPtr_reg_n_1_[1] ),
        .I1(\mOutPtr_reg_n_1_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(shiftReg_ce),
        .I4(img3_data_stream_2_s_empty_n),
        .O(internal_empty_n_i_1__16_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_1),
        .Q(img3_data_stream_2_s_empty_n),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0E0FFF0)) 
    internal_full_n_i_1__18
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .I1(\mOutPtr_reg_n_1_[1] ),
        .I2(img3_data_stream_2_s_full_n),
        .I3(internal_empty_n_reg_0),
        .I4(shiftReg_ce),
        .O(internal_full_n_i_1__18_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_1),
        .Q(img3_data_stream_2_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__14 
       (.I0(shiftReg_ce),
        .I1(internal_empty_n_reg_0),
        .I2(\mOutPtr_reg_n_1_[0] ),
        .I3(\mOutPtr_reg_n_1_[1] ),
        .O(\mOutPtr[1]_i_1__14_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__16_n_1 ),
        .Q(\mOutPtr_reg_n_1_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__14_n_1 ),
        .Q(\mOutPtr_reg_n_1_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_2_image_filter_0_1_fifo_w8_d2_A_20
   (img_data_stream_0_V_full_n,
    img_data_stream_0_V_empty_n,
    Q,
    B,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[1][0] ,
    SS,
    E,
    D,
    \SRL_SIG_reg[0][7] );
  output img_data_stream_0_V_full_n;
  output img_data_stream_0_V_empty_n;
  output [1:0]Q;
  output [7:0]B;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \SRL_SIG_reg[1][0] ;
  input [0:0]SS;
  input [0:0]E;
  input [0:0]D;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]B;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire ap_clk;
  wire img_data_stream_0_V_empty_n;
  wire img_data_stream_0_V_full_n;
  wire internal_empty_n_i_1__12_n_1;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__12_n_1;
  wire \mOutPtr[0]_i_1__6_n_1 ;

  design_2_image_filter_0_1_fifo_w8_d2_A_shiftReg_27 U_fifo_w8_d2_A_ram
       (.B(B),
        .Q(Q),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    internal_empty_n_i_1__12
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(internal_empty_n_reg_0),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(img_data_stream_0_V_empty_n),
        .O(internal_empty_n_i_1__12_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_1),
        .Q(img_data_stream_0_V_empty_n),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0FFE0F0)) 
    internal_full_n_i_1__12
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(img_data_stream_0_V_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__12_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_1),
        .Q(img_data_stream_0_V_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__6_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_1 ),
        .Q(Q[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_2_image_filter_0_1_fifo_w8_d2_A_21
   (img_data_stream_1_V_full_n,
    img_data_stream_1_V_empty_n,
    Q,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[0][7]_0 ,
    SS,
    E,
    D,
    \SRL_SIG_reg[0][7]_1 );
  output img_data_stream_1_V_full_n;
  output img_data_stream_1_V_empty_n;
  output [1:0]Q;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \SRL_SIG_reg[0][7]_0 ;
  input [0:0]SS;
  input [0:0]E;
  input [0:0]D;
  input [7:0]\SRL_SIG_reg[0][7]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_1 ;
  wire [0:0]SS;
  wire ap_clk;
  wire img_data_stream_1_V_empty_n;
  wire img_data_stream_1_V_full_n;
  wire internal_empty_n_i_1__11_n_1;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__11_n_1;
  wire \mOutPtr[0]_i_1__7_n_1 ;

  design_2_image_filter_0_1_fifo_w8_d2_A_shiftReg_26 U_fifo_w8_d2_A_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7]_0 ),
        .\SRL_SIG_reg[0][7]_2 (\SRL_SIG_reg[0][7]_1 ),
        .ap_clk(ap_clk));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    internal_empty_n_i_1__11
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(internal_empty_n_reg_0),
        .I3(\SRL_SIG_reg[0][7]_0 ),
        .I4(img_data_stream_1_V_empty_n),
        .O(internal_empty_n_i_1__11_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_1),
        .Q(img_data_stream_1_V_empty_n),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0FFE0F0)) 
    internal_full_n_i_1__11
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(img_data_stream_1_V_full_n),
        .I3(\SRL_SIG_reg[0][7]_0 ),
        .I4(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__11_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_1),
        .Q(img_data_stream_1_V_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__7_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_1 ),
        .Q(Q[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module design_2_image_filter_0_1_fifo_w8_d2_A_22
   (img_data_stream_2_V_full_n,
    img_data_stream_2_V_empty_n,
    Q,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[1][0] ,
    SS,
    E,
    D,
    \SRL_SIG_reg[0][7]_0 );
  output img_data_stream_2_V_full_n;
  output img_data_stream_2_V_empty_n;
  output [1:0]Q;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input \SRL_SIG_reg[1][0] ;
  input [0:0]SS;
  input [0:0]E;
  input [0:0]D;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire ap_clk;
  wire img_data_stream_2_V_empty_n;
  wire img_data_stream_2_V_full_n;
  wire internal_empty_n_i_1__10_n_1;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__10_n_1;
  wire \mOutPtr[0]_i_1__8_n_1 ;

  design_2_image_filter_0_1_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    internal_empty_n_i_1__10
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(internal_empty_n_reg_0),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(img_data_stream_2_V_empty_n),
        .O(internal_empty_n_i_1__10_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_1),
        .Q(img_data_stream_2_V_empty_n),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hF0FFE0F0)) 
    internal_full_n_i_1__10
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(img_data_stream_2_V_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__10_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_1),
        .Q(img_data_stream_2_V_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__8_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_1 ),
        .Q(Q[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q[1]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module design_2_image_filter_0_1_fifo_w8_d2_A_shiftReg
   (\SRL_SIG_reg[0][7]_0 ,
    Q,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][7]_1 ,
    ap_clk);
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input [1:0]Q;
  input \SRL_SIG_reg[1][0]_0 ;
  input [7:0]\SRL_SIG_reg[0][7]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_1 ;
  wire [7:0]\SRL_SIG_reg[0]_10 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_11 ;
  wire ap_clk;

  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_1 [0]),
        .Q(\SRL_SIG_reg[0]_10 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_1 [1]),
        .Q(\SRL_SIG_reg[0]_10 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_1 [2]),
        .Q(\SRL_SIG_reg[0]_10 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_1 [3]),
        .Q(\SRL_SIG_reg[0]_10 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_1 [4]),
        .Q(\SRL_SIG_reg[0]_10 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_1 [5]),
        .Q(\SRL_SIG_reg[0]_10 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_1 [6]),
        .Q(\SRL_SIG_reg[0]_10 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_1 [7]),
        .Q(\SRL_SIG_reg[0]_10 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_10 [0]),
        .Q(\SRL_SIG_reg[1]_11 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_10 [1]),
        .Q(\SRL_SIG_reg[1]_11 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_10 [2]),
        .Q(\SRL_SIG_reg[1]_11 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_10 [3]),
        .Q(\SRL_SIG_reg[1]_11 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_10 [4]),
        .Q(\SRL_SIG_reg[1]_11 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_10 [5]),
        .Q(\SRL_SIG_reg[1]_11 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_10 [6]),
        .Q(\SRL_SIG_reg[1]_11 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_10 [7]),
        .Q(\SRL_SIG_reg[1]_11 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_2__0
       (.I0(\SRL_SIG_reg[0]_10 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [7]),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_3__0
       (.I0(\SRL_SIG_reg[0]_10 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [6]),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_4__0
       (.I0(\SRL_SIG_reg[0]_10 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [5]),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_5__0
       (.I0(\SRL_SIG_reg[0]_10 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [4]),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_6__0
       (.I0(\SRL_SIG_reg[0]_10 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [3]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_7__0
       (.I0(\SRL_SIG_reg[0]_10 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [2]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_8__0
       (.I0(\SRL_SIG_reg[0]_10 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [1]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_9
       (.I0(\SRL_SIG_reg[0]_10 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_11 [0]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module design_2_image_filter_0_1_fifo_w8_d2_A_shiftReg_26
   (\SRL_SIG_reg[0][7]_0 ,
    Q,
    \SRL_SIG_reg[0][7]_1 ,
    \SRL_SIG_reg[0][7]_2 ,
    ap_clk);
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input [1:0]Q;
  input \SRL_SIG_reg[0][7]_1 ;
  input [7:0]\SRL_SIG_reg[0][7]_2 ;
  input ap_clk;

  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][7]_1 ;
  wire [7:0]\SRL_SIG_reg[0][7]_2 ;
  wire [7:0]\SRL_SIG_reg[0]_8 ;
  wire [7:0]\SRL_SIG_reg[1]_9 ;
  wire ap_clk;

  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0][7]_2 [0]),
        .Q(\SRL_SIG_reg[0]_8 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0][7]_2 [1]),
        .Q(\SRL_SIG_reg[0]_8 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0][7]_2 [2]),
        .Q(\SRL_SIG_reg[0]_8 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0][7]_2 [3]),
        .Q(\SRL_SIG_reg[0]_8 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0][7]_2 [4]),
        .Q(\SRL_SIG_reg[0]_8 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0][7]_2 [5]),
        .Q(\SRL_SIG_reg[0]_8 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0][7]_2 [6]),
        .Q(\SRL_SIG_reg[0]_8 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0][7]_2 [7]),
        .Q(\SRL_SIG_reg[0]_8 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_8 [0]),
        .Q(\SRL_SIG_reg[1]_9 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_8 [1]),
        .Q(\SRL_SIG_reg[1]_9 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_8 [2]),
        .Q(\SRL_SIG_reg[1]_9 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_8 [3]),
        .Q(\SRL_SIG_reg[1]_9 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_8 [4]),
        .Q(\SRL_SIG_reg[1]_9 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_8 [5]),
        .Q(\SRL_SIG_reg[1]_9 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_8 [6]),
        .Q(\SRL_SIG_reg[1]_9 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_1 ),
        .D(\SRL_SIG_reg[0]_8 [7]),
        .Q(\SRL_SIG_reg[1]_9 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_1__0
       (.I0(\SRL_SIG_reg[0]_8 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [7]),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_2
       (.I0(\SRL_SIG_reg[0]_8 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [6]),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_3
       (.I0(\SRL_SIG_reg[0]_8 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [5]),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_4
       (.I0(\SRL_SIG_reg[0]_8 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [4]),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_5
       (.I0(\SRL_SIG_reg[0]_8 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [3]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_6
       (.I0(\SRL_SIG_reg[0]_8 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [2]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_7
       (.I0(\SRL_SIG_reg[0]_8 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [1]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_i_8
       (.I0(\SRL_SIG_reg[0]_8 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [0]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module design_2_image_filter_0_1_fifo_w8_d2_A_shiftReg_27
   (B,
    Q,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]B;
  input [1:0]Q;
  input \SRL_SIG_reg[1][0]_0 ;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]B;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_6 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_7 ;
  wire ap_clk;

  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_6 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_6 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_6 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_6 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_6 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_6 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_6 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_6 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_6 [0]),
        .Q(\SRL_SIG_reg[1]_7 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_6 [1]),
        .Q(\SRL_SIG_reg[1]_7 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_6 [2]),
        .Q(\SRL_SIG_reg[1]_7 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_6 [3]),
        .Q(\SRL_SIG_reg[1]_7 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_6 [4]),
        .Q(\SRL_SIG_reg[1]_7 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_6 [5]),
        .Q(\SRL_SIG_reg[1]_7 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_6 [6]),
        .Q(\SRL_SIG_reg[1]_7 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_6 [7]),
        .Q(\SRL_SIG_reg[1]_7 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln703_reg_430_reg_i_10
       (.I0(\SRL_SIG_reg[0]_6 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [0]),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln703_reg_430_reg_i_3
       (.I0(\SRL_SIG_reg[0]_6 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [7]),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln703_reg_430_reg_i_4
       (.I0(\SRL_SIG_reg[0]_6 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [6]),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln703_reg_430_reg_i_5
       (.I0(\SRL_SIG_reg[0]_6 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [5]),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln703_reg_430_reg_i_6
       (.I0(\SRL_SIG_reg[0]_6 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [4]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln703_reg_430_reg_i_7
       (.I0(\SRL_SIG_reg[0]_6 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [3]),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln703_reg_430_reg_i_8
       (.I0(\SRL_SIG_reg[0]_6 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [2]),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mul_ln703_reg_430_reg_i_9
       (.I0(\SRL_SIG_reg[0]_6 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [1]),
        .O(B[1]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module design_2_image_filter_0_1_fifo_w8_d2_A_shiftReg_30
   (\SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][7]_1 ,
    shiftReg_ce,
    img2_data_stream_0_s_dout,
    ap_clk,
    Q,
    \odata_reg[23] ,
    \odata_reg[23]_0 ,
    \ireg_reg[15] ,
    \ireg_reg[7] );
  output [23:0]\SRL_SIG_reg[0][7]_0 ;
  output [23:0]\SRL_SIG_reg[0][7]_1 ;
  input shiftReg_ce;
  input [7:0]img2_data_stream_0_s_dout;
  input ap_clk;
  input [1:0]Q;
  input \odata_reg[23] ;
  input [23:0]\odata_reg[23]_0 ;
  input [1:0]\ireg_reg[15] ;
  input [1:0]\ireg_reg[7] ;

  wire [1:0]Q;
  wire [23:0]\SRL_SIG_reg[0][7]_0 ;
  wire [23:0]\SRL_SIG_reg[0][7]_1 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]img2_data_stream_0_s_dout;
  wire [1:0]\ireg_reg[15] ;
  wire [1:0]\ireg_reg[7] ;
  wire \odata_reg[23] ;
  wire [23:0]\odata_reg[23]_0 ;
  wire shiftReg_ce;

  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img2_data_stream_0_s_dout[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img2_data_stream_0_s_dout[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img2_data_stream_0_s_dout[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img2_data_stream_0_s_dout[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img2_data_stream_0_s_dout[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img2_data_stream_0_s_dout[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img2_data_stream_0_s_dout[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(img2_data_stream_0_s_dout[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\ireg_reg[7] [1]),
        .I2(\ireg_reg[7] [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][7]_1 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\ireg_reg[15] [1]),
        .I2(\ireg_reg[15] [0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][7]_1 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\ireg_reg[15] [1]),
        .I2(\ireg_reg[15] [0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][7]_1 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\ireg_reg[15] [1]),
        .I2(\ireg_reg[15] [0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][7]_1 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\ireg_reg[15] [1]),
        .I2(\ireg_reg[15] [0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][7]_1 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\ireg_reg[15] [1]),
        .I2(\ireg_reg[15] [0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][7]_1 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\ireg_reg[15] [1]),
        .I2(\ireg_reg[15] [0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][7]_1 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[16]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][7]_1 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[17]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][7]_1 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[18]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][7]_1 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[19]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][7]_1 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\ireg_reg[7] [1]),
        .I2(\ireg_reg[7] [0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][7]_1 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[20]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][7]_1 [20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[21]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][7]_1 [21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[22]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][7]_1 [22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[23]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][7]_1 [23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\ireg_reg[7] [1]),
        .I2(\ireg_reg[7] [0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(\SRL_SIG_reg[0][7]_1 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\ireg_reg[7] [1]),
        .I2(\ireg_reg[7] [0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][7]_1 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\ireg_reg[7] [1]),
        .I2(\ireg_reg[7] [0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][7]_1 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\ireg_reg[7] [1]),
        .I2(\ireg_reg[7] [0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(\SRL_SIG_reg[0][7]_1 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\ireg_reg[7] [1]),
        .I2(\ireg_reg[7] [0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][7]_1 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\ireg_reg[7] [1]),
        .I2(\ireg_reg[7] [0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(\SRL_SIG_reg[0][7]_1 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\ireg_reg[15] [1]),
        .I2(\ireg_reg[15] [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(\SRL_SIG_reg[0][7]_1 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ireg[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\ireg_reg[15] [1]),
        .I2(\ireg_reg[15] [0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(\SRL_SIG_reg[0][7]_1 [9]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\ireg_reg[7] [1]),
        .I2(\ireg_reg[7] [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [0]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[10]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\ireg_reg[15] [1]),
        .I2(\ireg_reg[15] [0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [10]),
        .O(\SRL_SIG_reg[0][7]_0 [10]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[11]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\ireg_reg[15] [1]),
        .I2(\ireg_reg[15] [0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [11]),
        .O(\SRL_SIG_reg[0][7]_0 [11]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[12]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\ireg_reg[15] [1]),
        .I2(\ireg_reg[15] [0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [12]),
        .O(\SRL_SIG_reg[0][7]_0 [12]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[13]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\ireg_reg[15] [1]),
        .I2(\ireg_reg[15] [0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [13]),
        .O(\SRL_SIG_reg[0][7]_0 [13]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[14]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\ireg_reg[15] [1]),
        .I2(\ireg_reg[15] [0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [14]),
        .O(\SRL_SIG_reg[0][7]_0 [14]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[15]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\ireg_reg[15] [1]),
        .I2(\ireg_reg[15] [0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [15]),
        .O(\SRL_SIG_reg[0][7]_0 [15]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[16]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [16]),
        .O(\SRL_SIG_reg[0][7]_0 [16]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[17]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [17]),
        .O(\SRL_SIG_reg[0][7]_0 [17]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[18]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [18]),
        .O(\SRL_SIG_reg[0][7]_0 [18]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[19]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [19]),
        .O(\SRL_SIG_reg[0][7]_0 [19]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\ireg_reg[7] [1]),
        .I2(\ireg_reg[7] [0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [1]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[20]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [20]),
        .O(\SRL_SIG_reg[0][7]_0 [20]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[21]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [21]),
        .O(\SRL_SIG_reg[0][7]_0 [21]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[22]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [22]),
        .O(\SRL_SIG_reg[0][7]_0 [22]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[23]_i_3 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [23]),
        .O(\SRL_SIG_reg[0][7]_0 [23]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\ireg_reg[7] [1]),
        .I2(\ireg_reg[7] [0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [2]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(\ireg_reg[7] [1]),
        .I2(\ireg_reg[7] [0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [3]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\ireg_reg[7] [1]),
        .I2(\ireg_reg[7] [0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [4]),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\ireg_reg[7] [1]),
        .I2(\ireg_reg[7] [0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [5]),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\ireg_reg[7] [1]),
        .I2(\ireg_reg[7] [0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [6]),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\ireg_reg[7] [1]),
        .I2(\ireg_reg[7] [0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [7]),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\ireg_reg[15] [1]),
        .I2(\ireg_reg[15] [0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [8]),
        .O(\SRL_SIG_reg[0][7]_0 [8]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFFFFBA8A0000BA8A)) 
    \odata[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\ireg_reg[15] [1]),
        .I2(\ireg_reg[15] [0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .I4(\odata_reg[23] ),
        .I5(\odata_reg[23]_0 [9]),
        .O(\SRL_SIG_reg[0][7]_0 [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module design_2_image_filter_0_1_fifo_w8_d2_A_shiftReg_32
   (img2_data_stream_0_s_dout,
    Q,
    shiftReg_ce_0,
    D,
    ap_clk);
  output [7:0]img2_data_stream_0_s_dout;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_14 ;
  wire [7:0]\SRL_SIG_reg[1]_15 ;
  wire ap_clk;
  wire [7:0]img2_data_stream_0_s_dout;
  wire shiftReg_ce_0;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_2 
       (.I0(\SRL_SIG_reg[0]_14 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_15 [0]),
        .O(img2_data_stream_0_s_dout[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_15 [1]),
        .O(img2_data_stream_0_s_dout[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_15 [2]),
        .O(img2_data_stream_0_s_dout[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_15 [3]),
        .O(img2_data_stream_0_s_dout[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_15 [4]),
        .O(img2_data_stream_0_s_dout[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_15 [5]),
        .O(img2_data_stream_0_s_dout[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_15 [6]),
        .O(img2_data_stream_0_s_dout[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_14 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_15 [7]),
        .O(img2_data_stream_0_s_dout[7]));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_14 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_14 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_14 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_14 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_14 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_14 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_14 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_14 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_14 [0]),
        .Q(\SRL_SIG_reg[1]_15 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_14 [1]),
        .Q(\SRL_SIG_reg[1]_15 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_14 [2]),
        .Q(\SRL_SIG_reg[1]_15 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_14 [3]),
        .Q(\SRL_SIG_reg[1]_15 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_14 [4]),
        .Q(\SRL_SIG_reg[1]_15 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_14 [5]),
        .Q(\SRL_SIG_reg[1]_15 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_14 [6]),
        .Q(\SRL_SIG_reg[1]_15 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_14 [7]),
        .Q(\SRL_SIG_reg[1]_15 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_2_image_filter_0_1_ibuf
   (src_axi_TREADY,
    Q,
    \ireg_reg[24]_0 ,
    D,
    ap_rst_n,
    \ireg_reg[0]_0 ,
    \ireg_reg[0]_1 ,
    SR,
    ap_clk,
    lopt);
  output src_axi_TREADY;
  output [0:0]Q;
  output [24:0]\ireg_reg[24]_0 ;
  input [24:0]D;
  input ap_rst_n;
  input [0:0]\ireg_reg[0]_0 ;
  input \ireg_reg[0]_1 ;
  input [0:0]SR;
  input ap_clk;
  input lopt;

  wire [24:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ireg01_out;
  wire [0:0]\ireg_reg[0]_0 ;
  wire \ireg_reg[0]_1 ;
  wire [24:0]\ireg_reg[24]_0 ;
  wire \ireg_reg_n_1_[0] ;
  wire \ireg_reg_n_1_[10] ;
  wire \ireg_reg_n_1_[11] ;
  wire \ireg_reg_n_1_[12] ;
  wire \ireg_reg_n_1_[13] ;
  wire \ireg_reg_n_1_[14] ;
  wire \ireg_reg_n_1_[15] ;
  wire \ireg_reg_n_1_[16] ;
  wire \ireg_reg_n_1_[17] ;
  wire \ireg_reg_n_1_[18] ;
  wire \ireg_reg_n_1_[19] ;
  wire \ireg_reg_n_1_[1] ;
  wire \ireg_reg_n_1_[20] ;
  wire \ireg_reg_n_1_[21] ;
  wire \ireg_reg_n_1_[22] ;
  wire \ireg_reg_n_1_[23] ;
  wire \ireg_reg_n_1_[2] ;
  wire \ireg_reg_n_1_[3] ;
  wire \ireg_reg_n_1_[4] ;
  wire \ireg_reg_n_1_[5] ;
  wire \ireg_reg_n_1_[6] ;
  wire \ireg_reg_n_1_[7] ;
  wire \ireg_reg_n_1_[8] ;
  wire \ireg_reg_n_1_[9] ;
  wire lopt;
  wire src_axi_TREADY;

  LUT3 #(
    .INIT(8'h04)) 
    \ireg[24]_i_2 
       (.I0(Q),
        .I1(\ireg_reg[0]_0 ),
        .I2(\ireg_reg[0]_1 ),
        .O(ireg01_out));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[0]),
        .Q(\ireg_reg_n_1_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[10] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[10]),
        .Q(\ireg_reg_n_1_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[11] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[11]),
        .Q(\ireg_reg_n_1_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[12] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[12]),
        .Q(\ireg_reg_n_1_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[13] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[13]),
        .Q(\ireg_reg_n_1_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[14] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[14]),
        .Q(\ireg_reg_n_1_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[15] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[15]),
        .Q(\ireg_reg_n_1_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[16] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[16]),
        .Q(\ireg_reg_n_1_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[17] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[17]),
        .Q(\ireg_reg_n_1_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[18] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[18]),
        .Q(\ireg_reg_n_1_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[19] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[19]),
        .Q(\ireg_reg_n_1_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[1]),
        .Q(\ireg_reg_n_1_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[20] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[20]),
        .Q(\ireg_reg_n_1_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[21] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[21]),
        .Q(\ireg_reg_n_1_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[22] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[22]),
        .Q(\ireg_reg_n_1_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[23] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[23]),
        .Q(\ireg_reg_n_1_[23] ),
        .R(SR));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[24] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(lopt),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[2]),
        .Q(\ireg_reg_n_1_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[3]),
        .Q(\ireg_reg_n_1_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[4]),
        .Q(\ireg_reg_n_1_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[5]),
        .Q(\ireg_reg_n_1_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[6]),
        .Q(\ireg_reg_n_1_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[7]),
        .Q(\ireg_reg_n_1_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[8]),
        .Q(\ireg_reg_n_1_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[9] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(D[9]),
        .Q(\ireg_reg_n_1_[9] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[0]_i_1__0 
       (.I0(D[0]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[0] ),
        .O(\ireg_reg[24]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[10]_i_1__0 
       (.I0(D[10]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[10] ),
        .O(\ireg_reg[24]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[11]_i_1__0 
       (.I0(D[11]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[11] ),
        .O(\ireg_reg[24]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[12]_i_1__0 
       (.I0(D[12]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[12] ),
        .O(\ireg_reg[24]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[13]_i_1__0 
       (.I0(D[13]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[13] ),
        .O(\ireg_reg[24]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[14]_i_1__0 
       (.I0(D[14]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[14] ),
        .O(\ireg_reg[24]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[15]_i_1__0 
       (.I0(D[15]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[15] ),
        .O(\ireg_reg[24]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[16]_i_1__0 
       (.I0(D[16]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[16] ),
        .O(\ireg_reg[24]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[17]_i_1__0 
       (.I0(D[17]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[17] ),
        .O(\ireg_reg[24]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[18]_i_1__0 
       (.I0(D[18]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[18] ),
        .O(\ireg_reg[24]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[19]_i_1__0 
       (.I0(D[19]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[19] ),
        .O(\ireg_reg[24]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[1]_i_1__0 
       (.I0(D[1]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[1] ),
        .O(\ireg_reg[24]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[20]_i_1__0 
       (.I0(D[20]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[20] ),
        .O(\ireg_reg[24]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[21]_i_1__0 
       (.I0(D[21]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[21] ),
        .O(\ireg_reg[24]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[22]_i_1__0 
       (.I0(D[22]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[22] ),
        .O(\ireg_reg[24]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[23]_i_1__0 
       (.I0(D[23]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[23] ),
        .O(\ireg_reg[24]_0 [23]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \odata[24]_i_2 
       (.I0(Q),
        .I1(D[24]),
        .O(\ireg_reg[24]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[2]_i_1__0 
       (.I0(D[2]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[2] ),
        .O(\ireg_reg[24]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[3]_i_1__0 
       (.I0(D[3]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[3] ),
        .O(\ireg_reg[24]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[4]_i_1__0 
       (.I0(D[4]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[4] ),
        .O(\ireg_reg[24]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[5]_i_1__0 
       (.I0(D[5]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[5] ),
        .O(\ireg_reg[24]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[6]_i_1__0 
       (.I0(D[6]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[6] ),
        .O(\ireg_reg[24]_0 [6]));
  (* \PinAttr:I2:HOLD_DETOUR  = "177" *) 
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[7]_i_1__0 
       (.I0(D[7]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[7] ),
        .O(\ireg_reg[24]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[8]_i_1__0 
       (.I0(D[8]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[8] ),
        .O(\ireg_reg[24]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[9]_i_1__0 
       (.I0(D[9]),
        .I1(Q),
        .I2(\ireg_reg_n_1_[9] ),
        .O(\ireg_reg[24]_0 [9]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h1)) 
    src_axi_TREADY_INST_0
       (.I0(D[24]),
        .I1(Q),
        .O(src_axi_TREADY));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_2_image_filter_0_1_ibuf_10
   (D,
    Q,
    ap_rst_n_0,
    \ireg_reg[24]_0 ,
    ap_rst_n,
    \ireg_reg[0]_0 ,
    dst_axi_TREADY,
    SR,
    ap_clk);
  output [0:0]D;
  output [24:0]Q;
  output ap_rst_n_0;
  input [24:0]\ireg_reg[24]_0 ;
  input ap_rst_n;
  input [0:0]\ireg_reg[0]_0 ;
  input dst_axi_TREADY;
  input [0:0]SR;
  input ap_clk;

  wire [0:0]D;
  wire [24:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire dst_axi_TREADY;
  wire ireg01_out;
  wire [0:0]\ireg_reg[0]_0 ;
  wire [24:0]\ireg_reg[24]_0 ;

  assign ap_rst_n_0 = Q[24];
  LUT3 #(
    .INIT(8'h04)) 
    \ireg[24]_i_2__0 
       (.I0(Q[24]),
        .I1(\ireg_reg[0]_0 ),
        .I2(dst_axi_TREADY),
        .O(ireg01_out));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[10] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[11] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[12] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[13] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[14] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[15] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[16] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[17] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[18] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[19] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[20] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[21] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[22] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[23] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[24] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[9] 
       (.C(ap_clk),
        .CE(ireg01_out),
        .D(\ireg_reg[24]_0 [9]),
        .Q(Q[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \odata[24]_i_1 
       (.I0(Q[24]),
        .I1(\ireg_reg[24]_0 [24]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_2_image_filter_0_1_ibuf__parameterized1
   (cdata,
    p_0_in,
    src_axi_TUSER,
    ap_rst_n,
    src_axi_TVALID,
    \ireg_reg[0]_0 ,
    \ireg_reg[1]_0 ,
    ap_clk);
  output [0:0]cdata;
  output p_0_in;
  input [0:0]src_axi_TUSER;
  input ap_rst_n;
  input src_axi_TVALID;
  input \ireg_reg[0]_0 ;
  input \ireg_reg[1]_0 ;
  input ap_clk;

  wire ap_clk;
  wire [0:0]cdata;
  wire \ireg[0]_i_1_n_1 ;
  wire \ireg[1]_i_1_n_1 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[1]_0 ;
  wire \ireg_reg_n_1_[0] ;
  wire p_0_in;
  wire [0:0]src_axi_TUSER;
  wire src_axi_TVALID;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h0AAC0A0A)) 
    \ireg[0]_i_1 
       (.I0(\ireg_reg_n_1_[0] ),
        .I1(src_axi_TUSER),
        .I2(p_0_in),
        .I3(\ireg_reg[0]_0 ),
        .I4(\ireg_reg[1]_0 ),
        .O(\ireg[0]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \ireg[1]_i_1 
       (.I0(src_axi_TVALID),
        .I1(p_0_in),
        .I2(\ireg_reg[0]_0 ),
        .I3(\ireg_reg[1]_0 ),
        .O(\ireg[1]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1_n_1 ),
        .Q(\ireg_reg_n_1_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1_n_1 ),
        .Q(p_0_in),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[0]_i_2__1 
       (.I0(src_axi_TUSER),
        .I1(p_0_in),
        .I2(\ireg_reg_n_1_[0] ),
        .O(cdata));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_2_image_filter_0_1_ibuf__parameterized1_4
   (cdata,
    p_0_in,
    src_axi_TLAST,
    ap_rst_n,
    src_axi_TVALID,
    \ireg_reg[0]_0 ,
    \ireg_reg[1]_0 ,
    ap_clk);
  output [0:0]cdata;
  output p_0_in;
  input [0:0]src_axi_TLAST;
  input ap_rst_n;
  input src_axi_TVALID;
  input \ireg_reg[0]_0 ;
  input \ireg_reg[1]_0 ;
  input ap_clk;

  wire ap_clk;
  wire [0:0]cdata;
  wire \ireg[0]_i_1_n_1 ;
  wire \ireg[1]_i_1_n_1 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[1]_0 ;
  wire \ireg_reg_n_1_[0] ;
  wire p_0_in;
  wire [0:0]src_axi_TLAST;
  wire src_axi_TVALID;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h0AAC0A0A)) 
    \ireg[0]_i_1 
       (.I0(\ireg_reg_n_1_[0] ),
        .I1(src_axi_TLAST),
        .I2(p_0_in),
        .I3(\ireg_reg[0]_0 ),
        .I4(\ireg_reg[1]_0 ),
        .O(\ireg[0]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \ireg[1]_i_1 
       (.I0(src_axi_TVALID),
        .I1(p_0_in),
        .I2(\ireg_reg[0]_0 ),
        .I3(\ireg_reg[1]_0 ),
        .O(\ireg[1]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1_n_1 ),
        .Q(\ireg_reg_n_1_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1_n_1 ),
        .Q(p_0_in),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \odata[0]_i_2__2 
       (.I0(src_axi_TLAST),
        .I1(p_0_in),
        .I2(\ireg_reg_n_1_[0] ),
        .O(cdata));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_2_image_filter_0_1_ibuf__parameterized1_6
   (p_0_in,
    \ireg_reg[0]_0 ,
    grp_blackWhite_fu_66_dst_axi_TVALID,
    ap_rst_n,
    dst_axi_TREADY,
    \ireg_reg[1]_0 ,
    grp_blackWhite_fu_66_dst_axi_TUSER,
    ap_clk);
  output p_0_in;
  output \ireg_reg[0]_0 ;
  input grp_blackWhite_fu_66_dst_axi_TVALID;
  input ap_rst_n;
  input dst_axi_TREADY;
  input \ireg_reg[1]_0 ;
  input grp_blackWhite_fu_66_dst_axi_TUSER;
  input ap_clk;

  wire ap_clk;
  wire dst_axi_TREADY;
  wire grp_blackWhite_fu_66_dst_axi_TUSER;
  wire grp_blackWhite_fu_66_dst_axi_TVALID;
  wire \ireg[0]_i_1_n_1 ;
  wire \ireg[1]_i_1_n_1 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[1]_0 ;
  wire p_0_in;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h0AAC0A0A)) 
    \ireg[0]_i_1 
       (.I0(\ireg_reg[0]_0 ),
        .I1(grp_blackWhite_fu_66_dst_axi_TUSER),
        .I2(p_0_in),
        .I3(dst_axi_TREADY),
        .I4(\ireg_reg[1]_0 ),
        .O(\ireg[0]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h0E00)) 
    \ireg[1]_i_1 
       (.I0(grp_blackWhite_fu_66_dst_axi_TVALID),
        .I1(p_0_in),
        .I2(dst_axi_TREADY),
        .I3(\ireg_reg[1]_0 ),
        .O(\ireg[1]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1_n_1 ),
        .Q(\ireg_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1_n_1 ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module design_2_image_filter_0_1_ibuf__parameterized1_8
   (p_0_in,
    \ireg_reg[0]_0 ,
    grp_blackWhite_fu_66_dst_axi_TVALID,
    ap_rst_n,
    dst_axi_TREADY,
    \ireg_reg[1]_0 ,
    grp_blackWhite_fu_66_dst_axi_TLAST,
    ap_clk);
  output p_0_in;
  output \ireg_reg[0]_0 ;
  input grp_blackWhite_fu_66_dst_axi_TVALID;
  input ap_rst_n;
  input dst_axi_TREADY;
  input \ireg_reg[1]_0 ;
  input grp_blackWhite_fu_66_dst_axi_TLAST;
  input ap_clk;

  wire ap_clk;
  wire dst_axi_TREADY;
  wire grp_blackWhite_fu_66_dst_axi_TLAST;
  wire grp_blackWhite_fu_66_dst_axi_TVALID;
  wire \ireg[0]_i_1_n_1 ;
  wire \ireg[1]_i_1_n_1 ;
  wire \ireg_reg[0]_0 ;
  wire \ireg_reg[1]_0 ;
  wire p_0_in;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h0AAC0A0A)) 
    \ireg[0]_i_1 
       (.I0(\ireg_reg[0]_0 ),
        .I1(grp_blackWhite_fu_66_dst_axi_TLAST),
        .I2(p_0_in),
        .I3(dst_axi_TREADY),
        .I4(\ireg_reg[1]_0 ),
        .O(\ireg[0]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h0E00)) 
    \ireg[1]_i_1 
       (.I0(grp_blackWhite_fu_66_dst_axi_TVALID),
        .I1(p_0_in),
        .I2(dst_axi_TREADY),
        .I3(\ireg_reg[1]_0 ),
        .O(\ireg[1]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[0]_i_1_n_1 ),
        .Q(\ireg_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ireg[1]_i_1_n_1 ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "image_filter" *) (* ap_ST_fsm_state1 = "4'b0001" *) (* ap_ST_fsm_state2 = "4'b0010" *) 
(* ap_ST_fsm_state3 = "4'b0100" *) (* ap_ST_fsm_state4 = "4'b1000" *) (* hls_module = "yes" *) 
module design_2_image_filter_0_1_image_filter
   (ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    src_axi_TDATA,
    src_axi_TVALID,
    src_axi_TREADY,
    src_axi_TKEEP,
    src_axi_TSTRB,
    src_axi_TUSER,
    src_axi_TLAST,
    src_axi_TID,
    src_axi_TDEST,
    dst_axi_TDATA,
    dst_axi_TVALID,
    dst_axi_TREADY,
    dst_axi_TKEEP,
    dst_axi_TSTRB,
    dst_axi_TUSER,
    dst_axi_TLAST,
    dst_axi_TID,
    dst_axi_TDEST,
    rows,
    cols,
    lopt);
  input ap_clk;
  input ap_rst_n;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  input [23:0]src_axi_TDATA;
  input src_axi_TVALID;
  output src_axi_TREADY;
  input [2:0]src_axi_TKEEP;
  input [2:0]src_axi_TSTRB;
  input [0:0]src_axi_TUSER;
  input [0:0]src_axi_TLAST;
  input [0:0]src_axi_TID;
  input [0:0]src_axi_TDEST;
  output [23:0]dst_axi_TDATA;
  output dst_axi_TVALID;
  input dst_axi_TREADY;
  output [2:0]dst_axi_TKEEP;
  output [2:0]dst_axi_TSTRB;
  output [0:0]dst_axi_TUSER;
  output [0:0]dst_axi_TLAST;
  output [0:0]dst_axi_TID;
  output [0:0]dst_axi_TDEST;
  input [31:0]rows;
  input [31:0]cols;
  input lopt;

  wire \AXIvideo2Mat_U0/ap_CS_fsm_state2 ;
  wire [2:2]\AXIvideo2Mat_U0/ap_NS_fsm ;
  wire \AXIvideo2Mat_U0/ap_NS_fsm220_out ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_blackWhite_fu_66_ap_done;
  wire ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg_n_1;
  wire [31:0]cols;
  wire [23:0]dst_axi_TDATA;
  wire [0:0]dst_axi_TLAST;
  wire dst_axi_TREADY;
  wire [0:0]dst_axi_TUSER;
  wire dst_axi_TVALID;
  wire grp_blackWhite_fu_66_ap_start_reg;
  wire [23:0]grp_blackWhite_fu_66_dst_axi_TDATA;
  wire grp_blackWhite_fu_66_dst_axi_TLAST;
  wire grp_blackWhite_fu_66_dst_axi_TUSER;
  wire grp_blackWhite_fu_66_dst_axi_TVALID;
  wire grp_blackWhite_fu_66_n_10;
  wire grp_blackWhite_fu_66_n_11;
  wire grp_blackWhite_fu_66_n_12;
  wire grp_blackWhite_fu_66_n_13;
  wire grp_blackWhite_fu_66_n_14;
  wire grp_blackWhite_fu_66_n_15;
  wire grp_blackWhite_fu_66_n_16;
  wire grp_blackWhite_fu_66_n_17;
  wire grp_blackWhite_fu_66_n_18;
  wire grp_blackWhite_fu_66_n_19;
  wire grp_blackWhite_fu_66_n_20;
  wire grp_blackWhite_fu_66_n_21;
  wire grp_blackWhite_fu_66_n_22;
  wire grp_blackWhite_fu_66_n_23;
  wire grp_blackWhite_fu_66_n_24;
  wire grp_blackWhite_fu_66_n_25;
  wire grp_blackWhite_fu_66_n_26;
  wire grp_blackWhite_fu_66_n_27;
  wire grp_blackWhite_fu_66_n_28;
  wire grp_blackWhite_fu_66_n_29;
  wire grp_blackWhite_fu_66_n_30;
  wire grp_blackWhite_fu_66_n_31;
  wire grp_blackWhite_fu_66_n_32;
  wire grp_blackWhite_fu_66_n_4;
  wire grp_blackWhite_fu_66_n_57;
  wire grp_blackWhite_fu_66_n_58;
  wire grp_blackWhite_fu_66_n_59;
  wire grp_blackWhite_fu_66_n_60;
  wire grp_blackWhite_fu_66_n_7;
  wire grp_blackWhite_fu_66_n_9;
  wire lopt;
  wire regslice_both_dst_axi_V_data_V_U_n_3;
  wire regslice_both_dst_axi_V_data_V_U_n_30;
  wire regslice_both_dst_axi_V_data_V_U_n_31;
  wire regslice_both_dst_axi_V_data_V_U_n_32;
  wire regslice_both_dst_axi_V_data_V_U_n_33;
  wire regslice_both_dst_axi_V_data_V_U_n_34;
  wire regslice_both_dst_axi_V_data_V_U_n_35;
  wire regslice_both_dst_axi_V_data_V_U_n_36;
  wire regslice_both_dst_axi_V_data_V_U_n_37;
  wire regslice_both_dst_axi_V_data_V_U_n_38;
  wire regslice_both_dst_axi_V_data_V_U_n_39;
  wire regslice_both_dst_axi_V_data_V_U_n_40;
  wire regslice_both_dst_axi_V_data_V_U_n_41;
  wire regslice_both_dst_axi_V_data_V_U_n_42;
  wire regslice_both_dst_axi_V_data_V_U_n_43;
  wire regslice_both_dst_axi_V_data_V_U_n_44;
  wire regslice_both_dst_axi_V_data_V_U_n_45;
  wire regslice_both_dst_axi_V_data_V_U_n_46;
  wire regslice_both_dst_axi_V_data_V_U_n_47;
  wire regslice_both_dst_axi_V_data_V_U_n_48;
  wire regslice_both_dst_axi_V_data_V_U_n_49;
  wire regslice_both_dst_axi_V_data_V_U_n_50;
  wire regslice_both_dst_axi_V_data_V_U_n_51;
  wire regslice_both_dst_axi_V_data_V_U_n_52;
  wire regslice_both_dst_axi_V_data_V_U_n_53;
  wire [31:0]rows;
  wire [23:0]src_axi_TDATA;
  wire [23:0]src_axi_TDATA_int;
  wire [0:0]src_axi_TLAST;
  wire src_axi_TLAST_int;
  wire src_axi_TREADY;
  wire [0:0]src_axi_TUSER;
  wire src_axi_TUSER_int;
  wire src_axi_TVALID;
  wire src_axi_TVALID_int;
  wire NLW_grp_blackWhite_fu_66_ap_rst_n_UNCONNECTED;
  wire [31:0]NLW_grp_blackWhite_fu_66_cols_UNCONNECTED;
  wire [31:0]NLW_grp_blackWhite_fu_66_rows_UNCONNECTED;
  wire NLW_regslice_both_dst_axi_V_data_V_U_ap_ready_UNCONNECTED;
  wire NLW_regslice_both_dst_axi_V_data_V_U_ap_rst_n_UNCONNECTED;
  wire NLW_regslice_both_dst_axi_V_data_V_U_ap_start_UNCONNECTED;
  wire [0:0]NLW_regslice_both_dst_axi_V_data_V_U_Q_UNCONNECTED;
  wire NLW_regslice_both_dst_axi_V_last_V_U_ap_rst_n_UNCONNECTED;
  wire NLW_regslice_both_dst_axi_V_user_V_U_ap_rst_n_UNCONNECTED;
  wire NLW_regslice_both_src_axi_V_data_V_U_ap_rst_n_UNCONNECTED;
  wire NLW_regslice_both_src_axi_V_last_V_U_ap_rst_n_UNCONNECTED;
  wire NLW_regslice_both_src_axi_V_user_V_U_ap_rst_n_UNCONNECTED;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[0] ),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_blackWhite_fu_66_n_60),
        .Q(ap_sync_reg_grp_blackWhite_fu_66_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_blackWhite_fu_66_n_59),
        .Q(ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg_n_1),
        .R(1'b0));
  design_2_image_filter_0_1_blackWhite grp_blackWhite_fu_66
       (.D(\AXIvideo2Mat_U0/ap_NS_fsm ),
        .E(\AXIvideo2Mat_U0/ap_NS_fsm220_out ),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\SRL_SIG_reg[0][7] ({grp_blackWhite_fu_66_n_9,grp_blackWhite_fu_66_n_10,grp_blackWhite_fu_66_n_11,grp_blackWhite_fu_66_n_12,grp_blackWhite_fu_66_n_13,grp_blackWhite_fu_66_n_14,grp_blackWhite_fu_66_n_15,grp_blackWhite_fu_66_n_16,grp_blackWhite_fu_66_n_17,grp_blackWhite_fu_66_n_18,grp_blackWhite_fu_66_n_19,grp_blackWhite_fu_66_n_20,grp_blackWhite_fu_66_n_21,grp_blackWhite_fu_66_n_22,grp_blackWhite_fu_66_n_23,grp_blackWhite_fu_66_n_24,grp_blackWhite_fu_66_n_25,grp_blackWhite_fu_66_n_26,grp_blackWhite_fu_66_n_27,grp_blackWhite_fu_66_n_28,grp_blackWhite_fu_66_n_29,grp_blackWhite_fu_66_n_30,grp_blackWhite_fu_66_n_31,grp_blackWhite_fu_66_n_32}),
        .\SRL_SIG_reg[0][7]_0 (grp_blackWhite_fu_66_dst_axi_TDATA),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] (ap_NS_fsm[2]),
        .\ap_CS_fsm_reg[1]_0 (\AXIvideo2Mat_U0/ap_CS_fsm_state2 ),
        .\ap_CS_fsm_reg[2] (grp_blackWhite_fu_66_n_7),
        .\ap_CS_fsm_reg[2]_0 (grp_blackWhite_fu_66_n_58),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_grp_blackWhite_fu_66_ap_rst_n_UNCONNECTED),
        .ap_rst_n_0(grp_blackWhite_fu_66_n_59),
        .ap_sync_reg_grp_blackWhite_fu_66_ap_done(ap_sync_reg_grp_blackWhite_fu_66_ap_done),
        .ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg(grp_blackWhite_fu_66_n_4),
        .ap_sync_reg_grp_blackWhite_fu_66_ap_done_reg_0(grp_blackWhite_fu_66_n_60),
        .ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg(ap_sync_reg_grp_blackWhite_fu_66_ap_ready_reg_n_1),
        .cols({NLW_grp_blackWhite_fu_66_cols_UNCONNECTED[31:10],cols[9],NLW_grp_blackWhite_fu_66_cols_UNCONNECTED[8],cols[7:6],NLW_grp_blackWhite_fu_66_cols_UNCONNECTED[5],cols[4],NLW_grp_blackWhite_fu_66_cols_UNCONNECTED[3:0]}),
        .grp_blackWhite_fu_66_ap_start_reg(grp_blackWhite_fu_66_ap_start_reg),
        .grp_blackWhite_fu_66_dst_axi_TLAST(grp_blackWhite_fu_66_dst_axi_TLAST),
        .grp_blackWhite_fu_66_dst_axi_TUSER(grp_blackWhite_fu_66_dst_axi_TUSER),
        .grp_blackWhite_fu_66_dst_axi_TVALID(grp_blackWhite_fu_66_dst_axi_TVALID),
        .\odata_reg[0] ({src_axi_TVALID_int,src_axi_TDATA_int}),
        .\odata_reg[23] (regslice_both_dst_axi_V_data_V_U_n_3),
        .\odata_reg[23]_0 ({regslice_both_dst_axi_V_data_V_U_n_30,regslice_both_dst_axi_V_data_V_U_n_31,regslice_both_dst_axi_V_data_V_U_n_32,regslice_both_dst_axi_V_data_V_U_n_33,regslice_both_dst_axi_V_data_V_U_n_34,regslice_both_dst_axi_V_data_V_U_n_35,regslice_both_dst_axi_V_data_V_U_n_36,regslice_both_dst_axi_V_data_V_U_n_37,regslice_both_dst_axi_V_data_V_U_n_38,regslice_both_dst_axi_V_data_V_U_n_39,regslice_both_dst_axi_V_data_V_U_n_40,regslice_both_dst_axi_V_data_V_U_n_41,regslice_both_dst_axi_V_data_V_U_n_42,regslice_both_dst_axi_V_data_V_U_n_43,regslice_both_dst_axi_V_data_V_U_n_44,regslice_both_dst_axi_V_data_V_U_n_45,regslice_both_dst_axi_V_data_V_U_n_46,regslice_both_dst_axi_V_data_V_U_n_47,regslice_both_dst_axi_V_data_V_U_n_48,regslice_both_dst_axi_V_data_V_U_n_49,regslice_both_dst_axi_V_data_V_U_n_50,regslice_both_dst_axi_V_data_V_U_n_51,regslice_both_dst_axi_V_data_V_U_n_52,regslice_both_dst_axi_V_data_V_U_n_53}),
        .\odata_reg[24] (grp_blackWhite_fu_66_n_57),
        .rows({NLW_grp_blackWhite_fu_66_rows_UNCONNECTED[31:11],rows[10],NLW_grp_blackWhite_fu_66_rows_UNCONNECTED[9],rows[8],NLW_grp_blackWhite_fu_66_rows_UNCONNECTED[7:0]}),
        .src_axi_TLAST_int(src_axi_TLAST_int),
        .src_axi_TUSER_int(src_axi_TUSER_int));
  FDRE #(
    .INIT(1'b0)) 
    grp_blackWhite_fu_66_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_blackWhite_fu_66_n_58),
        .Q(grp_blackWhite_fu_66_ap_start_reg),
        .R(ap_rst_n_inv));
  design_2_image_filter_0_1_regslice_both regslice_both_dst_axi_V_data_V_U
       (.D({ap_NS_fsm[3],ap_NS_fsm[0]}),
        .Q({ap_CS_fsm_state4,NLW_regslice_both_dst_axi_V_data_V_U_Q_UNCONNECTED[0]}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[3] (grp_blackWhite_fu_66_n_4),
        .ap_clk(ap_clk),
        .ap_ready(NLW_regslice_both_dst_axi_V_data_V_U_ap_ready_UNCONNECTED),
        .ap_rst_n(NLW_regslice_both_dst_axi_V_data_V_U_ap_rst_n_UNCONNECTED),
        .ap_rst_n_0(regslice_both_dst_axi_V_data_V_U_n_3),
        .ap_start(NLW_regslice_both_dst_axi_V_data_V_U_ap_start_UNCONNECTED),
        .dst_axi_TREADY(dst_axi_TREADY),
        .grp_blackWhite_fu_66_dst_axi_TVALID(grp_blackWhite_fu_66_dst_axi_TVALID),
        .\ireg_reg[23] ({regslice_both_dst_axi_V_data_V_U_n_30,regslice_both_dst_axi_V_data_V_U_n_31,regslice_both_dst_axi_V_data_V_U_n_32,regslice_both_dst_axi_V_data_V_U_n_33,regslice_both_dst_axi_V_data_V_U_n_34,regslice_both_dst_axi_V_data_V_U_n_35,regslice_both_dst_axi_V_data_V_U_n_36,regslice_both_dst_axi_V_data_V_U_n_37,regslice_both_dst_axi_V_data_V_U_n_38,regslice_both_dst_axi_V_data_V_U_n_39,regslice_both_dst_axi_V_data_V_U_n_40,regslice_both_dst_axi_V_data_V_U_n_41,regslice_both_dst_axi_V_data_V_U_n_42,regslice_both_dst_axi_V_data_V_U_n_43,regslice_both_dst_axi_V_data_V_U_n_44,regslice_both_dst_axi_V_data_V_U_n_45,regslice_both_dst_axi_V_data_V_U_n_46,regslice_both_dst_axi_V_data_V_U_n_47,regslice_both_dst_axi_V_data_V_U_n_48,regslice_both_dst_axi_V_data_V_U_n_49,regslice_both_dst_axi_V_data_V_U_n_50,regslice_both_dst_axi_V_data_V_U_n_51,regslice_both_dst_axi_V_data_V_U_n_52,regslice_both_dst_axi_V_data_V_U_n_53}),
        .\ireg_reg[23]_0 (grp_blackWhite_fu_66_dst_axi_TDATA),
        .\odata_reg[23] ({grp_blackWhite_fu_66_n_9,grp_blackWhite_fu_66_n_10,grp_blackWhite_fu_66_n_11,grp_blackWhite_fu_66_n_12,grp_blackWhite_fu_66_n_13,grp_blackWhite_fu_66_n_14,grp_blackWhite_fu_66_n_15,grp_blackWhite_fu_66_n_16,grp_blackWhite_fu_66_n_17,grp_blackWhite_fu_66_n_18,grp_blackWhite_fu_66_n_19,grp_blackWhite_fu_66_n_20,grp_blackWhite_fu_66_n_21,grp_blackWhite_fu_66_n_22,grp_blackWhite_fu_66_n_23,grp_blackWhite_fu_66_n_24,grp_blackWhite_fu_66_n_25,grp_blackWhite_fu_66_n_26,grp_blackWhite_fu_66_n_27,grp_blackWhite_fu_66_n_28,grp_blackWhite_fu_66_n_29,grp_blackWhite_fu_66_n_30,grp_blackWhite_fu_66_n_31,grp_blackWhite_fu_66_n_32}),
        .\odata_reg[24] ({dst_axi_TVALID,dst_axi_TDATA}));
  design_2_image_filter_0_1_regslice_both__parameterized1 regslice_both_dst_axi_V_last_V_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_regslice_both_dst_axi_V_last_V_U_ap_rst_n_UNCONNECTED),
        .dst_axi_TLAST(dst_axi_TLAST),
        .dst_axi_TREADY(dst_axi_TREADY),
        .grp_blackWhite_fu_66_dst_axi_TLAST(grp_blackWhite_fu_66_dst_axi_TLAST),
        .grp_blackWhite_fu_66_dst_axi_TVALID(grp_blackWhite_fu_66_dst_axi_TVALID));
  design_2_image_filter_0_1_regslice_both__parameterized1_0 regslice_both_dst_axi_V_user_V_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_regslice_both_dst_axi_V_user_V_U_ap_rst_n_UNCONNECTED),
        .dst_axi_TREADY(dst_axi_TREADY),
        .dst_axi_TUSER(dst_axi_TUSER),
        .grp_blackWhite_fu_66_dst_axi_TUSER(grp_blackWhite_fu_66_dst_axi_TUSER),
        .grp_blackWhite_fu_66_dst_axi_TVALID(grp_blackWhite_fu_66_dst_axi_TVALID));
  design_2_image_filter_0_1_regslice_both_1 regslice_both_src_axi_V_data_V_U
       (.E(\AXIvideo2Mat_U0/ap_NS_fsm220_out ),
        .Q({src_axi_TVALID_int,src_axi_TDATA_int}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_regslice_both_src_axi_V_data_V_U_ap_rst_n_UNCONNECTED),
        .\ireg_reg[0] (grp_blackWhite_fu_66_n_7),
        .lopt(lopt),
        .\odata_reg[0] (grp_blackWhite_fu_66_n_57),
        .src_axi_TDATA(src_axi_TDATA),
        .src_axi_TREADY(src_axi_TREADY),
        .src_axi_TVALID(src_axi_TVALID),
        .\tmp_data_V_reg_467_reg[0] (\AXIvideo2Mat_U0/ap_CS_fsm_state2 ));
  design_2_image_filter_0_1_regslice_both__parameterized1_2 regslice_both_src_axi_V_last_V_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_regslice_both_src_axi_V_last_V_U_ap_rst_n_UNCONNECTED),
        .\odata_reg[0] (grp_blackWhite_fu_66_n_7),
        .src_axi_TLAST(src_axi_TLAST),
        .src_axi_TLAST_int(src_axi_TLAST_int),
        .src_axi_TVALID(src_axi_TVALID));
  design_2_image_filter_0_1_regslice_both__parameterized1_3 regslice_both_src_axi_V_user_V_U
       (.D(\AXIvideo2Mat_U0/ap_NS_fsm ),
        .Q(src_axi_TVALID_int),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[2] (\AXIvideo2Mat_U0/ap_CS_fsm_state2 ),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_regslice_both_src_axi_V_user_V_U_ap_rst_n_UNCONNECTED),
        .\odata_reg[0] (grp_blackWhite_fu_66_n_7),
        .src_axi_TUSER(src_axi_TUSER),
        .src_axi_TUSER_int(src_axi_TUSER_int),
        .src_axi_TVALID(src_axi_TVALID));
endmodule

(* ORIG_REF_NAME = "image_filter_mac_cud" *) 
module design_2_image_filter_0_1_image_filter_mac_cud
   (P,
    tmp_6_reg_4150,
    ap_block_pp0_stage0_subdone2_in,
    \icmp_ln1968_reg_406_pp0_iter2_reg_reg[0] ,
    ap_clk,
    p,
    p_0,
    icmp_ln1968_reg_406,
    Q,
    p_1,
    icmp_ln1968_reg_406_pp0_iter3_reg,
    img2_data_stream_1_s_full_n,
    img2_data_stream_2_s_full_n,
    img2_data_stream_0_s_full_n,
    img_data_stream_0_V_empty_n,
    img_data_stream_2_V_empty_n,
    img_data_stream_1_V_empty_n,
    p_2,
    icmp_ln1968_reg_406_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    tmp_3_fu_325_p3);
  output [8:0]P;
  output tmp_6_reg_4150;
  output ap_block_pp0_stage0_subdone2_in;
  output \icmp_ln1968_reg_406_pp0_iter2_reg_reg[0] ;
  input ap_clk;
  input [7:0]p;
  input [28:0]p_0;
  input icmp_ln1968_reg_406;
  input [0:0]Q;
  input p_1;
  input icmp_ln1968_reg_406_pp0_iter3_reg;
  input img2_data_stream_1_s_full_n;
  input img2_data_stream_2_s_full_n;
  input img2_data_stream_0_s_full_n;
  input img_data_stream_0_V_empty_n;
  input img_data_stream_2_V_empty_n;
  input img_data_stream_1_V_empty_n;
  input p_2;
  input icmp_ln1968_reg_406_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input tmp_3_fu_325_p3;

  wire [8:0]P;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire icmp_ln1968_reg_406;
  wire icmp_ln1968_reg_406_pp0_iter2_reg;
  wire \icmp_ln1968_reg_406_pp0_iter2_reg_reg[0] ;
  wire icmp_ln1968_reg_406_pp0_iter3_reg;
  wire img2_data_stream_0_s_full_n;
  wire img2_data_stream_1_s_full_n;
  wire img2_data_stream_2_s_full_n;
  wire img_data_stream_0_V_empty_n;
  wire img_data_stream_1_V_empty_n;
  wire img_data_stream_2_V_empty_n;
  wire [7:0]p;
  wire [28:0]p_0;
  wire p_1;
  wire p_2;
  wire tmp_3_fu_325_p3;
  wire tmp_6_reg_4150;

  design_2_image_filter_0_1_image_filter_mac_cud_DSP48_1 image_filter_mac_cud_DSP48_1_U
       (.P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4_reg(ap_block_pp0_stage0_subdone2_in),
        .icmp_ln1968_reg_406(icmp_ln1968_reg_406),
        .icmp_ln1968_reg_406_pp0_iter2_reg(icmp_ln1968_reg_406_pp0_iter2_reg),
        .\icmp_ln1968_reg_406_pp0_iter2_reg_reg[0] (\icmp_ln1968_reg_406_pp0_iter2_reg_reg[0] ),
        .icmp_ln1968_reg_406_pp0_iter3_reg(icmp_ln1968_reg_406_pp0_iter3_reg),
        .img2_data_stream_0_s_full_n(img2_data_stream_0_s_full_n),
        .img2_data_stream_1_s_full_n(img2_data_stream_1_s_full_n),
        .img2_data_stream_2_s_full_n(img2_data_stream_2_s_full_n),
        .img_data_stream_0_V_empty_n(img_data_stream_0_V_empty_n),
        .img_data_stream_1_V_empty_n(img_data_stream_1_V_empty_n),
        .img_data_stream_2_V_empty_n(img_data_stream_2_V_empty_n),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .tmp_3_fu_325_p3(tmp_3_fu_325_p3),
        .tmp_6_reg_4150(tmp_6_reg_4150));
endmodule

(* ORIG_REF_NAME = "image_filter_mac_cud_DSP48_1" *) 
module design_2_image_filter_0_1_image_filter_mac_cud_DSP48_1
   (P,
    tmp_6_reg_4150,
    ap_enable_reg_pp0_iter4_reg,
    \icmp_ln1968_reg_406_pp0_iter2_reg_reg[0] ,
    ap_clk,
    p_0,
    p_1,
    icmp_ln1968_reg_406,
    Q,
    p_2,
    icmp_ln1968_reg_406_pp0_iter3_reg,
    img2_data_stream_1_s_full_n,
    img2_data_stream_2_s_full_n,
    img2_data_stream_0_s_full_n,
    img_data_stream_0_V_empty_n,
    img_data_stream_2_V_empty_n,
    img_data_stream_1_V_empty_n,
    p_3,
    icmp_ln1968_reg_406_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    tmp_3_fu_325_p3);
  output [8:0]P;
  output tmp_6_reg_4150;
  output ap_enable_reg_pp0_iter4_reg;
  output \icmp_ln1968_reg_406_pp0_iter2_reg_reg[0] ;
  input ap_clk;
  input [7:0]p_0;
  input [28:0]p_1;
  input icmp_ln1968_reg_406;
  input [0:0]Q;
  input p_2;
  input icmp_ln1968_reg_406_pp0_iter3_reg;
  input img2_data_stream_1_s_full_n;
  input img2_data_stream_2_s_full_n;
  input img2_data_stream_0_s_full_n;
  input img_data_stream_0_V_empty_n;
  input img_data_stream_2_V_empty_n;
  input img_data_stream_1_V_empty_n;
  input p_3;
  input icmp_ln1968_reg_406_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input tmp_3_fu_325_p3;

  wire [8:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg;
  wire icmp_ln1968_reg_406;
  wire icmp_ln1968_reg_406_pp0_iter2_reg;
  wire \icmp_ln1968_reg_406_pp0_iter2_reg_reg[0] ;
  wire icmp_ln1968_reg_406_pp0_iter3_reg;
  wire img2_data_stream_0_s_full_n;
  wire img2_data_stream_1_s_full_n;
  wire img2_data_stream_2_s_full_n;
  wire img_data_stream_0_V_empty_n;
  wire img_data_stream_1_V_empty_n;
  wire img_data_stream_2_V_empty_n;
  wire [7:0]p_0;
  wire [28:0]p_1;
  wire p_2;
  wire p_3;
  wire p_i_10_n_1;
  wire tmp_3_fu_325_p3;
  wire tmp_6_reg_4150;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h80)) 
    mul_ln703_reg_430_reg_i_1
       (.I0(icmp_ln1968_reg_406),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(Q),
        .O(tmp_6_reg_4150));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_6_reg_4150),
        .CEB2(ap_enable_reg_pp0_iter4_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],P,NLW_p_P_UNCONNECTED[20:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00000000F7777777)) 
    p_i_1
       (.I0(p_2),
        .I1(icmp_ln1968_reg_406_pp0_iter3_reg),
        .I2(img2_data_stream_1_s_full_n),
        .I3(img2_data_stream_2_s_full_n),
        .I4(img2_data_stream_0_s_full_n),
        .I5(p_i_10_n_1),
        .O(ap_enable_reg_pp0_iter4_reg));
  LUT5 #(
    .INIT(32'h7F000000)) 
    p_i_10
       (.I0(img_data_stream_0_V_empty_n),
        .I1(img_data_stream_2_V_empty_n),
        .I2(img_data_stream_1_V_empty_n),
        .I3(p_3),
        .I4(icmp_ln1968_reg_406),
        .O(p_i_10_n_1));
  LUT5 #(
    .INIT(32'hF7FF8000)) 
    \ret_V_1_reg_435[29]_i_1 
       (.I0(icmp_ln1968_reg_406_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(P[8]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(tmp_3_fu_325_p3),
        .O(\icmp_ln1968_reg_406_pp0_iter2_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "image_filter_mac_dEe" *) 
module design_2_image_filter_0_1_image_filter_mac_dEe
   (p,
    tmp_6_reg_4150,
    ap_block_pp0_stage0_subdone2_in,
    ap_clk,
    p_0,
    PCOUT);
  output [28:0]p;
  input tmp_6_reg_4150;
  input ap_block_pp0_stage0_subdone2_in;
  input ap_clk;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [47:0]PCOUT;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire [28:0]p;
  wire [7:0]p_0;
  wire tmp_6_reg_4150;

  design_2_image_filter_0_1_image_filter_mac_dEe_DSP48_2 image_filter_mac_dEe_DSP48_2_U
       (.PCOUT(PCOUT),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .tmp_6_reg_4150(tmp_6_reg_4150));
endmodule

(* ORIG_REF_NAME = "image_filter_mac_dEe_DSP48_2" *) 
module design_2_image_filter_0_1_image_filter_mac_dEe_DSP48_2
   (p_0,
    tmp_6_reg_4150,
    ap_block_pp0_stage0_subdone2_in,
    ap_clk,
    p_1,
    PCOUT);
  output [28:0]p_0;
  input tmp_6_reg_4150;
  input ap_block_pp0_stage0_subdone2_in;
  input ap_clk;
  input [7:0]p_1;
  input [47:0]PCOUT;

  wire [47:0]PCOUT;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire [28:0]p_0;
  wire [7:0]p_1;
  wire tmp_6_reg_4150;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_6_reg_4150),
        .CEB2(ap_block_pp0_stage0_subdone2_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p_0}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_2_image_filter_0_1_obuf
   (E,
    Q,
    SR,
    \tmp_data_V_reg_467_reg[0] ,
    \ireg_reg[0] ,
    \ireg_reg[0]_0 ,
    ap_rst_n,
    SS,
    \odata_reg[0]_0 ,
    D,
    ap_clk);
  output [0:0]E;
  output [24:0]Q;
  output [0:0]SR;
  input [0:0]\tmp_data_V_reg_467_reg[0] ;
  input \ireg_reg[0] ;
  input [0:0]\ireg_reg[0]_0 ;
  input ap_rst_n;
  input [0:0]SS;
  input [0:0]\odata_reg[0]_0 ;
  input [24:0]D;
  input ap_clk;

  wire [24:0]D;
  wire [0:0]E;
  wire [24:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire ap_clk;
  wire \ireg_reg[0] ;
  wire [0:0]\ireg_reg[0]_0 ;
  wire [0:0]\odata_reg[0]_0 ;
  wire [0:0]\tmp_data_V_reg_467_reg[0] ;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \ireg[24]_i_1 
       (.I0(Q[24]),
        .I1(\ireg_reg[0] ),
        .I2(\ireg_reg[0]_0 ),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[0] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[10] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[10]),
        .Q(Q[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[11] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[11]),
        .Q(Q[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[12] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[12]),
        .Q(Q[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[13] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[13]),
        .Q(Q[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[14] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[14]),
        .Q(Q[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[15] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[15]),
        .Q(Q[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[16] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[16]),
        .Q(Q[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[17] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[17]),
        .Q(Q[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[18] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[18]),
        .Q(Q[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[19] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[19]),
        .Q(Q[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[1] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[20] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[20]),
        .Q(Q[20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[21] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[21]),
        .Q(Q[21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[22] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[22]),
        .Q(Q[22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[23] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[23]),
        .Q(Q[23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[24] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[24]),
        .Q(Q[24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[2] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[3] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[4] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[5] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[6] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[7] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[7]),
        .Q(Q[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[8] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[8]),
        .Q(Q[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[9] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[9]),
        .Q(Q[9]),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_475[0]_i_1 
       (.I0(Q[24]),
        .I1(\tmp_data_V_reg_467_reg[0] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_2_image_filter_0_1_obuf_11
   (Q,
    SR,
    dst_axi_TREADY,
    \ireg_reg[0] ,
    ap_rst_n,
    \odata_reg[0]_0 ,
    D,
    ap_clk);
  output [24:0]Q;
  output [0:0]SR;
  input dst_axi_TREADY;
  input [0:0]\ireg_reg[0] ;
  input ap_rst_n;
  input [0:0]\odata_reg[0]_0 ;
  input [24:0]D;
  input ap_clk;

  wire [24:0]D;
  wire [24:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire dst_axi_TREADY;
  wire [0:0]\ireg_reg[0] ;
  wire \odata[23]_i_2_n_1 ;
  wire [0:0]\odata_reg[0]_0 ;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \ireg[24]_i_1__0 
       (.I0(Q[24]),
        .I1(dst_axi_TREADY),
        .I2(\ireg_reg[0] ),
        .O(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \odata[23]_i_2 
       (.I0(dst_axi_TREADY),
        .I1(Q[24]),
        .O(\odata[23]_i_2_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[0] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[10] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[10]),
        .Q(Q[10]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[11] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[11]),
        .Q(Q[11]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[12] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[12]),
        .Q(Q[12]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[13] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[13]),
        .Q(Q[13]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[14] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[14]),
        .Q(Q[14]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[15] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[15]),
        .Q(Q[15]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[16] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[16]),
        .Q(Q[16]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[17] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[17]),
        .Q(Q[17]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[18] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[18]),
        .Q(Q[18]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[19] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[19]),
        .Q(Q[19]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[1] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[20] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[20]),
        .Q(Q[20]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[21] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[21]),
        .Q(Q[21]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[22] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[22]),
        .Q(Q[22]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[23] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[23]),
        .Q(Q[23]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[24] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[24]),
        .Q(Q[24]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[2] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[3] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[4] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[5] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[6] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[7] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[7]),
        .Q(Q[7]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[8] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[8]),
        .Q(Q[8]),
        .R(\odata_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[9] 
       (.C(ap_clk),
        .CE(\odata[23]_i_2_n_1 ),
        .D(D[9]),
        .Q(Q[9]),
        .R(\odata_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_2_image_filter_0_1_obuf__parameterized1
   (D,
    src_axi_TUSER_int,
    \odata_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    Q,
    p_0_in,
    src_axi_TVALID,
    \odata_reg[0]_0 ,
    cdata,
    SS,
    ap_clk);
  output [0:0]D;
  output src_axi_TUSER_int;
  output \odata_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [0:0]Q;
  input p_0_in;
  input src_axi_TVALID;
  input \odata_reg[0]_0 ;
  input [0:0]cdata;
  input [0:0]SS;
  input ap_clk;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [0:0]cdata;
  wire \odata[0]_i_1_n_1 ;
  wire \odata[1]_i_1_n_1 ;
  wire \odata_reg[0]_0 ;
  wire \odata_reg[1]_0 ;
  wire p_0_in;
  wire src_axi_TUSER_int;
  wire src_axi_TVALID;

  (* \PinAttr:I1:HOLD_DETOUR  = "146" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(src_axi_TUSER_int),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(Q),
        .O(D));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \odata[0]_i_1 
       (.I0(cdata),
        .I1(\odata_reg[0]_0 ),
        .I2(\odata_reg[1]_0 ),
        .I3(src_axi_TUSER_int),
        .O(\odata[0]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hBFBB)) 
    \odata[1]_i_1 
       (.I0(p_0_in),
        .I1(src_axi_TVALID),
        .I2(\odata_reg[0]_0 ),
        .I3(\odata_reg[1]_0 ),
        .O(\odata[1]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[0]_i_1_n_1 ),
        .Q(src_axi_TUSER_int),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[1]_i_1_n_1 ),
        .Q(\odata_reg[1]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_2_image_filter_0_1_obuf__parameterized1_5
   (\odata_reg[1]_0 ,
    src_axi_TLAST_int,
    p_0_in,
    src_axi_TVALID,
    \odata_reg[0]_0 ,
    cdata,
    SS,
    ap_clk);
  output \odata_reg[1]_0 ;
  output src_axi_TLAST_int;
  input p_0_in;
  input src_axi_TVALID;
  input \odata_reg[0]_0 ;
  input [0:0]cdata;
  input [0:0]SS;
  input ap_clk;

  wire [0:0]SS;
  wire ap_clk;
  wire [0:0]cdata;
  wire \odata[0]_i_1_n_1 ;
  wire \odata[1]_i_1_n_1 ;
  wire \odata_reg[0]_0 ;
  wire \odata_reg[1]_0 ;
  wire p_0_in;
  wire src_axi_TLAST_int;
  wire src_axi_TVALID;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \odata[0]_i_1 
       (.I0(cdata),
        .I1(\odata_reg[0]_0 ),
        .I2(\odata_reg[1]_0 ),
        .I3(src_axi_TLAST_int),
        .O(\odata[0]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hBFBB)) 
    \odata[1]_i_1 
       (.I0(p_0_in),
        .I1(src_axi_TVALID),
        .I2(\odata_reg[0]_0 ),
        .I3(\odata_reg[1]_0 ),
        .O(\odata[1]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[0]_i_1_n_1 ),
        .Q(src_axi_TLAST_int),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[1]_i_1_n_1 ),
        .Q(\odata_reg[1]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_2_image_filter_0_1_obuf__parameterized1_7
   (\odata_reg[1]_0 ,
    dst_axi_TUSER,
    ap_rst_n,
    dst_axi_TREADY,
    p_0_in,
    grp_blackWhite_fu_66_dst_axi_TVALID,
    grp_blackWhite_fu_66_dst_axi_TUSER,
    \odata_reg[0]_0 ,
    SS,
    ap_clk);
  output \odata_reg[1]_0 ;
  output [0:0]dst_axi_TUSER;
  input ap_rst_n;
  input dst_axi_TREADY;
  input p_0_in;
  input grp_blackWhite_fu_66_dst_axi_TVALID;
  input grp_blackWhite_fu_66_dst_axi_TUSER;
  input \odata_reg[0]_0 ;
  input [0:0]SS;
  input ap_clk;

  wire [0:0]SS;
  wire ap_clk;
  wire dst_axi_TREADY;
  wire [0:0]dst_axi_TUSER;
  wire grp_blackWhite_fu_66_dst_axi_TUSER;
  wire grp_blackWhite_fu_66_dst_axi_TVALID;
  wire \odata[0]_i_1_n_1 ;
  wire \odata[0]_i_2_n_1 ;
  wire \odata[1]_i_1_n_1 ;
  wire \odata_reg[0]_0 ;
  wire \odata_reg[1]_0 ;
  wire p_0_in;

  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \odata[0]_i_1 
       (.I0(grp_blackWhite_fu_66_dst_axi_TUSER),
        .I1(p_0_in),
        .I2(\odata_reg[0]_0 ),
        .I3(\odata[0]_i_2_n_1 ),
        .I4(dst_axi_TUSER),
        .O(\odata[0]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \odata[0]_i_2 
       (.I0(dst_axi_TREADY),
        .I1(\odata_reg[1]_0 ),
        .O(\odata[0]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \odata[1]_i_1 
       (.I0(p_0_in),
        .I1(grp_blackWhite_fu_66_dst_axi_TVALID),
        .I2(dst_axi_TREADY),
        .I3(\odata_reg[1]_0 ),
        .O(\odata[1]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[0]_i_1_n_1 ),
        .Q(dst_axi_TUSER),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[1]_i_1_n_1 ),
        .Q(\odata_reg[1]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module design_2_image_filter_0_1_obuf__parameterized1_9
   (\odata_reg[1]_0 ,
    dst_axi_TLAST,
    ap_rst_n,
    dst_axi_TREADY,
    p_0_in,
    grp_blackWhite_fu_66_dst_axi_TVALID,
    grp_blackWhite_fu_66_dst_axi_TLAST,
    \odata_reg[0]_0 ,
    SS,
    ap_clk);
  output \odata_reg[1]_0 ;
  output [0:0]dst_axi_TLAST;
  input ap_rst_n;
  input dst_axi_TREADY;
  input p_0_in;
  input grp_blackWhite_fu_66_dst_axi_TVALID;
  input grp_blackWhite_fu_66_dst_axi_TLAST;
  input \odata_reg[0]_0 ;
  input [0:0]SS;
  input ap_clk;

  wire [0:0]SS;
  wire ap_clk;
  wire [0:0]dst_axi_TLAST;
  wire dst_axi_TREADY;
  wire grp_blackWhite_fu_66_dst_axi_TLAST;
  wire grp_blackWhite_fu_66_dst_axi_TVALID;
  wire \odata[0]_i_1_n_1 ;
  wire \odata[0]_i_2__0_n_1 ;
  wire \odata[1]_i_1_n_1 ;
  wire \odata_reg[0]_0 ;
  wire \odata_reg[1]_0 ;
  wire p_0_in;

  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \odata[0]_i_1 
       (.I0(grp_blackWhite_fu_66_dst_axi_TLAST),
        .I1(p_0_in),
        .I2(\odata_reg[0]_0 ),
        .I3(\odata[0]_i_2__0_n_1 ),
        .I4(dst_axi_TLAST),
        .O(\odata[0]_i_1_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \odata[0]_i_2__0 
       (.I0(dst_axi_TREADY),
        .I1(\odata_reg[1]_0 ),
        .O(\odata[0]_i_2__0_n_1 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \odata[1]_i_1 
       (.I0(p_0_in),
        .I1(grp_blackWhite_fu_66_dst_axi_TVALID),
        .I2(dst_axi_TREADY),
        .I3(\odata_reg[1]_0 ),
        .O(\odata[1]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[0]_i_1_n_1 ),
        .Q(dst_axi_TLAST),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \odata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\odata[1]_i_1_n_1 ),
        .Q(\odata_reg[1]_0 ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_2_image_filter_0_1_regslice_both
   (D,
    ap_rst_n_0,
    ap_ready,
    \odata_reg[24] ,
    \ireg_reg[23] ,
    SR,
    ap_clk,
    \ap_CS_fsm_reg[3] ,
    dst_axi_TREADY,
    Q,
    grp_blackWhite_fu_66_dst_axi_TVALID,
    ap_rst_n,
    ap_start,
    \ireg_reg[23]_0 ,
    \odata_reg[23] );
  output [1:0]D;
  output ap_rst_n_0;
  output ap_ready;
  output [24:0]\odata_reg[24] ;
  output [23:0]\ireg_reg[23] ;
  input [0:0]SR;
  input ap_clk;
  input \ap_CS_fsm_reg[3] ;
  input dst_axi_TREADY;
  input [1:0]Q;
  input grp_blackWhite_fu_66_dst_axi_TVALID;
  input ap_rst_n;
  input ap_start;
  input [23:0]\ireg_reg[23]_0 ;
  input [23:0]\odata_reg[23] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_rst_n_0;
  wire [1:1]count;
  wire \count[0]_i_1_n_1 ;
  wire \count_reg_n_1_[0] ;
  wire \count_reg_n_1_[1] ;
  wire dst_axi_TREADY;
  wire grp_blackWhite_fu_66_dst_axi_TVALID;
  wire ibuf_inst_n_1;
  wire [23:0]\ireg_reg[23] ;
  wire [23:0]\ireg_reg[23]_0 ;
  wire obuf_inst_n_26;
  wire [23:0]\odata_reg[23] ;
  wire [24:0]\odata_reg[24] ;
  wire p_0_in;
  wire NLW_ibuf_inst_ap_rst_n_UNCONNECTED;
  wire NLW_obuf_inst_ap_rst_n_UNCONNECTED;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(\count_reg_n_1_[0] ),
        .I1(\count_reg_n_1_[1] ),
        .I2(dst_axi_TREADY),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hAEEEAAAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(\count_reg_n_1_[0] ),
        .I2(\count_reg_n_1_[1] ),
        .I3(dst_axi_TREADY),
        .I4(Q[1]),
        .O(D[1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hACEC)) 
    \count[0]_i_1 
       (.I0(grp_blackWhite_fu_66_dst_axi_TVALID),
        .I1(\count_reg_n_1_[0] ),
        .I2(\count_reg_n_1_[1] ),
        .I3(dst_axi_TREADY),
        .O(\count[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \count[1]_i_1 
       (.I0(dst_axi_TREADY),
        .I1(grp_blackWhite_fu_66_dst_axi_TVALID),
        .I2(\count_reg_n_1_[1] ),
        .I3(\count_reg_n_1_[0] ),
        .O(count));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_1 ),
        .Q(\count_reg_n_1_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(count),
        .Q(\count_reg_n_1_[1] ),
        .R(SR));
  design_2_image_filter_0_1_ibuf_10 ibuf_inst
       (.D(ibuf_inst_n_1),
        .Q({p_0_in,\ireg_reg[23] }),
        .SR(obuf_inst_n_26),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_ibuf_inst_ap_rst_n_UNCONNECTED),
        .ap_rst_n_0(ap_rst_n_0),
        .dst_axi_TREADY(dst_axi_TREADY),
        .\ireg_reg[0]_0 (\odata_reg[24] [24]),
        .\ireg_reg[24]_0 ({grp_blackWhite_fu_66_dst_axi_TVALID,\ireg_reg[23]_0 }));
  design_2_image_filter_0_1_obuf_11 obuf_inst
       (.D({ibuf_inst_n_1,\odata_reg[23] }),
        .Q(\odata_reg[24] ),
        .SR(obuf_inst_n_26),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_obuf_inst_ap_rst_n_UNCONNECTED),
        .dst_axi_TREADY(dst_axi_TREADY),
        .\ireg_reg[0] (p_0_in),
        .\odata_reg[0]_0 (SR));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_2_image_filter_0_1_regslice_both_1
   (E,
    Q,
    src_axi_TREADY,
    \tmp_data_V_reg_467_reg[0] ,
    src_axi_TVALID,
    ap_rst_n,
    src_axi_TDATA,
    \ireg_reg[0] ,
    ap_clk,
    SS,
    \odata_reg[0] ,
    lopt);
  output [0:0]E;
  output [24:0]Q;
  output src_axi_TREADY;
  input [0:0]\tmp_data_V_reg_467_reg[0] ;
  input src_axi_TVALID;
  input ap_rst_n;
  input [23:0]src_axi_TDATA;
  input \ireg_reg[0] ;
  input ap_clk;
  input [0:0]SS;
  input [0:0]\odata_reg[0] ;
  input lopt;

  wire [0:0]E;
  wire [24:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ibuf_inst_n_10;
  wire ibuf_inst_n_11;
  wire ibuf_inst_n_12;
  wire ibuf_inst_n_13;
  wire ibuf_inst_n_14;
  wire ibuf_inst_n_15;
  wire ibuf_inst_n_16;
  wire ibuf_inst_n_17;
  wire ibuf_inst_n_18;
  wire ibuf_inst_n_19;
  wire ibuf_inst_n_20;
  wire ibuf_inst_n_21;
  wire ibuf_inst_n_22;
  wire ibuf_inst_n_23;
  wire ibuf_inst_n_24;
  wire ibuf_inst_n_25;
  wire ibuf_inst_n_26;
  wire ibuf_inst_n_27;
  wire ibuf_inst_n_3;
  wire ibuf_inst_n_4;
  wire ibuf_inst_n_5;
  wire ibuf_inst_n_6;
  wire ibuf_inst_n_7;
  wire ibuf_inst_n_8;
  wire ibuf_inst_n_9;
  wire \ireg_reg[0] ;
  wire lopt;
  wire obuf_inst_n_27;
  wire [0:0]\odata_reg[0] ;
  wire p_0_in;
  wire [23:0]src_axi_TDATA;
  wire src_axi_TREADY;
  wire src_axi_TVALID;
  wire [0:0]\tmp_data_V_reg_467_reg[0] ;
  wire NLW_ibuf_inst_ap_rst_n_UNCONNECTED;
  wire NLW_obuf_inst_ap_rst_n_UNCONNECTED;

  design_2_image_filter_0_1_ibuf ibuf_inst
       (.D({src_axi_TVALID,src_axi_TDATA}),
        .Q(p_0_in),
        .SR(obuf_inst_n_27),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_ibuf_inst_ap_rst_n_UNCONNECTED),
        .\ireg_reg[0]_0 (Q[24]),
        .\ireg_reg[0]_1 (\ireg_reg[0] ),
        .\ireg_reg[24]_0 ({ibuf_inst_n_3,ibuf_inst_n_4,ibuf_inst_n_5,ibuf_inst_n_6,ibuf_inst_n_7,ibuf_inst_n_8,ibuf_inst_n_9,ibuf_inst_n_10,ibuf_inst_n_11,ibuf_inst_n_12,ibuf_inst_n_13,ibuf_inst_n_14,ibuf_inst_n_15,ibuf_inst_n_16,ibuf_inst_n_17,ibuf_inst_n_18,ibuf_inst_n_19,ibuf_inst_n_20,ibuf_inst_n_21,ibuf_inst_n_22,ibuf_inst_n_23,ibuf_inst_n_24,ibuf_inst_n_25,ibuf_inst_n_26,ibuf_inst_n_27}),
        .lopt(lopt),
        .src_axi_TREADY(src_axi_TREADY));
  design_2_image_filter_0_1_obuf obuf_inst
       (.D({ibuf_inst_n_3,ibuf_inst_n_4,ibuf_inst_n_5,ibuf_inst_n_6,ibuf_inst_n_7,ibuf_inst_n_8,ibuf_inst_n_9,ibuf_inst_n_10,ibuf_inst_n_11,ibuf_inst_n_12,ibuf_inst_n_13,ibuf_inst_n_14,ibuf_inst_n_15,ibuf_inst_n_16,ibuf_inst_n_17,ibuf_inst_n_18,ibuf_inst_n_19,ibuf_inst_n_20,ibuf_inst_n_21,ibuf_inst_n_22,ibuf_inst_n_23,ibuf_inst_n_24,ibuf_inst_n_25,ibuf_inst_n_26,ibuf_inst_n_27}),
        .E(E),
        .Q(Q),
        .SR(obuf_inst_n_27),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_obuf_inst_ap_rst_n_UNCONNECTED),
        .\ireg_reg[0] (\ireg_reg[0] ),
        .\ireg_reg[0]_0 (p_0_in),
        .\odata_reg[0]_0 (\odata_reg[0] ),
        .\tmp_data_V_reg_467_reg[0] (\tmp_data_V_reg_467_reg[0] ));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_2_image_filter_0_1_regslice_both__parameterized1
   (dst_axi_TLAST,
    ap_rst_n,
    dst_axi_TREADY,
    grp_blackWhite_fu_66_dst_axi_TVALID,
    grp_blackWhite_fu_66_dst_axi_TLAST,
    ap_clk,
    SS);
  output [0:0]dst_axi_TLAST;
  input ap_rst_n;
  input dst_axi_TREADY;
  input grp_blackWhite_fu_66_dst_axi_TVALID;
  input grp_blackWhite_fu_66_dst_axi_TLAST;
  input ap_clk;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire [0:0]dst_axi_TLAST;
  wire dst_axi_TREADY;
  wire grp_blackWhite_fu_66_dst_axi_TLAST;
  wire grp_blackWhite_fu_66_dst_axi_TVALID;
  wire ibuf_inst_n_2;
  wire obuf_inst_n_1;
  wire p_0_in;
  wire NLW_ibuf_inst_ap_rst_n_UNCONNECTED;
  wire NLW_obuf_inst_ap_rst_n_UNCONNECTED;

  design_2_image_filter_0_1_ibuf__parameterized1_8 ibuf_inst
       (.ap_clk(ap_clk),
        .ap_rst_n(NLW_ibuf_inst_ap_rst_n_UNCONNECTED),
        .dst_axi_TREADY(dst_axi_TREADY),
        .grp_blackWhite_fu_66_dst_axi_TLAST(grp_blackWhite_fu_66_dst_axi_TLAST),
        .grp_blackWhite_fu_66_dst_axi_TVALID(grp_blackWhite_fu_66_dst_axi_TVALID),
        .\ireg_reg[0]_0 (ibuf_inst_n_2),
        .\ireg_reg[1]_0 (obuf_inst_n_1),
        .p_0_in(p_0_in));
  design_2_image_filter_0_1_obuf__parameterized1_9 obuf_inst
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_obuf_inst_ap_rst_n_UNCONNECTED),
        .dst_axi_TLAST(dst_axi_TLAST),
        .dst_axi_TREADY(dst_axi_TREADY),
        .grp_blackWhite_fu_66_dst_axi_TLAST(grp_blackWhite_fu_66_dst_axi_TLAST),
        .grp_blackWhite_fu_66_dst_axi_TVALID(grp_blackWhite_fu_66_dst_axi_TVALID),
        .\odata_reg[0]_0 (ibuf_inst_n_2),
        .\odata_reg[1]_0 (obuf_inst_n_1),
        .p_0_in(p_0_in));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_2_image_filter_0_1_regslice_both__parameterized1_0
   (dst_axi_TUSER,
    ap_rst_n,
    dst_axi_TREADY,
    grp_blackWhite_fu_66_dst_axi_TVALID,
    grp_blackWhite_fu_66_dst_axi_TUSER,
    ap_clk,
    SS);
  output [0:0]dst_axi_TUSER;
  input ap_rst_n;
  input dst_axi_TREADY;
  input grp_blackWhite_fu_66_dst_axi_TVALID;
  input grp_blackWhite_fu_66_dst_axi_TUSER;
  input ap_clk;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire dst_axi_TREADY;
  wire [0:0]dst_axi_TUSER;
  wire grp_blackWhite_fu_66_dst_axi_TUSER;
  wire grp_blackWhite_fu_66_dst_axi_TVALID;
  wire ibuf_inst_n_2;
  wire obuf_inst_n_1;
  wire p_0_in;
  wire NLW_ibuf_inst_ap_rst_n_UNCONNECTED;
  wire NLW_obuf_inst_ap_rst_n_UNCONNECTED;

  design_2_image_filter_0_1_ibuf__parameterized1_6 ibuf_inst
       (.ap_clk(ap_clk),
        .ap_rst_n(NLW_ibuf_inst_ap_rst_n_UNCONNECTED),
        .dst_axi_TREADY(dst_axi_TREADY),
        .grp_blackWhite_fu_66_dst_axi_TUSER(grp_blackWhite_fu_66_dst_axi_TUSER),
        .grp_blackWhite_fu_66_dst_axi_TVALID(grp_blackWhite_fu_66_dst_axi_TVALID),
        .\ireg_reg[0]_0 (ibuf_inst_n_2),
        .\ireg_reg[1]_0 (obuf_inst_n_1),
        .p_0_in(p_0_in));
  design_2_image_filter_0_1_obuf__parameterized1_7 obuf_inst
       (.SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(NLW_obuf_inst_ap_rst_n_UNCONNECTED),
        .dst_axi_TREADY(dst_axi_TREADY),
        .dst_axi_TUSER(dst_axi_TUSER),
        .grp_blackWhite_fu_66_dst_axi_TUSER(grp_blackWhite_fu_66_dst_axi_TUSER),
        .grp_blackWhite_fu_66_dst_axi_TVALID(grp_blackWhite_fu_66_dst_axi_TVALID),
        .\odata_reg[0]_0 (ibuf_inst_n_2),
        .\odata_reg[1]_0 (obuf_inst_n_1),
        .p_0_in(p_0_in));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_2_image_filter_0_1_regslice_both__parameterized1_2
   (src_axi_TLAST_int,
    src_axi_TLAST,
    ap_rst_n,
    src_axi_TVALID,
    \odata_reg[0] ,
    ap_clk,
    SS);
  output src_axi_TLAST_int;
  input [0:0]src_axi_TLAST;
  input ap_rst_n;
  input src_axi_TVALID;
  input \odata_reg[0] ;
  input ap_clk;
  input [0:0]SS;

  wire [0:0]SS;
  wire ap_clk;
  wire [0:0]cdata;
  wire obuf_inst_n_1;
  wire \odata_reg[0] ;
  wire p_0_in;
  wire [0:0]src_axi_TLAST;
  wire src_axi_TLAST_int;
  wire src_axi_TVALID;
  wire NLW_ibuf_inst_ap_rst_n_UNCONNECTED;

  design_2_image_filter_0_1_ibuf__parameterized1_4 ibuf_inst
       (.ap_clk(ap_clk),
        .ap_rst_n(NLW_ibuf_inst_ap_rst_n_UNCONNECTED),
        .cdata(cdata),
        .\ireg_reg[0]_0 (\odata_reg[0] ),
        .\ireg_reg[1]_0 (obuf_inst_n_1),
        .p_0_in(p_0_in),
        .src_axi_TLAST(src_axi_TLAST),
        .src_axi_TVALID(src_axi_TVALID));
  design_2_image_filter_0_1_obuf__parameterized1_5 obuf_inst
       (.SS(SS),
        .ap_clk(ap_clk),
        .cdata(cdata),
        .\odata_reg[0]_0 (\odata_reg[0] ),
        .\odata_reg[1]_0 (obuf_inst_n_1),
        .p_0_in(p_0_in),
        .src_axi_TLAST_int(src_axi_TLAST_int),
        .src_axi_TVALID(src_axi_TVALID));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module design_2_image_filter_0_1_regslice_both__parameterized1_3
   (D,
    src_axi_TUSER_int,
    \ap_CS_fsm_reg[2] ,
    Q,
    src_axi_TUSER,
    ap_rst_n,
    src_axi_TVALID,
    \odata_reg[0] ,
    ap_clk,
    SS);
  output [0:0]D;
  output src_axi_TUSER_int;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [0:0]Q;
  input [0:0]src_axi_TUSER;
  input ap_rst_n;
  input src_axi_TVALID;
  input \odata_reg[0] ;
  input ap_clk;
  input [0:0]SS;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire [0:0]cdata;
  wire obuf_inst_n_3;
  wire \odata_reg[0] ;
  wire p_0_in;
  wire [0:0]src_axi_TUSER;
  wire src_axi_TUSER_int;
  wire src_axi_TVALID;
  wire NLW_ibuf_inst_ap_rst_n_UNCONNECTED;

  design_2_image_filter_0_1_ibuf__parameterized1 ibuf_inst
       (.ap_clk(ap_clk),
        .ap_rst_n(NLW_ibuf_inst_ap_rst_n_UNCONNECTED),
        .cdata(cdata),
        .\ireg_reg[0]_0 (\odata_reg[0] ),
        .\ireg_reg[1]_0 (obuf_inst_n_3),
        .p_0_in(p_0_in),
        .src_axi_TUSER(src_axi_TUSER),
        .src_axi_TVALID(src_axi_TVALID));
  design_2_image_filter_0_1_obuf__parameterized1 obuf_inst
       (.D(D),
        .Q(Q),
        .SS(SS),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .cdata(cdata),
        .\odata_reg[0]_0 (\odata_reg[0] ),
        .\odata_reg[1]_0 (obuf_inst_n_3),
        .p_0_in(p_0_in),
        .src_axi_TUSER_int(src_axi_TUSER_int),
        .src_axi_TVALID(src_axi_TVALID));
endmodule

(* ORIG_REF_NAME = "start_for_CvtColoeOg" *) 
module design_2_image_filter_0_1_start_for_CvtColoeOg
   (start_for_CvtColor_1_U0_full_n,
    CvtColor_1_U0_ap_start,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    \mOutPtr_reg[2]_1 ,
    Q,
    CO,
    SS);
  output start_for_CvtColor_1_U0_full_n;
  output CvtColor_1_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input \mOutPtr_reg[2]_1 ;
  input [0:0]Q;
  input [0:0]CO;
  input [0:0]SS;

  wire [0:0]CO;
  wire CvtColor_1_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire internal_empty_n_i_1__5_n_1;
  wire internal_empty_n_i_2__3_n_1;
  wire internal_full_n_i_1__5_n_1;
  wire internal_full_n_i_2__1_n_1;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_1 ;
  wire \mOutPtr[1]_i_1_n_1 ;
  wire \mOutPtr[2]_i_1_n_1 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg[2]_1 ;
  wire start_for_CvtColor_1_U0_full_n;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hEEEE0E00)) 
    internal_empty_n_i_1__5
       (.I0(internal_empty_n_i_2__3_n_1),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(\mOutPtr_reg[2]_1 ),
        .I4(CvtColor_1_U0_ap_start),
        .O(internal_empty_n_i_1__5_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[2]_1 ),
        .I3(CvtColor_1_U0_ap_start),
        .I4(Q),
        .I5(CO),
        .O(internal_empty_n_i_2__3_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_1),
        .Q(CvtColor_1_U0_ap_start),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hAF8A)) 
    internal_full_n_i_1__5
       (.I0(start_for_CvtColor_1_U0_full_n),
        .I1(internal_full_n_i_2__1_n_1),
        .I2(\mOutPtr_reg[2]_1 ),
        .I3(\mOutPtr_reg[2]_0 ),
        .O(internal_full_n_i_1__5_n_1));
  LUT3 #(
    .INIT(8'hFB)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(internal_full_n_i_2__1_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_1),
        .Q(start_for_CvtColor_1_U0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08F7F708)) 
    \mOutPtr[0]_i_1 
       (.I0(CvtColor_1_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(\mOutPtr_reg[2]_1 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h7E77777781888888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_1 ),
        .I2(CO),
        .I3(Q),
        .I4(CvtColor_1_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[2]_1 ),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_1 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_1 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_1 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_CvtColog8j" *) 
module design_2_image_filter_0_1_start_for_CvtColog8j
   (start_for_CvtColor_U0_full_n,
    CvtColor_U0_ap_start,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_1,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    grp_blackWhite_fu_66_ap_start_reg,
    start_once_reg,
    img_cols_V_c_empty_n,
    img_cols_V_c18_full_n,
    img_rows_V_c17_full_n,
    img_rows_V_c_empty_n,
    CO,
    Q,
    SS);
  output start_for_CvtColor_U0_full_n;
  output CvtColor_U0_ap_start;
  output internal_empty_n_reg_0;
  output internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_1;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input grp_blackWhite_fu_66_ap_start_reg;
  input start_once_reg;
  input img_cols_V_c_empty_n;
  input img_cols_V_c18_full_n;
  input img_rows_V_c17_full_n;
  input img_rows_V_c_empty_n;
  input [0:0]CO;
  input [0:0]Q;
  input [0:0]SS;

  wire [0:0]CO;
  wire CvtColor_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire grp_blackWhite_fu_66_ap_start_reg;
  wire img_cols_V_c18_full_n;
  wire img_cols_V_c_empty_n;
  wire img_rows_V_c17_full_n;
  wire img_rows_V_c_empty_n;
  wire internal_empty_n_i_1__7_n_1;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__7_n_1;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_1 ;
  wire \mOutPtr[1]_i_1_n_1 ;
  wire \mOutPtr[1]_i_2__0_n_1 ;
  wire \mOutPtr_reg_n_1_[0] ;
  wire \mOutPtr_reg_n_1_[1] ;
  wire start_for_CvtColor_U0_full_n;
  wire start_once_reg;

  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[1][31]_i_2 
       (.I0(start_for_CvtColor_U0_full_n),
        .I1(start_once_reg),
        .I2(grp_blackWhite_fu_66_ap_start_reg),
        .I3(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .O(internal_full_n_reg_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(internal_full_n_reg_0),
        .I1(img_cols_V_c_empty_n),
        .I2(img_cols_V_c18_full_n),
        .I3(img_rows_V_c17_full_n),
        .I4(img_rows_V_c_empty_n),
        .O(internal_empty_n_reg_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    internal_empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_1_[1] ),
        .I1(\mOutPtr_reg_n_1_[0] ),
        .I2(internal_empty_n_reg_1),
        .I3(\mOutPtr[1]_i_2__0_n_1 ),
        .I4(CvtColor_U0_ap_start),
        .O(internal_empty_n_i_1__7_n_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_1),
        .Q(CvtColor_U0_ap_start),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAFFA8AA)) 
    internal_full_n_i_1__7
       (.I0(start_for_CvtColor_U0_full_n),
        .I1(\mOutPtr_reg_n_1_[1] ),
        .I2(\mOutPtr_reg_n_1_[0] ),
        .I3(\mOutPtr[1]_i_2__0_n_1 ),
        .I4(internal_empty_n_reg_1),
        .O(internal_full_n_i_1__7_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_1),
        .Q(start_for_CvtColor_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7F708F70808F708)) 
    \mOutPtr[0]_i_1 
       (.I0(CvtColor_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(internal_full_n_reg_0),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_1_[0] ),
        .O(\mOutPtr[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h7E77777781888888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_1_[0] ),
        .I1(\mOutPtr[1]_i_2__0_n_1 ),
        .I2(CO),
        .I3(Q),
        .I4(CvtColor_U0_ap_start),
        .I5(\mOutPtr_reg_n_1_[1] ),
        .O(\mOutPtr[1]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \mOutPtr[1]_i_2__0 
       (.I0(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I1(grp_blackWhite_fu_66_ap_start_reg),
        .I2(start_for_CvtColor_U0_full_n),
        .I3(start_once_reg),
        .O(\mOutPtr[1]_i_2__0_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_1 ),
        .Q(\mOutPtr_reg_n_1_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_1 ),
        .Q(\mOutPtr_reg_n_1_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_Mat2AXIfYi" *) 
module design_2_image_filter_0_1_start_for_Mat2AXIfYi
   (start_for_Mat2AXIvideo_U0_full_n,
    Mat2AXIvideo_U0_ap_start,
    ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    Q,
    CO,
    \mOutPtr_reg[2]_0 ,
    internal_full_n_reg_1,
    grp_blackWhite_fu_66_ap_start_reg,
    start_for_CvtColor_1_U0_full_n,
    start_once_reg,
    SS);
  output start_for_Mat2AXIvideo_U0_full_n;
  output Mat2AXIvideo_U0_ap_start;
  output ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [0:0]CO;
  input \mOutPtr_reg[2]_0 ;
  input internal_full_n_reg_1;
  input grp_blackWhite_fu_66_ap_start_reg;
  input start_for_CvtColor_1_U0_full_n;
  input start_once_reg;
  input [0:0]SS;

  wire [0:0]CO;
  wire Mat2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg;
  wire grp_blackWhite_fu_66_ap_start_reg;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__6_n_1;
  wire internal_empty_n_i_2__4_n_1;
  wire internal_full_n_i_1__6_n_1;
  wire internal_full_n_i_2__2_n_1;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1__3_n_1 ;
  wire \mOutPtr[1]_i_1__5_n_1 ;
  wire \mOutPtr[2]_i_1__3_n_1 ;
  wire \mOutPtr[3]_i_1__1_n_1 ;
  wire \mOutPtr[3]_i_2__0_n_1 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[2]_0 ;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFDFDFD00)) 
    internal_empty_n_i_1__6
       (.I0(internal_empty_n_i_2__4_n_1),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[3]),
        .I3(internal_empty_n4_out),
        .I4(Mat2AXIvideo_U0_ap_start),
        .O(internal_empty_n_i_1__6_n_1));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    internal_empty_n_i_2__4
       (.I0(ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg),
        .I1(Mat2AXIvideo_U0_ap_start),
        .I2(Q),
        .I3(CO),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__4_n_1));
  LUT4 #(
    .INIT(16'h2AAA)) 
    internal_empty_n_i_3
       (.I0(ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg),
        .I1(CO),
        .I2(Q),
        .I3(Mat2AXIvideo_U0_ap_start),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_1),
        .Q(Mat2AXIvideo_U0_ap_start),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hAF8A)) 
    internal_full_n_i_1__6
       (.I0(start_for_Mat2AXIvideo_U0_full_n),
        .I1(internal_full_n_i_2__2_n_1),
        .I2(ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg),
        .I3(internal_full_n_reg_0),
        .O(internal_full_n_i_1__6_n_1));
  LUT4 #(
    .INIT(16'hEFFF)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n_i_2__2_n_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_1),
        .Q(start_for_Mat2AXIvideo_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__3_n_1 ));
  LUT6 #(
    .INIT(64'h4000BFFFBFFF4000)) 
    \mOutPtr[1]_i_1__5 
       (.I0(ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg),
        .I1(Mat2AXIvideo_U0_ap_start),
        .I2(Q),
        .I3(CO),
        .I4(mOutPtr_reg[0]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[2]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__3_n_1 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \mOutPtr[2]_i_2__0 
       (.I0(internal_full_n_reg_1),
        .I1(grp_blackWhite_fu_66_ap_start_reg),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(start_for_CvtColor_1_U0_full_n),
        .I4(start_once_reg),
        .O(ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[3]_i_1__1 
       (.I0(ap_sync_reg_blackWhite_Block_Mat_U0_ap_ready_reg),
        .I1(CO),
        .I2(Q),
        .I3(Mat2AXIvideo_U0_ap_start),
        .O(\mOutPtr[3]_i_1__1_n_1 ));
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[3]_i_2__0_n_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_1 ),
        .D(\mOutPtr[0]_i_1__3_n_1 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_1 ),
        .D(\mOutPtr[1]_i_1__5_n_1 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_1 ),
        .D(\mOutPtr[2]_i_1__3_n_1 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_1 ),
        .D(\mOutPtr[3]_i_2__0_n_1 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_rgb2dvi_0_0,rgb2dvi,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "rgb2dvi,Vivado 2019.2" *) 
module design_2_rgb2dvi_0_0
   (TMDS_Clk_p,
    TMDS_Clk_n,
    TMDS_Data_p,
    TMDS_Data_n,
    aRst,
    vid_pData,
    vid_pVDE,
    vid_pHSync,
    vid_pVSync,
    PixelClk);
  (* X_INTERFACE_INFO = "digilentinc.com:interface:tmds:1.0 TMDS CLK_P, xilinx.com:signal:clock:1.0 TMDS_Clk_p CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME TMDS, BOARD.ASSOCIATED_PARAM TMDS_BOARD_INTERFACE, XIL_INTERFACENAME TMDS_Clk_p, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) output TMDS_Clk_p;
  (* X_INTERFACE_INFO = "digilentinc.com:interface:tmds:1.0 TMDS CLK_N, xilinx.com:signal:clock:1.0 TMDS_Clk_n CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME TMDS_Clk_n, ASSOCIATED_RESET aRst_n, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) output TMDS_Clk_n;
  (* X_INTERFACE_INFO = "digilentinc.com:interface:tmds:1.0 TMDS DATA_P" *) output [2:0]TMDS_Data_p;
  (* X_INTERFACE_INFO = "digilentinc.com:interface:tmds:1.0 TMDS DATA_N" *) output [2:0]TMDS_Data_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 AsyncRst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME AsyncRst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input aRst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 RGB DATA" *) input [23:0]vid_pData;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 RGB ACTIVE_VIDEO" *) input vid_pVDE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 RGB HSYNC" *) input vid_pHSync;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 RGB VSYNC" *) input vid_pVSync;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 PixelClk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PixelClk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_dvi2rgb_0_0_PixelClk, INSERT_VIP 0" *) input PixelClk;

  wire PixelClk;
  wire TMDS_Clk_n;
  wire TMDS_Clk_p;
  wire [2:0]TMDS_Data_n;
  wire [2:0]TMDS_Data_p;
  wire aRst;
  wire [23:0]vid_pData;
  wire vid_pHSync;
  wire vid_pVDE;
  wire vid_pVSync;
  wire NLW_U0_SerialClk_UNCONNECTED;
  wire NLW_U0_aRst_n_UNCONNECTED;

  (* kClkPrimitive = "PLL" *) 
  (* kClkRange = "2" *) 
  (* kClkSwap = "FALSE" *) 
  (* kD0Swap = "FALSE" *) 
  (* kD1Swap = "FALSE" *) 
  (* kD2Swap = "FALSE" *) 
  (* kGenerateSerialClk = "TRUE" *) 
  (* kRstActiveHigh = "TRUE" *) 
  design_2_rgb2dvi_0_0__rgb2dvi U0
       (.PixelClk(PixelClk),
        .SerialClk(NLW_U0_SerialClk_UNCONNECTED),
        .TMDS_Clk_n(TMDS_Clk_n),
        .TMDS_Clk_p(TMDS_Clk_p),
        .TMDS_Data_n(TMDS_Data_n),
        .TMDS_Data_p(TMDS_Data_p),
        .aRst(aRst),
        .aRst_n(NLW_U0_aRst_n_UNCONNECTED),
        .vid_pData(vid_pData),
        .vid_pHSync(vid_pHSync),
        .vid_pVDE(vid_pVDE),
        .vid_pVSync(vid_pVSync));
endmodule

(* ORIG_REF_NAME = "ClockGen" *) 
module design_2_rgb2dvi_0_0__ClockGen
   (SerialClk,
    PixelClk,
    in0,
    aRst,
    \oSyncStages_reg[0] );
  output SerialClk;
  output PixelClk;
  output in0;
  input aRst;
  input \oSyncStages_reg[0] ;

  wire CLKFBIN;
  wire \^PixelClk ;
  wire PixelClk_BUFG;
  wire RST;
  wire \^SerialClk ;
  wire SerialClk_BUFG;
  wire aPixelClkLckd;
  wire aRst;
  wire in0;
  wire oOut;
  wire \oSyncStages_reg[0] ;
  wire pLockWasLost0_n_0;
  wire \pLocked_q_reg_n_0_[0] ;
  wire \pLocked_q_reg_n_0_[1] ;
  wire pRst;
  wire p_1_in;
  wire \NLW_GenPLL.DVI_ClkGenerator_CLKOUT2_UNCONNECTED ;
  wire \NLW_GenPLL.DVI_ClkGenerator_CLKOUT3_UNCONNECTED ;
  wire \NLW_GenPLL.DVI_ClkGenerator_CLKOUT4_UNCONNECTED ;
  wire \NLW_GenPLL.DVI_ClkGenerator_CLKOUT5_UNCONNECTED ;
  wire \NLW_GenPLL.DVI_ClkGenerator_DRDY_UNCONNECTED ;
  wire [15:0]\NLW_GenPLL.DVI_ClkGenerator_DO_UNCONNECTED ;

  assign PixelClk = PixelClk_BUFG;
  assign SerialClk = SerialClk_BUFG;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "BUFG_OPT" *) 
  PLLE2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT(15),
    .CLKFBOUT_PHASE(0.000000),
    .CLKIN1_PERIOD(11.695000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE(3),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT1_DIVIDE(15),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.000000),
    .STARTUP_WAIT("FALSE")) 
    \GenPLL.DVI_ClkGenerator 
       (.CLKFBIN(CLKFBIN),
        .CLKFBOUT(CLKFBIN),
        .CLKIN1(\oSyncStages_reg[0] ),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKOUT0(\^SerialClk ),
        .CLKOUT1(\^PixelClk ),
        .CLKOUT2(\NLW_GenPLL.DVI_ClkGenerator_CLKOUT2_UNCONNECTED ),
        .CLKOUT3(\NLW_GenPLL.DVI_ClkGenerator_CLKOUT3_UNCONNECTED ),
        .CLKOUT4(\NLW_GenPLL.DVI_ClkGenerator_CLKOUT4_UNCONNECTED ),
        .CLKOUT5(\NLW_GenPLL.DVI_ClkGenerator_CLKOUT5_UNCONNECTED ),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\NLW_GenPLL.DVI_ClkGenerator_DO_UNCONNECTED [15:0]),
        .DRDY(\NLW_GenPLL.DVI_ClkGenerator_DRDY_UNCONNECTED ),
        .DWE(1'b0),
        .LOCKED(aPixelClkLckd),
        .PWRDWN(1'b0),
        .RST(RST));
  design_2_rgb2dvi_0_0__ResetBridge_5 LockLostReset
       (.AR(pRst),
        .aRst(aRst),
        .\oSyncStages_reg[0] (\oSyncStages_reg[0] ));
  design_2_rgb2dvi_0_0__SyncAsync__parameterized1 PLL_LockSyncAsync
       (.D(oOut),
        .\oSyncStages_reg[0]_0 (\oSyncStages_reg[0] ),
        .\oSyncStages_reg[0]_1 (aPixelClkLckd));
  (* LOPT_BUFG_CLOCK *) 
  (* OPT_MODIFIED = "BUFG_OPT" *) 
  BUFG PixelClk_BUFG_inst
       (.I(\^PixelClk ),
        .O(PixelClk_BUFG));
  (* LOPT_BUFG_CLOCK *) 
  (* OPT_MODIFIED = "BUFG_OPT" *) 
  BUFG SerialClk_BUFG_inst
       (.I(\^SerialClk ),
        .O(SerialClk_BUFG));
  LUT1 #(
    .INIT(2'h1)) 
    aRst_int_inferred_i_1
       (.I0(aPixelClkLckd),
        .O(in0));
  LUT3 #(
    .INIT(8'h70)) 
    pLockWasLost0
       (.I0(\pLocked_q_reg_n_0_[1] ),
        .I1(\pLocked_q_reg_n_0_[0] ),
        .I2(p_1_in),
        .O(pLockWasLost0_n_0));
  FDPE #(
    .INIT(1'b1)) 
    pLockWasLost_reg
       (.C(\oSyncStages_reg[0] ),
        .CE(1'b1),
        .D(pLockWasLost0_n_0),
        .PRE(pRst),
        .Q(RST));
  FDCE #(
    .INIT(1'b1)) 
    \pLocked_q_reg[0] 
       (.C(\oSyncStages_reg[0] ),
        .CE(1'b1),
        .CLR(pRst),
        .D(oOut),
        .Q(\pLocked_q_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b1)) 
    \pLocked_q_reg[1] 
       (.C(\oSyncStages_reg[0] ),
        .CE(1'b1),
        .CLR(pRst),
        .D(\pLocked_q_reg_n_0_[0] ),
        .Q(\pLocked_q_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b1)) 
    \pLocked_q_reg[2] 
       (.C(\oSyncStages_reg[0] ),
        .CE(1'b1),
        .CLR(pRst),
        .D(\pLocked_q_reg_n_0_[1] ),
        .Q(p_1_in));
endmodule

(* ORIG_REF_NAME = "OutputSERDES" *) 
module design_2_rgb2dvi_0_0__OutputSERDES
   (TMDS_Clk_p,
    TMDS_Clk_n,
    SerialClk,
    PixelClk,
    aRst);
  output TMDS_Clk_p;
  output TMDS_Clk_n;
  input SerialClk;
  input PixelClk;
  input aRst;

  wire PixelClk;
  wire SerialClk;
  wire TMDS_Clk_n;
  wire TMDS_Clk_p;
  wire aRst;
  wire ocascade1;
  wire ocascade2;
  wire sDataOut;
  wire NLW_SerializerMaster_OFB_UNCONNECTED;
  wire NLW_SerializerMaster_SHIFTOUT1_UNCONNECTED;
  wire NLW_SerializerMaster_SHIFTOUT2_UNCONNECTED;
  wire NLW_SerializerMaster_TBYTEOUT_UNCONNECTED;
  wire NLW_SerializerMaster_TFB_UNCONNECTED;
  wire NLW_SerializerMaster_TQ_UNCONNECTED;
  wire NLW_SerializerSlave_OFB_UNCONNECTED;
  wire NLW_SerializerSlave_OQ_UNCONNECTED;
  wire NLW_SerializerSlave_TBYTEOUT_UNCONNECTED;
  wire NLW_SerializerSlave_TFB_UNCONNECTED;
  wire NLW_SerializerSlave_TQ_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUFDS OutputBuffer
       (.I(sDataOut),
        .O(TMDS_Clk_p),
        .OB(TMDS_Clk_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    SerializerMaster
       (.CLK(SerialClk),
        .CLKDIV(PixelClk),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b0),
        .D4(1'b0),
        .D5(1'b0),
        .D6(1'b1),
        .D7(1'b1),
        .D8(1'b1),
        .OCE(1'b1),
        .OFB(NLW_SerializerMaster_OFB_UNCONNECTED),
        .OQ(sDataOut),
        .RST(aRst),
        .SHIFTIN1(ocascade1),
        .SHIFTIN2(ocascade2),
        .SHIFTOUT1(NLW_SerializerMaster_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_SerializerMaster_SHIFTOUT2_UNCONNECTED),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_SerializerMaster_TBYTEOUT_UNCONNECTED),
        .TCE(1'b0),
        .TFB(NLW_SerializerMaster_TFB_UNCONNECTED),
        .TQ(NLW_SerializerMaster_TQ_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("SLAVE"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    SerializerSlave
       (.CLK(SerialClk),
        .CLKDIV(PixelClk),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b1),
        .D4(1'b1),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(NLW_SerializerSlave_OFB_UNCONNECTED),
        .OQ(NLW_SerializerSlave_OQ_UNCONNECTED),
        .RST(aRst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(ocascade1),
        .SHIFTOUT2(ocascade2),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_SerializerSlave_TBYTEOUT_UNCONNECTED),
        .TCE(1'b0),
        .TFB(NLW_SerializerSlave_TFB_UNCONNECTED),
        .TQ(NLW_SerializerSlave_TQ_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "OutputSERDES" *) 
module design_2_rgb2dvi_0_0__OutputSERDES_0
   (TMDS_Data_p,
    TMDS_Data_n,
    SerialClk,
    PixelClk,
    pDataOut,
    aRst);
  output [0:0]TMDS_Data_p;
  output [0:0]TMDS_Data_n;
  input SerialClk;
  input PixelClk;
  input [9:0]pDataOut;
  input aRst;

  wire PixelClk;
  wire SerialClk;
  wire [0:0]TMDS_Data_n;
  wire [0:0]TMDS_Data_p;
  wire aRst;
  wire ocascade1;
  wire ocascade2;
  wire [9:0]pDataOut;
  wire sDataOut;
  wire NLW_SerializerMaster_OFB_UNCONNECTED;
  wire NLW_SerializerMaster_SHIFTOUT1_UNCONNECTED;
  wire NLW_SerializerMaster_SHIFTOUT2_UNCONNECTED;
  wire NLW_SerializerMaster_TBYTEOUT_UNCONNECTED;
  wire NLW_SerializerMaster_TFB_UNCONNECTED;
  wire NLW_SerializerMaster_TQ_UNCONNECTED;
  wire NLW_SerializerSlave_OFB_UNCONNECTED;
  wire NLW_SerializerSlave_OQ_UNCONNECTED;
  wire NLW_SerializerSlave_TBYTEOUT_UNCONNECTED;
  wire NLW_SerializerSlave_TFB_UNCONNECTED;
  wire NLW_SerializerSlave_TQ_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUFDS OutputBuffer
       (.I(sDataOut),
        .O(TMDS_Data_p),
        .OB(TMDS_Data_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* \PinAttr:D1:HOLD_DETOUR  = "2332" *) 
  (* \PinAttr:D2:HOLD_DETOUR  = "2411" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    SerializerMaster
       (.CLK(SerialClk),
        .CLKDIV(PixelClk),
        .D1(pDataOut[0]),
        .D2(pDataOut[1]),
        .D3(pDataOut[2]),
        .D4(pDataOut[3]),
        .D5(pDataOut[4]),
        .D6(pDataOut[5]),
        .D7(pDataOut[6]),
        .D8(pDataOut[7]),
        .OCE(1'b1),
        .OFB(NLW_SerializerMaster_OFB_UNCONNECTED),
        .OQ(sDataOut),
        .RST(aRst),
        .SHIFTIN1(ocascade1),
        .SHIFTIN2(ocascade2),
        .SHIFTOUT1(NLW_SerializerMaster_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_SerializerMaster_SHIFTOUT2_UNCONNECTED),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_SerializerMaster_TBYTEOUT_UNCONNECTED),
        .TCE(1'b0),
        .TFB(NLW_SerializerMaster_TFB_UNCONNECTED),
        .TQ(NLW_SerializerMaster_TQ_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* \PinAttr:D3:HOLD_DETOUR  = "2180" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("SLAVE"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    SerializerSlave
       (.CLK(SerialClk),
        .CLKDIV(PixelClk),
        .D1(1'b0),
        .D2(1'b0),
        .D3(pDataOut[8]),
        .D4(pDataOut[9]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(NLW_SerializerSlave_OFB_UNCONNECTED),
        .OQ(NLW_SerializerSlave_OQ_UNCONNECTED),
        .RST(aRst),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(ocascade1),
        .SHIFTOUT2(ocascade2),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_SerializerSlave_TBYTEOUT_UNCONNECTED),
        .TCE(1'b0),
        .TFB(NLW_SerializerSlave_TFB_UNCONNECTED),
        .TQ(NLW_SerializerSlave_TQ_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "OutputSERDES" *) 
module design_2_rgb2dvi_0_0__OutputSERDES_2
   (TMDS_Data_p,
    TMDS_Data_n,
    SerialClk,
    PixelClk,
    pDataOut,
    out);
  output [0:0]TMDS_Data_p;
  output [0:0]TMDS_Data_n;
  input SerialClk;
  input PixelClk;
  input [9:0]pDataOut;
  input [0:0]out;

  wire PixelClk;
  wire SerialClk;
  wire [0:0]TMDS_Data_n;
  wire [0:0]TMDS_Data_p;
  wire ocascade1;
  wire ocascade2;
  wire [0:0]out;
  wire [9:0]pDataOut;
  wire sDataOut;
  wire NLW_SerializerMaster_OFB_UNCONNECTED;
  wire NLW_SerializerMaster_SHIFTOUT1_UNCONNECTED;
  wire NLW_SerializerMaster_SHIFTOUT2_UNCONNECTED;
  wire NLW_SerializerMaster_TBYTEOUT_UNCONNECTED;
  wire NLW_SerializerMaster_TFB_UNCONNECTED;
  wire NLW_SerializerMaster_TQ_UNCONNECTED;
  wire NLW_SerializerSlave_OFB_UNCONNECTED;
  wire NLW_SerializerSlave_OQ_UNCONNECTED;
  wire NLW_SerializerSlave_TBYTEOUT_UNCONNECTED;
  wire NLW_SerializerSlave_TFB_UNCONNECTED;
  wire NLW_SerializerSlave_TQ_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUFDS OutputBuffer
       (.I(sDataOut),
        .O(TMDS_Data_p),
        .OB(TMDS_Data_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    SerializerMaster
       (.CLK(SerialClk),
        .CLKDIV(PixelClk),
        .D1(pDataOut[0]),
        .D2(pDataOut[1]),
        .D3(pDataOut[2]),
        .D4(pDataOut[3]),
        .D5(pDataOut[4]),
        .D6(pDataOut[5]),
        .D7(pDataOut[6]),
        .D8(pDataOut[7]),
        .OCE(1'b1),
        .OFB(NLW_SerializerMaster_OFB_UNCONNECTED),
        .OQ(sDataOut),
        .RST(out),
        .SHIFTIN1(ocascade1),
        .SHIFTIN2(ocascade2),
        .SHIFTOUT1(NLW_SerializerMaster_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_SerializerMaster_SHIFTOUT2_UNCONNECTED),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_SerializerMaster_TBYTEOUT_UNCONNECTED),
        .TCE(1'b0),
        .TFB(NLW_SerializerMaster_TFB_UNCONNECTED),
        .TQ(NLW_SerializerMaster_TQ_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("SLAVE"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    SerializerSlave
       (.CLK(SerialClk),
        .CLKDIV(PixelClk),
        .D1(1'b0),
        .D2(1'b0),
        .D3(pDataOut[8]),
        .D4(pDataOut[9]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(NLW_SerializerSlave_OFB_UNCONNECTED),
        .OQ(NLW_SerializerSlave_OQ_UNCONNECTED),
        .RST(out),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(ocascade1),
        .SHIFTOUT2(ocascade2),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_SerializerSlave_TBYTEOUT_UNCONNECTED),
        .TCE(1'b0),
        .TFB(NLW_SerializerSlave_TFB_UNCONNECTED),
        .TQ(NLW_SerializerSlave_TQ_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "OutputSERDES" *) 
module design_2_rgb2dvi_0_0__OutputSERDES_4
   (TMDS_Data_p,
    TMDS_Data_n,
    SerialClk,
    PixelClk,
    pDataOut,
    out);
  output [0:0]TMDS_Data_p;
  output [0:0]TMDS_Data_n;
  input SerialClk;
  input PixelClk;
  input [9:0]pDataOut;
  input [0:0]out;

  wire PixelClk;
  wire SerialClk;
  wire [0:0]TMDS_Data_n;
  wire [0:0]TMDS_Data_p;
  wire ocascade1;
  wire ocascade2;
  wire [0:0]out;
  wire [9:0]pDataOut;
  wire sDataOut;
  wire NLW_SerializerMaster_OFB_UNCONNECTED;
  wire NLW_SerializerMaster_SHIFTOUT1_UNCONNECTED;
  wire NLW_SerializerMaster_SHIFTOUT2_UNCONNECTED;
  wire NLW_SerializerMaster_TBYTEOUT_UNCONNECTED;
  wire NLW_SerializerMaster_TFB_UNCONNECTED;
  wire NLW_SerializerMaster_TQ_UNCONNECTED;
  wire NLW_SerializerSlave_OFB_UNCONNECTED;
  wire NLW_SerializerSlave_OQ_UNCONNECTED;
  wire NLW_SerializerSlave_TBYTEOUT_UNCONNECTED;
  wire NLW_SerializerSlave_TFB_UNCONNECTED;
  wire NLW_SerializerSlave_TQ_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUFDS OutputBuffer
       (.I(sDataOut),
        .O(TMDS_Data_p),
        .OB(TMDS_Data_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* \PinAttr:D1:HOLD_DETOUR  = "2101" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    SerializerMaster
       (.CLK(SerialClk),
        .CLKDIV(PixelClk),
        .D1(pDataOut[0]),
        .D2(pDataOut[1]),
        .D3(pDataOut[2]),
        .D4(pDataOut[3]),
        .D5(pDataOut[4]),
        .D6(pDataOut[5]),
        .D7(pDataOut[6]),
        .D8(pDataOut[7]),
        .OCE(1'b1),
        .OFB(NLW_SerializerMaster_OFB_UNCONNECTED),
        .OQ(sDataOut),
        .RST(out),
        .SHIFTIN1(ocascade1),
        .SHIFTIN2(ocascade2),
        .SHIFTOUT1(NLW_SerializerMaster_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_SerializerMaster_SHIFTOUT2_UNCONNECTED),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_SerializerMaster_TBYTEOUT_UNCONNECTED),
        .TCE(1'b0),
        .TFB(NLW_SerializerMaster_TFB_UNCONNECTED),
        .TQ(NLW_SerializerMaster_TQ_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(10),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("SLAVE"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b0),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    SerializerSlave
       (.CLK(SerialClk),
        .CLKDIV(PixelClk),
        .D1(1'b0),
        .D2(1'b0),
        .D3(pDataOut[8]),
        .D4(pDataOut[9]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(NLW_SerializerSlave_OFB_UNCONNECTED),
        .OQ(NLW_SerializerSlave_OQ_UNCONNECTED),
        .RST(out),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(ocascade1),
        .SHIFTOUT2(ocascade2),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_SerializerSlave_TBYTEOUT_UNCONNECTED),
        .TCE(1'b0),
        .TFB(NLW_SerializerSlave_TFB_UNCONNECTED),
        .TQ(NLW_SerializerSlave_TQ_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "ResetBridge" *) 
module design_2_rgb2dvi_0_0__ResetBridge
   (out,
    in0,
    PixelClk);
  output [0:0]out;
  input in0;
  input PixelClk;

  wire PixelClk;
  (* RTL_KEEP = "true" *) wire aRst_int;
  wire [0:0]out;

  assign aRst_int = in0;
  design_2_rgb2dvi_0_0__SyncAsync SyncAsyncx
       (.AS(aRst_int),
        .PixelClk(PixelClk),
        .out(out));
endmodule

(* ORIG_REF_NAME = "ResetBridge" *) 
module design_2_rgb2dvi_0_0__ResetBridge_5
   (AR,
    aRst,
    \oSyncStages_reg[0] );
  output [0:0]AR;
  input aRst;
  input \oSyncStages_reg[0] ;

  wire [0:0]AR;
  (* RTL_KEEP = "true" *) wire aRst_int;
  wire \oSyncStages_reg[0] ;

  assign aRst_int = aRst;
  design_2_rgb2dvi_0_0__SyncAsync_6 SyncAsyncx
       (.AR(AR),
        .AS(aRst_int),
        .\oSyncStages_reg[0]_0 (\oSyncStages_reg[0] ));
endmodule

(* ORIG_REF_NAME = "SyncAsync" *) 
module design_2_rgb2dvi_0_0__SyncAsync
   (out,
    PixelClk,
    AS);
  output [0:0]out;
  input PixelClk;
  input [0:0]AS;

  wire [0:0]AS;
  wire PixelClk;
  (* async_reg = "true" *) wire [1:0]oSyncStages;

  assign out[0] = oSyncStages[1];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[0] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(oSyncStages[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(oSyncStages[0]),
        .PRE(AS),
        .Q(oSyncStages[1]));
endmodule

(* ORIG_REF_NAME = "SyncAsync" *) 
module design_2_rgb2dvi_0_0__SyncAsync_6
   (AR,
    \oSyncStages_reg[0]_0 ,
    AS);
  output [0:0]AR;
  input \oSyncStages_reg[0]_0 ;
  input [0:0]AS;

  wire [0:0]AS;
  (* async_reg = "true" *) wire [1:0]oSyncStages;
  wire \oSyncStages_reg[0]_0 ;

  assign AR[0] = oSyncStages[1];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[0] 
       (.C(\oSyncStages_reg[0]_0 ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(oSyncStages[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \oSyncStages_reg[1] 
       (.C(\oSyncStages_reg[0]_0 ),
        .CE(1'b1),
        .D(oSyncStages[0]),
        .PRE(AS),
        .Q(oSyncStages[1]));
endmodule

(* ORIG_REF_NAME = "SyncAsync" *) 
module design_2_rgb2dvi_0_0__SyncAsync__parameterized1
   (D,
    \oSyncStages_reg[0]_0 ,
    \oSyncStages_reg[0]_1 );
  output [0:0]D;
  input \oSyncStages_reg[0]_0 ;
  input [0:0]\oSyncStages_reg[0]_1 ;

  (* async_reg = "true" *) wire [1:0]oSyncStages;
  wire \oSyncStages_reg[0]_0 ;
  wire [0:0]\oSyncStages_reg[0]_1 ;

  assign D[0] = oSyncStages[1];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \oSyncStages_reg[0] 
       (.C(\oSyncStages_reg[0]_0 ),
        .CE(1'b1),
        .D(\oSyncStages_reg[0]_1 ),
        .Q(oSyncStages[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \oSyncStages_reg[1] 
       (.C(\oSyncStages_reg[0]_0 ),
        .CE(1'b1),
        .D(oSyncStages[0]),
        .Q(oSyncStages[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "TMDS_Encoder" *) 
module design_2_rgb2dvi_0_0__TMDS_Encoder
   (SR,
    Q,
    vid_pHSync,
    PixelClk,
    vid_pVSync,
    vid_pVDE,
    vid_pData);
  output [0:0]SR;
  output [9:0]Q;
  input vid_pHSync;
  input PixelClk;
  input vid_pVSync;
  input vid_pVDE;
  input [7:0]vid_pData;

  wire \DataEncoders[2].DataEncoder/pVde_2 ;
  wire PixelClk;
  wire [9:0]Q;
  wire [0:0]SR;
  wire [4:1]cnt_t_2;
  wire [4:1]cnt_t_3;
  wire \cnt_t_3[2]_i_2__0_n_0 ;
  wire \cnt_t_3[2]_i_3_n_0 ;
  wire \cnt_t_3[2]_i_4_n_0 ;
  wire \cnt_t_3[3]_i_2__0_n_0 ;
  wire \cnt_t_3[3]_i_3_n_0 ;
  wire \cnt_t_3[3]_i_4_n_0 ;
  wire \cnt_t_3[3]_i_5_n_0 ;
  wire \cnt_t_3[4]_i_10_n_0 ;
  wire \cnt_t_3[4]_i_11_n_0 ;
  wire \cnt_t_3[4]_i_12_n_0 ;
  wire \cnt_t_3[4]_i_13_n_0 ;
  wire \cnt_t_3[4]_i_14_n_0 ;
  wire \cnt_t_3[4]_i_15_n_0 ;
  wire \cnt_t_3[4]_i_3_n_0 ;
  wire \cnt_t_3[4]_i_4_n_0 ;
  wire \cnt_t_3[4]_i_5_n_0 ;
  wire \cnt_t_3[4]_i_6_n_0 ;
  wire \cnt_t_3[4]_i_7__1_n_0 ;
  wire \cnt_t_3[4]_i_8_n_0 ;
  wire \cnt_t_3[4]_i_9_n_0 ;
  wire [3:1]minusOp;
  wire [3:1]n0q_m_2;
  wire \n0q_m_2[2]_i_1__0_n_0 ;
  wire \n1d_1[0]_i_2_n_0 ;
  wire \n1d_1[1]_i_2_n_0 ;
  wire \n1d_1[2]_i_2_n_0 ;
  wire \n1d_1[3]_i_2_n_0 ;
  wire \n1d_1[3]_i_3_n_0 ;
  wire \n1d_1[3]_i_4_n_0 ;
  wire \n1d_1_reg_n_0_[0] ;
  wire \n1d_1_reg_n_0_[1] ;
  wire \n1d_1_reg_n_0_[2] ;
  wire \n1d_1_reg_n_0_[3] ;
  wire [3:1]n1q_m_1;
  wire \n1q_m_2[0]_i_1__0_n_0 ;
  wire \n1q_m_2[3]_i_2_n_0 ;
  wire \n1q_m_2[3]_i_3_n_0 ;
  wire \n1q_m_2[3]_i_4__0_n_0 ;
  wire \n1q_m_2[3]_i_5_n_0 ;
  wire \n1q_m_2[3]_i_6__0_n_0 ;
  wire \n1q_m_2_reg_n_0_[0] ;
  wire \n1q_m_2_reg_n_0_[1] ;
  wire \n1q_m_2_reg_n_0_[2] ;
  wire \n1q_m_2_reg_n_0_[3] ;
  wire pC0_1;
  wire pC0_2;
  wire pC1_1;
  wire pC1_2;
  wire \pDataOutRaw[0]_i_1__1_n_0 ;
  wire \pDataOutRaw[1]_i_1__1_n_0 ;
  wire \pDataOutRaw[3]_i_1__1_n_0 ;
  wire \pDataOutRaw[5]_i_1__1_n_0 ;
  wire \pDataOutRaw[7]_i_1__1_n_0 ;
  wire \pDataOutRaw[9]_i_1__1_n_0 ;
  wire \pDataOutRaw[9]_i_3_n_0 ;
  wire \pDataOut_1_reg_n_0_[0] ;
  wire pVde_1;
  wire p_0_in;
  wire p_0_in6_in;
  wire p_0_in7_in;
  wire p_0_in8_in;
  wire p_0_in9_in;
  wire p_1_in;
  wire p_1_in12_in;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in5_in;
  wire p_5_in;
  wire p_6_in8_in;
  wire [8:8]q_m_2;
  wire \q_m_2[1]_i_1__0_n_0 ;
  wire \q_m_2[6]_i_1__0_n_0 ;
  wire \q_m_2[7]_i_2_n_0 ;
  wire \q_m_2[8]_i_1_n_0 ;
  wire \q_m_2_reg_n_0_[0] ;
  wire \q_m_2_reg_n_0_[1] ;
  wire \q_m_2_reg_n_0_[2] ;
  wire \q_m_2_reg_n_0_[3] ;
  wire \q_m_2_reg_n_0_[4] ;
  wire \q_m_2_reg_n_0_[5] ;
  wire \q_m_2_reg_n_0_[6] ;
  wire \q_m_2_reg_n_0_[7] ;
  wire [9:2]q_out_20_in;
  wire [3:0]sum_bits;
  wire [7:0]vid_pData;
  wire vid_pHSync;
  wire vid_pVDE;
  wire vid_pVSync;

  LUT6 #(
    .INIT(64'h6996699696699696)) 
    \cnt_t_3[1]_i_1 
       (.I0(\n1q_m_2_reg_n_0_[1] ),
        .I1(n0q_m_2[1]),
        .I2(cnt_t_3[1]),
        .I3(\cnt_t_3[4]_i_5_n_0 ),
        .I4(\cnt_t_3[2]_i_4_n_0 ),
        .I5(q_m_2),
        .O(cnt_t_2[1]));
  LUT6 #(
    .INIT(64'h56A66A6AA6A6656A)) 
    \cnt_t_3[2]_i_1 
       (.I0(\cnt_t_3[2]_i_2__0_n_0 ),
        .I1(\cnt_t_3[2]_i_3_n_0 ),
        .I2(cnt_t_3[1]),
        .I3(\cnt_t_3[2]_i_4_n_0 ),
        .I4(q_m_2),
        .I5(\cnt_t_3[4]_i_5_n_0 ),
        .O(cnt_t_2[2]));
  LUT5 #(
    .INIT(32'h96699696)) 
    \cnt_t_3[2]_i_2__0 
       (.I0(cnt_t_3[2]),
        .I1(\n1q_m_2_reg_n_0_[2] ),
        .I2(n0q_m_2[2]),
        .I3(n0q_m_2[1]),
        .I4(\n1q_m_2_reg_n_0_[1] ),
        .O(\cnt_t_3[2]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_t_3[2]_i_3 
       (.I0(\n1q_m_2_reg_n_0_[1] ),
        .I1(n0q_m_2[1]),
        .O(\cnt_t_3[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFEFFFEFFFE)) 
    \cnt_t_3[2]_i_4 
       (.I0(cnt_t_3[3]),
        .I1(cnt_t_3[1]),
        .I2(cnt_t_3[2]),
        .I3(cnt_t_3[4]),
        .I4(\cnt_t_3[4]_i_15_n_0 ),
        .I5(\n1q_m_2_reg_n_0_[2] ),
        .O(\cnt_t_3[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \cnt_t_3[3]_i_1 
       (.I0(\cnt_t_3[3]_i_2__0_n_0 ),
        .I1(\cnt_t_3[3]_i_3_n_0 ),
        .I2(\cnt_t_3[4]_i_5_n_0 ),
        .I3(\cnt_t_3[3]_i_4_n_0 ),
        .I4(\cnt_t_3[4]_i_7__1_n_0 ),
        .I5(\cnt_t_3[3]_i_5_n_0 ),
        .O(cnt_t_2[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_t_3[3]_i_2__0 
       (.I0(cnt_t_3[3]),
        .I1(\cnt_t_3[4]_i_12_n_0 ),
        .O(\cnt_t_3[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEE8E8EEE88888E8)) 
    \cnt_t_3[3]_i_3 
       (.I0(cnt_t_3[2]),
        .I1(\cnt_t_3[4]_i_10_n_0 ),
        .I2(cnt_t_3[1]),
        .I3(n0q_m_2[1]),
        .I4(\n1q_m_2_reg_n_0_[1] ),
        .I5(q_m_2),
        .O(\cnt_t_3[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h41D70000FFFF41D7)) 
    \cnt_t_3[3]_i_4 
       (.I0(cnt_t_3[1]),
        .I1(n0q_m_2[1]),
        .I2(\n1q_m_2_reg_n_0_[1] ),
        .I3(q_m_2),
        .I4(\cnt_t_3[4]_i_10_n_0 ),
        .I5(cnt_t_3[2]),
        .O(\cnt_t_3[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC7DF10F710F7C7DF)) 
    \cnt_t_3[3]_i_5 
       (.I0(cnt_t_3[1]),
        .I1(n0q_m_2[1]),
        .I2(\n1q_m_2_reg_n_0_[1] ),
        .I3(cnt_t_3[2]),
        .I4(\n1q_m_2_reg_n_0_[2] ),
        .I5(n0q_m_2[2]),
        .O(\cnt_t_3[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_t_3[4]_i_1 
       (.I0(\DataEncoders[2].DataEncoder/pVde_2 ),
        .O(SR));
  LUT4 #(
    .INIT(16'hD22D)) 
    \cnt_t_3[4]_i_10 
       (.I0(\n1q_m_2_reg_n_0_[1] ),
        .I1(n0q_m_2[1]),
        .I2(n0q_m_2[2]),
        .I3(\n1q_m_2_reg_n_0_[2] ),
        .O(\cnt_t_3[4]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h147D)) 
    \cnt_t_3[4]_i_11 
       (.I0(cnt_t_3[1]),
        .I1(n0q_m_2[1]),
        .I2(\n1q_m_2_reg_n_0_[1] ),
        .I3(q_m_2),
        .O(\cnt_t_3[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5D04A2FBA2FB5D04)) 
    \cnt_t_3[4]_i_12 
       (.I0(n0q_m_2[2]),
        .I1(\n1q_m_2_reg_n_0_[1] ),
        .I2(n0q_m_2[1]),
        .I3(\n1q_m_2_reg_n_0_[2] ),
        .I4(n0q_m_2[3]),
        .I5(\n1q_m_2_reg_n_0_[3] ),
        .O(\cnt_t_3[4]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cnt_t_3[4]_i_13 
       (.I0(cnt_t_3[3]),
        .I1(cnt_t_3[1]),
        .I2(cnt_t_3[2]),
        .O(\cnt_t_3[4]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h41D7)) 
    \cnt_t_3[4]_i_14 
       (.I0(cnt_t_3[1]),
        .I1(n0q_m_2[1]),
        .I2(\n1q_m_2_reg_n_0_[1] ),
        .I3(q_m_2),
        .O(\cnt_t_3[4]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_t_3[4]_i_15 
       (.I0(\n1q_m_2_reg_n_0_[3] ),
        .I1(\n1q_m_2_reg_n_0_[1] ),
        .I2(\n1q_m_2_reg_n_0_[0] ),
        .O(\cnt_t_3[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \cnt_t_3[4]_i_2 
       (.I0(\cnt_t_3[4]_i_3_n_0 ),
        .I1(\cnt_t_3[4]_i_4_n_0 ),
        .I2(\cnt_t_3[4]_i_5_n_0 ),
        .I3(\cnt_t_3[4]_i_6_n_0 ),
        .I4(\cnt_t_3[4]_i_7__1_n_0 ),
        .I5(\cnt_t_3[4]_i_8_n_0 ),
        .O(cnt_t_2[4]));
  LUT4 #(
    .INIT(16'h9A59)) 
    \cnt_t_3[4]_i_3 
       (.I0(cnt_t_3[4]),
        .I1(\cnt_t_3[4]_i_9_n_0 ),
        .I2(n0q_m_2[3]),
        .I3(\n1q_m_2_reg_n_0_[3] ),
        .O(\cnt_t_3[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8EFF008E)) 
    \cnt_t_3[4]_i_4 
       (.I0(cnt_t_3[2]),
        .I1(\cnt_t_3[4]_i_10_n_0 ),
        .I2(\cnt_t_3[4]_i_11_n_0 ),
        .I3(\cnt_t_3[4]_i_12_n_0 ),
        .I4(cnt_t_3[3]),
        .O(\cnt_t_3[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000FFAAA8AA00)) 
    \cnt_t_3[4]_i_5 
       (.I0(\cnt_t_3[4]_i_13_n_0 ),
        .I1(\n1q_m_2_reg_n_0_[0] ),
        .I2(\n1q_m_2_reg_n_0_[1] ),
        .I3(\n1q_m_2_reg_n_0_[3] ),
        .I4(\n1q_m_2_reg_n_0_[2] ),
        .I5(cnt_t_3[4]),
        .O(\cnt_t_3[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h71117771)) 
    \cnt_t_3[4]_i_6 
       (.I0(cnt_t_3[3]),
        .I1(\cnt_t_3[4]_i_12_n_0 ),
        .I2(\cnt_t_3[4]_i_14_n_0 ),
        .I3(\cnt_t_3[4]_i_10_n_0 ),
        .I4(cnt_t_3[2]),
        .O(\cnt_t_3[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h40404055)) 
    \cnt_t_3[4]_i_7__1 
       (.I0(q_m_2),
        .I1(\n1q_m_2_reg_n_0_[2] ),
        .I2(\cnt_t_3[4]_i_15_n_0 ),
        .I3(cnt_t_3[4]),
        .I4(\cnt_t_3[4]_i_13_n_0 ),
        .O(\cnt_t_3[4]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h00007F077F07FFFF)) 
    \cnt_t_3[4]_i_8 
       (.I0(cnt_t_3[1]),
        .I1(\cnt_t_3[2]_i_3_n_0 ),
        .I2(cnt_t_3[2]),
        .I3(\cnt_t_3[4]_i_10_n_0 ),
        .I4(cnt_t_3[3]),
        .I5(\cnt_t_3[4]_i_12_n_0 ),
        .O(\cnt_t_3[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \cnt_t_3[4]_i_9 
       (.I0(\n1q_m_2_reg_n_0_[2] ),
        .I1(n0q_m_2[1]),
        .I2(\n1q_m_2_reg_n_0_[1] ),
        .I3(n0q_m_2[2]),
        .O(\cnt_t_3[4]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_t_3_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(cnt_t_2[1]),
        .Q(cnt_t_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_t_3_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(cnt_t_2[2]),
        .Q(cnt_t_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_t_3_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(cnt_t_2[3]),
        .Q(cnt_t_3[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_t_3_reg[4] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(cnt_t_2[4]),
        .Q(cnt_t_3[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'h6696696669669969)) 
    \n0q_m_2[1]_i_1 
       (.I0(\n1q_m_2[3]_i_2_n_0 ),
        .I1(\n1q_m_2[3]_i_3_n_0 ),
        .I2(\n1q_m_2[3]_i_4__0_n_0 ),
        .I3(\pDataOut_1_reg_n_0_[0] ),
        .I4(\n1q_m_2[3]_i_6__0_n_0 ),
        .I5(\n1q_m_2[3]_i_5_n_0 ),
        .O(minusOp[1]));
  LUT6 #(
    .INIT(64'hEF8EF7FF0800EF8E)) 
    \n0q_m_2[2]_i_1__0 
       (.I0(\n1q_m_2[3]_i_5_n_0 ),
        .I1(\n1q_m_2[3]_i_6__0_n_0 ),
        .I2(\pDataOut_1_reg_n_0_[0] ),
        .I3(\n1q_m_2[3]_i_4__0_n_0 ),
        .I4(\n1q_m_2[3]_i_3_n_0 ),
        .I5(\n1q_m_2[3]_i_2_n_0 ),
        .O(\n0q_m_2[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \n0q_m_2[3]_i_1 
       (.I0(\pDataOut_1_reg_n_0_[0] ),
        .I1(\n1q_m_2[3]_i_6__0_n_0 ),
        .I2(\n1q_m_2[3]_i_5_n_0 ),
        .I3(\n1q_m_2[3]_i_4__0_n_0 ),
        .I4(\n1q_m_2[3]_i_3_n_0 ),
        .I5(\n1q_m_2[3]_i_2_n_0 ),
        .O(minusOp[3]));
  FDRE #(
    .INIT(1'b0)) 
    \n0q_m_2_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(minusOp[1]),
        .Q(n0q_m_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n0q_m_2_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n0q_m_2[2]_i_1__0_n_0 ),
        .Q(n0q_m_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n0q_m_2_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(minusOp[3]),
        .Q(n0q_m_2[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \n1d_1[0]_i_1 
       (.I0(vid_pData[7]),
        .I1(vid_pData[0]),
        .I2(\n1d_1[0]_i_2_n_0 ),
        .I3(vid_pData[5]),
        .I4(vid_pData[6]),
        .I5(vid_pData[4]),
        .O(sum_bits[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \n1d_1[0]_i_2 
       (.I0(vid_pData[1]),
        .I1(vid_pData[3]),
        .I2(vid_pData[2]),
        .O(\n1d_1[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \n1d_1[1]_i_1 
       (.I0(\n1d_1[3]_i_2_n_0 ),
        .I1(\n1d_1[1]_i_2_n_0 ),
        .I2(\n1d_1[3]_i_3_n_0 ),
        .O(sum_bits[1]));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \n1d_1[1]_i_2 
       (.I0(vid_pData[4]),
        .I1(vid_pData[5]),
        .I2(vid_pData[6]),
        .I3(vid_pData[1]),
        .I4(vid_pData[2]),
        .I5(vid_pData[3]),
        .O(\n1d_1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7E7E7EE87EE8E8E8)) 
    \n1d_1[2]_i_1 
       (.I0(\n1d_1[3]_i_2_n_0 ),
        .I1(\n1d_1[3]_i_3_n_0 ),
        .I2(\n1d_1[2]_i_2_n_0 ),
        .I3(vid_pData[3]),
        .I4(vid_pData[2]),
        .I5(vid_pData[1]),
        .O(sum_bits[2]));
  LUT3 #(
    .INIT(8'hE8)) 
    \n1d_1[2]_i_2 
       (.I0(vid_pData[6]),
        .I1(vid_pData[5]),
        .I2(vid_pData[4]),
        .O(\n1d_1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \n1d_1[3]_i_1 
       (.I0(\n1d_1[3]_i_2_n_0 ),
        .I1(\n1d_1[3]_i_3_n_0 ),
        .I2(vid_pData[4]),
        .I3(vid_pData[5]),
        .I4(vid_pData[6]),
        .I5(\n1d_1[3]_i_4_n_0 ),
        .O(sum_bits[3]));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \n1d_1[3]_i_2 
       (.I0(vid_pData[5]),
        .I1(vid_pData[6]),
        .I2(vid_pData[4]),
        .I3(vid_pData[7]),
        .I4(vid_pData[0]),
        .I5(\n1d_1[0]_i_2_n_0 ),
        .O(\n1d_1[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE88E8EE8)) 
    \n1d_1[3]_i_3 
       (.I0(vid_pData[0]),
        .I1(vid_pData[7]),
        .I2(vid_pData[2]),
        .I3(vid_pData[3]),
        .I4(vid_pData[1]),
        .O(\n1d_1[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \n1d_1[3]_i_4 
       (.I0(vid_pData[3]),
        .I1(vid_pData[2]),
        .I2(vid_pData[1]),
        .O(\n1d_1[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \n1d_1_reg[0] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(sum_bits[0]),
        .Q(\n1d_1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n1d_1_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(sum_bits[1]),
        .Q(\n1d_1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n1d_1_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(sum_bits[2]),
        .Q(\n1d_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n1d_1_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(sum_bits[3]),
        .Q(\n1d_1_reg_n_0_[3] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \n1q_m_2[0]_i_1__0 
       (.I0(\n1q_m_2[3]_i_5_n_0 ),
        .I1(p_0_in),
        .I2(p_2_in),
        .I3(\n1q_m_2[3]_i_4__0_n_0 ),
        .O(\n1q_m_2[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h96C33C963C96693C)) 
    \n1q_m_2[1]_i_1 
       (.I0(\n1q_m_2[3]_i_4__0_n_0 ),
        .I1(\n1q_m_2[3]_i_3_n_0 ),
        .I2(\n1q_m_2[3]_i_2_n_0 ),
        .I3(\pDataOut_1_reg_n_0_[0] ),
        .I4(\n1q_m_2[3]_i_5_n_0 ),
        .I5(\n1q_m_2[3]_i_6__0_n_0 ),
        .O(n1q_m_1[1]));
  LUT6 #(
    .INIT(64'h2BBFFFFD00022BBF)) 
    \n1q_m_2[2]_i_1 
       (.I0(\pDataOut_1_reg_n_0_[0] ),
        .I1(\n1q_m_2[3]_i_5_n_0 ),
        .I2(\n1q_m_2[3]_i_6__0_n_0 ),
        .I3(\n1q_m_2[3]_i_4__0_n_0 ),
        .I4(\n1q_m_2[3]_i_2_n_0 ),
        .I5(\n1q_m_2[3]_i_3_n_0 ),
        .O(n1q_m_1[2]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \n1q_m_2[3]_i_1 
       (.I0(\n1q_m_2[3]_i_2_n_0 ),
        .I1(\n1q_m_2[3]_i_3_n_0 ),
        .I2(\n1q_m_2[3]_i_4__0_n_0 ),
        .I3(\n1q_m_2[3]_i_5_n_0 ),
        .I4(\n1q_m_2[3]_i_6__0_n_0 ),
        .I5(\pDataOut_1_reg_n_0_[0] ),
        .O(n1q_m_1[3]));
  LUT5 #(
    .INIT(32'h96C33C96)) 
    \n1q_m_2[3]_i_2 
       (.I0(p_2_in),
        .I1(\pDataOut_1_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(p_1_in),
        .I4(\q_m_2[8]_i_1_n_0 ),
        .O(\n1q_m_2[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3693)) 
    \n1q_m_2[3]_i_3 
       (.I0(p_4_in5_in),
        .I1(\q_m_2[7]_i_2_n_0 ),
        .I2(\q_m_2[8]_i_1_n_0 ),
        .I3(p_5_in),
        .O(\n1q_m_2[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \n1q_m_2[3]_i_4__0 
       (.I0(\q_m_2[7]_i_2_n_0 ),
        .I1(\q_m_2[8]_i_1_n_0 ),
        .I2(p_5_in),
        .O(\n1q_m_2[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \n1q_m_2[3]_i_5 
       (.I0(p_4_in5_in),
        .I1(\q_m_2[7]_i_2_n_0 ),
        .I2(\q_m_2[8]_i_1_n_0 ),
        .I3(p_6_in8_in),
        .I4(p_5_in),
        .O(\n1q_m_2[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \n1q_m_2[3]_i_6__0 
       (.I0(p_2_in),
        .I1(p_0_in),
        .I2(\pDataOut_1_reg_n_0_[0] ),
        .O(\n1q_m_2[3]_i_6__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \n1q_m_2_reg[0] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n1q_m_2[0]_i_1__0_n_0 ),
        .Q(\n1q_m_2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n1q_m_2_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(n1q_m_1[1]),
        .Q(\n1q_m_2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n1q_m_2_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(n1q_m_1[2]),
        .Q(\n1q_m_2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n1q_m_2_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(n1q_m_1[3]),
        .Q(\n1q_m_2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pC0_1_reg
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pHSync),
        .Q(pC0_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pC0_2_reg
       (.C(PixelClk),
        .CE(1'b1),
        .D(pC0_1),
        .Q(pC0_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pC1_1_reg
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pVSync),
        .Q(pC1_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pC1_2_reg
       (.C(PixelClk),
        .CE(1'b1),
        .D(pC1_1),
        .Q(pC1_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF00FBBBB)) 
    \pDataOutRaw[0]_i_1__1 
       (.I0(pC0_2),
        .I1(pC1_2),
        .I2(\pDataOutRaw[9]_i_3_n_0 ),
        .I3(\q_m_2_reg_n_0_[0] ),
        .I4(\DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\pDataOutRaw[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hF00FBBBB)) 
    \pDataOutRaw[1]_i_1__1 
       (.I0(pC0_2),
        .I1(pC1_2),
        .I2(\pDataOutRaw[9]_i_3_n_0 ),
        .I3(\q_m_2_reg_n_0_[1] ),
        .I4(\DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\pDataOutRaw[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hF00F4444)) 
    \pDataOutRaw[2]_i_1 
       (.I0(pC0_2),
        .I1(pC1_2),
        .I2(\pDataOutRaw[9]_i_3_n_0 ),
        .I3(\q_m_2_reg_n_0_[2] ),
        .I4(\DataEncoders[2].DataEncoder/pVde_2 ),
        .O(q_out_20_in[2]));
  LUT5 #(
    .INIT(32'hF00FBBBB)) 
    \pDataOutRaw[3]_i_1__1 
       (.I0(pC0_2),
        .I1(pC1_2),
        .I2(\pDataOutRaw[9]_i_3_n_0 ),
        .I3(\q_m_2_reg_n_0_[3] ),
        .I4(\DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\pDataOutRaw[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hF00F4444)) 
    \pDataOutRaw[4]_i_1 
       (.I0(pC0_2),
        .I1(pC1_2),
        .I2(\pDataOutRaw[9]_i_3_n_0 ),
        .I3(\q_m_2_reg_n_0_[4] ),
        .I4(\DataEncoders[2].DataEncoder/pVde_2 ),
        .O(q_out_20_in[4]));
  LUT5 #(
    .INIT(32'hF00FBBBB)) 
    \pDataOutRaw[5]_i_1__1 
       (.I0(pC0_2),
        .I1(pC1_2),
        .I2(\pDataOutRaw[9]_i_3_n_0 ),
        .I3(\q_m_2_reg_n_0_[5] ),
        .I4(\DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\pDataOutRaw[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF00F4444)) 
    \pDataOutRaw[6]_i_1 
       (.I0(pC0_2),
        .I1(pC1_2),
        .I2(\pDataOutRaw[9]_i_3_n_0 ),
        .I3(\q_m_2_reg_n_0_[6] ),
        .I4(\DataEncoders[2].DataEncoder/pVde_2 ),
        .O(q_out_20_in[6]));
  LUT5 #(
    .INIT(32'hF00FBBBB)) 
    \pDataOutRaw[7]_i_1__1 
       (.I0(pC0_2),
        .I1(pC1_2),
        .I2(\pDataOutRaw[9]_i_3_n_0 ),
        .I3(\q_m_2_reg_n_0_[7] ),
        .I4(\DataEncoders[2].DataEncoder/pVde_2 ),
        .O(\pDataOutRaw[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF404)) 
    \pDataOutRaw[8]_i_1 
       (.I0(pC0_2),
        .I1(pC1_2),
        .I2(\DataEncoders[2].DataEncoder/pVde_2 ),
        .I3(q_m_2),
        .O(q_out_20_in[8]));
  LUT3 #(
    .INIT(8'h01)) 
    \pDataOutRaw[9]_i_1__1 
       (.I0(pC1_2),
        .I1(\DataEncoders[2].DataEncoder/pVde_2 ),
        .I2(pC0_2),
        .O(\pDataOutRaw[9]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7447)) 
    \pDataOutRaw[9]_i_2 
       (.I0(\pDataOutRaw[9]_i_3_n_0 ),
        .I1(\DataEncoders[2].DataEncoder/pVde_2 ),
        .I2(pC0_2),
        .I3(pC1_2),
        .O(q_out_20_in[9]));
  LUT6 #(
    .INIT(64'hFFF3AFA700F0ACA4)) 
    \pDataOutRaw[9]_i_3 
       (.I0(\n1q_m_2_reg_n_0_[3] ),
        .I1(\cnt_t_3[4]_i_13_n_0 ),
        .I2(cnt_t_3[4]),
        .I3(\cnt_t_3[4]_i_15_n_0 ),
        .I4(\n1q_m_2_reg_n_0_[2] ),
        .I5(q_m_2),
        .O(\pDataOutRaw[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOutRaw_reg[0] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\pDataOutRaw[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOutRaw_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\pDataOutRaw[9]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \pDataOutRaw_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(q_out_20_in[2]),
        .Q(Q[2]),
        .S(\pDataOutRaw[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOutRaw_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\pDataOutRaw[9]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \pDataOutRaw_reg[4] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(q_out_20_in[4]),
        .Q(Q[4]),
        .S(\pDataOutRaw[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOutRaw_reg[5] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\pDataOutRaw[9]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \pDataOutRaw_reg[6] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(q_out_20_in[6]),
        .Q(Q[6]),
        .S(\pDataOutRaw[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOutRaw_reg[7] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(\pDataOutRaw[9]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \pDataOutRaw_reg[8] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(q_out_20_in[8]),
        .Q(Q[8]),
        .S(\pDataOutRaw[9]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \pDataOutRaw_reg[9] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(q_out_20_in[9]),
        .Q(Q[9]),
        .S(\pDataOutRaw[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[0] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[0]),
        .Q(\pDataOut_1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[1]),
        .Q(p_0_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[2]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[3]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[4] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[4]),
        .Q(p_3_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[5] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[5]),
        .Q(p_4_in5_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[6] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[6]),
        .Q(p_5_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[7] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[7]),
        .Q(p_6_in8_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pVde_1_reg
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pVDE),
        .Q(pVde_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pVde_2_reg
       (.C(PixelClk),
        .CE(1'b1),
        .D(pVde_1),
        .Q(\DataEncoders[2].DataEncoder/pVde_2 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA55AA5599669566)) 
    \q_m_2[1]_i_1__0 
       (.I0(p_0_in),
        .I1(\n1d_1_reg_n_0_[2] ),
        .I2(\n1d_1_reg_n_0_[0] ),
        .I3(\pDataOut_1_reg_n_0_[0] ),
        .I4(\n1d_1_reg_n_0_[1] ),
        .I5(\n1d_1_reg_n_0_[3] ),
        .O(\q_m_2[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \q_m_2[2]_i_1 
       (.I0(\pDataOut_1_reg_n_0_[0] ),
        .I1(p_0_in),
        .I2(p_1_in),
        .O(p_0_in9_in));
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_m_2[3]_i_1 
       (.I0(\q_m_2[8]_i_1_n_0 ),
        .I1(p_1_in),
        .I2(p_0_in),
        .I3(\pDataOut_1_reg_n_0_[0] ),
        .I4(p_2_in),
        .O(p_0_in8_in));
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_2[4]_i_1 
       (.I0(p_2_in),
        .I1(\pDataOut_1_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(p_1_in),
        .I4(p_3_in),
        .O(p_0_in7_in));
  LUT3 #(
    .INIT(8'h96)) 
    \q_m_2[5]_i_1 
       (.I0(\q_m_2[8]_i_1_n_0 ),
        .I1(\q_m_2[7]_i_2_n_0 ),
        .I2(p_4_in5_in),
        .O(p_0_in6_in));
  LUT3 #(
    .INIT(8'h69)) 
    \q_m_2[6]_i_1__0 
       (.I0(p_5_in),
        .I1(\q_m_2[7]_i_2_n_0 ),
        .I2(p_4_in5_in),
        .O(\q_m_2[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_2[7]_i_1__0 
       (.I0(\q_m_2[8]_i_1_n_0 ),
        .I1(\q_m_2[7]_i_2_n_0 ),
        .I2(p_4_in5_in),
        .I3(p_6_in8_in),
        .I4(p_5_in),
        .O(p_1_in12_in));
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_m_2[7]_i_2 
       (.I0(p_3_in),
        .I1(p_1_in),
        .I2(p_0_in),
        .I3(\pDataOut_1_reg_n_0_[0] ),
        .I4(p_2_in),
        .O(\q_m_2[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00105555)) 
    \q_m_2[8]_i_1 
       (.I0(\n1d_1_reg_n_0_[3] ),
        .I1(\n1d_1_reg_n_0_[1] ),
        .I2(\pDataOut_1_reg_n_0_[0] ),
        .I3(\n1d_1_reg_n_0_[0] ),
        .I4(\n1d_1_reg_n_0_[2] ),
        .O(\q_m_2[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[0] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOut_1_reg_n_0_[0] ),
        .Q(\q_m_2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[1]_i_1__0_n_0 ),
        .Q(\q_m_2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(p_0_in9_in),
        .Q(\q_m_2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(p_0_in8_in),
        .Q(\q_m_2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[4] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(p_0_in7_in),
        .Q(\q_m_2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[5] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(p_0_in6_in),
        .Q(\q_m_2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[6] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[6]_i_1__0_n_0 ),
        .Q(\q_m_2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[7] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(p_1_in12_in),
        .Q(\q_m_2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[8] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[8]_i_1_n_0 ),
        .Q(q_m_2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "TMDS_Encoder" *) 
module design_2_rgb2dvi_0_0__TMDS_Encoder_1
   (Q,
    PixelClk,
    vid_pData,
    SR);
  output [9:0]Q;
  input PixelClk;
  input [7:0]vid_pData;
  input [0:0]SR;

  wire PixelClk;
  wire [9:0]Q;
  wire [0:0]SR;
  wire [4:1]cnt_t_2;
  wire \cnt_t_3[2]_i_2__1_n_0 ;
  wire \cnt_t_3[2]_i_3__0_n_0 ;
  wire \cnt_t_3[2]_i_4__0_n_0 ;
  wire \cnt_t_3[3]_i_2__1_n_0 ;
  wire \cnt_t_3[3]_i_3__0_n_0 ;
  wire \cnt_t_3[3]_i_4__0_n_0 ;
  wire \cnt_t_3[3]_i_5__0_n_0 ;
  wire \cnt_t_3[4]_i_10__0_n_0 ;
  wire \cnt_t_3[4]_i_11__0_n_0 ;
  wire \cnt_t_3[4]_i_12__0_n_0 ;
  wire \cnt_t_3[4]_i_13__0_n_0 ;
  wire \cnt_t_3[4]_i_14__1_n_0 ;
  wire \cnt_t_3[4]_i_2__0_n_0 ;
  wire \cnt_t_3[4]_i_3__0_n_0 ;
  wire \cnt_t_3[4]_i_4__0_n_0 ;
  wire \cnt_t_3[4]_i_5__0_n_0 ;
  wire \cnt_t_3[4]_i_6__1_n_0 ;
  wire \cnt_t_3[4]_i_7_n_0 ;
  wire \cnt_t_3[4]_i_8__0_n_0 ;
  wire \cnt_t_3[4]_i_9__0_n_0 ;
  wire \cnt_t_3_reg_n_0_[1] ;
  wire \cnt_t_3_reg_n_0_[2] ;
  wire \cnt_t_3_reg_n_0_[3] ;
  wire \cnt_t_3_reg_n_0_[4] ;
  wire \n0q_m_2[1]_i_1__0_n_0 ;
  wire \n0q_m_2[2]_i_1__1_n_0 ;
  wire \n0q_m_2[3]_i_1__0_n_0 ;
  wire \n0q_m_2_reg_n_0_[1] ;
  wire \n0q_m_2_reg_n_0_[2] ;
  wire \n0q_m_2_reg_n_0_[3] ;
  wire \n1d_1[0]_i_1_n_0 ;
  wire \n1d_1[0]_i_2_n_0 ;
  wire \n1d_1[1]_i_1_n_0 ;
  wire \n1d_1[1]_i_2_n_0 ;
  wire \n1d_1[2]_i_1_n_0 ;
  wire \n1d_1[2]_i_2_n_0 ;
  wire \n1d_1[3]_i_1_n_0 ;
  wire \n1d_1[3]_i_2_n_0 ;
  wire \n1d_1[3]_i_3_n_0 ;
  wire \n1d_1[3]_i_4_n_0 ;
  wire \n1d_1_reg_n_0_[0] ;
  wire \n1d_1_reg_n_0_[1] ;
  wire \n1d_1_reg_n_0_[2] ;
  wire \n1d_1_reg_n_0_[3] ;
  wire \n1q_m_2[0]_i_1__1_n_0 ;
  wire \n1q_m_2[1]_i_1__0_n_0 ;
  wire \n1q_m_2[2]_i_1__0_n_0 ;
  wire \n1q_m_2[3]_i_1__0_n_0 ;
  wire \n1q_m_2[3]_i_2__0_n_0 ;
  wire \n1q_m_2[3]_i_3__0_n_0 ;
  wire \n1q_m_2[3]_i_4__1_n_0 ;
  wire \n1q_m_2[3]_i_5__0_n_0 ;
  wire \n1q_m_2[3]_i_6__1_n_0 ;
  wire \n1q_m_2_reg_n_0_[0] ;
  wire \n1q_m_2_reg_n_0_[1] ;
  wire \n1q_m_2_reg_n_0_[2] ;
  wire \n1q_m_2_reg_n_0_[3] ;
  wire \pDataOutRaw[0]_i_1_n_0 ;
  wire \pDataOutRaw[1]_i_1_n_0 ;
  wire \pDataOutRaw[2]_i_1__0_n_0 ;
  wire \pDataOutRaw[3]_i_1_n_0 ;
  wire \pDataOutRaw[4]_i_1__0_n_0 ;
  wire \pDataOutRaw[5]_i_1_n_0 ;
  wire \pDataOutRaw[6]_i_1__0_n_0 ;
  wire \pDataOutRaw[7]_i_1_n_0 ;
  wire \pDataOutRaw[9]_i_1_n_0 ;
  wire \pDataOut_1_reg_n_0_[0] ;
  wire p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in5_in;
  wire p_5_in;
  wire p_6_in8_in;
  wire [8:8]q_m_2;
  wire \q_m_2[1]_i_1__1_n_0 ;
  wire \q_m_2[2]_i_1__0_n_0 ;
  wire \q_m_2[3]_i_1__0_n_0 ;
  wire \q_m_2[4]_i_1__0_n_0 ;
  wire \q_m_2[5]_i_1__0_n_0 ;
  wire \q_m_2[6]_i_1__1_n_0 ;
  wire \q_m_2[7]_i_1__1_n_0 ;
  wire \q_m_2[7]_i_2__0_n_0 ;
  wire \q_m_2[8]_i_1__0_n_0 ;
  wire \q_m_2_reg_n_0_[0] ;
  wire \q_m_2_reg_n_0_[1] ;
  wire \q_m_2_reg_n_0_[2] ;
  wire \q_m_2_reg_n_0_[3] ;
  wire \q_m_2_reg_n_0_[4] ;
  wire \q_m_2_reg_n_0_[5] ;
  wire \q_m_2_reg_n_0_[6] ;
  wire \q_m_2_reg_n_0_[7] ;
  wire [7:0]vid_pData;

  LUT6 #(
    .INIT(64'h9669966969969696)) 
    \cnt_t_3[1]_i_1__0 
       (.I0(\n1q_m_2_reg_n_0_[1] ),
        .I1(\n0q_m_2_reg_n_0_[1] ),
        .I2(\cnt_t_3_reg_n_0_[1] ),
        .I3(\cnt_t_3[4]_i_4__0_n_0 ),
        .I4(\cnt_t_3[2]_i_4__0_n_0 ),
        .I5(q_m_2),
        .O(cnt_t_2[1]));
  LUT6 #(
    .INIT(64'h95569AA6A55AAAAA)) 
    \cnt_t_3[2]_i_1__0 
       (.I0(\cnt_t_3[2]_i_2__1_n_0 ),
        .I1(\cnt_t_3[4]_i_4__0_n_0 ),
        .I2(q_m_2),
        .I3(\cnt_t_3_reg_n_0_[1] ),
        .I4(\cnt_t_3[2]_i_3__0_n_0 ),
        .I5(\cnt_t_3[2]_i_4__0_n_0 ),
        .O(cnt_t_2[2]));
  LUT5 #(
    .INIT(32'h96699696)) 
    \cnt_t_3[2]_i_2__1 
       (.I0(\cnt_t_3_reg_n_0_[2] ),
        .I1(\n1q_m_2_reg_n_0_[2] ),
        .I2(\n0q_m_2_reg_n_0_[2] ),
        .I3(\n0q_m_2_reg_n_0_[1] ),
        .I4(\n1q_m_2_reg_n_0_[1] ),
        .O(\cnt_t_3[2]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_t_3[2]_i_3__0 
       (.I0(\n1q_m_2_reg_n_0_[1] ),
        .I1(\n0q_m_2_reg_n_0_[1] ),
        .O(\cnt_t_3[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFEFFFEFFFE)) 
    \cnt_t_3[2]_i_4__0 
       (.I0(\cnt_t_3_reg_n_0_[3] ),
        .I1(\cnt_t_3_reg_n_0_[1] ),
        .I2(\cnt_t_3_reg_n_0_[2] ),
        .I3(\cnt_t_3_reg_n_0_[4] ),
        .I4(\cnt_t_3[4]_i_14__1_n_0 ),
        .I5(\n1q_m_2_reg_n_0_[2] ),
        .O(\cnt_t_3[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \cnt_t_3[3]_i_1__0 
       (.I0(\cnt_t_3[3]_i_2__1_n_0 ),
        .I1(\cnt_t_3[3]_i_3__0_n_0 ),
        .I2(\cnt_t_3[4]_i_4__0_n_0 ),
        .I3(\cnt_t_3[3]_i_4__0_n_0 ),
        .I4(\cnt_t_3[4]_i_6__1_n_0 ),
        .I5(\cnt_t_3[3]_i_5__0_n_0 ),
        .O(cnt_t_2[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_t_3[3]_i_2__1 
       (.I0(\cnt_t_3_reg_n_0_[3] ),
        .I1(\cnt_t_3[4]_i_9__0_n_0 ),
        .O(\cnt_t_3[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h099FFFFF0000099F)) 
    \cnt_t_3[3]_i_3__0 
       (.I0(\n0q_m_2_reg_n_0_[1] ),
        .I1(\n1q_m_2_reg_n_0_[1] ),
        .I2(\cnt_t_3_reg_n_0_[1] ),
        .I3(q_m_2),
        .I4(\cnt_t_3_reg_n_0_[2] ),
        .I5(\cnt_t_3[4]_i_11__0_n_0 ),
        .O(\cnt_t_3[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEE8E888E888EEE8)) 
    \cnt_t_3[3]_i_4__0 
       (.I0(\cnt_t_3_reg_n_0_[2] ),
        .I1(\cnt_t_3[4]_i_11__0_n_0 ),
        .I2(q_m_2),
        .I3(\cnt_t_3_reg_n_0_[1] ),
        .I4(\n1q_m_2_reg_n_0_[1] ),
        .I5(\n0q_m_2_reg_n_0_[1] ),
        .O(\cnt_t_3[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9BBF04DF04DF9BBF)) 
    \cnt_t_3[3]_i_5__0 
       (.I0(\n0q_m_2_reg_n_0_[1] ),
        .I1(\n1q_m_2_reg_n_0_[1] ),
        .I2(\cnt_t_3_reg_n_0_[1] ),
        .I3(\cnt_t_3_reg_n_0_[2] ),
        .I4(\n1q_m_2_reg_n_0_[2] ),
        .I5(\n0q_m_2_reg_n_0_[2] ),
        .O(\cnt_t_3[3]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h099F)) 
    \cnt_t_3[4]_i_10__0 
       (.I0(\n0q_m_2_reg_n_0_[1] ),
        .I1(\n1q_m_2_reg_n_0_[1] ),
        .I2(\cnt_t_3_reg_n_0_[1] ),
        .I3(q_m_2),
        .O(\cnt_t_3[4]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \cnt_t_3[4]_i_11__0 
       (.I0(\n1q_m_2_reg_n_0_[1] ),
        .I1(\n0q_m_2_reg_n_0_[1] ),
        .I2(\n0q_m_2_reg_n_0_[2] ),
        .I3(\n1q_m_2_reg_n_0_[2] ),
        .O(\cnt_t_3[4]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cnt_t_3[4]_i_12__0 
       (.I0(\cnt_t_3_reg_n_0_[3] ),
        .I1(\cnt_t_3_reg_n_0_[1] ),
        .I2(\cnt_t_3_reg_n_0_[2] ),
        .O(\cnt_t_3[4]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'hE88E)) 
    \cnt_t_3[4]_i_13__0 
       (.I0(q_m_2),
        .I1(\cnt_t_3_reg_n_0_[1] ),
        .I2(\n1q_m_2_reg_n_0_[1] ),
        .I3(\n0q_m_2_reg_n_0_[1] ),
        .O(\cnt_t_3[4]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_t_3[4]_i_14__1 
       (.I0(\n1q_m_2_reg_n_0_[3] ),
        .I1(\n1q_m_2_reg_n_0_[1] ),
        .I2(\n1q_m_2_reg_n_0_[0] ),
        .O(\cnt_t_3[4]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \cnt_t_3[4]_i_1__0 
       (.I0(\cnt_t_3[4]_i_2__0_n_0 ),
        .I1(\cnt_t_3[4]_i_3__0_n_0 ),
        .I2(\cnt_t_3[4]_i_4__0_n_0 ),
        .I3(\cnt_t_3[4]_i_5__0_n_0 ),
        .I4(\cnt_t_3[4]_i_6__1_n_0 ),
        .I5(\cnt_t_3[4]_i_7_n_0 ),
        .O(cnt_t_2[4]));
  LUT4 #(
    .INIT(16'h9A59)) 
    \cnt_t_3[4]_i_2__0 
       (.I0(\cnt_t_3_reg_n_0_[4] ),
        .I1(\cnt_t_3[4]_i_8__0_n_0 ),
        .I2(\n0q_m_2_reg_n_0_[3] ),
        .I3(\n1q_m_2_reg_n_0_[3] ),
        .O(\cnt_t_3[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h71771171)) 
    \cnt_t_3[4]_i_3__0 
       (.I0(\cnt_t_3_reg_n_0_[3] ),
        .I1(\cnt_t_3[4]_i_9__0_n_0 ),
        .I2(\cnt_t_3[4]_i_10__0_n_0 ),
        .I3(\cnt_t_3_reg_n_0_[2] ),
        .I4(\cnt_t_3[4]_i_11__0_n_0 ),
        .O(\cnt_t_3[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00555755FF)) 
    \cnt_t_3[4]_i_4__0 
       (.I0(\cnt_t_3[4]_i_12__0_n_0 ),
        .I1(\n1q_m_2_reg_n_0_[0] ),
        .I2(\n1q_m_2_reg_n_0_[1] ),
        .I3(\n1q_m_2_reg_n_0_[3] ),
        .I4(\n1q_m_2_reg_n_0_[2] ),
        .I5(\cnt_t_3_reg_n_0_[4] ),
        .O(\cnt_t_3[4]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hE8FF00E8)) 
    \cnt_t_3[4]_i_5__0 
       (.I0(\cnt_t_3_reg_n_0_[2] ),
        .I1(\cnt_t_3[4]_i_11__0_n_0 ),
        .I2(\cnt_t_3[4]_i_13__0_n_0 ),
        .I3(\cnt_t_3[4]_i_9__0_n_0 ),
        .I4(\cnt_t_3_reg_n_0_[3] ),
        .O(\cnt_t_3[4]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h40404055)) 
    \cnt_t_3[4]_i_6__1 
       (.I0(q_m_2),
        .I1(\n1q_m_2_reg_n_0_[2] ),
        .I2(\cnt_t_3[4]_i_14__1_n_0 ),
        .I3(\cnt_t_3_reg_n_0_[4] ),
        .I4(\cnt_t_3[4]_i_12__0_n_0 ),
        .O(\cnt_t_3[4]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h00007F077F07FFFF)) 
    \cnt_t_3[4]_i_7 
       (.I0(\cnt_t_3[2]_i_3__0_n_0 ),
        .I1(\cnt_t_3_reg_n_0_[1] ),
        .I2(\cnt_t_3_reg_n_0_[2] ),
        .I3(\cnt_t_3[4]_i_11__0_n_0 ),
        .I4(\cnt_t_3_reg_n_0_[3] ),
        .I5(\cnt_t_3[4]_i_9__0_n_0 ),
        .O(\cnt_t_3[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h20BA)) 
    \cnt_t_3[4]_i_8__0 
       (.I0(\n1q_m_2_reg_n_0_[2] ),
        .I1(\n0q_m_2_reg_n_0_[1] ),
        .I2(\n1q_m_2_reg_n_0_[1] ),
        .I3(\n0q_m_2_reg_n_0_[2] ),
        .O(\cnt_t_3[4]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h5D04A2FBA2FB5D04)) 
    \cnt_t_3[4]_i_9__0 
       (.I0(\n0q_m_2_reg_n_0_[2] ),
        .I1(\n1q_m_2_reg_n_0_[1] ),
        .I2(\n0q_m_2_reg_n_0_[1] ),
        .I3(\n1q_m_2_reg_n_0_[2] ),
        .I4(\n0q_m_2_reg_n_0_[3] ),
        .I5(\n1q_m_2_reg_n_0_[3] ),
        .O(\cnt_t_3[4]_i_9__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_t_3_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(cnt_t_2[1]),
        .Q(\cnt_t_3_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_t_3_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(cnt_t_2[2]),
        .Q(\cnt_t_3_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_t_3_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(cnt_t_2[3]),
        .Q(\cnt_t_3_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_t_3_reg[4] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(cnt_t_2[4]),
        .Q(\cnt_t_3_reg_n_0_[4] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h6696696669669969)) 
    \n0q_m_2[1]_i_1__0 
       (.I0(\n1q_m_2[3]_i_2__0_n_0 ),
        .I1(\n1q_m_2[3]_i_3__0_n_0 ),
        .I2(\n1q_m_2[3]_i_4__1_n_0 ),
        .I3(\pDataOut_1_reg_n_0_[0] ),
        .I4(\n1q_m_2[3]_i_6__1_n_0 ),
        .I5(\n1q_m_2[3]_i_5__0_n_0 ),
        .O(\n0q_m_2[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEF8EF7FF0800EF8E)) 
    \n0q_m_2[2]_i_1__1 
       (.I0(\n1q_m_2[3]_i_5__0_n_0 ),
        .I1(\n1q_m_2[3]_i_6__1_n_0 ),
        .I2(\pDataOut_1_reg_n_0_[0] ),
        .I3(\n1q_m_2[3]_i_4__1_n_0 ),
        .I4(\n1q_m_2[3]_i_3__0_n_0 ),
        .I5(\n1q_m_2[3]_i_2__0_n_0 ),
        .O(\n0q_m_2[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \n0q_m_2[3]_i_1__0 
       (.I0(\pDataOut_1_reg_n_0_[0] ),
        .I1(\n1q_m_2[3]_i_6__1_n_0 ),
        .I2(\n1q_m_2[3]_i_5__0_n_0 ),
        .I3(\n1q_m_2[3]_i_4__1_n_0 ),
        .I4(\n1q_m_2[3]_i_3__0_n_0 ),
        .I5(\n1q_m_2[3]_i_2__0_n_0 ),
        .O(\n0q_m_2[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \n0q_m_2_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n0q_m_2[1]_i_1__0_n_0 ),
        .Q(\n0q_m_2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n0q_m_2_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n0q_m_2[2]_i_1__1_n_0 ),
        .Q(\n0q_m_2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n0q_m_2_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n0q_m_2[3]_i_1__0_n_0 ),
        .Q(\n0q_m_2_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \n1d_1[0]_i_1 
       (.I0(vid_pData[7]),
        .I1(vid_pData[0]),
        .I2(\n1d_1[0]_i_2_n_0 ),
        .I3(vid_pData[5]),
        .I4(vid_pData[6]),
        .I5(vid_pData[4]),
        .O(\n1d_1[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \n1d_1[0]_i_2 
       (.I0(vid_pData[1]),
        .I1(vid_pData[3]),
        .I2(vid_pData[2]),
        .O(\n1d_1[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \n1d_1[1]_i_1 
       (.I0(\n1d_1[3]_i_2_n_0 ),
        .I1(\n1d_1[1]_i_2_n_0 ),
        .I2(\n1d_1[3]_i_3_n_0 ),
        .O(\n1d_1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \n1d_1[1]_i_2 
       (.I0(vid_pData[4]),
        .I1(vid_pData[5]),
        .I2(vid_pData[6]),
        .I3(vid_pData[1]),
        .I4(vid_pData[2]),
        .I5(vid_pData[3]),
        .O(\n1d_1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7E7E7EE87EE8E8E8)) 
    \n1d_1[2]_i_1 
       (.I0(\n1d_1[3]_i_2_n_0 ),
        .I1(\n1d_1[3]_i_3_n_0 ),
        .I2(\n1d_1[2]_i_2_n_0 ),
        .I3(vid_pData[3]),
        .I4(vid_pData[2]),
        .I5(vid_pData[1]),
        .O(\n1d_1[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \n1d_1[2]_i_2 
       (.I0(vid_pData[6]),
        .I1(vid_pData[5]),
        .I2(vid_pData[4]),
        .O(\n1d_1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \n1d_1[3]_i_1 
       (.I0(\n1d_1[3]_i_2_n_0 ),
        .I1(\n1d_1[3]_i_3_n_0 ),
        .I2(vid_pData[4]),
        .I3(vid_pData[5]),
        .I4(vid_pData[6]),
        .I5(\n1d_1[3]_i_4_n_0 ),
        .O(\n1d_1[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \n1d_1[3]_i_2 
       (.I0(vid_pData[5]),
        .I1(vid_pData[6]),
        .I2(vid_pData[4]),
        .I3(vid_pData[7]),
        .I4(vid_pData[0]),
        .I5(\n1d_1[0]_i_2_n_0 ),
        .O(\n1d_1[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE88E8EE8)) 
    \n1d_1[3]_i_3 
       (.I0(vid_pData[0]),
        .I1(vid_pData[7]),
        .I2(vid_pData[2]),
        .I3(vid_pData[3]),
        .I4(vid_pData[1]),
        .O(\n1d_1[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \n1d_1[3]_i_4 
       (.I0(vid_pData[3]),
        .I1(vid_pData[2]),
        .I2(vid_pData[1]),
        .O(\n1d_1[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \n1d_1_reg[0] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n1d_1[0]_i_1_n_0 ),
        .Q(\n1d_1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n1d_1_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n1d_1[1]_i_1_n_0 ),
        .Q(\n1d_1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n1d_1_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n1d_1[2]_i_1_n_0 ),
        .Q(\n1d_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n1d_1_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n1d_1[3]_i_1_n_0 ),
        .Q(\n1d_1_reg_n_0_[3] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \n1q_m_2[0]_i_1__1 
       (.I0(\n1q_m_2[3]_i_5__0_n_0 ),
        .I1(p_0_in),
        .I2(p_2_in),
        .I3(\n1q_m_2[3]_i_4__1_n_0 ),
        .O(\n1q_m_2[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h96C33C963C96693C)) 
    \n1q_m_2[1]_i_1__0 
       (.I0(\n1q_m_2[3]_i_4__1_n_0 ),
        .I1(\n1q_m_2[3]_i_3__0_n_0 ),
        .I2(\n1q_m_2[3]_i_2__0_n_0 ),
        .I3(\pDataOut_1_reg_n_0_[0] ),
        .I4(\n1q_m_2[3]_i_5__0_n_0 ),
        .I5(\n1q_m_2[3]_i_6__1_n_0 ),
        .O(\n1q_m_2[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2BBFFFFD00022BBF)) 
    \n1q_m_2[2]_i_1__0 
       (.I0(\pDataOut_1_reg_n_0_[0] ),
        .I1(\n1q_m_2[3]_i_5__0_n_0 ),
        .I2(\n1q_m_2[3]_i_6__1_n_0 ),
        .I3(\n1q_m_2[3]_i_4__1_n_0 ),
        .I4(\n1q_m_2[3]_i_2__0_n_0 ),
        .I5(\n1q_m_2[3]_i_3__0_n_0 ),
        .O(\n1q_m_2[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \n1q_m_2[3]_i_1__0 
       (.I0(\n1q_m_2[3]_i_2__0_n_0 ),
        .I1(\n1q_m_2[3]_i_3__0_n_0 ),
        .I2(\n1q_m_2[3]_i_4__1_n_0 ),
        .I3(\n1q_m_2[3]_i_5__0_n_0 ),
        .I4(\n1q_m_2[3]_i_6__1_n_0 ),
        .I5(\pDataOut_1_reg_n_0_[0] ),
        .O(\n1q_m_2[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h96C33C96)) 
    \n1q_m_2[3]_i_2__0 
       (.I0(p_2_in),
        .I1(\pDataOut_1_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(p_1_in),
        .I4(\q_m_2[8]_i_1__0_n_0 ),
        .O(\n1q_m_2[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h3693)) 
    \n1q_m_2[3]_i_3__0 
       (.I0(p_4_in5_in),
        .I1(\q_m_2[7]_i_2__0_n_0 ),
        .I2(\q_m_2[8]_i_1__0_n_0 ),
        .I3(p_5_in),
        .O(\n1q_m_2[3]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \n1q_m_2[3]_i_4__1 
       (.I0(\q_m_2[7]_i_2__0_n_0 ),
        .I1(\q_m_2[8]_i_1__0_n_0 ),
        .I2(p_5_in),
        .O(\n1q_m_2[3]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \n1q_m_2[3]_i_5__0 
       (.I0(p_4_in5_in),
        .I1(\q_m_2[7]_i_2__0_n_0 ),
        .I2(\q_m_2[8]_i_1__0_n_0 ),
        .I3(p_6_in8_in),
        .I4(p_5_in),
        .O(\n1q_m_2[3]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \n1q_m_2[3]_i_6__1 
       (.I0(p_2_in),
        .I1(p_0_in),
        .I2(\pDataOut_1_reg_n_0_[0] ),
        .O(\n1q_m_2[3]_i_6__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \n1q_m_2_reg[0] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n1q_m_2[0]_i_1__1_n_0 ),
        .Q(\n1q_m_2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n1q_m_2_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n1q_m_2[1]_i_1__0_n_0 ),
        .Q(\n1q_m_2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n1q_m_2_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n1q_m_2[2]_i_1__0_n_0 ),
        .Q(\n1q_m_2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n1q_m_2_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n1q_m_2[3]_i_1__0_n_0 ),
        .Q(\n1q_m_2_reg_n_0_[3] ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pDataOutRaw[0]_i_1 
       (.I0(\pDataOutRaw[9]_i_1_n_0 ),
        .I1(\q_m_2_reg_n_0_[0] ),
        .O(\pDataOutRaw[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pDataOutRaw[1]_i_1 
       (.I0(\pDataOutRaw[9]_i_1_n_0 ),
        .I1(\q_m_2_reg_n_0_[1] ),
        .O(\pDataOutRaw[1]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pDataOutRaw[2]_i_1__0 
       (.I0(\q_m_2_reg_n_0_[2] ),
        .I1(\pDataOutRaw[9]_i_1_n_0 ),
        .O(\pDataOutRaw[2]_i_1__0_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pDataOutRaw[3]_i_1 
       (.I0(\pDataOutRaw[9]_i_1_n_0 ),
        .I1(\q_m_2_reg_n_0_[3] ),
        .O(\pDataOutRaw[3]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pDataOutRaw[4]_i_1__0 
       (.I0(\q_m_2_reg_n_0_[4] ),
        .I1(\pDataOutRaw[9]_i_1_n_0 ),
        .O(\pDataOutRaw[4]_i_1__0_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pDataOutRaw[5]_i_1 
       (.I0(\pDataOutRaw[9]_i_1_n_0 ),
        .I1(\q_m_2_reg_n_0_[5] ),
        .O(\pDataOutRaw[5]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pDataOutRaw[6]_i_1__0 
       (.I0(\q_m_2_reg_n_0_[6] ),
        .I1(\pDataOutRaw[9]_i_1_n_0 ),
        .O(\pDataOutRaw[6]_i_1__0_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pDataOutRaw[7]_i_1 
       (.I0(\pDataOutRaw[9]_i_1_n_0 ),
        .I1(\q_m_2_reg_n_0_[7] ),
        .O(\pDataOutRaw[7]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h000C5058FF0F535B)) 
    \pDataOutRaw[9]_i_2__0 
       (.I0(\n1q_m_2_reg_n_0_[3] ),
        .I1(\cnt_t_3[4]_i_12__0_n_0 ),
        .I2(\cnt_t_3_reg_n_0_[4] ),
        .I3(\cnt_t_3[4]_i_14__1_n_0 ),
        .I4(\n1q_m_2_reg_n_0_[2] ),
        .I5(q_m_2),
        .O(\pDataOutRaw[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOutRaw_reg[0] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOutRaw_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \pDataOutRaw_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOutRaw_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \pDataOutRaw_reg[4] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOutRaw_reg[5] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \pDataOutRaw_reg[6] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOutRaw_reg[7] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \pDataOutRaw_reg[8] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(q_m_2),
        .Q(Q[8]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \pDataOutRaw_reg[9] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[9]_i_1_n_0 ),
        .Q(Q[9]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[0] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[0]),
        .Q(\pDataOut_1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[1]),
        .Q(p_0_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[2]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[3]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[4] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[4]),
        .Q(p_3_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[5] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[5]),
        .Q(p_4_in5_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[6] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[6]),
        .Q(p_5_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[7] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[7]),
        .Q(p_6_in8_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA55AA5599669566)) 
    \q_m_2[1]_i_1__1 
       (.I0(p_0_in),
        .I1(\n1d_1_reg_n_0_[2] ),
        .I2(\n1d_1_reg_n_0_[0] ),
        .I3(\pDataOut_1_reg_n_0_[0] ),
        .I4(\n1d_1_reg_n_0_[1] ),
        .I5(\n1d_1_reg_n_0_[3] ),
        .O(\q_m_2[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \q_m_2[2]_i_1__0 
       (.I0(\pDataOut_1_reg_n_0_[0] ),
        .I1(p_0_in),
        .I2(p_1_in),
        .O(\q_m_2[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_m_2[3]_i_1__0 
       (.I0(\q_m_2[8]_i_1__0_n_0 ),
        .I1(p_1_in),
        .I2(p_0_in),
        .I3(\pDataOut_1_reg_n_0_[0] ),
        .I4(p_2_in),
        .O(\q_m_2[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_2[4]_i_1__0 
       (.I0(p_2_in),
        .I1(\pDataOut_1_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(p_1_in),
        .I4(p_3_in),
        .O(\q_m_2[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \q_m_2[5]_i_1__0 
       (.I0(\q_m_2[8]_i_1__0_n_0 ),
        .I1(\q_m_2[7]_i_2__0_n_0 ),
        .I2(p_4_in5_in),
        .O(\q_m_2[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \q_m_2[6]_i_1__1 
       (.I0(p_5_in),
        .I1(\q_m_2[7]_i_2__0_n_0 ),
        .I2(p_4_in5_in),
        .O(\q_m_2[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_2[7]_i_1__1 
       (.I0(\q_m_2[8]_i_1__0_n_0 ),
        .I1(\q_m_2[7]_i_2__0_n_0 ),
        .I2(p_4_in5_in),
        .I3(p_6_in8_in),
        .I4(p_5_in),
        .O(\q_m_2[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_m_2[7]_i_2__0 
       (.I0(p_3_in),
        .I1(p_1_in),
        .I2(p_0_in),
        .I3(\pDataOut_1_reg_n_0_[0] ),
        .I4(p_2_in),
        .O(\q_m_2[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00105555)) 
    \q_m_2[8]_i_1__0 
       (.I0(\n1d_1_reg_n_0_[3] ),
        .I1(\n1d_1_reg_n_0_[1] ),
        .I2(\pDataOut_1_reg_n_0_[0] ),
        .I3(\n1d_1_reg_n_0_[0] ),
        .I4(\n1d_1_reg_n_0_[2] ),
        .O(\q_m_2[8]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[0] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOut_1_reg_n_0_[0] ),
        .Q(\q_m_2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[1]_i_1__1_n_0 ),
        .Q(\q_m_2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[2]_i_1__0_n_0 ),
        .Q(\q_m_2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[3]_i_1__0_n_0 ),
        .Q(\q_m_2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[4] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[4]_i_1__0_n_0 ),
        .Q(\q_m_2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[5] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[5]_i_1__0_n_0 ),
        .Q(\q_m_2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[6] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[6]_i_1__1_n_0 ),
        .Q(\q_m_2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[7] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[7]_i_1__1_n_0 ),
        .Q(\q_m_2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[8] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[8]_i_1__0_n_0 ),
        .Q(q_m_2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "TMDS_Encoder" *) 
module design_2_rgb2dvi_0_0__TMDS_Encoder_3
   (Q,
    PixelClk,
    vid_pData,
    SR);
  output [9:0]Q;
  input PixelClk;
  input [7:0]vid_pData;
  input [0:0]SR;

  wire PixelClk;
  wire [9:0]Q;
  wire [0:0]SR;
  wire [4:1]cnt_t_2;
  wire \cnt_t_3[2]_i_2_n_0 ;
  wire \cnt_t_3[2]_i_3__1_n_0 ;
  wire \cnt_t_3[2]_i_4__1_n_0 ;
  wire \cnt_t_3[3]_i_2_n_0 ;
  wire \cnt_t_3[3]_i_3__1_n_0 ;
  wire \cnt_t_3[3]_i_4__1_n_0 ;
  wire \cnt_t_3[3]_i_5__1_n_0 ;
  wire \cnt_t_3[4]_i_10__1_n_0 ;
  wire \cnt_t_3[4]_i_11__1_n_0 ;
  wire \cnt_t_3[4]_i_12__1_n_0 ;
  wire \cnt_t_3[4]_i_13__1_n_0 ;
  wire \cnt_t_3[4]_i_14__0_n_0 ;
  wire \cnt_t_3[4]_i_2__1_n_0 ;
  wire \cnt_t_3[4]_i_3__1_n_0 ;
  wire \cnt_t_3[4]_i_4__1_n_0 ;
  wire \cnt_t_3[4]_i_5__1_n_0 ;
  wire \cnt_t_3[4]_i_6__0_n_0 ;
  wire \cnt_t_3[4]_i_7__0_n_0 ;
  wire \cnt_t_3[4]_i_8__1_n_0 ;
  wire \cnt_t_3[4]_i_9__1_n_0 ;
  wire \cnt_t_3_reg_n_0_[1] ;
  wire \cnt_t_3_reg_n_0_[2] ;
  wire \cnt_t_3_reg_n_0_[3] ;
  wire \cnt_t_3_reg_n_0_[4] ;
  wire \n0q_m_2[1]_i_1__1_n_0 ;
  wire \n0q_m_2[2]_i_1_n_0 ;
  wire \n0q_m_2[3]_i_1__1_n_0 ;
  wire \n0q_m_2_reg_n_0_[1] ;
  wire \n0q_m_2_reg_n_0_[2] ;
  wire \n0q_m_2_reg_n_0_[3] ;
  wire \n1d_1[0]_i_1_n_0 ;
  wire \n1d_1[0]_i_2_n_0 ;
  wire \n1d_1[1]_i_1_n_0 ;
  wire \n1d_1[1]_i_2_n_0 ;
  wire \n1d_1[2]_i_1_n_0 ;
  wire \n1d_1[2]_i_2_n_0 ;
  wire \n1d_1[3]_i_1_n_0 ;
  wire \n1d_1[3]_i_2_n_0 ;
  wire \n1d_1[3]_i_3_n_0 ;
  wire \n1d_1[3]_i_4_n_0 ;
  wire \n1d_1_reg_n_0_[0] ;
  wire \n1d_1_reg_n_0_[1] ;
  wire \n1d_1_reg_n_0_[2] ;
  wire \n1d_1_reg_n_0_[3] ;
  wire \n1q_m_2[0]_i_1_n_0 ;
  wire \n1q_m_2[1]_i_1__1_n_0 ;
  wire \n1q_m_2[2]_i_1__1_n_0 ;
  wire \n1q_m_2[3]_i_1__1_n_0 ;
  wire \n1q_m_2[3]_i_2__1_n_0 ;
  wire \n1q_m_2[3]_i_3__1_n_0 ;
  wire \n1q_m_2[3]_i_4_n_0 ;
  wire \n1q_m_2[3]_i_5__1_n_0 ;
  wire \n1q_m_2[3]_i_6_n_0 ;
  wire \n1q_m_2_reg_n_0_[0] ;
  wire \n1q_m_2_reg_n_0_[1] ;
  wire \n1q_m_2_reg_n_0_[2] ;
  wire \n1q_m_2_reg_n_0_[3] ;
  wire \pDataOutRaw[0]_i_1__0_n_0 ;
  wire \pDataOutRaw[1]_i_1__0_n_0 ;
  wire \pDataOutRaw[2]_i_1__1_n_0 ;
  wire \pDataOutRaw[3]_i_1__0_n_0 ;
  wire \pDataOutRaw[4]_i_1__1_n_0 ;
  wire \pDataOutRaw[5]_i_1__0_n_0 ;
  wire \pDataOutRaw[6]_i_1__1_n_0 ;
  wire \pDataOutRaw[7]_i_1__0_n_0 ;
  wire \pDataOutRaw[9]_i_1__0_n_0 ;
  wire \pDataOut_1_reg_n_0_[0] ;
  wire p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in5_in;
  wire p_5_in;
  wire p_6_in8_in;
  wire [8:8]q_m_2;
  wire \q_m_2[1]_i_1_n_0 ;
  wire \q_m_2[2]_i_1__1_n_0 ;
  wire \q_m_2[3]_i_1__1_n_0 ;
  wire \q_m_2[4]_i_1__1_n_0 ;
  wire \q_m_2[5]_i_1__1_n_0 ;
  wire \q_m_2[6]_i_1_n_0 ;
  wire \q_m_2[7]_i_1_n_0 ;
  wire \q_m_2[7]_i_2__1_n_0 ;
  wire \q_m_2[8]_i_1__1_n_0 ;
  wire \q_m_2_reg_n_0_[0] ;
  wire \q_m_2_reg_n_0_[1] ;
  wire \q_m_2_reg_n_0_[2] ;
  wire \q_m_2_reg_n_0_[3] ;
  wire \q_m_2_reg_n_0_[4] ;
  wire \q_m_2_reg_n_0_[5] ;
  wire \q_m_2_reg_n_0_[6] ;
  wire \q_m_2_reg_n_0_[7] ;
  wire [7:0]vid_pData;

  LUT6 #(
    .INIT(64'h9696696969969696)) 
    \cnt_t_3[1]_i_1__1 
       (.I0(\n1q_m_2_reg_n_0_[1] ),
        .I1(\n0q_m_2_reg_n_0_[1] ),
        .I2(\cnt_t_3_reg_n_0_[1] ),
        .I3(\cnt_t_3[2]_i_3__1_n_0 ),
        .I4(\cnt_t_3[4]_i_5__1_n_0 ),
        .I5(q_m_2),
        .O(cnt_t_2[1]));
  LUT6 #(
    .INIT(64'h5AA955599AA59555)) 
    \cnt_t_3[2]_i_1__1 
       (.I0(\cnt_t_3[2]_i_2_n_0 ),
        .I1(\cnt_t_3[2]_i_3__1_n_0 ),
        .I2(q_m_2),
        .I3(\cnt_t_3_reg_n_0_[1] ),
        .I4(\cnt_t_3[2]_i_4__1_n_0 ),
        .I5(\cnt_t_3[4]_i_5__1_n_0 ),
        .O(cnt_t_2[2]));
  LUT5 #(
    .INIT(32'h69966969)) 
    \cnt_t_3[2]_i_2 
       (.I0(\cnt_t_3_reg_n_0_[2] ),
        .I1(\n1q_m_2_reg_n_0_[2] ),
        .I2(\n0q_m_2_reg_n_0_[2] ),
        .I3(\n0q_m_2_reg_n_0_[1] ),
        .I4(\n1q_m_2_reg_n_0_[1] ),
        .O(\cnt_t_3[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0000FFFEFFFE)) 
    \cnt_t_3[2]_i_3__1 
       (.I0(\cnt_t_3_reg_n_0_[3] ),
        .I1(\cnt_t_3_reg_n_0_[1] ),
        .I2(\cnt_t_3_reg_n_0_[2] ),
        .I3(\cnt_t_3_reg_n_0_[4] ),
        .I4(\cnt_t_3[4]_i_10__1_n_0 ),
        .I5(\n1q_m_2_reg_n_0_[2] ),
        .O(\cnt_t_3[2]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_t_3[2]_i_4__1 
       (.I0(\n1q_m_2_reg_n_0_[1] ),
        .I1(\n0q_m_2_reg_n_0_[1] ),
        .O(\cnt_t_3[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \cnt_t_3[3]_i_1__1 
       (.I0(\cnt_t_3[3]_i_2_n_0 ),
        .I1(\cnt_t_3[3]_i_3__1_n_0 ),
        .I2(\cnt_t_3[4]_i_5__1_n_0 ),
        .I3(\cnt_t_3[3]_i_4__1_n_0 ),
        .I4(\cnt_t_3[4]_i_3__1_n_0 ),
        .I5(\cnt_t_3[3]_i_5__1_n_0 ),
        .O(cnt_t_2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_t_3[3]_i_2 
       (.I0(\cnt_t_3_reg_n_0_[3] ),
        .I1(\cnt_t_3[4]_i_9__1_n_0 ),
        .O(\cnt_t_3[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h099FFFFF0000099F)) 
    \cnt_t_3[3]_i_3__1 
       (.I0(\n0q_m_2_reg_n_0_[1] ),
        .I1(\n1q_m_2_reg_n_0_[1] ),
        .I2(\cnt_t_3_reg_n_0_[1] ),
        .I3(q_m_2),
        .I4(\cnt_t_3_reg_n_0_[2] ),
        .I5(\cnt_t_3[4]_i_8__1_n_0 ),
        .O(\cnt_t_3[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF990F9900000)) 
    \cnt_t_3[3]_i_4__1 
       (.I0(\n0q_m_2_reg_n_0_[1] ),
        .I1(\n1q_m_2_reg_n_0_[1] ),
        .I2(\cnt_t_3_reg_n_0_[1] ),
        .I3(q_m_2),
        .I4(\cnt_t_3_reg_n_0_[2] ),
        .I5(\cnt_t_3[4]_i_8__1_n_0 ),
        .O(\cnt_t_3[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h9BBF04DF04DF9BBF)) 
    \cnt_t_3[3]_i_5__1 
       (.I0(\n0q_m_2_reg_n_0_[1] ),
        .I1(\n1q_m_2_reg_n_0_[1] ),
        .I2(\cnt_t_3_reg_n_0_[1] ),
        .I3(\cnt_t_3_reg_n_0_[2] ),
        .I4(\n1q_m_2_reg_n_0_[2] ),
        .I5(\n0q_m_2_reg_n_0_[2] ),
        .O(\cnt_t_3[3]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cnt_t_3[4]_i_10__1 
       (.I0(\n1q_m_2_reg_n_0_[3] ),
        .I1(\n1q_m_2_reg_n_0_[1] ),
        .I2(\n1q_m_2_reg_n_0_[0] ),
        .O(\cnt_t_3[4]_i_10__1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cnt_t_3[4]_i_11__1 
       (.I0(\cnt_t_3_reg_n_0_[3] ),
        .I1(\cnt_t_3_reg_n_0_[1] ),
        .I2(\cnt_t_3_reg_n_0_[2] ),
        .O(\cnt_t_3[4]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'hF990)) 
    \cnt_t_3[4]_i_12__1 
       (.I0(\n0q_m_2_reg_n_0_[1] ),
        .I1(\n1q_m_2_reg_n_0_[1] ),
        .I2(\cnt_t_3_reg_n_0_[1] ),
        .I3(q_m_2),
        .O(\cnt_t_3[4]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'hA2FB)) 
    \cnt_t_3[4]_i_13__1 
       (.I0(\n0q_m_2_reg_n_0_[2] ),
        .I1(\n1q_m_2_reg_n_0_[1] ),
        .I2(\n0q_m_2_reg_n_0_[1] ),
        .I3(\n1q_m_2_reg_n_0_[2] ),
        .O(\cnt_t_3[4]_i_13__1_n_0 ));
  LUT4 #(
    .INIT(16'h099F)) 
    \cnt_t_3[4]_i_14__0 
       (.I0(\n0q_m_2_reg_n_0_[1] ),
        .I1(\n1q_m_2_reg_n_0_[1] ),
        .I2(\cnt_t_3_reg_n_0_[1] ),
        .I3(q_m_2),
        .O(\cnt_t_3[4]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h4744B8BB4777B888)) 
    \cnt_t_3[4]_i_1__1 
       (.I0(\cnt_t_3[4]_i_2__1_n_0 ),
        .I1(\cnt_t_3[4]_i_3__1_n_0 ),
        .I2(\cnt_t_3[4]_i_4__1_n_0 ),
        .I3(\cnt_t_3[4]_i_5__1_n_0 ),
        .I4(\cnt_t_3[4]_i_6__0_n_0 ),
        .I5(\cnt_t_3[4]_i_7__0_n_0 ),
        .O(cnt_t_2[4]));
  LUT6 #(
    .INIT(64'h80F80000FFFF80F8)) 
    \cnt_t_3[4]_i_2__1 
       (.I0(\cnt_t_3[2]_i_4__1_n_0 ),
        .I1(\cnt_t_3_reg_n_0_[1] ),
        .I2(\cnt_t_3_reg_n_0_[2] ),
        .I3(\cnt_t_3[4]_i_8__1_n_0 ),
        .I4(\cnt_t_3_reg_n_0_[3] ),
        .I5(\cnt_t_3[4]_i_9__1_n_0 ),
        .O(\cnt_t_3[4]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h04040455)) 
    \cnt_t_3[4]_i_3__1 
       (.I0(q_m_2),
        .I1(\n1q_m_2_reg_n_0_[2] ),
        .I2(\cnt_t_3[4]_i_10__1_n_0 ),
        .I3(\cnt_t_3_reg_n_0_[4] ),
        .I4(\cnt_t_3[4]_i_11__1_n_0 ),
        .O(\cnt_t_3[4]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h11171777)) 
    \cnt_t_3[4]_i_4__1 
       (.I0(\cnt_t_3_reg_n_0_[3] ),
        .I1(\cnt_t_3[4]_i_9__1_n_0 ),
        .I2(\cnt_t_3[4]_i_12__1_n_0 ),
        .I3(\cnt_t_3_reg_n_0_[2] ),
        .I4(\cnt_t_3[4]_i_8__1_n_0 ),
        .O(\cnt_t_3[4]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00555755FF)) 
    \cnt_t_3[4]_i_5__1 
       (.I0(\cnt_t_3[4]_i_11__1_n_0 ),
        .I1(\n1q_m_2_reg_n_0_[0] ),
        .I2(\n1q_m_2_reg_n_0_[1] ),
        .I3(\n1q_m_2_reg_n_0_[3] ),
        .I4(\n1q_m_2_reg_n_0_[2] ),
        .I5(\cnt_t_3_reg_n_0_[4] ),
        .O(\cnt_t_3[4]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h95A9)) 
    \cnt_t_3[4]_i_6__0 
       (.I0(\cnt_t_3_reg_n_0_[4] ),
        .I1(\n0q_m_2_reg_n_0_[3] ),
        .I2(\cnt_t_3[4]_i_13__1_n_0 ),
        .I3(\n1q_m_2_reg_n_0_[3] ),
        .O(\cnt_t_3[4]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h4DFF004D)) 
    \cnt_t_3[4]_i_7__0 
       (.I0(\cnt_t_3[4]_i_14__0_n_0 ),
        .I1(\cnt_t_3_reg_n_0_[2] ),
        .I2(\cnt_t_3[4]_i_8__1_n_0 ),
        .I3(\cnt_t_3[4]_i_9__1_n_0 ),
        .I4(\cnt_t_3_reg_n_0_[3] ),
        .O(\cnt_t_3[4]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \cnt_t_3[4]_i_8__1 
       (.I0(\n1q_m_2_reg_n_0_[1] ),
        .I1(\n0q_m_2_reg_n_0_[1] ),
        .I2(\n0q_m_2_reg_n_0_[2] ),
        .I3(\n1q_m_2_reg_n_0_[2] ),
        .O(\cnt_t_3[4]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hDF4520BA20BADF45)) 
    \cnt_t_3[4]_i_9__1 
       (.I0(\n1q_m_2_reg_n_0_[2] ),
        .I1(\n0q_m_2_reg_n_0_[1] ),
        .I2(\n1q_m_2_reg_n_0_[1] ),
        .I3(\n0q_m_2_reg_n_0_[2] ),
        .I4(\n0q_m_2_reg_n_0_[3] ),
        .I5(\n1q_m_2_reg_n_0_[3] ),
        .O(\cnt_t_3[4]_i_9__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_t_3_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(cnt_t_2[1]),
        .Q(\cnt_t_3_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_t_3_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(cnt_t_2[2]),
        .Q(\cnt_t_3_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_t_3_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(cnt_t_2[3]),
        .Q(\cnt_t_3_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_t_3_reg[4] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(cnt_t_2[4]),
        .Q(\cnt_t_3_reg_n_0_[4] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h6696696696996696)) 
    \n0q_m_2[1]_i_1__1 
       (.I0(\n1q_m_2[3]_i_2__1_n_0 ),
        .I1(\n1q_m_2[3]_i_3__1_n_0 ),
        .I2(\n1q_m_2[3]_i_4_n_0 ),
        .I3(\n1q_m_2[3]_i_5__1_n_0 ),
        .I4(\pDataOut_1_reg_n_0_[0] ),
        .I5(\n1q_m_2[3]_i_6_n_0 ),
        .O(\n0q_m_2[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBB2BBDBB2B22BB2B)) 
    \n0q_m_2[2]_i_1 
       (.I0(\n1q_m_2[3]_i_2__1_n_0 ),
        .I1(\n1q_m_2[3]_i_3__1_n_0 ),
        .I2(\n1q_m_2[3]_i_4_n_0 ),
        .I3(\n1q_m_2[3]_i_5__1_n_0 ),
        .I4(\pDataOut_1_reg_n_0_[0] ),
        .I5(\n1q_m_2[3]_i_6_n_0 ),
        .O(\n0q_m_2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \n0q_m_2[3]_i_1__1 
       (.I0(\n1q_m_2[3]_i_2__1_n_0 ),
        .I1(\n1q_m_2[3]_i_3__1_n_0 ),
        .I2(\n1q_m_2[3]_i_4_n_0 ),
        .I3(\n1q_m_2[3]_i_5__1_n_0 ),
        .I4(\pDataOut_1_reg_n_0_[0] ),
        .I5(\n1q_m_2[3]_i_6_n_0 ),
        .O(\n0q_m_2[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \n0q_m_2_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n0q_m_2[1]_i_1__1_n_0 ),
        .Q(\n0q_m_2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n0q_m_2_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n0q_m_2[2]_i_1_n_0 ),
        .Q(\n0q_m_2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n0q_m_2_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n0q_m_2[3]_i_1__1_n_0 ),
        .Q(\n0q_m_2_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \n1d_1[0]_i_1 
       (.I0(vid_pData[7]),
        .I1(vid_pData[0]),
        .I2(\n1d_1[0]_i_2_n_0 ),
        .I3(vid_pData[5]),
        .I4(vid_pData[6]),
        .I5(vid_pData[4]),
        .O(\n1d_1[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \n1d_1[0]_i_2 
       (.I0(vid_pData[1]),
        .I1(vid_pData[3]),
        .I2(vid_pData[2]),
        .O(\n1d_1[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \n1d_1[1]_i_1 
       (.I0(\n1d_1[3]_i_2_n_0 ),
        .I1(\n1d_1[1]_i_2_n_0 ),
        .I2(\n1d_1[3]_i_3_n_0 ),
        .O(\n1d_1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h171717E817E8E8E8)) 
    \n1d_1[1]_i_2 
       (.I0(vid_pData[4]),
        .I1(vid_pData[5]),
        .I2(vid_pData[6]),
        .I3(vid_pData[1]),
        .I4(vid_pData[2]),
        .I5(vid_pData[3]),
        .O(\n1d_1[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7E7E7EE87EE8E8E8)) 
    \n1d_1[2]_i_1 
       (.I0(\n1d_1[3]_i_2_n_0 ),
        .I1(\n1d_1[3]_i_3_n_0 ),
        .I2(\n1d_1[2]_i_2_n_0 ),
        .I3(vid_pData[3]),
        .I4(vid_pData[2]),
        .I5(vid_pData[1]),
        .O(\n1d_1[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \n1d_1[2]_i_2 
       (.I0(vid_pData[6]),
        .I1(vid_pData[5]),
        .I2(vid_pData[4]),
        .O(\n1d_1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8880800000000000)) 
    \n1d_1[3]_i_1 
       (.I0(\n1d_1[3]_i_2_n_0 ),
        .I1(\n1d_1[3]_i_3_n_0 ),
        .I2(vid_pData[4]),
        .I3(vid_pData[5]),
        .I4(vid_pData[6]),
        .I5(\n1d_1[3]_i_4_n_0 ),
        .O(\n1d_1[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9600009600969600)) 
    \n1d_1[3]_i_2 
       (.I0(vid_pData[5]),
        .I1(vid_pData[6]),
        .I2(vid_pData[4]),
        .I3(vid_pData[7]),
        .I4(vid_pData[0]),
        .I5(\n1d_1[0]_i_2_n_0 ),
        .O(\n1d_1[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE88E8EE8)) 
    \n1d_1[3]_i_3 
       (.I0(vid_pData[0]),
        .I1(vid_pData[7]),
        .I2(vid_pData[2]),
        .I3(vid_pData[3]),
        .I4(vid_pData[1]),
        .O(\n1d_1[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \n1d_1[3]_i_4 
       (.I0(vid_pData[3]),
        .I1(vid_pData[2]),
        .I2(vid_pData[1]),
        .O(\n1d_1[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \n1d_1_reg[0] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n1d_1[0]_i_1_n_0 ),
        .Q(\n1d_1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n1d_1_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n1d_1[1]_i_1_n_0 ),
        .Q(\n1d_1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n1d_1_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n1d_1[2]_i_1_n_0 ),
        .Q(\n1d_1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n1d_1_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n1d_1[3]_i_1_n_0 ),
        .Q(\n1d_1_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \n1q_m_2[0]_i_1 
       (.I0(\n1q_m_2[3]_i_6_n_0 ),
        .I1(\pDataOut_1_reg_n_0_[0] ),
        .I2(\n1q_m_2[3]_i_5__1_n_0 ),
        .I3(\q_m_2[7]_i_2__1_n_0 ),
        .I4(\q_m_2[8]_i_1__1_n_0 ),
        .I5(p_5_in),
        .O(\n1q_m_2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4D24B2DBB2DB4D24)) 
    \n1q_m_2[1]_i_1__1 
       (.I0(\n1q_m_2[3]_i_4_n_0 ),
        .I1(\n1q_m_2[3]_i_6_n_0 ),
        .I2(\pDataOut_1_reg_n_0_[0] ),
        .I3(\n1q_m_2[3]_i_5__1_n_0 ),
        .I4(\n1q_m_2[3]_i_3__1_n_0 ),
        .I5(\n1q_m_2[3]_i_2__1_n_0 ),
        .O(\n1q_m_2[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hDF4D0400FBFFDF4D)) 
    \n1q_m_2[2]_i_1__1 
       (.I0(\n1q_m_2[3]_i_6_n_0 ),
        .I1(\pDataOut_1_reg_n_0_[0] ),
        .I2(\n1q_m_2[3]_i_5__1_n_0 ),
        .I3(\n1q_m_2[3]_i_4_n_0 ),
        .I4(\n1q_m_2[3]_i_3__1_n_0 ),
        .I5(\n1q_m_2[3]_i_2__1_n_0 ),
        .O(\n1q_m_2[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \n1q_m_2[3]_i_1__1 
       (.I0(\n1q_m_2[3]_i_2__1_n_0 ),
        .I1(\n1q_m_2[3]_i_3__1_n_0 ),
        .I2(\n1q_m_2[3]_i_4_n_0 ),
        .I3(\n1q_m_2[3]_i_5__1_n_0 ),
        .I4(\pDataOut_1_reg_n_0_[0] ),
        .I5(\n1q_m_2[3]_i_6_n_0 ),
        .O(\n1q_m_2[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h8E71718E)) 
    \n1q_m_2[3]_i_2__1 
       (.I0(\q_m_2[8]_i_1__1_n_0 ),
        .I1(p_2_in),
        .I2(p_1_in),
        .I3(\pDataOut_1_reg_n_0_[0] ),
        .I4(p_0_in),
        .O(\n1q_m_2[3]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h5695)) 
    \n1q_m_2[3]_i_3__1 
       (.I0(\q_m_2[7]_i_2__1_n_0 ),
        .I1(p_4_in5_in),
        .I2(\q_m_2[8]_i_1__1_n_0 ),
        .I3(p_5_in),
        .O(\n1q_m_2[3]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \n1q_m_2[3]_i_4 
       (.I0(p_5_in),
        .I1(\q_m_2[8]_i_1__1_n_0 ),
        .I2(\q_m_2[7]_i_2__1_n_0 ),
        .O(\n1q_m_2[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \n1q_m_2[3]_i_5__1 
       (.I0(p_0_in),
        .I1(\pDataOut_1_reg_n_0_[0] ),
        .I2(p_2_in),
        .O(\n1q_m_2[3]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \n1q_m_2[3]_i_6 
       (.I0(\q_m_2[8]_i_1__1_n_0 ),
        .I1(p_4_in5_in),
        .I2(\q_m_2[7]_i_2__1_n_0 ),
        .I3(p_5_in),
        .I4(p_6_in8_in),
        .O(\n1q_m_2[3]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \n1q_m_2_reg[0] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n1q_m_2[0]_i_1_n_0 ),
        .Q(\n1q_m_2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n1q_m_2_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n1q_m_2[1]_i_1__1_n_0 ),
        .Q(\n1q_m_2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n1q_m_2_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n1q_m_2[2]_i_1__1_n_0 ),
        .Q(\n1q_m_2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \n1q_m_2_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\n1q_m_2[3]_i_1__1_n_0 ),
        .Q(\n1q_m_2_reg_n_0_[3] ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pDataOutRaw[0]_i_1__0 
       (.I0(\pDataOutRaw[9]_i_1__0_n_0 ),
        .I1(\q_m_2_reg_n_0_[0] ),
        .O(\pDataOutRaw[0]_i_1__0_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pDataOutRaw[1]_i_1__0 
       (.I0(\pDataOutRaw[9]_i_1__0_n_0 ),
        .I1(\q_m_2_reg_n_0_[1] ),
        .O(\pDataOutRaw[1]_i_1__0_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pDataOutRaw[2]_i_1__1 
       (.I0(\q_m_2_reg_n_0_[2] ),
        .I1(\pDataOutRaw[9]_i_1__0_n_0 ),
        .O(\pDataOutRaw[2]_i_1__1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pDataOutRaw[3]_i_1__0 
       (.I0(\pDataOutRaw[9]_i_1__0_n_0 ),
        .I1(\q_m_2_reg_n_0_[3] ),
        .O(\pDataOutRaw[3]_i_1__0_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pDataOutRaw[4]_i_1__1 
       (.I0(\q_m_2_reg_n_0_[4] ),
        .I1(\pDataOutRaw[9]_i_1__0_n_0 ),
        .O(\pDataOutRaw[4]_i_1__1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pDataOutRaw[5]_i_1__0 
       (.I0(\pDataOutRaw[9]_i_1__0_n_0 ),
        .I1(\q_m_2_reg_n_0_[5] ),
        .O(\pDataOutRaw[5]_i_1__0_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pDataOutRaw[6]_i_1__1 
       (.I0(\q_m_2_reg_n_0_[6] ),
        .I1(\pDataOutRaw[9]_i_1__0_n_0 ),
        .O(\pDataOutRaw[6]_i_1__1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pDataOutRaw[7]_i_1__0 
       (.I0(\pDataOutRaw[9]_i_1__0_n_0 ),
        .I1(\q_m_2_reg_n_0_[7] ),
        .O(\pDataOutRaw[7]_i_1__0_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h0C0058500FFF5B53)) 
    \pDataOutRaw[9]_i_2__1 
       (.I0(\n1q_m_2_reg_n_0_[3] ),
        .I1(\cnt_t_3[4]_i_11__1_n_0 ),
        .I2(\cnt_t_3_reg_n_0_[4] ),
        .I3(\cnt_t_3[4]_i_10__1_n_0 ),
        .I4(\n1q_m_2_reg_n_0_[2] ),
        .I5(q_m_2),
        .O(\pDataOutRaw[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOutRaw_reg[0] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOutRaw_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \pDataOutRaw_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOutRaw_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \pDataOutRaw_reg[4] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOutRaw_reg[5] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \pDataOutRaw_reg[6] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOutRaw_reg[7] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \pDataOutRaw_reg[8] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(q_m_2),
        .Q(Q[8]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \pDataOutRaw_reg[9] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOutRaw[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[0] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[0]),
        .Q(\pDataOut_1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[1]),
        .Q(p_0_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[2]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[3]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[4] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[4]),
        .Q(p_3_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[5] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[5]),
        .Q(p_4_in5_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[6] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[6]),
        .Q(p_5_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pDataOut_1_reg[7] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(vid_pData[7]),
        .Q(p_6_in8_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA9A9A99956565656)) 
    \q_m_2[1]_i_1 
       (.I0(p_0_in),
        .I1(\n1d_1_reg_n_0_[3] ),
        .I2(\n1d_1_reg_n_0_[2] ),
        .I3(\n1d_1_reg_n_0_[0] ),
        .I4(\n1d_1_reg_n_0_[1] ),
        .I5(\pDataOut_1_reg_n_0_[0] ),
        .O(\q_m_2[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \q_m_2[2]_i_1__1 
       (.I0(p_1_in),
        .I1(\pDataOut_1_reg_n_0_[0] ),
        .I2(p_0_in),
        .O(\q_m_2[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_m_2[3]_i_1__1 
       (.I0(\q_m_2[8]_i_1__1_n_0 ),
        .I1(p_2_in),
        .I2(p_1_in),
        .I3(\pDataOut_1_reg_n_0_[0] ),
        .I4(p_0_in),
        .O(\q_m_2[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_2[4]_i_1__1 
       (.I0(p_2_in),
        .I1(p_1_in),
        .I2(\pDataOut_1_reg_n_0_[0] ),
        .I3(p_0_in),
        .I4(p_3_in),
        .O(\q_m_2[4]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \q_m_2[5]_i_1__1 
       (.I0(\q_m_2[7]_i_2__1_n_0 ),
        .I1(p_4_in5_in),
        .I2(\q_m_2[8]_i_1__1_n_0 ),
        .O(\q_m_2[5]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \q_m_2[6]_i_1 
       (.I0(\q_m_2[7]_i_2__1_n_0 ),
        .I1(p_4_in5_in),
        .I2(p_5_in),
        .O(\q_m_2[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_m_2[7]_i_1 
       (.I0(p_6_in8_in),
        .I1(p_5_in),
        .I2(\q_m_2[7]_i_2__1_n_0 ),
        .I3(p_4_in5_in),
        .I4(\q_m_2[8]_i_1__1_n_0 ),
        .O(\q_m_2[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \q_m_2[7]_i_2__1 
       (.I0(p_3_in),
        .I1(p_0_in),
        .I2(\pDataOut_1_reg_n_0_[0] ),
        .I3(p_1_in),
        .I4(p_2_in),
        .O(\q_m_2[7]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h000002FF)) 
    \q_m_2[8]_i_1__1 
       (.I0(\pDataOut_1_reg_n_0_[0] ),
        .I1(\n1d_1_reg_n_0_[1] ),
        .I2(\n1d_1_reg_n_0_[0] ),
        .I3(\n1d_1_reg_n_0_[2] ),
        .I4(\n1d_1_reg_n_0_[3] ),
        .O(\q_m_2[8]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[0] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\pDataOut_1_reg_n_0_[0] ),
        .Q(\q_m_2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[1] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[1]_i_1_n_0 ),
        .Q(\q_m_2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[2] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[2]_i_1__1_n_0 ),
        .Q(\q_m_2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[3] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[3]_i_1__1_n_0 ),
        .Q(\q_m_2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[4] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[4]_i_1__1_n_0 ),
        .Q(\q_m_2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[5] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[5]_i_1__1_n_0 ),
        .Q(\q_m_2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[6] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[6]_i_1_n_0 ),
        .Q(\q_m_2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[7] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[7]_i_1_n_0 ),
        .Q(\q_m_2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \q_m_2_reg[8] 
       (.C(PixelClk),
        .CE(1'b1),
        .D(\q_m_2[8]_i_1__1_n_0 ),
        .Q(q_m_2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rgb2dvi" *) (* kClkPrimitive = "PLL" *) (* kClkRange = "2" *) 
(* kClkSwap = "FALSE" *) (* kD0Swap = "FALSE" *) (* kD1Swap = "FALSE" *) 
(* kD2Swap = "FALSE" *) (* kGenerateSerialClk = "TRUE" *) (* kRstActiveHigh = "TRUE" *) 
module design_2_rgb2dvi_0_0__rgb2dvi
   (TMDS_Clk_p,
    TMDS_Clk_n,
    TMDS_Data_p,
    TMDS_Data_n,
    aRst,
    aRst_n,
    vid_pData,
    vid_pVDE,
    vid_pHSync,
    vid_pVSync,
    PixelClk,
    SerialClk);
  output TMDS_Clk_p;
  output TMDS_Clk_n;
  output [2:0]TMDS_Data_p;
  output [2:0]TMDS_Data_n;
  input aRst;
  input aRst_n;
  input [23:0]vid_pData;
  input vid_pVDE;
  input vid_pHSync;
  input vid_pVSync;
  input PixelClk;
  input SerialClk;

  wire \DataEncoders[0].DataEncoder_n_0 ;
  wire PixelClk;
  wire PixelClkIO;
  wire SerialClkIO;
  wire TMDS_Clk_n;
  wire TMDS_Clk_p;
  wire [2:0]TMDS_Data_n;
  wire [2:0]TMDS_Data_p;
  wire aRst;
  wire aRstLck;
  wire [9:0]\pDataOutRaw[0] ;
  wire [9:0]\pDataOutRaw[1] ;
  wire [9:0]\pDataOutRaw[2] ;
  wire pRstLck;
  wire [23:0]vid_pData;
  wire vid_pHSync;
  wire vid_pVDE;
  wire vid_pVSync;

  design_2_rgb2dvi_0_0__ClockGen \ClockGenInternal.ClockGenX 
       (.PixelClk(PixelClkIO),
        .SerialClk(SerialClkIO),
        .aRst(aRst),
        .in0(aRstLck),
        .\oSyncStages_reg[0] (PixelClk));
  design_2_rgb2dvi_0_0__OutputSERDES ClockSerializer
       (.PixelClk(PixelClkIO),
        .SerialClk(SerialClkIO),
        .TMDS_Clk_n(TMDS_Clk_n),
        .TMDS_Clk_p(TMDS_Clk_p),
        .aRst(pRstLck));
  design_2_rgb2dvi_0_0__TMDS_Encoder \DataEncoders[0].DataEncoder 
       (.PixelClk(PixelClk),
        .Q(\pDataOutRaw[0] ),
        .SR(\DataEncoders[0].DataEncoder_n_0 ),
        .vid_pData(vid_pData[15:8]),
        .vid_pHSync(vid_pHSync),
        .vid_pVDE(vid_pVDE),
        .vid_pVSync(vid_pVSync));
  design_2_rgb2dvi_0_0__OutputSERDES_0 \DataEncoders[0].DataSerializer 
       (.PixelClk(PixelClkIO),
        .SerialClk(SerialClkIO),
        .TMDS_Data_n(TMDS_Data_n[0]),
        .TMDS_Data_p(TMDS_Data_p[0]),
        .aRst(pRstLck),
        .pDataOut(\pDataOutRaw[0] ));
  design_2_rgb2dvi_0_0__TMDS_Encoder_1 \DataEncoders[1].DataEncoder 
       (.PixelClk(PixelClk),
        .Q(\pDataOutRaw[1] ),
        .SR(\DataEncoders[0].DataEncoder_n_0 ),
        .vid_pData(vid_pData[7:0]));
  design_2_rgb2dvi_0_0__OutputSERDES_2 \DataEncoders[1].DataSerializer 
       (.PixelClk(PixelClkIO),
        .SerialClk(SerialClkIO),
        .TMDS_Data_n(TMDS_Data_n[1]),
        .TMDS_Data_p(TMDS_Data_p[1]),
        .out(pRstLck),
        .pDataOut(\pDataOutRaw[1] ));
  design_2_rgb2dvi_0_0__TMDS_Encoder_3 \DataEncoders[2].DataEncoder 
       (.PixelClk(PixelClk),
        .Q(\pDataOutRaw[2] ),
        .SR(\DataEncoders[0].DataEncoder_n_0 ),
        .vid_pData(vid_pData[23:16]));
  design_2_rgb2dvi_0_0__OutputSERDES_4 \DataEncoders[2].DataSerializer 
       (.PixelClk(PixelClkIO),
        .SerialClk(SerialClkIO),
        .TMDS_Data_n(TMDS_Data_n[2]),
        .TMDS_Data_p(TMDS_Data_p[2]),
        .out(pRstLck),
        .pDataOut(\pDataOutRaw[2] ));
  design_2_rgb2dvi_0_0__ResetBridge LockLostReset
       (.PixelClk(PixelClk),
        .in0(aRstLck),
        .out(pRstLck));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_v_axi4s_vid_out_0_0,v_axi4s_vid_out_v4_0_10,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "v_axi4s_vid_out_v4_0_10,Vivado 2019.2" *) 
module design_2_v_axi4s_vid_out_0_0
   (aclk,
    aclken,
    aresetn,
    s_axis_video_tdata,
    s_axis_video_tvalid,
    s_axis_video_tready,
    s_axis_video_tuser,
    s_axis_video_tlast,
    fid,
    vid_io_out_ce,
    vid_active_video,
    vid_vsync,
    vid_hsync,
    vid_vblank,
    vid_hblank,
    vid_field_id,
    vid_data,
    vtg_vsync,
    vtg_hsync,
    vtg_vblank,
    vtg_hblank,
    vtg_active_video,
    vtg_field_id,
    vtg_ce,
    locked,
    overflow,
    underflow,
    fifo_read_level,
    status);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 aclk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF video_in, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_dvi2rgb_0_0_PixelClk, INSERT_VIP 0" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 aclken_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aclken_intf, POLARITY ACTIVE_HIGH" *) input aclken;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 aresetn_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aresetn_intf, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TDATA" *) input [23:0]s_axis_video_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TVALID" *) input s_axis_video_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TREADY" *) output s_axis_video_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TUSER" *) input s_axis_video_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_dvi2rgb_0_0_PixelClk, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}, INSERT_VIP 0" *) input s_axis_video_tlast;
  input fid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 vid_io_out_ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_io_out_ce_intf, POLARITY ACTIVE_HIGH" *) input vid_io_out_ce;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 vid_io_out ACTIVE_VIDEO" *) output vid_active_video;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 vid_io_out VSYNC" *) output vid_vsync;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 vid_io_out HSYNC" *) output vid_hsync;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 vid_io_out VBLANK" *) output vid_vblank;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 vid_io_out HBLANK" *) output vid_hblank;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 vid_io_out FIELD" *) output vid_field_id;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 vid_io_out DATA" *) output [23:0]vid_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_in VSYNC" *) input vtg_vsync;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_in HSYNC" *) input vtg_hsync;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_in VBLANK" *) input vtg_vblank;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_in HBLANK" *) input vtg_hblank;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_in ACTIVE_VIDEO" *) input vtg_active_video;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_in FIELD" *) input vtg_field_id;
  output vtg_ce;
  output locked;
  output overflow;
  output underflow;
  output [10:0]fifo_read_level;
  output [31:0]status;

  wire aclk;
  wire fid;
  wire [23:0]s_axis_video_tdata;
  wire s_axis_video_tlast;
  wire s_axis_video_tready;
  wire s_axis_video_tuser;
  wire s_axis_video_tvalid;
  wire vid_active_video;
  wire [23:0]vid_data;
  wire vid_hsync;
  wire vid_io_out_ce;
  wire vid_vsync;
  wire vtg_active_video;
  wire vtg_ce;
  wire vtg_hsync;
  wire vtg_vblank;
  wire vtg_vsync;
  wire NLW_inst_aclken_UNCONNECTED;
  wire NLW_inst_aresetn_UNCONNECTED;
  wire NLW_inst_locked_UNCONNECTED;
  wire NLW_inst_overflow_UNCONNECTED;
  wire NLW_inst_remap_420_en_UNCONNECTED;
  wire NLW_inst_repeat_en_UNCONNECTED;
  wire NLW_inst_underflow_UNCONNECTED;
  wire NLW_inst_vid_field_id_UNCONNECTED;
  wire NLW_inst_vid_hblank_UNCONNECTED;
  wire NLW_inst_vid_io_out_clk_UNCONNECTED;
  wire NLW_inst_vid_io_out_reset_UNCONNECTED;
  wire NLW_inst_vid_vblank_UNCONNECTED;
  wire NLW_inst_vtg_field_id_UNCONNECTED;
  wire NLW_inst_vtg_hblank_UNCONNECTED;
  wire [10:0]NLW_inst_fifo_read_level_UNCONNECTED;
  wire [31:0]NLW_inst_status_UNCONNECTED;

  (* C_ADDR_WIDTH = "10" *) 
  (* C_ADDR_WIDTH_PIXEL_REMAP_420 = "10" *) 
  (* C_COMPONENTS_PER_PIXEL = "3" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_ASYNC_CLK = "0" *) 
  (* C_HYSTERESIS_LEVEL = "12" *) 
  (* C_INCLUDE_PIXEL_REMAP_420 = "0" *) 
  (* C_INCLUDE_PIXEL_REPEAT = "0" *) 
  (* C_NATIVE_COMPONENT_WIDTH = "8" *) 
  (* C_NATIVE_DATA_WIDTH = "24" *) 
  (* C_PIXELS_PER_CLOCK = "1" *) 
  (* C_SYNC_LOCK_THRESHOLD = "4" *) 
  (* C_S_AXIS_COMPONENT_WIDTH = "8" *) 
  (* C_S_AXIS_TDATA_WIDTH = "24" *) 
  (* C_VTG_MASTER_SLAVE = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  design_2_v_axi4s_vid_out_0_0__v_axi4s_vid_out_v4_0_10 inst
       (.aclk(aclk),
        .aclken(NLW_inst_aclken_UNCONNECTED),
        .aresetn(NLW_inst_aresetn_UNCONNECTED),
        .fid(fid),
        .fifo_read_level(NLW_inst_fifo_read_level_UNCONNECTED[10:0]),
        .locked(NLW_inst_locked_UNCONNECTED),
        .overflow(NLW_inst_overflow_UNCONNECTED),
        .remap_420_en(NLW_inst_remap_420_en_UNCONNECTED),
        .repeat_en(NLW_inst_repeat_en_UNCONNECTED),
        .s_axis_video_tdata(s_axis_video_tdata),
        .s_axis_video_tlast(s_axis_video_tlast),
        .s_axis_video_tready(s_axis_video_tready),
        .s_axis_video_tuser(s_axis_video_tuser),
        .s_axis_video_tvalid(s_axis_video_tvalid),
        .status(NLW_inst_status_UNCONNECTED[31:0]),
        .underflow(NLW_inst_underflow_UNCONNECTED),
        .vid_active_video(vid_active_video),
        .vid_data(vid_data),
        .vid_field_id(NLW_inst_vid_field_id_UNCONNECTED),
        .vid_hblank(NLW_inst_vid_hblank_UNCONNECTED),
        .vid_hsync(vid_hsync),
        .vid_io_out_ce(vid_io_out_ce),
        .vid_io_out_clk(NLW_inst_vid_io_out_clk_UNCONNECTED),
        .vid_io_out_reset(NLW_inst_vid_io_out_reset_UNCONNECTED),
        .vid_vblank(NLW_inst_vid_vblank_UNCONNECTED),
        .vid_vsync(vid_vsync),
        .vtg_active_video(vtg_active_video),
        .vtg_ce(vtg_ce),
        .vtg_field_id(NLW_inst_vtg_field_id_UNCONNECTED),
        .vtg_hblank(NLW_inst_vtg_hblank_UNCONNECTED),
        .vtg_hsync(vtg_hsync),
        .vtg_vblank(vtg_vblank),
        .vtg_vsync(vtg_vsync));
endmodule

(* C_ADDR_WIDTH = "10" *) (* C_ADDR_WIDTH_PIXEL_REMAP_420 = "10" *) (* C_COMPONENTS_PER_PIXEL = "3" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_ASYNC_CLK = "0" *) (* C_HYSTERESIS_LEVEL = "12" *) 
(* C_INCLUDE_PIXEL_REMAP_420 = "0" *) (* C_INCLUDE_PIXEL_REPEAT = "0" *) (* C_NATIVE_COMPONENT_WIDTH = "8" *) 
(* C_NATIVE_DATA_WIDTH = "24" *) (* C_PIXELS_PER_CLOCK = "1" *) (* C_SYNC_LOCK_THRESHOLD = "4" *) 
(* C_S_AXIS_COMPONENT_WIDTH = "8" *) (* C_S_AXIS_TDATA_WIDTH = "24" *) (* C_VTG_MASTER_SLAVE = "0" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "v_axi4s_vid_out_v4_0_10" *) 
module design_2_v_axi4s_vid_out_0_0__v_axi4s_vid_out_v4_0_10
   (aclk,
    aclken,
    aresetn,
    s_axis_video_tdata,
    s_axis_video_tvalid,
    s_axis_video_tready,
    s_axis_video_tuser,
    s_axis_video_tlast,
    fid,
    vid_io_out_clk,
    vid_io_out_ce,
    vid_io_out_reset,
    vid_active_video,
    vid_vsync,
    vid_hsync,
    vid_vblank,
    vid_hblank,
    vid_field_id,
    vid_data,
    vtg_vsync,
    vtg_hsync,
    vtg_vblank,
    vtg_hblank,
    vtg_active_video,
    vtg_field_id,
    vtg_ce,
    locked,
    overflow,
    underflow,
    fifo_read_level,
    status,
    repeat_en,
    remap_420_en);
  input aclk;
  input aclken;
  input aresetn;
  input [23:0]s_axis_video_tdata;
  input s_axis_video_tvalid;
  output s_axis_video_tready;
  input s_axis_video_tuser;
  input s_axis_video_tlast;
  input fid;
  input vid_io_out_clk;
  input vid_io_out_ce;
  input vid_io_out_reset;
  output vid_active_video;
  output vid_vsync;
  output vid_hsync;
  output vid_vblank;
  output vid_hblank;
  output vid_field_id;
  output [23:0]vid_data;
  input vtg_vsync;
  input vtg_hsync;
  input vtg_vblank;
  input vtg_hblank;
  input vtg_active_video;
  input vtg_field_id;
  output vtg_ce;
  output locked;
  output overflow;
  output underflow;
  output [10:0]fifo_read_level;
  output [31:0]status;
  input repeat_en;
  input remap_420_en;

  wire COUPLER_INST_n_41;
  wire COUPLER_INST_n_43;
  wire aclk;
  wire fid;
  wire [23:0]fifo_data;
  wire fifo_eol;
  wire fifo_eol_dly;
  wire fifo_eol_re;
  wire fifo_fid;
  wire fifo_sof;
  wire fifo_sof_dly;
  wire fivid_reset_full_frame;
  wire in_de_mux0;
  wire \^locked ;
  wire rd_en_i;
  wire [23:0]s_axis_video_tdata;
  wire s_axis_video_tlast;
  wire s_axis_video_tready;
  wire s_axis_video_tuser;
  wire s_axis_video_tvalid;
  wire vid_active_video;
  wire [23:0]vid_data;
  wire vid_hsync;
  wire vid_io_out_ce;
  wire vid_vsync;
  wire vtg_active_video;
  wire vtg_ce;
  wire vtg_hsync;
  wire vtg_vblank;
  wire vtg_vsync;
  wire NLW_COUPLER_INST_aclken_UNCONNECTED;
  wire NLW_COUPLER_INST_aresetn_UNCONNECTED;
  wire NLW_COUPLER_INST_empty_UNCONNECTED;
  wire NLW_COUPLER_INST_overflow_UNCONNECTED;
  wire NLW_COUPLER_INST_underflow_UNCONNECTED;
  wire [0:0]NLW_COUPLER_INST_SR_UNCONNECTED;
  wire [10:0]NLW_COUPLER_INST_fifo_read_level_UNCONNECTED;
  wire NLW_FORMATTER_INST_aresetn_UNCONNECTED;
  wire NLW_FORMATTER_INST_vid_field_id_UNCONNECTED;
  wire NLW_FORMATTER_INST_vid_hblank_UNCONNECTED;
  wire NLW_FORMATTER_INST_vid_vblank_UNCONNECTED;
  wire NLW_FORMATTER_INST_vtg_field_id_UNCONNECTED;
  wire NLW_FORMATTER_INST_vtg_hblank_UNCONNECTED;
  wire NLW_SYNC_INST_aresetn_UNCONNECTED;
  wire NLW_SYNC_INST_empty_UNCONNECTED;
  wire NLW_SYNC_INST_vtg_field_id_UNCONNECTED;
  wire [0:0]NLW_SYNC_INST_SR_UNCONNECTED;
  wire [24:0]NLW_SYNC_INST_status_UNCONNECTED;

  design_2_v_axi4s_vid_out_0_0__v_axi4s_vid_out_v4_0_10_coupler COUPLER_INST
       (.E(rd_en_i),
        .SR(NLW_COUPLER_INST_SR_UNCONNECTED[0]),
        .aclk(aclk),
        .aclken(NLW_COUPLER_INST_aclken_UNCONNECTED),
        .aresetn(NLW_COUPLER_INST_aresetn_UNCONNECTED),
        .din({fid,s_axis_video_tuser,s_axis_video_tlast,s_axis_video_tdata}),
        .dout({fifo_fid,fifo_sof,fifo_eol,fifo_data}),
        .empty(NLW_COUPLER_INST_empty_UNCONNECTED),
        .fifo_eol_dly(fifo_eol_dly),
        .fifo_eol_re(fifo_eol_re),
        .fifo_read_level(NLW_COUPLER_INST_fifo_read_level_UNCONNECTED[10:0]),
        .fifo_sof_dly(fifo_sof_dly),
        .\gen_wr_a.gen_word_narrow.mem_reg (COUPLER_INST_n_41),
        .\grdc.rd_data_count_i_reg[6] (COUPLER_INST_n_43),
        .overflow(NLW_COUPLER_INST_overflow_UNCONNECTED),
        .s_axis_video_tready(s_axis_video_tready),
        .s_axis_video_tvalid(s_axis_video_tvalid),
        .underflow(NLW_COUPLER_INST_underflow_UNCONNECTED));
  design_2_v_axi4s_vid_out_0_0__v_axi4s_vid_out_v4_0_10_formatter FORMATTER_INST
       (.D(fifo_data),
        .E(rd_en_i),
        .SR(in_de_mux0),
        .aclk(aclk),
        .aresetn(NLW_FORMATTER_INST_aresetn_UNCONNECTED),
        .fivid_reset_full_frame(fivid_reset_full_frame),
        .src_in(\^locked ),
        .vid_active_video(vid_active_video),
        .vid_data(vid_data),
        .vid_field_id(NLW_FORMATTER_INST_vid_field_id_UNCONNECTED),
        .vid_hblank(NLW_FORMATTER_INST_vid_hblank_UNCONNECTED),
        .vid_hsync(vid_hsync),
        .vid_io_out_ce(vid_io_out_ce),
        .vid_vblank(NLW_FORMATTER_INST_vid_vblank_UNCONNECTED),
        .vid_vsync(vid_vsync),
        .vtg_active_video(vtg_active_video),
        .vtg_field_id(NLW_FORMATTER_INST_vtg_field_id_UNCONNECTED),
        .vtg_hblank(NLW_FORMATTER_INST_vtg_hblank_UNCONNECTED),
        .vtg_hsync(vtg_hsync),
        .vtg_vblank(vtg_vblank),
        .vtg_vsync(vtg_vsync));
  design_2_v_axi4s_vid_out_0_0__v_axi4s_vid_out_v4_0_10_sync SYNC_INST
       (.E(rd_en_i),
        .\FSM_sequential_state_reg[0]_0 (COUPLER_INST_n_41),
        .\FSM_sequential_state_reg[2]_0 (COUPLER_INST_n_43),
        .SR(NLW_SYNC_INST_SR_UNCONNECTED[0]),
        .aclk(aclk),
        .aresetn(NLW_SYNC_INST_aresetn_UNCONNECTED),
        .dout({fifo_fid,fifo_sof,fifo_eol}),
        .empty(NLW_SYNC_INST_empty_UNCONNECTED),
        .fifo_eol_dly(fifo_eol_dly),
        .fifo_eol_re(fifo_eol_re),
        .fifo_sof_dly(fifo_sof_dly),
        .fivid_reset_full_frame(fivid_reset_full_frame),
        .locked_reg_0(in_de_mux0),
        .src_in(\^locked ),
        .status(NLW_SYNC_INST_status_UNCONNECTED[24:0]),
        .vid_io_out_ce(vid_io_out_ce),
        .vtg_active_video(vtg_active_video),
        .vtg_ce(vtg_ce),
        .vtg_field_id(NLW_SYNC_INST_vtg_field_id_UNCONNECTED),
        .vtg_vsync(vtg_vsync));
endmodule

(* ORIG_REF_NAME = "v_axi4s_vid_out_v4_0_10_coupler" *) 
module design_2_v_axi4s_vid_out_0_0__v_axi4s_vid_out_v4_0_10_coupler
   (overflow,
    dout,
    empty,
    fifo_read_level,
    underflow,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    s_axis_video_tready,
    \grdc.rd_data_count_i_reg[6] ,
    fifo_eol_re,
    SR,
    aclk,
    din,
    E,
    fifo_sof_dly,
    s_axis_video_tvalid,
    aclken,
    aresetn,
    fifo_eol_dly);
  output overflow;
  output [26:0]dout;
  output empty;
  output [10:0]fifo_read_level;
  output underflow;
  output \gen_wr_a.gen_word_narrow.mem_reg ;
  output s_axis_video_tready;
  output \grdc.rd_data_count_i_reg[6] ;
  output fifo_eol_re;
  input [0:0]SR;
  input aclk;
  input [26:0]din;
  input [0:0]E;
  input fifo_sof_dly;
  input s_axis_video_tvalid;
  input aclken;
  input aresetn;
  input fifo_eol_dly;

  wire [0:0]E;
  wire aclk;
  wire [26:0]din;
  wire [26:0]dout;
  wire fifo_eol_dly;
  wire fifo_eol_re;
  wire fifo_sof_dly;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire \grdc.rd_data_count_i_reg[6] ;
  wire s_axis_video_tready;
  wire s_axis_video_tvalid;
  wire \NLW_generate_sync_fifo.FIFO_INST_aclken_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_aresetn_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_empty_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_overflow_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_underflow_UNCONNECTED ;
  wire [0:0]\NLW_generate_sync_fifo.FIFO_INST_SR_UNCONNECTED ;
  wire [10:0]\NLW_generate_sync_fifo.FIFO_INST_fifo_read_level_UNCONNECTED ;

  design_2_v_axi4s_vid_out_0_0__v_axi4s_vid_out_v4_0_10_fifo_sync \generate_sync_fifo.FIFO_INST 
       (.E(E),
        .SR(\NLW_generate_sync_fifo.FIFO_INST_SR_UNCONNECTED [0]),
        .aclk(aclk),
        .aclken(\NLW_generate_sync_fifo.FIFO_INST_aclken_UNCONNECTED ),
        .aresetn(\NLW_generate_sync_fifo.FIFO_INST_aresetn_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(\NLW_generate_sync_fifo.FIFO_INST_empty_UNCONNECTED ),
        .fifo_eol_dly(fifo_eol_dly),
        .fifo_eol_re(fifo_eol_re),
        .fifo_read_level(\NLW_generate_sync_fifo.FIFO_INST_fifo_read_level_UNCONNECTED [10:0]),
        .fifo_sof_dly(fifo_sof_dly),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg ),
        .\grdc.rd_data_count_i_reg[6] (\grdc.rd_data_count_i_reg[6] ),
        .overflow(\NLW_generate_sync_fifo.FIFO_INST_overflow_UNCONNECTED ),
        .s_axis_video_tready(s_axis_video_tready),
        .s_axis_video_tvalid(s_axis_video_tvalid),
        .underflow(\NLW_generate_sync_fifo.FIFO_INST_underflow_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "v_axi4s_vid_out_v4_0_10_fifo_sync" *) 
module design_2_v_axi4s_vid_out_0_0__v_axi4s_vid_out_v4_0_10_fifo_sync
   (overflow,
    dout,
    empty,
    fifo_read_level,
    underflow,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    s_axis_video_tready,
    \grdc.rd_data_count_i_reg[6] ,
    fifo_eol_re,
    SR,
    aclk,
    din,
    E,
    fifo_sof_dly,
    s_axis_video_tvalid,
    aclken,
    aresetn,
    fifo_eol_dly);
  output overflow;
  output [26:0]dout;
  output empty;
  output [10:0]fifo_read_level;
  output underflow;
  output \gen_wr_a.gen_word_narrow.mem_reg ;
  output s_axis_video_tready;
  output \grdc.rd_data_count_i_reg[6] ;
  output fifo_eol_re;
  input [0:0]SR;
  input aclk;
  input [26:0]din;
  input [0:0]E;
  input fifo_sof_dly;
  input s_axis_video_tvalid;
  input aclken;
  input aresetn;
  input fifo_eol_dly;

  wire [0:0]E;
  wire \FSM_sequential_state[2]_i_7_n_0 ;
  wire aclk;
  wire [26:0]din;
  wire [26:0]dout;
  wire fifo_eol_dly;
  wire fifo_eol_re;
  wire [10:0]\^fifo_read_level ;
  wire fifo_sof_dly;
  wire full_i;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire \grdc.rd_data_count_i_reg[6] ;
  wire s_axis_video_tready;
  wire s_axis_video_tvalid;
  wire wr_en_i;
  wire wr_rst_busy_i;
  wire NLW_XPM_FIFO_SYNC_INST_almost_empty_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_almost_full_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_data_valid_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_dbiterr_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_empty_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_injectdbiterr_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_injectsbiterr_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_overflow_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_prog_empty_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_prog_full_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_rd_rst_busy_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_rst_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_sbiterr_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_sleep_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_underflow_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_wr_ack_UNCONNECTED;
  wire [1:0]NLW_XPM_FIFO_SYNC_INST_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_XPM_FIFO_SYNC_INST_wr_data_count_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(\FSM_sequential_state[2]_i_7_n_0 ),
        .I1(\^fifo_read_level [6]),
        .I2(\^fifo_read_level [4]),
        .I3(\^fifo_read_level [8]),
        .I4(\^fifo_read_level [5]),
        .O(\grdc.rd_data_count_i_reg[6] ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \FSM_sequential_state[2]_i_7 
       (.I0(\^fifo_read_level [9]),
        .I1(\^fifo_read_level [2]),
        .I2(\^fifo_read_level [3]),
        .I3(\^fifo_read_level [7]),
        .I4(\^fifo_read_level [10]),
        .O(\FSM_sequential_state[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state[3]_i_8 
       (.I0(dout[25]),
        .I1(fifo_sof_dly),
        .O(\gen_wr_a.gen_word_narrow.mem_reg ));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0000011100000111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "1024" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "11" *) 
  (* READ_DATA_WIDTH = "27" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "27" *) 
  (* WR_DATA_COUNT_WIDTH = "11" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_2_v_axi4s_vid_out_0_0__xpm_fifo_sync XPM_FIFO_SYNC_INST
       (.almost_empty(NLW_XPM_FIFO_SYNC_INST_almost_empty_UNCONNECTED),
        .almost_full(NLW_XPM_FIFO_SYNC_INST_almost_full_UNCONNECTED),
        .data_valid(NLW_XPM_FIFO_SYNC_INST_data_valid_UNCONNECTED),
        .dbiterr(NLW_XPM_FIFO_SYNC_INST_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(NLW_XPM_FIFO_SYNC_INST_empty_UNCONNECTED),
        .full(full_i),
        .injectdbiterr(NLW_XPM_FIFO_SYNC_INST_injectdbiterr_UNCONNECTED),
        .injectsbiterr(NLW_XPM_FIFO_SYNC_INST_injectsbiterr_UNCONNECTED),
        .overflow(NLW_XPM_FIFO_SYNC_INST_overflow_UNCONNECTED),
        .prog_empty(NLW_XPM_FIFO_SYNC_INST_prog_empty_UNCONNECTED),
        .prog_full(NLW_XPM_FIFO_SYNC_INST_prog_full_UNCONNECTED),
        .rd_data_count({\^fifo_read_level [10:2],NLW_XPM_FIFO_SYNC_INST_rd_data_count_UNCONNECTED[1:0]}),
        .rd_en(E),
        .rd_rst_busy(NLW_XPM_FIFO_SYNC_INST_rd_rst_busy_UNCONNECTED),
        .rst(NLW_XPM_FIFO_SYNC_INST_rst_UNCONNECTED),
        .sbiterr(NLW_XPM_FIFO_SYNC_INST_sbiterr_UNCONNECTED),
        .sleep(NLW_XPM_FIFO_SYNC_INST_sleep_UNCONNECTED),
        .underflow(NLW_XPM_FIFO_SYNC_INST_underflow_UNCONNECTED),
        .wr_ack(NLW_XPM_FIFO_SYNC_INST_wr_ack_UNCONNECTED),
        .wr_clk(aclk),
        .wr_data_count(NLW_XPM_FIFO_SYNC_INST_wr_data_count_UNCONNECTED[10:0]),
        .wr_en(wr_en_i),
        .wr_rst_busy(wr_rst_busy_i));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h02)) 
    XPM_FIFO_SYNC_INST_i_2
       (.I0(s_axis_video_tvalid),
        .I1(full_i),
        .I2(wr_rst_busy_i),
        .O(wr_en_i));
  LUT2 #(
    .INIT(4'h2)) 
    fifo_eol_re_dly_i_1
       (.I0(dout[24]),
        .I1(fifo_eol_dly),
        .O(fifo_eol_re));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axis_video_tready_INST_0
       (.I0(wr_rst_busy_i),
        .I1(full_i),
        .O(s_axis_video_tready));
endmodule

(* ORIG_REF_NAME = "v_axi4s_vid_out_v4_0_10_formatter" *) 
module design_2_v_axi4s_vid_out_0_0__v_axi4s_vid_out_v4_0_10_formatter
   (vid_active_video,
    vid_vsync,
    vid_hsync,
    vid_vblank,
    vid_hblank,
    vid_field_id,
    fivid_reset_full_frame,
    vid_data,
    SR,
    vid_io_out_ce,
    vtg_active_video,
    aclk,
    vtg_vsync,
    vtg_hsync,
    vtg_vblank,
    vtg_hblank,
    vtg_field_id,
    aresetn,
    src_in,
    E,
    D);
  output vid_active_video;
  output vid_vsync;
  output vid_hsync;
  output vid_vblank;
  output vid_hblank;
  output vid_field_id;
  output fivid_reset_full_frame;
  output [23:0]vid_data;
  input [0:0]SR;
  input vid_io_out_ce;
  input vtg_active_video;
  input aclk;
  input vtg_vsync;
  input vtg_hsync;
  input vtg_vblank;
  input vtg_hblank;
  input vtg_field_id;
  input aresetn;
  input src_in;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire aclk;
  wire fivid_reset_full_frame;
  wire fivid_reset_full_frame_i_1_n_0;
  wire src_in;
  wire vblank_rising;
  wire vblank_rising_i_1_n_0;
  wire vid_active_video;
  wire [23:0]vid_data;
  wire vid_hsync;
  wire vid_io_out_ce;
  wire vid_vsync;
  wire vtg_active_video;
  wire vtg_hsync;
  wire vtg_vblank;
  wire vtg_vblank_1;
  wire vtg_vsync;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    fivid_reset_full_frame_i_1
       (.I0(src_in),
        .I1(fivid_reset_full_frame),
        .I2(vblank_rising),
        .O(fivid_reset_full_frame_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fivid_reset_full_frame_reg
       (.C(aclk),
        .CE(1'b1),
        .D(fivid_reset_full_frame_i_1_n_0),
        .Q(fivid_reset_full_frame),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(vid_data[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(vid_data[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(D[11]),
        .Q(vid_data[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(D[12]),
        .Q(vid_data[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(D[13]),
        .Q(vid_data[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(D[14]),
        .Q(vid_data[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(D[15]),
        .Q(vid_data[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(D[16]),
        .Q(vid_data[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(D[17]),
        .Q(vid_data[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(D[18]),
        .Q(vid_data[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(D[19]),
        .Q(vid_data[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(vid_data[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(D[20]),
        .Q(vid_data[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(D[21]),
        .Q(vid_data[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(D[22]),
        .Q(vid_data[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(D[23]),
        .Q(vid_data[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(vid_data[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(vid_data[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(vid_data[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(vid_data[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(vid_data[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(vid_data[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(vid_data[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \in_data_mux_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(vid_data[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    in_de_mux_reg
       (.C(aclk),
        .CE(vid_io_out_ce),
        .D(vtg_active_video),
        .Q(vid_active_video),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    in_hsync_mux_reg
       (.C(aclk),
        .CE(vid_io_out_ce),
        .D(vtg_hsync),
        .Q(vid_hsync),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    in_vsync_mux_reg
       (.C(aclk),
        .CE(vid_io_out_ce),
        .D(vtg_vsync),
        .Q(vid_vsync),
        .R(SR));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    vblank_rising_i_1
       (.I0(vtg_vblank),
        .I1(vtg_vblank_1),
        .O(vblank_rising_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    vblank_rising_reg
       (.C(aclk),
        .CE(1'b1),
        .D(vblank_rising_i_1_n_0),
        .Q(vblank_rising),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    vtg_vblank_1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(vtg_vblank),
        .Q(vtg_vblank_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "v_axi4s_vid_out_v4_0_10_sync" *) 
module design_2_v_axi4s_vid_out_0_0__v_axi4s_vid_out_v4_0_10_sync
   (SR,
    fifo_eol_dly,
    fifo_sof_dly,
    src_in,
    E,
    vtg_ce,
    locked_reg_0,
    status,
    vid_io_out_ce,
    vtg_active_video,
    aclk,
    vtg_vsync,
    dout,
    fifo_eol_re,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[2]_0 ,
    empty,
    aresetn,
    vtg_field_id,
    fivid_reset_full_frame);
  output [0:0]SR;
  output fifo_eol_dly;
  output fifo_sof_dly;
  output src_in;
  output [0:0]E;
  output vtg_ce;
  output [0:0]locked_reg_0;
  output [24:0]status;
  input vid_io_out_ce;
  input vtg_active_video;
  input aclk;
  input vtg_vsync;
  input [2:0]dout;
  input fifo_eol_re;
  input \FSM_sequential_state_reg[0]_0 ;
  input \FSM_sequential_state_reg[2]_0 ;
  input empty;
  input aresetn;
  input vtg_field_id;
  input fivid_reset_full_frame;

  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[0]_i_2_n_0 ;
  wire \FSM_sequential_state[0]_i_3_n_0 ;
  wire \FSM_sequential_state[0]_i_4_n_0 ;
  wire \FSM_sequential_state[0]_i_5_n_0 ;
  wire \FSM_sequential_state[0]_i_6_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[1]_i_5_n_0 ;
  wire \FSM_sequential_state[1]_i_6_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_6_n_0 ;
  wire \FSM_sequential_state[3]_i_10_n_0 ;
  wire \FSM_sequential_state[3]_i_11_n_0 ;
  wire \FSM_sequential_state[3]_i_12_n_0 ;
  wire \FSM_sequential_state[3]_i_13_n_0 ;
  wire \FSM_sequential_state[3]_i_14_n_0 ;
  wire \FSM_sequential_state[3]_i_15_n_0 ;
  wire \FSM_sequential_state[3]_i_16_n_0 ;
  wire \FSM_sequential_state[3]_i_17_n_0 ;
  wire \FSM_sequential_state[3]_i_18_n_0 ;
  wire \FSM_sequential_state[3]_i_19_n_0 ;
  wire \FSM_sequential_state[3]_i_1_n_0 ;
  wire \FSM_sequential_state[3]_i_20_n_0 ;
  wire \FSM_sequential_state[3]_i_21_n_0 ;
  wire \FSM_sequential_state[3]_i_22_n_0 ;
  wire \FSM_sequential_state[3]_i_23_n_0 ;
  wire \FSM_sequential_state[3]_i_24_n_0 ;
  wire \FSM_sequential_state[3]_i_2_n_0 ;
  wire \FSM_sequential_state[3]_i_3_n_0 ;
  wire \FSM_sequential_state[3]_i_4_n_0 ;
  wire \FSM_sequential_state[3]_i_5_n_0 ;
  wire \FSM_sequential_state[3]_i_6_n_0 ;
  wire \FSM_sequential_state[3]_i_7_n_0 ;
  wire \FSM_sequential_state[3]_i_9_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire [0:0]\^SR ;
  wire aclk;
  wire [2:0]dout;
  wire fifo_eol_cnt1;
  wire \fifo_eol_cnt[0]_i_1_n_0 ;
  wire \fifo_eol_cnt[0]_i_4_n_0 ;
  wire [12:0]fifo_eol_cnt_reg;
  wire \fifo_eol_cnt_reg[0]_i_3_n_0 ;
  wire \fifo_eol_cnt_reg[0]_i_3_n_4 ;
  wire \fifo_eol_cnt_reg[0]_i_3_n_5 ;
  wire \fifo_eol_cnt_reg[0]_i_3_n_6 ;
  wire \fifo_eol_cnt_reg[0]_i_3_n_7 ;
  wire \fifo_eol_cnt_reg[12]_i_1_n_7 ;
  wire \fifo_eol_cnt_reg[4]_i_1_n_0 ;
  wire \fifo_eol_cnt_reg[4]_i_1_n_4 ;
  wire \fifo_eol_cnt_reg[4]_i_1_n_5 ;
  wire \fifo_eol_cnt_reg[4]_i_1_n_6 ;
  wire \fifo_eol_cnt_reg[4]_i_1_n_7 ;
  wire \fifo_eol_cnt_reg[8]_i_1_n_0 ;
  wire \fifo_eol_cnt_reg[8]_i_1_n_4 ;
  wire \fifo_eol_cnt_reg[8]_i_1_n_5 ;
  wire \fifo_eol_cnt_reg[8]_i_1_n_6 ;
  wire \fifo_eol_cnt_reg[8]_i_1_n_7 ;
  wire fifo_eol_dly;
  wire fifo_eol_re;
  wire fifo_eol_re_dly;
  wire \fifo_pix_cnt_dly[12]_i_3_n_0 ;
  wire \fifo_pix_cnt_dly[12]_i_5_n_0 ;
  wire \fifo_pix_cnt_dly[12]_i_6_n_0 ;
  wire fifo_sof_cnt;
  wire \fifo_sof_cnt[6]_i_2_n_0 ;
  wire \fifo_sof_cnt[7]_i_2_n_0 ;
  wire [7:0]fifo_sof_cnt_reg;
  wire fifo_sof_dly;
  wire fivid_reset_full_frame;
  wire [0:0]locked_reg_0;
  wire [7:0]p_0_in;
  wire [7:0]p_0_in__0;
  wire p_3_in;
  wire sof_ignore;
  wire sof_ignore0;
  wire sof_ignore_i_1_n_0;
  wire src_in;
  wire [3:0]state;
  wire \status_reg[5]_i_2_n_0 ;
  wire \status_reg[7]_i_2_n_0 ;
  wire \status_reg[8]_i_2_n_0 ;
  wire \status_reg[8]_i_3_n_0 ;
  wire vid_io_out_ce;
  wire vtg_active_video;
  wire vtg_ce;
  wire vtg_de_dly;
  wire vtg_lag;
  wire \vtg_lag[0]_i_4_n_0 ;
  wire [9:0]vtg_lag_reg;
  wire \vtg_lag_reg[0]_i_3_n_0 ;
  wire \vtg_lag_reg[0]_i_3_n_4 ;
  wire \vtg_lag_reg[0]_i_3_n_5 ;
  wire \vtg_lag_reg[0]_i_3_n_6 ;
  wire \vtg_lag_reg[0]_i_3_n_7 ;
  wire \vtg_lag_reg[12]_i_1_n_0 ;
  wire \vtg_lag_reg[12]_i_1_n_4 ;
  wire \vtg_lag_reg[12]_i_1_n_5 ;
  wire \vtg_lag_reg[12]_i_1_n_6 ;
  wire \vtg_lag_reg[12]_i_1_n_7 ;
  wire \vtg_lag_reg[16]_i_1_n_0 ;
  wire \vtg_lag_reg[16]_i_1_n_4 ;
  wire \vtg_lag_reg[16]_i_1_n_5 ;
  wire \vtg_lag_reg[16]_i_1_n_6 ;
  wire \vtg_lag_reg[16]_i_1_n_7 ;
  wire \vtg_lag_reg[20]_i_1_n_0 ;
  wire \vtg_lag_reg[20]_i_1_n_4 ;
  wire \vtg_lag_reg[20]_i_1_n_5 ;
  wire \vtg_lag_reg[20]_i_1_n_6 ;
  wire \vtg_lag_reg[20]_i_1_n_7 ;
  wire \vtg_lag_reg[24]_i_1_n_0 ;
  wire \vtg_lag_reg[24]_i_1_n_4 ;
  wire \vtg_lag_reg[24]_i_1_n_5 ;
  wire \vtg_lag_reg[24]_i_1_n_6 ;
  wire \vtg_lag_reg[24]_i_1_n_7 ;
  wire \vtg_lag_reg[28]_i_1_n_4 ;
  wire \vtg_lag_reg[28]_i_1_n_5 ;
  wire \vtg_lag_reg[28]_i_1_n_6 ;
  wire \vtg_lag_reg[28]_i_1_n_7 ;
  wire \vtg_lag_reg[4]_i_1_n_0 ;
  wire \vtg_lag_reg[4]_i_1_n_4 ;
  wire \vtg_lag_reg[4]_i_1_n_5 ;
  wire \vtg_lag_reg[4]_i_1_n_6 ;
  wire \vtg_lag_reg[4]_i_1_n_7 ;
  wire \vtg_lag_reg[8]_i_1_n_0 ;
  wire \vtg_lag_reg[8]_i_1_n_4 ;
  wire \vtg_lag_reg[8]_i_1_n_5 ;
  wire \vtg_lag_reg[8]_i_1_n_6 ;
  wire \vtg_lag_reg[8]_i_1_n_7 ;
  wire [31:10]vtg_lag_reg__0;
  wire vtg_sof;
  wire vtg_sof_cnt0;
  wire \vtg_sof_cnt[2]_i_1_n_0 ;
  wire \vtg_sof_cnt[6]_i_2_n_0 ;
  wire \vtg_sof_cnt[7]_i_4_n_0 ;
  wire [7:0]vtg_sof_cnt_reg;
  wire vtg_sof_dly;
  wire vtg_vsync;
  wire vtg_vsync_bp_i_1_n_0;
  wire vtg_vsync_bp_reg_n_0;
  wire vtg_vsync_dly;
  wire [2:0]\NLW_fifo_eol_cnt_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_fifo_eol_cnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_fifo_eol_cnt_reg[12]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_fifo_eol_cnt_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_fifo_eol_cnt_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_vtg_lag_reg[0]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_vtg_lag_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_vtg_lag_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_vtg_lag_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_vtg_lag_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_vtg_lag_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_vtg_lag_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_vtg_lag_reg[8]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\FSM_sequential_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_state[0]_i_3_n_0 ),
        .I2(\FSM_sequential_state[0]_i_4_n_0 ),
        .I3(\FSM_sequential_state[3]_i_4_n_0 ),
        .I4(\FSM_sequential_state[0]_i_5_n_0 ),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFF0000A8AA0000)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(\FSM_sequential_state[2]_i_3_n_0 ),
        .I1(fifo_eol_re_dly),
        .I2(vtg_active_video),
        .I3(vtg_de_dly),
        .I4(state[1]),
        .I5(\FSM_sequential_state[3]_i_14_n_0 ),
        .O(\FSM_sequential_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F3F0FAF000)) 
    \FSM_sequential_state[0]_i_3 
       (.I0(\FSM_sequential_state[3]_i_12_n_0 ),
        .I1(\FSM_sequential_state[1]_i_4_n_0 ),
        .I2(state[2]),
        .I3(state[3]),
        .I4(state[0]),
        .I5(state[1]),
        .O(\FSM_sequential_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h05050011F5050011)) 
    \FSM_sequential_state[0]_i_4 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(vtg_active_video),
        .I3(state[3]),
        .I4(state[0]),
        .I5(\FSM_sequential_state_reg[0]_0 ),
        .O(\FSM_sequential_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4000444044444444)) 
    \FSM_sequential_state[0]_i_5 
       (.I0(\status_reg[8]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(fifo_eol_re_dly),
        .I3(\FSM_sequential_state[0]_i_6_n_0 ),
        .I4(vtg_sof_dly),
        .I5(state[1]),
        .O(\FSM_sequential_state[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state[0]_i_6 
       (.I0(vtg_active_video),
        .I1(vtg_de_dly),
        .O(\FSM_sequential_state[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2F2FF)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\FSM_sequential_state[1]_i_2_n_0 ),
        .I1(\FSM_sequential_state[3]_i_4_n_0 ),
        .I2(\FSM_sequential_state[1]_i_3_n_0 ),
        .I3(\FSM_sequential_state[1]_i_4_n_0 ),
        .I4(\status_reg[8]_i_3_n_0 ),
        .I5(\FSM_sequential_state[1]_i_5_n_0 ),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1191008000000000)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(state[3]),
        .I1(state[0]),
        .I2(fifo_sof_dly),
        .I3(dout[1]),
        .I4(fifo_eol_re_dly),
        .I5(\status_reg[5]_i_2_n_0 ),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04420440)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[3]),
        .I4(\FSM_sequential_state_reg[2]_0 ),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2F)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(vtg_de_dly),
        .I1(vtg_active_video),
        .I2(fifo_eol_re_dly),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4444440440444404)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(\status_reg[8]_i_3_n_0 ),
        .I1(\FSM_sequential_state[1]_i_6_n_0 ),
        .I2(state[3]),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(vtg_sof_dly),
        .I5(sof_ignore),
        .O(\FSM_sequential_state[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_state[1]_i_6 
       (.I0(vtg_de_dly),
        .I1(vtg_active_video),
        .I2(fifo_eol_re_dly),
        .O(\FSM_sequential_state[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAAE)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(\FSM_sequential_state[2]_i_2_n_0 ),
        .I1(\FSM_sequential_state[2]_i_3_n_0 ),
        .I2(\status_reg[8]_i_3_n_0 ),
        .I3(vtg_sof_dly),
        .I4(\FSM_sequential_state[3]_i_7_n_0 ),
        .I5(\FSM_sequential_state[2]_i_4_n_0 ),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0500000000000030)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(\FSM_sequential_state[1]_i_4_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(state[3]),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(state[3]),
        .I1(state[0]),
        .I2(fifo_sof_dly),
        .I3(dout[1]),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0FF2020A0A02020)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(p_3_in),
        .I1(fifo_sof_dly),
        .I2(vtg_sof_dly),
        .I3(dout[2]),
        .I4(dout[1]),
        .I5(\FSM_sequential_state[2]_i_6_n_0 ),
        .O(\FSM_sequential_state[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_state[2]_i_6 
       (.I0(state[0]),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[1]),
        .O(\FSM_sequential_state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \FSM_sequential_state[3]_i_1 
       (.I0(\FSM_sequential_state[3]_i_2_n_0 ),
        .I1(\FSM_sequential_state[3]_i_3_n_0 ),
        .I2(\FSM_sequential_state[3]_i_4_n_0 ),
        .I3(\FSM_sequential_state[3]_i_5_n_0 ),
        .I4(\FSM_sequential_state[3]_i_6_n_0 ),
        .I5(\FSM_sequential_state[3]_i_7_n_0 ),
        .O(\FSM_sequential_state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \FSM_sequential_state[3]_i_10 
       (.I0(\FSM_sequential_state[3]_i_16_n_0 ),
        .I1(\FSM_sequential_state[3]_i_17_n_0 ),
        .I2(\FSM_sequential_state[3]_i_18_n_0 ),
        .I3(vtg_lag_reg__0[12]),
        .I4(vtg_lag_reg__0[13]),
        .O(\FSM_sequential_state[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[3]_i_11 
       (.I0(vtg_lag_reg__0[25]),
        .I1(vtg_lag_reg__0[24]),
        .I2(vtg_lag_reg__0[23]),
        .I3(vtg_lag_reg__0[22]),
        .O(\FSM_sequential_state[3]_i_11_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \FSM_sequential_state[3]_i_12 
       (.I0(vtg_vsync_bp_reg_n_0),
        .I1(vtg_de_dly),
        .I2(vtg_active_video),
        .O(\FSM_sequential_state[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h004000B0)) 
    \FSM_sequential_state[3]_i_13 
       (.I0(vtg_active_video),
        .I1(vtg_de_dly),
        .I2(state[1]),
        .I3(state[2]),
        .I4(fifo_eol_re_dly),
        .O(\FSM_sequential_state[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8A8A800)) 
    \FSM_sequential_state[3]_i_14 
       (.I0(\FSM_sequential_state[3]_i_19_n_0 ),
        .I1(\FSM_sequential_state[3]_i_20_n_0 ),
        .I2(\FSM_sequential_state[3]_i_21_n_0 ),
        .I3(\FSM_sequential_state[3]_i_22_n_0 ),
        .I4(\FSM_sequential_state[3]_i_23_n_0 ),
        .I5(\FSM_sequential_state[3]_i_24_n_0 ),
        .O(\FSM_sequential_state[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[3]_i_15 
       (.I0(vtg_lag_reg__0[29]),
        .I1(vtg_lag_reg__0[28]),
        .I2(vtg_lag_reg__0[27]),
        .I3(vtg_lag_reg__0[26]),
        .O(\FSM_sequential_state[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[3]_i_16 
       (.I0(vtg_lag_reg__0[14]),
        .I1(vtg_lag_reg__0[15]),
        .I2(vtg_lag_reg__0[16]),
        .I3(vtg_lag_reg__0[17]),
        .I4(vtg_lag_reg__0[19]),
        .I5(vtg_lag_reg__0[18]),
        .O(\FSM_sequential_state[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[3]_i_17 
       (.I0(vtg_lag_reg[4]),
        .I1(vtg_lag_reg[5]),
        .I2(vtg_lag_reg[6]),
        .I3(vtg_lag_reg[7]),
        .I4(vtg_lag_reg[9]),
        .I5(vtg_lag_reg[8]),
        .O(\FSM_sequential_state[3]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_sequential_state[3]_i_18 
       (.I0(vtg_lag_reg[1]),
        .I1(vtg_lag_reg[0]),
        .I2(vtg_lag_reg[3]),
        .I3(vtg_lag_reg[2]),
        .O(\FSM_sequential_state[3]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \FSM_sequential_state[3]_i_19 
       (.I0(state[0]),
        .I1(state[3]),
        .I2(vtg_sof_dly),
        .I3(fifo_sof_dly),
        .I4(dout[1]),
        .O(\FSM_sequential_state[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000028000000)) 
    \FSM_sequential_state[3]_i_2 
       (.I0(\FSM_sequential_state[1]_i_4_n_0 ),
        .I1(vtg_sof_dly),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(state[0]),
        .I4(state[3]),
        .I5(\status_reg[8]_i_3_n_0 ),
        .O(\FSM_sequential_state[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \FSM_sequential_state[3]_i_20 
       (.I0(vtg_sof_cnt_reg[4]),
        .I1(vtg_sof_cnt_reg[3]),
        .I2(vtg_sof_cnt_reg[1]),
        .I3(vtg_sof_cnt_reg[0]),
        .O(\FSM_sequential_state[3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[3]_i_21 
       (.I0(vtg_sof_cnt_reg[7]),
        .I1(vtg_sof_cnt_reg[2]),
        .I2(vtg_sof_cnt_reg[6]),
        .I3(vtg_sof_cnt_reg[5]),
        .O(\FSM_sequential_state[3]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[3]_i_22 
       (.I0(fifo_sof_cnt_reg[7]),
        .I1(fifo_sof_cnt_reg[6]),
        .I2(fifo_sof_cnt_reg[5]),
        .I3(fifo_sof_cnt_reg[4]),
        .O(\FSM_sequential_state[3]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \FSM_sequential_state[3]_i_23 
       (.I0(fifo_sof_cnt_reg[3]),
        .I1(fifo_sof_cnt_reg[2]),
        .I2(fifo_sof_cnt_reg[1]),
        .I3(fifo_sof_cnt_reg[0]),
        .O(\FSM_sequential_state[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0100010000000100)) 
    \FSM_sequential_state[3]_i_24 
       (.I0(state[0]),
        .I1(state[3]),
        .I2(sof_ignore),
        .I3(vtg_sof_dly),
        .I4(fifo_sof_dly),
        .I5(dout[1]),
        .O(\FSM_sequential_state[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000808A)) 
    \FSM_sequential_state[3]_i_3 
       (.I0(state[3]),
        .I1(state[0]),
        .I2(dout[1]),
        .I3(fifo_sof_dly),
        .I4(state[2]),
        .I5(state[1]),
        .O(\FSM_sequential_state[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_state[3]_i_4 
       (.I0(\FSM_sequential_state[3]_i_9_n_0 ),
        .I1(vtg_lag_reg__0[21]),
        .I2(vtg_lag_reg__0[20]),
        .I3(\FSM_sequential_state[3]_i_10_n_0 ),
        .I4(\FSM_sequential_state[3]_i_11_n_0 ),
        .O(\FSM_sequential_state[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3400040034003400)) 
    \FSM_sequential_state[3]_i_5 
       (.I0(\FSM_sequential_state[3]_i_12_n_0 ),
        .I1(state[0]),
        .I2(state[3]),
        .I3(\status_reg[5]_i_2_n_0 ),
        .I4(dout[2]),
        .I5(dout[1]),
        .O(\FSM_sequential_state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000000010000)) 
    \FSM_sequential_state[3]_i_6 
       (.I0(\status_reg[7]_i_2_n_0 ),
        .I1(sof_ignore),
        .I2(vtg_sof_dly),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\FSM_sequential_state[3]_i_13_n_0 ),
        .I5(\FSM_sequential_state[3]_i_14_n_0 ),
        .O(\FSM_sequential_state[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \FSM_sequential_state[3]_i_7 
       (.I0(state[0]),
        .I1(state[3]),
        .I2(\status_reg[8]_i_3_n_0 ),
        .I3(fifo_eol_re_dly),
        .I4(vtg_active_video),
        .I5(vtg_de_dly),
        .O(\FSM_sequential_state[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_state[3]_i_9 
       (.I0(vtg_lag_reg__0[30]),
        .I1(vtg_lag_reg__0[31]),
        .I2(vtg_lag_reg__0[10]),
        .I3(vtg_lag_reg__0[11]),
        .I4(\FSM_sequential_state[3]_i_15_n_0 ),
        .O(\FSM_sequential_state[3]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "C_SYNC_FALN_EOL_LAGGING:0011,C_SYNC_FALN_EOL_LEADING:0000,C_SYNC_CALN_SOF_FIFO:0100,C_SYNC_LALN_SOF_LEADING:0110,C_SYNC_LALN_SOF_LAGGING:0101,C_SYNC_LALN_EOL_LAGGING:0111,C_SYNC_CALN_SOF_VTG:1000,C_SYNC_IDLE:0001,C_SYNC_LALN_EOL_LEADING:1100,C_SYNC_FALN_ACTIVE:0010,C_SYNC_FALN_LOCK:1011,C_SYNC_FALN_SOF_LAGGING:1010,C_SYNC_FALN_SOF_LEADING:1001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_sequential_state_reg[0] 
       (.C(aclk),
        .CE(vid_io_out_ce),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]),
        .S(\^SR ));
  (* FSM_ENCODED_STATES = "C_SYNC_FALN_EOL_LAGGING:0011,C_SYNC_FALN_EOL_LEADING:0000,C_SYNC_CALN_SOF_FIFO:0100,C_SYNC_LALN_SOF_LEADING:0110,C_SYNC_LALN_SOF_LAGGING:0101,C_SYNC_LALN_EOL_LAGGING:0111,C_SYNC_CALN_SOF_VTG:1000,C_SYNC_IDLE:0001,C_SYNC_LALN_EOL_LEADING:1100,C_SYNC_FALN_ACTIVE:0010,C_SYNC_FALN_LOCK:1011,C_SYNC_FALN_SOF_LAGGING:1010,C_SYNC_FALN_SOF_LEADING:1001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(aclk),
        .CE(vid_io_out_ce),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(\^SR ));
  (* FSM_ENCODED_STATES = "C_SYNC_FALN_EOL_LAGGING:0011,C_SYNC_FALN_EOL_LEADING:0000,C_SYNC_CALN_SOF_FIFO:0100,C_SYNC_LALN_SOF_LEADING:0110,C_SYNC_LALN_SOF_LAGGING:0101,C_SYNC_LALN_EOL_LAGGING:0111,C_SYNC_CALN_SOF_VTG:1000,C_SYNC_IDLE:0001,C_SYNC_LALN_EOL_LEADING:1100,C_SYNC_FALN_ACTIVE:0010,C_SYNC_FALN_LOCK:1011,C_SYNC_FALN_SOF_LAGGING:1010,C_SYNC_FALN_SOF_LEADING:1001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(aclk),
        .CE(vid_io_out_ce),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(\^SR ));
  (* FSM_ENCODED_STATES = "C_SYNC_FALN_EOL_LAGGING:0011,C_SYNC_FALN_EOL_LEADING:0000,C_SYNC_CALN_SOF_FIFO:0100,C_SYNC_LALN_SOF_LEADING:0110,C_SYNC_LALN_SOF_LAGGING:0101,C_SYNC_LALN_EOL_LAGGING:0111,C_SYNC_CALN_SOF_VTG:1000,C_SYNC_IDLE:0001,C_SYNC_LALN_EOL_LEADING:1100,C_SYNC_FALN_ACTIVE:0010,C_SYNC_FALN_LOCK:1011,C_SYNC_FALN_SOF_LAGGING:1010,C_SYNC_FALN_SOF_LEADING:1001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[3] 
       (.C(aclk),
        .CE(vid_io_out_ce),
        .D(\FSM_sequential_state[3]_i_1_n_0 ),
        .Q(state[3]),
        .R(\^SR ));
  (* OPT_MODIFIED = "RETARGET" *) 
  GND GND_1
       (.G(\^SR ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \fifo_eol_cnt[0]_i_1 
       (.I0(fifo_eol_cnt1),
        .I1(dout[1]),
        .I2(fifo_sof_dly),
        .O(\fifo_eol_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_eol_cnt[0]_i_4 
       (.I0(fifo_eol_cnt_reg[0]),
        .O(\fifo_eol_cnt[0]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_eol_cnt_dly[12]_i_1 
       (.I0(fifo_sof_dly),
        .I1(dout[1]),
        .O(fifo_sof_cnt));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fifo_eol_cnt_reg[0] 
       (.C(aclk),
        .CE(fifo_eol_re_dly),
        .D(\fifo_eol_cnt_reg[0]_i_3_n_7 ),
        .Q(fifo_eol_cnt_reg[0]),
        .R(\fifo_eol_cnt[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \fifo_eol_cnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\fifo_eol_cnt_reg[0]_i_3_n_0 ,\NLW_fifo_eol_cnt_reg[0]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\fifo_eol_cnt_reg[0]_i_3_n_4 ,\fifo_eol_cnt_reg[0]_i_3_n_5 ,\fifo_eol_cnt_reg[0]_i_3_n_6 ,\fifo_eol_cnt_reg[0]_i_3_n_7 }),
        .S({fifo_eol_cnt_reg[3:1],\fifo_eol_cnt[0]_i_4_n_0 }));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fifo_eol_cnt_reg[10] 
       (.C(aclk),
        .CE(fifo_eol_re_dly),
        .D(\fifo_eol_cnt_reg[8]_i_1_n_5 ),
        .Q(fifo_eol_cnt_reg[10]),
        .R(\fifo_eol_cnt[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fifo_eol_cnt_reg[11] 
       (.C(aclk),
        .CE(fifo_eol_re_dly),
        .D(\fifo_eol_cnt_reg[8]_i_1_n_4 ),
        .Q(fifo_eol_cnt_reg[11]),
        .R(\fifo_eol_cnt[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fifo_eol_cnt_reg[12] 
       (.C(aclk),
        .CE(fifo_eol_re_dly),
        .D(\fifo_eol_cnt_reg[12]_i_1_n_7 ),
        .Q(fifo_eol_cnt_reg[12]),
        .R(\fifo_eol_cnt[0]_i_1_n_0 ));
  CARRY4 \fifo_eol_cnt_reg[12]_i_1 
       (.CI(\fifo_eol_cnt_reg[8]_i_1_n_0 ),
        .CO(\NLW_fifo_eol_cnt_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_fifo_eol_cnt_reg[12]_i_1_O_UNCONNECTED [3:1],\fifo_eol_cnt_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,fifo_eol_cnt_reg[12]}));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fifo_eol_cnt_reg[1] 
       (.C(aclk),
        .CE(fifo_eol_re_dly),
        .D(\fifo_eol_cnt_reg[0]_i_3_n_6 ),
        .Q(fifo_eol_cnt_reg[1]),
        .R(\fifo_eol_cnt[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fifo_eol_cnt_reg[2] 
       (.C(aclk),
        .CE(fifo_eol_re_dly),
        .D(\fifo_eol_cnt_reg[0]_i_3_n_5 ),
        .Q(fifo_eol_cnt_reg[2]),
        .R(\fifo_eol_cnt[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fifo_eol_cnt_reg[3] 
       (.C(aclk),
        .CE(fifo_eol_re_dly),
        .D(\fifo_eol_cnt_reg[0]_i_3_n_4 ),
        .Q(fifo_eol_cnt_reg[3]),
        .R(\fifo_eol_cnt[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fifo_eol_cnt_reg[4] 
       (.C(aclk),
        .CE(fifo_eol_re_dly),
        .D(\fifo_eol_cnt_reg[4]_i_1_n_7 ),
        .Q(fifo_eol_cnt_reg[4]),
        .R(\fifo_eol_cnt[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \fifo_eol_cnt_reg[4]_i_1 
       (.CI(\fifo_eol_cnt_reg[0]_i_3_n_0 ),
        .CO({\fifo_eol_cnt_reg[4]_i_1_n_0 ,\NLW_fifo_eol_cnt_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\fifo_eol_cnt_reg[4]_i_1_n_4 ,\fifo_eol_cnt_reg[4]_i_1_n_5 ,\fifo_eol_cnt_reg[4]_i_1_n_6 ,\fifo_eol_cnt_reg[4]_i_1_n_7 }),
        .S(fifo_eol_cnt_reg[7:4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fifo_eol_cnt_reg[5] 
       (.C(aclk),
        .CE(fifo_eol_re_dly),
        .D(\fifo_eol_cnt_reg[4]_i_1_n_6 ),
        .Q(fifo_eol_cnt_reg[5]),
        .R(\fifo_eol_cnt[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fifo_eol_cnt_reg[6] 
       (.C(aclk),
        .CE(fifo_eol_re_dly),
        .D(\fifo_eol_cnt_reg[4]_i_1_n_5 ),
        .Q(fifo_eol_cnt_reg[6]),
        .R(\fifo_eol_cnt[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fifo_eol_cnt_reg[7] 
       (.C(aclk),
        .CE(fifo_eol_re_dly),
        .D(\fifo_eol_cnt_reg[4]_i_1_n_4 ),
        .Q(fifo_eol_cnt_reg[7]),
        .R(\fifo_eol_cnt[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fifo_eol_cnt_reg[8] 
       (.C(aclk),
        .CE(fifo_eol_re_dly),
        .D(\fifo_eol_cnt_reg[8]_i_1_n_7 ),
        .Q(fifo_eol_cnt_reg[8]),
        .R(\fifo_eol_cnt[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \fifo_eol_cnt_reg[8]_i_1 
       (.CI(\fifo_eol_cnt_reg[4]_i_1_n_0 ),
        .CO({\fifo_eol_cnt_reg[8]_i_1_n_0 ,\NLW_fifo_eol_cnt_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\fifo_eol_cnt_reg[8]_i_1_n_4 ,\fifo_eol_cnt_reg[8]_i_1_n_5 ,\fifo_eol_cnt_reg[8]_i_1_n_6 ,\fifo_eol_cnt_reg[8]_i_1_n_7 }),
        .S(fifo_eol_cnt_reg[11:8]));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \fifo_eol_cnt_reg[9] 
       (.C(aclk),
        .CE(fifo_eol_re_dly),
        .D(\fifo_eol_cnt_reg[8]_i_1_n_6 ),
        .Q(fifo_eol_cnt_reg[9]),
        .R(\fifo_eol_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    fifo_eol_dly_reg
       (.C(aclk),
        .CE(vid_io_out_ce),
        .D(dout[0]),
        .Q(fifo_eol_dly),
        .R(\^SR ));
  FDRE #(
    .INIT(1'b0)) 
    fifo_eol_re_dly_reg
       (.C(aclk),
        .CE(vid_io_out_ce),
        .D(fifo_eol_re),
        .Q(fifo_eol_re_dly),
        .R(\^SR ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    \fifo_pix_cnt_dly[12]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .O(fifo_eol_cnt1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_pix_cnt_dly[12]_i_3 
       (.I0(\fifo_pix_cnt_dly[12]_i_5_n_0 ),
        .I1(fifo_eol_cnt_reg[12]),
        .I2(fifo_eol_cnt_reg[11]),
        .I3(fifo_eol_cnt_reg[10]),
        .I4(fifo_eol_cnt_reg[9]),
        .I5(\fifo_pix_cnt_dly[12]_i_6_n_0 ),
        .O(\fifo_pix_cnt_dly[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_pix_cnt_dly[12]_i_5 
       (.I0(fifo_eol_cnt_reg[8]),
        .I1(fifo_eol_cnt_reg[7]),
        .I2(fifo_eol_cnt_reg[6]),
        .I3(fifo_eol_cnt_reg[5]),
        .O(\fifo_pix_cnt_dly[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_pix_cnt_dly[12]_i_6 
       (.I0(fifo_eol_cnt_reg[1]),
        .I1(fifo_eol_cnt_reg[3]),
        .I2(fifo_eol_cnt_reg[4]),
        .I3(fifo_eol_cnt_reg[0]),
        .I4(fifo_eol_cnt_reg[2]),
        .O(\fifo_pix_cnt_dly[12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_sof_cnt[0]_i_1 
       (.I0(fifo_sof_cnt_reg[0]),
        .O(p_0_in__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_sof_cnt[1]_i_1 
       (.I0(fifo_sof_cnt_reg[0]),
        .I1(fifo_sof_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_sof_cnt[2]_i_1 
       (.I0(fifo_sof_cnt_reg[1]),
        .I1(fifo_sof_cnt_reg[0]),
        .I2(fifo_sof_cnt_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_sof_cnt[3]_i_1 
       (.I0(fifo_sof_cnt_reg[2]),
        .I1(fifo_sof_cnt_reg[0]),
        .I2(fifo_sof_cnt_reg[1]),
        .I3(fifo_sof_cnt_reg[3]),
        .O(p_0_in__0[3]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_sof_cnt[4]_i_1 
       (.I0(fifo_sof_cnt_reg[3]),
        .I1(fifo_sof_cnt_reg[1]),
        .I2(fifo_sof_cnt_reg[0]),
        .I3(fifo_sof_cnt_reg[2]),
        .I4(fifo_sof_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \fifo_sof_cnt[5]_i_1 
       (.I0(fifo_sof_cnt_reg[4]),
        .I1(fifo_sof_cnt_reg[2]),
        .I2(fifo_sof_cnt_reg[0]),
        .I3(fifo_sof_cnt_reg[1]),
        .I4(fifo_sof_cnt_reg[3]),
        .I5(fifo_sof_cnt_reg[5]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \fifo_sof_cnt[6]_i_1 
       (.I0(fifo_sof_cnt_reg[5]),
        .I1(fifo_sof_cnt_reg[3]),
        .I2(\fifo_sof_cnt[6]_i_2_n_0 ),
        .I3(fifo_sof_cnt_reg[2]),
        .I4(fifo_sof_cnt_reg[4]),
        .I5(fifo_sof_cnt_reg[6]),
        .O(p_0_in__0[6]));
  LUT2 #(
    .INIT(4'h7)) 
    \fifo_sof_cnt[6]_i_2 
       (.I0(fifo_sof_cnt_reg[0]),
        .I1(fifo_sof_cnt_reg[1]),
        .O(\fifo_sof_cnt[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \fifo_sof_cnt[7]_i_1 
       (.I0(fifo_sof_cnt_reg[6]),
        .I1(\fifo_sof_cnt[7]_i_2_n_0 ),
        .I2(fifo_sof_cnt_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \fifo_sof_cnt[7]_i_2 
       (.I0(fifo_sof_cnt_reg[4]),
        .I1(fifo_sof_cnt_reg[2]),
        .I2(fifo_sof_cnt_reg[0]),
        .I3(fifo_sof_cnt_reg[1]),
        .I4(fifo_sof_cnt_reg[3]),
        .I5(fifo_sof_cnt_reg[5]),
        .O(\fifo_sof_cnt[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_sof_cnt_reg[0] 
       (.C(aclk),
        .CE(fifo_sof_cnt),
        .D(p_0_in__0[0]),
        .Q(fifo_sof_cnt_reg[0]),
        .R(vtg_sof_cnt0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_sof_cnt_reg[1] 
       (.C(aclk),
        .CE(fifo_sof_cnt),
        .D(p_0_in__0[1]),
        .Q(fifo_sof_cnt_reg[1]),
        .R(vtg_sof_cnt0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_sof_cnt_reg[2] 
       (.C(aclk),
        .CE(fifo_sof_cnt),
        .D(p_0_in__0[2]),
        .Q(fifo_sof_cnt_reg[2]),
        .R(vtg_sof_cnt0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_sof_cnt_reg[3] 
       (.C(aclk),
        .CE(fifo_sof_cnt),
        .D(p_0_in__0[3]),
        .Q(fifo_sof_cnt_reg[3]),
        .R(vtg_sof_cnt0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_sof_cnt_reg[4] 
       (.C(aclk),
        .CE(fifo_sof_cnt),
        .D(p_0_in__0[4]),
        .Q(fifo_sof_cnt_reg[4]),
        .R(vtg_sof_cnt0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_sof_cnt_reg[5] 
       (.C(aclk),
        .CE(fifo_sof_cnt),
        .D(p_0_in__0[5]),
        .Q(fifo_sof_cnt_reg[5]),
        .R(vtg_sof_cnt0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_sof_cnt_reg[6] 
       (.C(aclk),
        .CE(fifo_sof_cnt),
        .D(p_0_in__0[6]),
        .Q(fifo_sof_cnt_reg[6]),
        .R(vtg_sof_cnt0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_sof_cnt_reg[7] 
       (.C(aclk),
        .CE(fifo_sof_cnt),
        .D(p_0_in__0[7]),
        .Q(fifo_sof_cnt_reg[7]),
        .R(vtg_sof_cnt0));
  FDRE #(
    .INIT(1'b0)) 
    fifo_sof_dly_reg
       (.C(aclk),
        .CE(vid_io_out_ce),
        .D(dout[1]),
        .Q(fifo_sof_dly),
        .R(\^SR ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAA8BF)) 
    \in_data_mux[23]_i_1 
       (.I0(vtg_active_video),
        .I1(state[0]),
        .I2(state[3]),
        .I3(state[2]),
        .I4(state[1]),
        .O(E));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h7)) 
    in_de_mux_i_1
       (.I0(src_in),
        .I1(fivid_reset_full_frame),
        .O(locked_reg_0));
  LUT4 #(
    .INIT(16'h2000)) 
    locked_i_1
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .O(p_3_in));
  FDRE #(
    .INIT(1'b0)) 
    locked_reg
       (.C(aclk),
        .CE(1'b1),
        .D(p_3_in),
        .Q(src_in),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    sof_ignore_i_1
       (.I0(dout[2]),
        .I1(\fifo_pix_cnt_dly[12]_i_3_n_0 ),
        .I2(sof_ignore),
        .I3(sof_ignore0),
        .O(sof_ignore_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    sof_ignore_reg
       (.C(aclk),
        .CE(1'b1),
        .D(sof_ignore_i_1_n_0),
        .Q(sof_ignore),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \status_reg[5]_i_2 
       (.I0(state[1]),
        .I1(state[2]),
        .O(\status_reg[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status_reg[7]_i_2 
       (.I0(state[0]),
        .I1(state[3]),
        .O(\status_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \status_reg[8]_i_2 
       (.I0(state[0]),
        .I1(state[3]),
        .O(\status_reg[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \status_reg[8]_i_3 
       (.I0(state[2]),
        .I1(state[1]),
        .O(\status_reg[8]_i_3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h0F02)) 
    vtg_ce_INST_0
       (.I0(state[0]),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[1]),
        .O(vtg_ce));
  FDRE #(
    .INIT(1'b0)) 
    vtg_de_dly_reg
       (.C(aclk),
        .CE(vid_io_out_ce),
        .D(vtg_active_video),
        .Q(vtg_de_dly),
        .R(\^SR ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \vtg_lag[0]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[3]),
        .O(sof_ignore0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h0009)) 
    \vtg_lag[0]_i_2 
       (.I0(state[0]),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[1]),
        .O(vtg_lag));
  LUT1 #(
    .INIT(2'h1)) 
    \vtg_lag[0]_i_4 
       (.I0(vtg_lag_reg[0]),
        .O(\vtg_lag[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[0] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[0]_i_3_n_7 ),
        .Q(vtg_lag_reg[0]),
        .R(sof_ignore0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \vtg_lag_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\vtg_lag_reg[0]_i_3_n_0 ,\NLW_vtg_lag_reg[0]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\vtg_lag_reg[0]_i_3_n_4 ,\vtg_lag_reg[0]_i_3_n_5 ,\vtg_lag_reg[0]_i_3_n_6 ,\vtg_lag_reg[0]_i_3_n_7 }),
        .S({vtg_lag_reg[3:1],\vtg_lag[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[10] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[8]_i_1_n_5 ),
        .Q(vtg_lag_reg__0[10]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[11] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[8]_i_1_n_4 ),
        .Q(vtg_lag_reg__0[11]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[12] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[12]_i_1_n_7 ),
        .Q(vtg_lag_reg__0[12]),
        .R(sof_ignore0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \vtg_lag_reg[12]_i_1 
       (.CI(\vtg_lag_reg[8]_i_1_n_0 ),
        .CO({\vtg_lag_reg[12]_i_1_n_0 ,\NLW_vtg_lag_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\vtg_lag_reg[12]_i_1_n_4 ,\vtg_lag_reg[12]_i_1_n_5 ,\vtg_lag_reg[12]_i_1_n_6 ,\vtg_lag_reg[12]_i_1_n_7 }),
        .S(vtg_lag_reg__0[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[13] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[12]_i_1_n_6 ),
        .Q(vtg_lag_reg__0[13]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[14] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[12]_i_1_n_5 ),
        .Q(vtg_lag_reg__0[14]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[15] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[12]_i_1_n_4 ),
        .Q(vtg_lag_reg__0[15]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[16] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[16]_i_1_n_7 ),
        .Q(vtg_lag_reg__0[16]),
        .R(sof_ignore0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \vtg_lag_reg[16]_i_1 
       (.CI(\vtg_lag_reg[12]_i_1_n_0 ),
        .CO({\vtg_lag_reg[16]_i_1_n_0 ,\NLW_vtg_lag_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\vtg_lag_reg[16]_i_1_n_4 ,\vtg_lag_reg[16]_i_1_n_5 ,\vtg_lag_reg[16]_i_1_n_6 ,\vtg_lag_reg[16]_i_1_n_7 }),
        .S(vtg_lag_reg__0[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[17] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[16]_i_1_n_6 ),
        .Q(vtg_lag_reg__0[17]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[18] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[16]_i_1_n_5 ),
        .Q(vtg_lag_reg__0[18]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[19] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[16]_i_1_n_4 ),
        .Q(vtg_lag_reg__0[19]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[1] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[0]_i_3_n_6 ),
        .Q(vtg_lag_reg[1]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[20] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[20]_i_1_n_7 ),
        .Q(vtg_lag_reg__0[20]),
        .R(sof_ignore0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \vtg_lag_reg[20]_i_1 
       (.CI(\vtg_lag_reg[16]_i_1_n_0 ),
        .CO({\vtg_lag_reg[20]_i_1_n_0 ,\NLW_vtg_lag_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\vtg_lag_reg[20]_i_1_n_4 ,\vtg_lag_reg[20]_i_1_n_5 ,\vtg_lag_reg[20]_i_1_n_6 ,\vtg_lag_reg[20]_i_1_n_7 }),
        .S(vtg_lag_reg__0[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[21] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[20]_i_1_n_6 ),
        .Q(vtg_lag_reg__0[21]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[22] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[20]_i_1_n_5 ),
        .Q(vtg_lag_reg__0[22]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[23] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[20]_i_1_n_4 ),
        .Q(vtg_lag_reg__0[23]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[24] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[24]_i_1_n_7 ),
        .Q(vtg_lag_reg__0[24]),
        .R(sof_ignore0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \vtg_lag_reg[24]_i_1 
       (.CI(\vtg_lag_reg[20]_i_1_n_0 ),
        .CO({\vtg_lag_reg[24]_i_1_n_0 ,\NLW_vtg_lag_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\vtg_lag_reg[24]_i_1_n_4 ,\vtg_lag_reg[24]_i_1_n_5 ,\vtg_lag_reg[24]_i_1_n_6 ,\vtg_lag_reg[24]_i_1_n_7 }),
        .S(vtg_lag_reg__0[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[25] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[24]_i_1_n_6 ),
        .Q(vtg_lag_reg__0[25]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[26] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[24]_i_1_n_5 ),
        .Q(vtg_lag_reg__0[26]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[27] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[24]_i_1_n_4 ),
        .Q(vtg_lag_reg__0[27]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[28] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[28]_i_1_n_7 ),
        .Q(vtg_lag_reg__0[28]),
        .R(sof_ignore0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \vtg_lag_reg[28]_i_1 
       (.CI(\vtg_lag_reg[24]_i_1_n_0 ),
        .CO(\NLW_vtg_lag_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\vtg_lag_reg[28]_i_1_n_4 ,\vtg_lag_reg[28]_i_1_n_5 ,\vtg_lag_reg[28]_i_1_n_6 ,\vtg_lag_reg[28]_i_1_n_7 }),
        .S(vtg_lag_reg__0[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[29] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[28]_i_1_n_6 ),
        .Q(vtg_lag_reg__0[29]),
        .R(sof_ignore0));
  FDSE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[2] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[0]_i_3_n_5 ),
        .Q(vtg_lag_reg[2]),
        .S(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[30] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[28]_i_1_n_5 ),
        .Q(vtg_lag_reg__0[30]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[31] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[28]_i_1_n_4 ),
        .Q(vtg_lag_reg__0[31]),
        .R(sof_ignore0));
  FDSE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[3] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[0]_i_3_n_4 ),
        .Q(vtg_lag_reg[3]),
        .S(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[4] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[4]_i_1_n_7 ),
        .Q(vtg_lag_reg[4]),
        .R(sof_ignore0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \vtg_lag_reg[4]_i_1 
       (.CI(\vtg_lag_reg[0]_i_3_n_0 ),
        .CO({\vtg_lag_reg[4]_i_1_n_0 ,\NLW_vtg_lag_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\vtg_lag_reg[4]_i_1_n_4 ,\vtg_lag_reg[4]_i_1_n_5 ,\vtg_lag_reg[4]_i_1_n_6 ,\vtg_lag_reg[4]_i_1_n_7 }),
        .S(vtg_lag_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[5] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[4]_i_1_n_6 ),
        .Q(vtg_lag_reg[5]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[6] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[4]_i_1_n_5 ),
        .Q(vtg_lag_reg[6]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[7] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[4]_i_1_n_4 ),
        .Q(vtg_lag_reg[7]),
        .R(sof_ignore0));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[8] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[8]_i_1_n_7 ),
        .Q(vtg_lag_reg[8]),
        .R(sof_ignore0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \vtg_lag_reg[8]_i_1 
       (.CI(\vtg_lag_reg[4]_i_1_n_0 ),
        .CO({\vtg_lag_reg[8]_i_1_n_0 ,\NLW_vtg_lag_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\vtg_lag_reg[8]_i_1_n_4 ,\vtg_lag_reg[8]_i_1_n_5 ,\vtg_lag_reg[8]_i_1_n_6 ,\vtg_lag_reg[8]_i_1_n_7 }),
        .S({vtg_lag_reg__0[11:10],vtg_lag_reg[9:8]}));
  FDRE #(
    .INIT(1'b0)) 
    \vtg_lag_reg[9] 
       (.C(aclk),
        .CE(vtg_lag),
        .D(\vtg_lag_reg[8]_i_1_n_6 ),
        .Q(vtg_lag_reg[9]),
        .R(sof_ignore0));
  LUT1 #(
    .INIT(2'h1)) 
    \vtg_sof_cnt[0]_i_1 
       (.I0(vtg_sof_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vtg_sof_cnt[1]_i_1 
       (.I0(vtg_sof_cnt_reg[0]),
        .I1(vtg_sof_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \vtg_sof_cnt[2]_i_1 
       (.I0(vtg_sof_cnt_reg[1]),
        .I1(vtg_sof_cnt_reg[0]),
        .I2(vtg_sof_cnt_reg[2]),
        .O(\vtg_sof_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \vtg_sof_cnt[3]_i_1 
       (.I0(vtg_sof_cnt_reg[2]),
        .I1(vtg_sof_cnt_reg[0]),
        .I2(vtg_sof_cnt_reg[1]),
        .I3(vtg_sof_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \vtg_sof_cnt[4]_i_1 
       (.I0(vtg_sof_cnt_reg[3]),
        .I1(vtg_sof_cnt_reg[1]),
        .I2(vtg_sof_cnt_reg[0]),
        .I3(vtg_sof_cnt_reg[2]),
        .I4(vtg_sof_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \vtg_sof_cnt[5]_i_1 
       (.I0(vtg_sof_cnt_reg[4]),
        .I1(vtg_sof_cnt_reg[2]),
        .I2(vtg_sof_cnt_reg[0]),
        .I3(vtg_sof_cnt_reg[1]),
        .I4(vtg_sof_cnt_reg[3]),
        .I5(vtg_sof_cnt_reg[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \vtg_sof_cnt[6]_i_1 
       (.I0(vtg_sof_cnt_reg[5]),
        .I1(vtg_sof_cnt_reg[3]),
        .I2(\vtg_sof_cnt[6]_i_2_n_0 ),
        .I3(vtg_sof_cnt_reg[2]),
        .I4(vtg_sof_cnt_reg[4]),
        .I5(vtg_sof_cnt_reg[6]),
        .O(p_0_in[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \vtg_sof_cnt[6]_i_2 
       (.I0(vtg_sof_cnt_reg[0]),
        .I1(vtg_sof_cnt_reg[1]),
        .O(\vtg_sof_cnt[6]_i_2_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h1335)) 
    \vtg_sof_cnt[7]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[3]),
        .I3(state[0]),
        .O(vtg_sof_cnt0));
  LUT3 #(
    .INIT(8'hD2)) 
    \vtg_sof_cnt[7]_i_3 
       (.I0(vtg_sof_cnt_reg[6]),
        .I1(\vtg_sof_cnt[7]_i_4_n_0 ),
        .I2(vtg_sof_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \vtg_sof_cnt[7]_i_4 
       (.I0(vtg_sof_cnt_reg[4]),
        .I1(vtg_sof_cnt_reg[2]),
        .I2(vtg_sof_cnt_reg[0]),
        .I3(vtg_sof_cnt_reg[1]),
        .I4(vtg_sof_cnt_reg[3]),
        .I5(vtg_sof_cnt_reg[5]),
        .O(\vtg_sof_cnt[7]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vtg_sof_cnt_reg[0] 
       (.C(aclk),
        .CE(vtg_sof_dly),
        .D(p_0_in[0]),
        .Q(vtg_sof_cnt_reg[0]),
        .R(vtg_sof_cnt0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vtg_sof_cnt_reg[1] 
       (.C(aclk),
        .CE(vtg_sof_dly),
        .D(p_0_in[1]),
        .Q(vtg_sof_cnt_reg[1]),
        .R(vtg_sof_cnt0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vtg_sof_cnt_reg[2] 
       (.C(aclk),
        .CE(vtg_sof_dly),
        .D(\vtg_sof_cnt[2]_i_1_n_0 ),
        .Q(vtg_sof_cnt_reg[2]),
        .R(vtg_sof_cnt0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vtg_sof_cnt_reg[3] 
       (.C(aclk),
        .CE(vtg_sof_dly),
        .D(p_0_in[3]),
        .Q(vtg_sof_cnt_reg[3]),
        .R(vtg_sof_cnt0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vtg_sof_cnt_reg[4] 
       (.C(aclk),
        .CE(vtg_sof_dly),
        .D(p_0_in[4]),
        .Q(vtg_sof_cnt_reg[4]),
        .R(vtg_sof_cnt0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vtg_sof_cnt_reg[5] 
       (.C(aclk),
        .CE(vtg_sof_dly),
        .D(p_0_in[5]),
        .Q(vtg_sof_cnt_reg[5]),
        .R(vtg_sof_cnt0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vtg_sof_cnt_reg[6] 
       (.C(aclk),
        .CE(vtg_sof_dly),
        .D(p_0_in[6]),
        .Q(vtg_sof_cnt_reg[6]),
        .R(vtg_sof_cnt0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \vtg_sof_cnt_reg[7] 
       (.C(aclk),
        .CE(vtg_sof_dly),
        .D(p_0_in[7]),
        .Q(vtg_sof_cnt_reg[7]),
        .R(vtg_sof_cnt0));
  LUT3 #(
    .INIT(8'h20)) 
    vtg_sof_dly_i_1
       (.I0(vtg_vsync_bp_reg_n_0),
        .I1(vtg_de_dly),
        .I2(vtg_active_video),
        .O(vtg_sof));
  FDRE #(
    .INIT(1'b0)) 
    vtg_sof_dly_reg
       (.C(aclk),
        .CE(vid_io_out_ce),
        .D(vtg_sof),
        .Q(vtg_sof_dly),
        .R(\^SR ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    vtg_vsync_bp_i_1
       (.I0(vtg_de_dly),
        .I1(vtg_vsync_bp_reg_n_0),
        .I2(vtg_vsync),
        .I3(vtg_vsync_dly),
        .O(vtg_vsync_bp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    vtg_vsync_bp_reg
       (.C(aclk),
        .CE(1'b1),
        .D(vtg_vsync_bp_i_1_n_0),
        .Q(vtg_vsync_bp_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    vtg_vsync_dly_reg
       (.C(aclk),
        .CE(vid_io_out_ce),
        .D(vtg_vsync),
        .Q(vtg_vsync_dly),
        .R(\^SR ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_2_v_axi4s_vid_out_0_0__xpm_counter_updn
   (S,
    DI,
    \count_value_i_reg[1]_0 ,
    Q,
    \grdc.rd_data_count_i_reg[3] ,
    \count_value_i_reg[1]_1 ,
    ram_empty_i,
    \count_value_i_reg[1]_2 ,
    rd_en,
    wr_clk);
  output [1:0]S;
  output [0:0]DI;
  output [0:0]\count_value_i_reg[1]_0 ;
  input [1:0]Q;
  input [1:0]\grdc.rd_data_count_i_reg[3] ;
  input [0:0]\count_value_i_reg[1]_1 ;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1]_2 ;
  input rd_en;
  input wr_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [0:0]\count_value_i_reg[1]_1 ;
  wire [1:0]\count_value_i_reg[1]_2 ;
  wire [1:0]\grdc.rd_data_count_i_reg[3] ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h0609060A0A050005)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_1 ),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[1]_2 [0]),
        .I5(\count_value_i_reg[1]_2 [1]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h22222202)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[1]_1 ),
        .I2(ram_empty_i),
        .I3(\count_value_i_reg[1]_2 [0]),
        .I4(\count_value_i_reg[1]_2 [1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFD5BFF5402A400A)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_2 [1]),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[1]_2 [0]),
        .I5(\count_value_i_reg[1]_0 ),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[1]_0 ),
        .R(1'b0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[3]_i_4 
       (.I0(count_value_i),
        .I1(Q[0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[3]_i_7 
       (.I0(DI),
        .I1(Q[1]),
        .I2(\grdc.rd_data_count_i_reg[3] [1]),
        .I3(\count_value_i_reg[1]_0 ),
        .O(S[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[3]_i_8 
       (.I0(count_value_i),
        .I1(Q[0]),
        .I2(\grdc.rd_data_count_i_reg[3] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_2_v_axi4s_vid_out_0_0__xpm_counter_updn__parameterized0
   (E,
    \count_value_i_reg[10]_0 ,
    D,
    \count_value_i_reg[8]_0 ,
    \count_value_i_reg[8]_1 ,
    Q,
    ram_empty_i,
    rd_en,
    S,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] ,
    DI,
    \grdc.rd_data_count_i_reg[3] ,
    \grdc.rd_data_count_i_reg[10] ,
    \grdc.rd_data_count_i_reg[10]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_0 ,
    \grdc.rd_data_count_i_reg[3]_0 ,
    \grdc.rd_data_count_i_reg[10]_1 ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [0:0]E;
  output [10:0]\count_value_i_reg[10]_0 ;
  output [9:0]D;
  output [10:0]\count_value_i_reg[8]_0 ;
  output [9:0]\count_value_i_reg[8]_1 ;
  input [1:0]Q;
  input ram_empty_i;
  input rd_en;
  input [1:0]S;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] ;
  input [1:0]DI;
  input [1:0]\grdc.rd_data_count_i_reg[3] ;
  input [0:0]\grdc.rd_data_count_i_reg[10] ;
  input [0:0]\grdc.rd_data_count_i_reg[10]_0 ;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9] ;
  input [7:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_0 ;
  input [0:0]\grdc.rd_data_count_i_reg[3]_0 ;
  input [8:0]\grdc.rd_data_count_i_reg[10]_1 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [1:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire \count_value_i[3]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [10:0]\count_value_i_reg[10]_0 ;
  wire \count_value_i_reg[10]_i_1__0_n_5 ;
  wire \count_value_i_reg[10]_i_1__0_n_6 ;
  wire \count_value_i_reg[10]_i_1__0_n_7 ;
  wire \count_value_i_reg[3]_i_1__0_n_0 ;
  wire \count_value_i_reg[3]_i_1__0_n_4 ;
  wire \count_value_i_reg[3]_i_1__0_n_5 ;
  wire \count_value_i_reg[3]_i_1__0_n_6 ;
  wire \count_value_i_reg[3]_i_1__0_n_7 ;
  wire \count_value_i_reg[7]_i_1__0_n_0 ;
  wire \count_value_i_reg[7]_i_1__0_n_4 ;
  wire \count_value_i_reg[7]_i_1__0_n_5 ;
  wire \count_value_i_reg[7]_i_1__0_n_6 ;
  wire \count_value_i_reg[7]_i_1__0_n_7 ;
  wire [10:0]\count_value_i_reg[8]_0 ;
  wire [0:0]\grdc.rd_data_count_i_reg[10] ;
  wire [0:0]\grdc.rd_data_count_i_reg[10]_0 ;
  wire [8:0]\grdc.rd_data_count_i_reg[10]_1 ;
  wire [1:0]\grdc.rd_data_count_i_reg[3] ;
  wire [0:0]\grdc.rd_data_count_i_reg[3]_0 ;
  wire \gwdc.wr_data_count_i[10]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[10]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[10]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_7_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_8_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_9_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;
  wire [3:0]\NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED ;
  wire [2:0]\NLW_count_value_i_reg[3]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_value_i_reg[7]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_gwdc.wr_data_count_i_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gwdc.wr_data_count_i_reg[10]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_gwdc.wr_data_count_i_reg[3]_i_1_CO_UNCONNECTED ;
  wire [1:0]\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hCCCE3331)) 
    \count_value_i[3]_i_2__0 
       (.I0(Q[1]),
        .I1(ram_empty_i),
        .I2(Q[0]),
        .I3(rd_en),
        .I4(\count_value_i_reg[10]_0 [0]),
        .O(\count_value_i[3]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__0_n_7 ),
        .Q(\count_value_i_reg[10]_0 [0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1__0_n_5 ),
        .Q(\count_value_i_reg[10]_0 [10]),
        .R(\count_value_i_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_value_i_reg[10]_i_1__0 
       (.CI(\count_value_i_reg[7]_i_1__0_n_0 ),
        .CO(\NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED [3],\count_value_i_reg[10]_i_1__0_n_5 ,\count_value_i_reg[10]_i_1__0_n_6 ,\count_value_i_reg[10]_i_1__0_n_7 }),
        .S({1'b0,\count_value_i_reg[10]_0 [10:8]}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__0_n_6 ),
        .Q(\count_value_i_reg[10]_0 [1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__0_n_5 ),
        .Q(\count_value_i_reg[10]_0 [2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__0_n_4 ),
        .Q(\count_value_i_reg[10]_0 [3]),
        .R(\count_value_i_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_value_i_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__0_n_0 ,\NLW_count_value_i_reg[3]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count_value_i_reg[10]_0 [0]}),
        .O({\count_value_i_reg[3]_i_1__0_n_4 ,\count_value_i_reg[3]_i_1__0_n_5 ,\count_value_i_reg[3]_i_1__0_n_6 ,\count_value_i_reg[3]_i_1__0_n_7 }),
        .S({\count_value_i_reg[10]_0 [3:1],\count_value_i[3]_i_2__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__0_n_7 ),
        .Q(\count_value_i_reg[10]_0 [4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__0_n_6 ),
        .Q(\count_value_i_reg[10]_0 [5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__0_n_5 ),
        .Q(\count_value_i_reg[10]_0 [6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__0_n_4 ),
        .Q(\count_value_i_reg[10]_0 [7]),
        .R(\count_value_i_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_value_i_reg[7]_i_1__0 
       (.CI(\count_value_i_reg[3]_i_1__0_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__0_n_0 ,\NLW_count_value_i_reg[7]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__0_n_4 ,\count_value_i_reg[7]_i_1__0_n_5 ,\count_value_i_reg[7]_i_1__0_n_6 ,\count_value_i_reg[7]_i_1__0_n_7 }),
        .S(\count_value_i_reg[10]_0 [7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1__0_n_7 ),
        .Q(\count_value_i_reg[10]_0 [8]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1__0_n_6 ),
        .Q(\count_value_i_reg[10]_0 [9]),
        .R(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h3331)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(Q[1]),
        .I1(ram_empty_i),
        .I2(Q[0]),
        .I3(rd_en),
        .O(E));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[10]_i_3 
       (.I0(\count_value_i_reg[10]_0 [8]),
        .I1(\grdc.rd_data_count_i_reg[10]_1 [7]),
        .O(\gwdc.wr_data_count_i[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[10]_i_5 
       (.I0(\count_value_i_reg[10]_0 [8]),
        .I1(\grdc.rd_data_count_i_reg[10]_1 [7]),
        .I2(\count_value_i_reg[10]_0 [9]),
        .I3(\grdc.rd_data_count_i_reg[10]_1 [8]),
        .O(\gwdc.wr_data_count_i[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[10]_i_6 
       (.I0(\count_value_i_reg[10]_0 [7]),
        .I1(\grdc.rd_data_count_i_reg[10]_1 [6]),
        .I2(\grdc.rd_data_count_i_reg[10]_1 [7]),
        .I3(\count_value_i_reg[10]_0 [8]),
        .O(\gwdc.wr_data_count_i[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_2 
       (.I0(\count_value_i_reg[10]_0 [3]),
        .I1(\grdc.rd_data_count_i_reg[10]_1 [2]),
        .O(\gwdc.wr_data_count_i[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_3 
       (.I0(\count_value_i_reg[10]_0 [2]),
        .I1(\grdc.rd_data_count_i_reg[10]_1 [1]),
        .O(\gwdc.wr_data_count_i[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[3]_i_5 
       (.I0(\count_value_i_reg[10]_0 [2]),
        .I1(\grdc.rd_data_count_i_reg[10]_1 [1]),
        .I2(\grdc.rd_data_count_i_reg[10]_1 [2]),
        .I3(\count_value_i_reg[10]_0 [3]),
        .O(\gwdc.wr_data_count_i[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gwdc.wr_data_count_i[3]_i_6 
       (.I0(\grdc.rd_data_count_i_reg[3]_0 ),
        .I1(\count_value_i_reg[10]_0 [1]),
        .I2(\grdc.rd_data_count_i_reg[10]_1 [0]),
        .I3(\grdc.rd_data_count_i_reg[10]_1 [1]),
        .I4(\count_value_i_reg[10]_0 [2]),
        .O(\gwdc.wr_data_count_i[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(\count_value_i_reg[10]_0 [7]),
        .I1(\grdc.rd_data_count_i_reg[10]_1 [6]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(\count_value_i_reg[10]_0 [6]),
        .I1(\grdc.rd_data_count_i_reg[10]_1 [5]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(\count_value_i_reg[10]_0 [5]),
        .I1(\grdc.rd_data_count_i_reg[10]_1 [4]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(\count_value_i_reg[10]_0 [4]),
        .I1(\grdc.rd_data_count_i_reg[10]_1 [3]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(\count_value_i_reg[10]_0 [6]),
        .I1(\grdc.rd_data_count_i_reg[10]_1 [5]),
        .I2(\grdc.rd_data_count_i_reg[10]_1 [6]),
        .I3(\count_value_i_reg[10]_0 [7]),
        .O(\gwdc.wr_data_count_i[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(\count_value_i_reg[10]_0 [5]),
        .I1(\grdc.rd_data_count_i_reg[10]_1 [4]),
        .I2(\grdc.rd_data_count_i_reg[10]_1 [5]),
        .I3(\count_value_i_reg[10]_0 [6]),
        .O(\gwdc.wr_data_count_i[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(\count_value_i_reg[10]_0 [4]),
        .I1(\grdc.rd_data_count_i_reg[10]_1 [3]),
        .I2(\grdc.rd_data_count_i_reg[10]_1 [4]),
        .I3(\count_value_i_reg[10]_0 [5]),
        .O(\gwdc.wr_data_count_i[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_9 
       (.I0(\count_value_i_reg[10]_0 [3]),
        .I1(\grdc.rd_data_count_i_reg[10]_1 [2]),
        .I2(\grdc.rd_data_count_i_reg[10]_1 [3]),
        .I3(\count_value_i_reg[10]_0 [4]),
        .O(\gwdc.wr_data_count_i[7]_i_9_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[10]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ),
        .CO(\NLW_gwdc.wr_data_count_i_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\grdc.rd_data_count_i_reg[10] ,\gwdc.wr_data_count_i[10]_i_3_n_0 }),
        .O({\NLW_gwdc.wr_data_count_i_reg[10]_i_1_O_UNCONNECTED [3],\count_value_i_reg[8]_0 [10:8]}),
        .S({1'b0,\grdc.rd_data_count_i_reg[10]_0 ,\gwdc.wr_data_count_i[10]_i_5_n_0 ,\gwdc.wr_data_count_i[10]_i_6_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ,\NLW_gwdc.wr_data_count_i_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\gwdc.wr_data_count_i[3]_i_2_n_0 ,\gwdc.wr_data_count_i[3]_i_3_n_0 ,DI}),
        .O({\count_value_i_reg[8]_0 [3:2],\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED [1:0]}),
        .S({\gwdc.wr_data_count_i[3]_i_5_n_0 ,\gwdc.wr_data_count_i[3]_i_6_n_0 ,\grdc.rd_data_count_i_reg[3] }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ,\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 }),
        .O(\count_value_i_reg[8]_0 [7:4]),
        .S({\gwdc.wr_data_count_i[7]_i_6_n_0 ,\gwdc.wr_data_count_i[7]_i_7_n_0 ,\gwdc.wr_data_count_i[7]_i_8_n_0 ,\gwdc.wr_data_count_i[7]_i_9_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_2_v_axi4s_vid_out_0_0__xpm_counter_updn__parameterized0_0
   (ram_empty_i0,
    CO,
    Q,
    S,
    \count_value_i_reg[8]_0 ,
    \count_value_i_reg[9]_0 ,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[9]_1 ,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg_1 ,
    \grdc.rd_data_count_i_reg[10] ,
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2 ,
    DI,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[10]_0 ,
    E,
    wr_clk);
  output ram_empty_i0;
  output [0:0]CO;
  output [9:0]Q;
  output [0:0]S;
  output [0:0]\count_value_i_reg[8]_0 ;
  output [0:0]\count_value_i_reg[9]_0 ;
  output [0:0]\count_value_i_reg[1]_0 ;
  output [0:0]\count_value_i_reg[9]_1 ;
  input ram_empty_i;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input [0:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  input [10:0]\grdc.rd_data_count_i_reg[10] ;
  input [2:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2 ;
  input [0:0]DI;
  input [0:0]\count_value_i_reg[3]_0 ;
  input [0:0]\count_value_i_reg[10]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]S;
  wire [0:0]\count_value_i_reg[10]_0 ;
  wire \count_value_i_reg[10]_i_1_n_5 ;
  wire \count_value_i_reg[10]_i_1_n_6 ;
  wire \count_value_i_reg[10]_i_1_n_7 ;
  wire [0:0]\count_value_i_reg[3]_0 ;
  wire \count_value_i_reg[3]_i_1_n_0 ;
  wire \count_value_i_reg[3]_i_1_n_4 ;
  wire \count_value_i_reg[3]_i_1_n_5 ;
  wire \count_value_i_reg[3]_i_1_n_6 ;
  wire \count_value_i_reg[3]_i_1_n_7 ;
  wire \count_value_i_reg[7]_i_1_n_0 ;
  wire \count_value_i_reg[7]_i_1_n_4 ;
  wire \count_value_i_reg[7]_i_1_n_5 ;
  wire \count_value_i_reg[7]_i_1_n_6 ;
  wire \count_value_i_reg[7]_i_1_n_7 ;
  wire [0:0]\count_value_i_reg[8]_0 ;
  wire [0:0]\count_value_i_reg[9]_0 ;
  wire \count_value_i_reg_n_0_[10] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_13_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_14_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [0:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  wire [2:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2 ;
  wire [10:0]\grdc.rd_data_count_i_reg[10] ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire wr_clk;
  wire [3:0]\NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_count_value_i_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_value_i_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_7 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1_n_5 ),
        .Q(\count_value_i_reg_n_0_[10] ),
        .R(\count_value_i_reg[10]_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_value_i_reg[10]_i_1 
       (.CI(\count_value_i_reg[7]_i_1_n_0 ),
        .CO(\NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED [3],\count_value_i_reg[10]_i_1_n_5 ,\count_value_i_reg[10]_i_1_n_6 ,\count_value_i_reg[10]_i_1_n_7 }),
        .S({1'b0,\count_value_i_reg_n_0_[10] ,Q[9:8]}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_6 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_5 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[10]_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_value_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1_n_0 ,\NLW_count_value_i_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O({\count_value_i_reg[3]_i_1_n_4 ,\count_value_i_reg[3]_i_1_n_5 ,\count_value_i_reg[3]_i_1_n_6 ,\count_value_i_reg[3]_i_1_n_7 }),
        .S({Q[3:1],\count_value_i_reg[3]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_7 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_6 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_5 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[10]_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_value_i_reg[7]_i_1 
       (.CI(\count_value_i_reg[3]_i_1_n_0 ),
        .CO({\count_value_i_reg[7]_i_1_n_0 ,\NLW_count_value_i_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1_n_4 ,\count_value_i_reg[7]_i_1_n_5 ,\count_value_i_reg[7]_i_1_n_6 ,\count_value_i_reg[7]_i_1_n_7 }),
        .S(Q[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1_n_7 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1_n_6 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[10]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11 
       (.I0(Q[9]),
        .I1(\grdc.rd_data_count_i_reg[10] [9]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12 
       (.I0(Q[8]),
        .I1(\grdc.rd_data_count_i_reg[10] [8]),
        .I2(\grdc.rd_data_count_i_reg[10] [6]),
        .I3(Q[6]),
        .I4(\grdc.rd_data_count_i_reg[10] [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_13 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[10] [5]),
        .I2(\grdc.rd_data_count_i_reg[10] [3]),
        .I3(Q[3]),
        .I4(\grdc.rd_data_count_i_reg[10] [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_14 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[10] [2]),
        .I2(\grdc.rd_data_count_i_reg[10] [1]),
        .I3(Q[1]),
        .I4(\grdc.rd_data_count_i_reg[10] [0]),
        .I5(Q[0]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_14_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5 
       (.CI(1'b0),
        .CO({CO,\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_O_UNCONNECTED [3:0]),
        .S({\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_13_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_14_n_0 }));
  LUT5 #(
    .INIT(32'hCFCC4444)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(CO),
        .I1(ram_empty_i),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_1 ),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2 [0]),
        .I2(Q[7]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_i_2 [1]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2 [2]),
        .I5(Q[8]),
        .O(S));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[10]_i_2 
       (.I0(Q[8]),
        .I1(\grdc.rd_data_count_i_reg[10] [8]),
        .O(\count_value_i_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \gwdc.wr_data_count_i[10]_i_4 
       (.I0(Q[9]),
        .I1(\grdc.rd_data_count_i_reg[10] [9]),
        .I2(\grdc.rd_data_count_i_reg[10] [10]),
        .I3(\count_value_i_reg_n_0_[10] ),
        .O(\count_value_i_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_2_v_axi4s_vid_out_0_0__xpm_counter_updn__parameterized1
   (\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ,
    Q,
    CO,
    rd_en,
    \count_value_i_reg[1]_0 ,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ,
    S,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  output [2:0]Q;
  output [0:0]CO;
  input rd_en;
  input [1:0]\count_value_i_reg[1]_0 ;
  input ram_empty_i;
  input [6:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ;
  input [0:0]S;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]CO;
  wire [0:0]E;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  wire [2:0]Q;
  wire [0:0]S;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[9] ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ;
  wire [6:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;
  wire [2:0]\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED ;

  (* \PinAttr:I0:HOLD_DETOUR  = "181" *) 
  LUT4 #(
    .INIT(16'h5559)) 
    \count_value_i[0]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h666A6666)) 
    \count_value_i[1]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_0 [0]),
        .I4(\count_value_i_reg[1]_0 [1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ),
        .I4(\count_value_i_reg_n_0_[1] ),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "197" *) 
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \count_value_i[5]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  (* \PinAttr:I2:HOLD_DETOUR  = "197" *) 
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[0]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[1]),
        .I1(\count_value_i_reg_n_0_[5] ),
        .I2(\count_value_i[9]_i_2__0_n_0 ),
        .I3(Q[0]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[8]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\count_value_i[9]_i_2__0_n_0 ),
        .I3(\count_value_i_reg_n_0_[5] ),
        .I4(Q[1]),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[9]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[9] ),
        .I1(Q[1]),
        .I2(\count_value_i_reg_n_0_[5] ),
        .I3(\count_value_i[9]_i_2__0_n_0 ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\count_value_i[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \count_value_i[9]_i_2__0 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[9]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[9]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[9] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hF1F0)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(ram_empty_i),
        .I3(\count_value_i_reg[1]_0 [1]),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[9] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [6]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_5 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [5]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [3]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [4]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_6 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [2]),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [0]),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gen_pntr_flags_cc.ram_empty_i_reg_i_2 
       (.CI(1'b0),
        .CO({CO,\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ,S,\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ,\gen_pntr_flags_cc.ram_empty_i_i_6_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_2_v_axi4s_vid_out_0_0__xpm_counter_updn__parameterized1_1
   (Q,
    \count_value_i_reg[8]_0 ,
    S,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    rst_d1,
    \count_value_i_reg[0]_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    wr_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ,
    CO,
    clr_full,
    E,
    wr_clk);
  output [7:0]Q;
  output [0:0]\count_value_i_reg[8]_0 ;
  output [1:0]S;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input rst_d1;
  input [0:0]\count_value_i_reg[0]_0 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input wr_en;
  input [9:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  input [0:0]CO;
  input clr_full;
  input [0:0]E;
  input wr_clk;

  wire [0:0]CO;
  wire [0:0]E;
  wire [7:0]\^Q ;
  wire clr_full;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[9]_i_1_n_0 ;
  wire \count_value_i[9]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[9] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  wire [9:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] ;
  wire going_full1;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [2:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\^Q [0]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1 
       (.I0(\^Q [1]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I3(\^Q [0]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1 
       (.I0(\^Q [2]),
        .I1(\^Q [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\^Q [1]),
        .O(\count_value_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \count_value_i[4]_i_1 
       (.I0(\^Q [1]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I3(\^Q [0]),
        .I4(\^Q [2]),
        .I5(\^Q [3]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1 
       (.I0(\^Q [4]),
        .I1(\^Q [1]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(\^Q [2]),
        .I4(\^Q [3]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1 
       (.I0(\^Q [5]),
        .I1(\^Q [3]),
        .I2(\^Q [2]),
        .I3(\count_value_i[6]_i_2_n_0 ),
        .I4(\^Q [1]),
        .I5(\^Q [4]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(rst_d1),
        .I2(\count_value_i_reg[0]_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I4(wr_en),
        .I5(\^Q [0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[7]_i_1 
       (.I0(\^Q [6]),
        .I1(\^Q [4]),
        .I2(\count_value_i[9]_i_2_n_0 ),
        .I3(\^Q [5]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[8]_i_1 
       (.I0(\^Q [7]),
        .I1(\^Q [5]),
        .I2(\count_value_i[9]_i_2_n_0 ),
        .I3(\^Q [4]),
        .I4(\^Q [6]),
        .O(\count_value_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count_value_i[9]_i_1 
       (.I0(\count_value_i_reg_n_0_[9] ),
        .I1(\^Q [6]),
        .I2(\^Q [4]),
        .I3(\count_value_i[9]_i_2_n_0 ),
        .I4(\^Q [5]),
        .I5(\^Q [7]),
        .O(\count_value_i[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \count_value_i[9]_i_2 
       (.I0(\^Q [3]),
        .I1(\^Q [2]),
        .I2(\^Q [0]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\^Q [1]),
        .O(\count_value_i[9]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\^Q [0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\^Q [1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\^Q [2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\^Q [3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(\^Q [4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(\^Q [5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(\^Q [6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(\^Q [7]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[9]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[9] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000F020FF20)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(going_full1),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I4(CO),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(\^Q [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [1]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [0]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [2]),
        .I5(\^Q [1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(\count_value_i_reg_n_0_[9] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [9]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(\^Q [6]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [7]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [8]),
        .I3(\^Q [7]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [6]),
        .I5(\^Q [5]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(\^Q [4]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [5]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [3]),
        .I3(\^Q [2]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [4]),
        .I5(\^Q [3]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({going_full1,\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 }));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0000011100000111" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b0" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b0" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "0" *) (* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "1024" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "27648" *) (* FIFO_WRITE_DEPTH = "1024" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "1019" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "1019" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "11" *) 
(* RD_DC_WIDTH_EXT = "11" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "10" *) (* READ_DATA_WIDTH = "27" *) (* READ_MODE = "1" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "0707" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "27" *) (* WR_DATA_COUNT_WIDTH = "11" *) 
(* WR_DC_WIDTH_EXT = "11" *) (* WR_DEPTH_LOG = "10" *) (* WR_PNTR_WIDTH = "10" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "5" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* stage1_valid = "2" *) 
(* stage2_valid = "1" *) 
module design_2_v_axi4s_vid_out_0_0__xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [26:0]din;
  output full;
  output full_n;
  output prog_full;
  output [10:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [26:0]dout;
  output empty;
  output prog_empty;
  output [10:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire clr_full;
  wire [1:1]count_value_i;
  wire [1:0]curr_fwft_state;
  wire [26:0]din;
  wire [26:0]dout;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire going_empty1;
  wire [10:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_wr_en_pf;
  wire [10:0]rd_data_count;
  wire rd_en;
  wire [9:0]rd_pntr_ext;
  wire rdp_inst_n_1;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst_d1;
  wire rst_d1_inst_n_3;
  wire wr_clk;
  wire wr_en;
  wire [9:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire wrp_inst_n_12;
  wire wrp_inst_n_13;
  wire wrp_inst_n_14;
  wire wrpp1_inst_n_11;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_6;
  wire xpm_fifo_rst_inst_n_8;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_clkb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_ena_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_regcea_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_rsta_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sleep_UNCONNECTED ;
  wire [26:0]\NLW_gen_sdpram.xpm_memory_base_inst_dinb_UNCONNECTED ;
  wire [26:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;
  wire [0:0]\NLW_gen_sdpram.xpm_memory_base_inst_web_UNCONNECTED ;
  wire [9:0]NLW_rdp_inst_D_UNCONNECTED;
  wire [1:0]NLW_rdp_inst_S_UNCONNECTED;
  wire [1:0]\NLW_rdp_inst_count_value_i_reg[8]_0_UNCONNECTED ;
  wire [9:0]\NLW_rdp_inst_count_value_i_reg[8]_1_UNCONNECTED ;
  wire [1:0]\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_UNCONNECTED ;
  wire [0:0]\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_UNCONNECTED ;
  wire [0:0]\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_UNCONNECTED ;
  wire [7:0]\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_0_UNCONNECTED ;
  wire \NLW_rst_d1_inst_FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_UNCONNECTED ;
  wire \NLW_rst_d1_inst_FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_0_UNCONNECTED ;
  wire NLW_rst_d1_inst_d_out_reg_1_UNCONNECTED;
  wire \NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_UNCONNECTED ;
  wire \NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_UNCONNECTED ;
  wire NLW_rst_d1_inst_ram_empty_i_UNCONNECTED;
  wire NLW_rst_d1_inst_rd_en_UNCONNECTED;
  wire [0:0]\NLW_rst_d1_inst_gen_fwft.empty_fwft_i_reg_UNCONNECTED ;
  wire [0:0]\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0_UNCONNECTED ;
  wire [1:0]\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0_UNCONNECTED ;
  wire [0:0]\NLW_wrp_inst_count_value_i_reg[1]_0_UNCONNECTED ;
  wire [0:0]\NLW_wrp_inst_count_value_i_reg[9]_1_UNCONNECTED ;
  wire [7:0]NLW_wrpp1_inst_Q_UNCONNECTED;
  wire [1:0]NLW_wrpp1_inst_S_UNCONNECTED;
  wire [0:0]\NLW_wrpp1_inst_count_value_i_reg[8]_0_UNCONNECTED ;
  wire \NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_UNCONNECTED ;
  wire \NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_UNCONNECTED ;
  wire \NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_UNCONNECTED ;
  wire \NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg_UNCONNECTED ;
  wire \NLW_xpm_fifo_rst_inst_guf.underflow_i_reg_UNCONNECTED ;
  wire NLW_xpm_fifo_rst_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_ram_rd_en_pf_q_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_ram_wr_en_pf_q_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_rd_en_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_read_only_q_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_rst_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_underflow_i0_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_write_only_q_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h7A)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  design_2_v_axi4s_vid_out_0_0__xpm_counter_updn \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_2 ),
        .Q(rd_pntr_ext[1:0]),
        .S({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[1]_0 (count_value_i),
        .\count_value_i_reg[1]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_2 (curr_fwft_state),
        .\grdc.rd_data_count_i_reg[3] (wr_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrpp1_inst_n_11),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "10" *) 
  (* ADDR_WIDTH_B = "10" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "27" *) 
  (* BYTE_WRITE_WIDTH_B = "27" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "26" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "27" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "27648" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "1024" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "27" *) 
  (* P_MIN_WIDTH_DATA_A = "27" *) 
  (* P_MIN_WIDTH_DATA_B = "27" *) 
  (* P_MIN_WIDTH_DATA_ECC = "27" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "27" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "10" *) 
  (* P_WIDTH_ADDR_READ_B = "10" *) 
  (* P_WIDTH_ADDR_WRITE_A = "10" *) 
  (* P_WIDTH_ADDR_WRITE_B = "10" *) 
  (* P_WIDTH_COL_WRITE_A = "27" *) 
  (* P_WIDTH_COL_WRITE_B = "27" *) 
  (* READ_DATA_WIDTH_A = "27" *) 
  (* READ_DATA_WIDTH_B = "27" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "27" *) 
  (* WRITE_DATA_WIDTH_B = "27" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "28" *) 
  (* rstb_loop_iter = "28" *) 
  design_2_v_axi4s_vid_out_0_0__xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(\NLW_gen_sdpram.xpm_memory_base_inst_clkb_UNCONNECTED ),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb(\NLW_gen_sdpram.xpm_memory_base_inst_dinb_UNCONNECTED [26:0]),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [26:0]),
        .doutb(dout),
        .ena(\NLW_gen_sdpram.xpm_memory_base_inst_ena_UNCONNECTED ),
        .enb(ram_rd_en_pf),
        .injectdbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterra_UNCONNECTED ),
        .injectdbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterrb_UNCONNECTED ),
        .injectsbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterra_UNCONNECTED ),
        .injectsbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterrb_UNCONNECTED ),
        .regcea(\NLW_gen_sdpram.xpm_memory_base_inst_regcea_UNCONNECTED ),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(\NLW_gen_sdpram.xpm_memory_base_inst_rsta_UNCONNECTED ),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(\NLW_gen_sdpram.xpm_memory_base_inst_sleep_UNCONNECTED ),
        .wea(ram_wr_en_pf),
        .web(\NLW_gen_sdpram.xpm_memory_base_inst_web_UNCONNECTED [0]));
  LUT3 #(
    .INIT(8'h4A)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \grdc.rd_data_count_i_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [10]),
        .Q(rd_data_count[10]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grdc.rd_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grdc.rd_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[4]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grdc.rd_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[5]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grdc.rd_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(rd_data_count[6]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grdc.rd_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(rd_data_count[7]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grdc.rd_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [8]),
        .Q(rd_data_count[8]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \grdc.rd_data_count_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [9]),
        .Q(rd_data_count[9]),
        .R(\grdc.rd_data_count_i0 ));
  design_2_v_axi4s_vid_out_0_0__xpm_counter_updn__parameterized0 rdp_inst
       (.D(NLW_rdp_inst_D_UNCONNECTED[9:0]),
        .DI({\gen_fwft.rdpp1_inst_n_2 ,wr_pntr_ext[0]}),
        .E(ram_rd_en_pf),
        .Q(curr_fwft_state),
        .S(NLW_rdp_inst_S_UNCONNECTED[1:0]),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[10]_0 ({rdp_inst_n_1,rd_pntr_ext}),
        .\count_value_i_reg[8]_0 ({\grdc.diff_wr_rd_pntr_rdc [10:2],\NLW_rdp_inst_count_value_i_reg[8]_0_UNCONNECTED [1:0]}),
        .\count_value_i_reg[8]_1 (\NLW_rdp_inst_count_value_i_reg[8]_1_UNCONNECTED [9:0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_UNCONNECTED [1:0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9] (\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_UNCONNECTED [0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] (\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_UNCONNECTED [0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_0 (\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_0_UNCONNECTED [7:0]),
        .\grdc.rd_data_count_i_reg[10] (wrp_inst_n_13),
        .\grdc.rd_data_count_i_reg[10]_0 (wrp_inst_n_14),
        .\grdc.rd_data_count_i_reg[10]_1 (wr_pntr_ext[9:1]),
        .\grdc.rd_data_count_i_reg[3] ({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\grdc.rd_data_count_i_reg[3]_0 (count_value_i),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_2_v_axi4s_vid_out_0_0__xpm_counter_updn__parameterized1 rdpp1_inst
       (.CO(going_empty1),
        .E(ram_rd_en_pf),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] (rdpp1_inst_n_0),
        .Q({rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .S(wrp_inst_n_12),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ({wr_pntr_ext[9],wr_pntr_ext[5:0]}),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_2_v_axi4s_vid_out_0_0__xpm_fifo_reg_bit rst_d1_inst
       (.\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] (\NLW_rst_d1_inst_FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_UNCONNECTED ),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_0 (\NLW_rst_d1_inst_FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_0_UNCONNECTED ),
        .Q(xpm_fifo_rst_inst_n_1),
        .d_out_reg_0(rst_d1_inst_n_3),
        .d_out_reg_1(NLW_rst_d1_inst_d_out_reg_1_UNCONNECTED),
        .\gen_fwft.empty_fwft_i_reg (\NLW_rst_d1_inst_gen_fwft.empty_fwft_i_reg_UNCONNECTED [0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0_UNCONNECTED [0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0_UNCONNECTED [1:0]),
        .\gof.overflow_i_reg (full),
        .ram_empty_i(NLW_rst_d1_inst_ram_empty_i_UNCONNECTED),
        .rd_en(NLW_rst_d1_inst_rd_en_UNCONNECTED),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
  design_2_v_axi4s_vid_out_0_0__xpm_counter_updn__parameterized0_0 wrp_inst
       (.CO(leaving_empty0),
        .DI(xpm_fifo_rst_inst_n_6),
        .E(ram_wr_en_pf),
        .Q(wr_pntr_ext),
        .S(wrp_inst_n_12),
        .\count_value_i_reg[10]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (\NLW_wrp_inst_count_value_i_reg[1]_0_UNCONNECTED [0]),
        .\count_value_i_reg[3]_0 (xpm_fifo_rst_inst_n_8),
        .\count_value_i_reg[8]_0 (wrp_inst_n_13),
        .\count_value_i_reg[9]_0 (wrp_inst_n_14),
        .\count_value_i_reg[9]_1 (\NLW_wrp_inst_count_value_i_reg[9]_1_UNCONNECTED [0]),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (going_empty1),
        .\gen_pntr_flags_cc.ram_empty_i_reg_1 (rst_d1_inst_n_3),
        .\gen_pntr_flags_cc.ram_empty_i_reg_i_2 ({rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\grdc.rd_data_count_i_reg[10] ({rdp_inst_n_1,rd_pntr_ext}),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .wr_clk(wr_clk));
  design_2_v_axi4s_vid_out_0_0__xpm_counter_updn__parameterized1_1 wrpp1_inst
       (.CO(leaving_empty0),
        .E(ram_wr_en_pf),
        .Q(NLW_wrpp1_inst_Q_UNCONNECTED[7:0]),
        .S(NLW_wrpp1_inst_S_UNCONNECTED[1:0]),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[8]_0 (\NLW_wrpp1_inst_count_value_i_reg[8]_0_UNCONNECTED [0]),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (wrpp1_inst_n_11),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (rst_d1_inst_n_3),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] (rd_pntr_ext),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_2_v_axi4s_vid_out_0_0__xpm_fifo_rst xpm_fifo_rst_inst
       (.DI(xpm_fifo_rst_inst_n_6),
        .E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .SR(\grdc.rd_data_count_i0 ),
        .clr_full(clr_full),
        .\count_value_i_reg[3] (wr_pntr_ext[0]),
        .\count_value_i_reg[9] (full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_8),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (\NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (\NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg (\NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg_UNCONNECTED ),
        .\grdc.rd_data_count_i_reg[0] (curr_fwft_state),
        .\guf.underflow_i_reg (\NLW_xpm_fifo_rst_inst_guf.underflow_i_reg_UNCONNECTED ),
        .prog_empty(NLW_xpm_fifo_rst_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_rst_inst_prog_full_UNCONNECTED),
        .ram_rd_en_pf_q(NLW_xpm_fifo_rst_inst_ram_rd_en_pf_q_UNCONNECTED),
        .ram_wr_en_pf_q(NLW_xpm_fifo_rst_inst_ram_wr_en_pf_q_UNCONNECTED),
        .rd_en(NLW_xpm_fifo_rst_inst_rd_en_UNCONNECTED),
        .read_only_q(NLW_xpm_fifo_rst_inst_read_only_q_UNCONNECTED),
        .rst(NLW_xpm_fifo_rst_inst_rst_UNCONNECTED),
        .rst_d1(rst_d1),
        .underflow_i0(NLW_xpm_fifo_rst_inst_underflow_i0_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only_q(NLW_xpm_fifo_rst_inst_write_only_q_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_2_v_axi4s_vid_out_0_0__xpm_fifo_reg_bit
   (rst_d1,
    wr_rst_busy,
    \gen_fwft.empty_fwft_i_reg ,
    d_out_reg_0,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_0 ,
    d_out_reg_1,
    Q,
    wr_clk,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ,
    rd_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 ,
    ram_empty_i,
    \gof.overflow_i_reg ,
    wr_en);
  output rst_d1;
  output wr_rst_busy;
  output [0:0]\gen_fwft.empty_fwft_i_reg ;
  output d_out_reg_0;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_0 ;
  output d_out_reg_1;
  input [0:0]Q;
  input wr_clk;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ;
  input rd_en;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 ;
  input ram_empty_i;
  input \gof.overflow_i_reg ;
  input wr_en;

  wire [0:0]Q;
  wire d_out_reg_0;
  wire \gof.overflow_i_reg ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(rst_d1),
        .I1(Q),
        .I2(\gof.overflow_i_reg ),
        .I3(wr_en),
        .O(d_out_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(rst_d1),
        .I1(Q),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_2_v_axi4s_vid_out_0_0__xpm_fifo_rst
   (E,
    Q,
    clr_full,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    SR,
    underflow_i0,
    DI,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    rst,
    wr_en,
    \count_value_i_reg[9] ,
    rst_d1,
    read_only_q,
    prog_empty,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    write_only_q,
    \grdc.rd_data_count_i_reg[0] ,
    rd_en,
    \guf.underflow_i_reg ,
    ram_rd_en_pf_q,
    ram_wr_en_pf_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    prog_full,
    \count_value_i_reg[3] ,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  output clr_full;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  output [0:0]SR;
  output underflow_i0;
  output [0:0]DI;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  output [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input rst;
  input wr_en;
  input \count_value_i_reg[9] ;
  input rst_d1;
  input read_only_q;
  input prog_empty;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  input write_only_q;
  input [1:0]\grdc.rd_data_count_i_reg[0] ;
  input rd_en;
  input \guf.underflow_i_reg ;
  input ram_rd_en_pf_q;
  input ram_wr_en_pf_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  input prog_full;
  input [0:0]\count_value_i_reg[3] ;
  input wr_clk;

  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire clr_full;
  wire [0:0]\count_value_i_reg[3] ;
  wire \count_value_i_reg[9] ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire [1:0]\grdc.rd_data_count_i_reg[0] ;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT4 #(
    .INIT(16'h0002)) 
    \count_value_i[3]_i_2 
       (.I0(wr_en),
        .I1(\count_value_i_reg[9] ),
        .I2(Q),
        .I3(rst_d1),
        .O(DI));
  LUT5 #(
    .INIT(32'hFFFD0002)) 
    \count_value_i[3]_i_3 
       (.I0(wr_en),
        .I1(\count_value_i_reg[9] ),
        .I2(Q),
        .I3(rst_d1),
        .I4(\count_value_i_reg[3] ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q),
        .I1(rst_d1),
        .O(clr_full));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[9] ),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[10]_i_1 
       (.I0(Q),
        .I1(\grdc.rd_data_count_i_reg[0] [0]),
        .I2(\grdc.rd_data_count_i_reg[0] [1]),
        .O(SR));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(rst_i),
        .R(1'b0));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0000011100000111" *) (* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "1024" *) (* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "11" *) (* READ_DATA_WIDTH = "27" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "27" *) (* WR_DATA_COUNT_WIDTH = "11" *) 
(* XPM_MODULE = "TRUE" *) 
module design_2_v_axi4s_vid_out_0_0__xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [26:0]din;
  output full;
  output prog_full;
  output [10:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [26:0]dout;
  output empty;
  output prog_empty;
  output [10:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire [26:0]din;
  wire [26:0]dout;
  wire full;
  wire [10:0]rd_data_count;
  wire rd_en;
  wire \^rd_rst_busy ;
  wire wr_clk;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_injectdbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_injectsbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_clk_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rst_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sleep_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire [1:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign wr_rst_busy = \^rd_rst_busy ;
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "1024" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "27648" *) 
  (* FIFO_WRITE_DEPTH = "1024" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "1019" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "1019" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "11" *) 
  (* RD_DC_WIDTH_EXT = "11" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "10" *) 
  (* READ_DATA_WIDTH = "27" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "27" *) 
  (* WR_DATA_COUNT_WIDTH = "11" *) 
  (* WR_DC_WIDTH_EXT = "11" *) 
  (* WR_DEPTH_LOG = "10" *) 
  (* WR_PNTR_WIDTH = "10" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_2_v_axi4s_vid_out_0_0__xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(NLW_xpm_fifo_base_inst_empty_UNCONNECTED),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(NLW_xpm_fifo_base_inst_injectdbiterr_UNCONNECTED),
        .injectsbiterr(NLW_xpm_fifo_base_inst_injectsbiterr_UNCONNECTED),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(NLW_xpm_fifo_base_inst_rd_clk_UNCONNECTED),
        .rd_data_count({rd_data_count[10:2],NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[1:0]}),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(NLW_xpm_fifo_base_inst_rst_UNCONNECTED),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(NLW_xpm_fifo_base_inst_sleep_UNCONNECTED),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[10:0]),
        .wr_en(wr_en),
        .wr_rst_busy(\^rd_rst_busy ));
endmodule

(* ADDR_WIDTH_A = "10" *) (* ADDR_WIDTH_B = "10" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "27" *) (* BYTE_WRITE_WIDTH_B = "27" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "27648" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "1024" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "27" *) (* P_MIN_WIDTH_DATA_A = "27" *) (* P_MIN_WIDTH_DATA_B = "27" *) 
(* P_MIN_WIDTH_DATA_ECC = "27" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "27" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "10" *) 
(* P_WIDTH_ADDR_READ_B = "10" *) (* P_WIDTH_ADDR_WRITE_A = "10" *) (* P_WIDTH_ADDR_WRITE_B = "10" *) 
(* P_WIDTH_COL_WRITE_A = "27" *) (* P_WIDTH_COL_WRITE_B = "27" *) (* READ_DATA_WIDTH_A = "27" *) 
(* READ_DATA_WIDTH_B = "27" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "27" *) (* WRITE_DATA_WIDTH_B = "27" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "28" *) 
(* rstb_loop_iter = "28" *) 
module design_2_v_axi4s_vid_out_0_0__xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [9:0]addra;
  input [26:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [26:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [9:0]addrb;
  input [26:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [26:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [26:0]dina;
  wire [26:0]doutb;
  wire enb;
  wire regceb;
  wire rstb;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [31:27]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d27" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "26" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d27" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "26" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "27648" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "26" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "26" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [31:27],doutb}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* CHECK_LICENSE_TYPE = "design_2_v_tc_0_0,v_tc,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "v_tc,Vivado 2019.2" *) 
module design_2_v_tc_0_0
   (clk,
    clken,
    det_clken,
    gen_clken,
    hsync_in,
    hblank_in,
    vsync_in,
    vblank_in,
    active_video_in,
    hsync_out,
    hblank_out,
    vsync_out,
    vblank_out,
    active_video_out,
    resetn,
    fsync_out);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF vtiming_in:vtiming_out, ASSOCIATED_RESET resetn, ASSOCIATED_CLKEN clken, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_2_dvi2rgb_0_0_PixelClk, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 clken_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clken_intf, POLARITY ACTIVE_LOW" *) input clken;
  input det_clken;
  input gen_clken;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_in HSYNC" *) input hsync_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_in HBLANK" *) input hblank_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_in VSYNC" *) input vsync_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_in VBLANK" *) input vblank_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_in ACTIVE_VIDEO" *) input active_video_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_out HSYNC" *) output hsync_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_out HBLANK" *) output hblank_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_out VSYNC" *) output vsync_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_out VBLANK" *) output vblank_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_out ACTIVE_VIDEO" *) output active_video_out;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 resetn_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME resetn_intf, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input resetn;
  output [0:0]fsync_out;

  wire active_video_in;
  wire active_video_out;
  wire clk;
  wire gen_clken;
  wire hsync_in;
  wire hsync_out;
  wire vblank_out;
  wire vsync_in;
  wire vsync_out;
  wire NLW_U0_active_chroma_in_UNCONNECTED;
  wire NLW_U0_active_chroma_out_UNCONNECTED;
  wire NLW_U0_clken_UNCONNECTED;
  wire NLW_U0_det_clken_UNCONNECTED;
  wire NLW_U0_field_id_in_UNCONNECTED;
  wire NLW_U0_field_id_out_UNCONNECTED;
  wire NLW_U0_fsync_in_UNCONNECTED;
  wire NLW_U0_hblank_in_UNCONNECTED;
  wire NLW_U0_hblank_out_UNCONNECTED;
  wire NLW_U0_irq_UNCONNECTED;
  wire NLW_U0_resetn_UNCONNECTED;
  wire NLW_U0_s_axi_aclk_UNCONNECTED;
  wire NLW_U0_s_axi_aclken_UNCONNECTED;
  wire NLW_U0_s_axi_aresetn_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_arvalid_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_awvalid_UNCONNECTED;
  wire NLW_U0_s_axi_bready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rready_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axi_wvalid_UNCONNECTED;
  wire NLW_U0_vblank_in_UNCONNECTED;
  wire [0:0]NLW_U0_fsync_out_UNCONNECTED;
  wire [31:0]NLW_U0_intc_if_UNCONNECTED;
  wire [8:0]NLW_U0_s_axi_araddr_UNCONNECTED;
  wire [8:0]NLW_U0_s_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_wstrb_UNCONNECTED;

  (* C_CONTROL = "0" *) 
  (* C_DETECT_EN = "1" *) 
  (* C_DET_ACHROMA_EN = "0" *) 
  (* C_DET_AVIDEO_EN = "1" *) 
  (* C_DET_FIELDID_EN = "0" *) 
  (* C_DET_HBLANK_EN = "1" *) 
  (* C_DET_HSYNC_EN = "1" *) 
  (* C_DET_VBLANK_EN = "1" *) 
  (* C_DET_VSYNC_EN = "1" *) 
  (* C_FAMILY = "virtex5" *) 
  (* C_FSYNC_HSTART0 = "0" *) 
  (* C_FSYNC_HSTART1 = "0" *) 
  (* C_FSYNC_HSTART10 = "0" *) 
  (* C_FSYNC_HSTART11 = "0" *) 
  (* C_FSYNC_HSTART12 = "0" *) 
  (* C_FSYNC_HSTART13 = "0" *) 
  (* C_FSYNC_HSTART14 = "0" *) 
  (* C_FSYNC_HSTART15 = "0" *) 
  (* C_FSYNC_HSTART2 = "0" *) 
  (* C_FSYNC_HSTART3 = "0" *) 
  (* C_FSYNC_HSTART4 = "0" *) 
  (* C_FSYNC_HSTART5 = "0" *) 
  (* C_FSYNC_HSTART6 = "0" *) 
  (* C_FSYNC_HSTART7 = "0" *) 
  (* C_FSYNC_HSTART8 = "0" *) 
  (* C_FSYNC_HSTART9 = "0" *) 
  (* C_FSYNC_VSTART0 = "0" *) 
  (* C_FSYNC_VSTART1 = "0" *) 
  (* C_FSYNC_VSTART10 = "0" *) 
  (* C_FSYNC_VSTART11 = "0" *) 
  (* C_FSYNC_VSTART12 = "0" *) 
  (* C_FSYNC_VSTART13 = "0" *) 
  (* C_FSYNC_VSTART14 = "0" *) 
  (* C_FSYNC_VSTART15 = "0" *) 
  (* C_FSYNC_VSTART2 = "0" *) 
  (* C_FSYNC_VSTART3 = "0" *) 
  (* C_FSYNC_VSTART4 = "0" *) 
  (* C_FSYNC_VSTART5 = "0" *) 
  (* C_FSYNC_VSTART6 = "0" *) 
  (* C_FSYNC_VSTART7 = "0" *) 
  (* C_FSYNC_VSTART8 = "0" *) 
  (* C_FSYNC_VSTART9 = "0" *) 
  (* C_GENERATE_EN = "1" *) 
  (* C_GEN_ACHROMA_EN = "0" *) 
  (* C_GEN_ACHROMA_POLARITY = "1" *) 
  (* C_GEN_AUTO_SWITCH = "0" *) 
  (* C_GEN_AVIDEO_EN = "1" *) 
  (* C_GEN_AVIDEO_POLARITY = "1" *) 
  (* C_GEN_CPARITY = "0" *) 
  (* C_GEN_F0_VBLANK_HEND = "1280" *) 
  (* C_GEN_F0_VBLANK_HSTART = "1280" *) 
  (* C_GEN_F0_VFRAME_SIZE = "750" *) 
  (* C_GEN_F0_VSYNC_HEND = "1280" *) 
  (* C_GEN_F0_VSYNC_HSTART = "1280" *) 
  (* C_GEN_F0_VSYNC_VEND = "729" *) 
  (* C_GEN_F0_VSYNC_VSTART = "724" *) 
  (* C_GEN_F1_VBLANK_HEND = "1280" *) 
  (* C_GEN_F1_VBLANK_HSTART = "1280" *) 
  (* C_GEN_F1_VFRAME_SIZE = "750" *) 
  (* C_GEN_F1_VSYNC_HEND = "1280" *) 
  (* C_GEN_F1_VSYNC_HSTART = "1280" *) 
  (* C_GEN_F1_VSYNC_VEND = "729" *) 
  (* C_GEN_F1_VSYNC_VSTART = "724" *) 
  (* C_GEN_FIELDID_EN = "0" *) 
  (* C_GEN_FIELDID_POLARITY = "1" *) 
  (* C_GEN_HACTIVE_SIZE = "1280" *) 
  (* C_GEN_HBLANK_EN = "1" *) 
  (* C_GEN_HBLANK_POLARITY = "1" *) 
  (* C_GEN_HFRAME_SIZE = "1650" *) 
  (* C_GEN_HSYNC_EN = "1" *) 
  (* C_GEN_HSYNC_END = "1430" *) 
  (* C_GEN_HSYNC_POLARITY = "1" *) 
  (* C_GEN_HSYNC_START = "1390" *) 
  (* C_GEN_INTERLACED = "0" *) 
  (* C_GEN_VACTIVE_SIZE = "720" *) 
  (* C_GEN_VBLANK_EN = "1" *) 
  (* C_GEN_VBLANK_POLARITY = "1" *) 
  (* C_GEN_VIDEO_FORMAT = "2" *) 
  (* C_GEN_VSYNC_EN = "1" *) 
  (* C_GEN_VSYNC_POLARITY = "1" *) 
  (* C_HAS_AXI4_LITE = "0" *) 
  (* C_HAS_INTC_IF = "0" *) 
  (* C_INTERLACE_EN = "0" *) 
  (* C_IRQEN = "0" *) 
  (* C_LINE_DELAY = "0" *) 
  (* C_MAX_LINES = "4096" *) 
  (* C_MAX_PIXELS = "4096" *) 
  (* C_NUM_FSYNCS = "1" *) 
  (* C_PIXEL_DELAY = "0" *) 
  (* C_SYNC_EN = "0" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_CLK_FREQ_HZ = "100000000" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  design_2_v_tc_0_0_v_tc U0
       (.active_chroma_in(NLW_U0_active_chroma_in_UNCONNECTED),
        .active_chroma_out(NLW_U0_active_chroma_out_UNCONNECTED),
        .active_video_in(active_video_in),
        .active_video_out(active_video_out),
        .clk(clk),
        .clken(NLW_U0_clken_UNCONNECTED),
        .det_clken(NLW_U0_det_clken_UNCONNECTED),
        .field_id_in(NLW_U0_field_id_in_UNCONNECTED),
        .field_id_out(NLW_U0_field_id_out_UNCONNECTED),
        .fsync_in(NLW_U0_fsync_in_UNCONNECTED),
        .fsync_out(NLW_U0_fsync_out_UNCONNECTED[0]),
        .gen_clken(gen_clken),
        .hblank_in(NLW_U0_hblank_in_UNCONNECTED),
        .hblank_out(NLW_U0_hblank_out_UNCONNECTED),
        .hsync_in(hsync_in),
        .hsync_out(hsync_out),
        .intc_if(NLW_U0_intc_if_UNCONNECTED[31:0]),
        .irq(NLW_U0_irq_UNCONNECTED),
        .resetn(NLW_U0_resetn_UNCONNECTED),
        .s_axi_aclk(NLW_U0_s_axi_aclk_UNCONNECTED),
        .s_axi_aclken(NLW_U0_s_axi_aclken_UNCONNECTED),
        .s_axi_araddr(NLW_U0_s_axi_araddr_UNCONNECTED[8:0]),
        .s_axi_aresetn(NLW_U0_s_axi_aresetn_UNCONNECTED),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arvalid(NLW_U0_s_axi_arvalid_UNCONNECTED),
        .s_axi_awaddr(NLW_U0_s_axi_awaddr_UNCONNECTED[8:0]),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awvalid(NLW_U0_s_axi_awvalid_UNCONNECTED),
        .s_axi_bready(NLW_U0_s_axi_bready_UNCONNECTED),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[31:0]),
        .s_axi_rready(NLW_U0_s_axi_rready_UNCONNECTED),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata(NLW_U0_s_axi_wdata_UNCONNECTED[31:0]),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(NLW_U0_s_axi_wstrb_UNCONNECTED[3:0]),
        .s_axi_wvalid(NLW_U0_s_axi_wvalid_UNCONNECTED),
        .vblank_in(NLW_U0_vblank_in_UNCONNECTED),
        .vblank_out(vblank_out),
        .vsync_in(vsync_in),
        .vsync_out(vsync_out));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_v_vid_in_axi4s_0_0,v_vid_in_axi4s_v4_0_9,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "v_vid_in_axi4s_v4_0_9,Vivado 2019.2" *) 
module design_2_v_vid_in_axi4s_0_0
   (vid_io_in_ce,
    vid_active_video,
    vid_vblank,
    vid_hblank,
    vid_vsync,
    vid_hsync,
    vid_field_id,
    vid_data,
    aclk,
    aclken,
    aresetn,
    m_axis_video_tdata,
    m_axis_video_tvalid,
    m_axis_video_tready,
    m_axis_video_tuser,
    m_axis_video_tlast,
    fid,
    vtd_active_video,
    vtd_vblank,
    vtd_hblank,
    vtd_vsync,
    vtd_hsync,
    vtd_field_id,
    overflow,
    underflow,
    axis_enable,
    lopt);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 vid_io_in_ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_io_in_ce_intf, POLARITY ACTIVE_LOW" *) input vid_io_in_ce;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 vid_io_in ACTIVE_VIDEO" *) input vid_active_video;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 vid_io_in VBLANK" *) input vid_vblank;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 vid_io_in HBLANK" *) input vid_hblank;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 vid_io_in VSYNC" *) input vid_vsync;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 vid_io_in HSYNC" *) input vid_hsync;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 vid_io_in FIELD" *) input vid_field_id;
  (* X_INTERFACE_INFO = "xilinx.com:interface:vid_io:1.0 vid_io_in DATA" *) input [23:0]vid_data;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 aclk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF video_out, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_dvi2rgb_0_0_PixelClk, INSERT_VIP 0" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 aclken_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aclken_intf, POLARITY ACTIVE_HIGH" *) input aclken;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 aresetn_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aresetn_intf, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TDATA" *) output [23:0]m_axis_video_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TVALID" *) output m_axis_video_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TREADY" *) input m_axis_video_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TUSER" *) output m_axis_video_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_dvi2rgb_0_0_PixelClk, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}, INSERT_VIP 0" *) output m_axis_video_tlast;
  output fid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_out ACTIVE_VIDEO" *) output vtd_active_video;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_out VBLANK" *) output vtd_vblank;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_out HBLANK" *) output vtd_hblank;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_out VSYNC" *) output vtd_vsync;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_out HSYNC" *) output vtd_hsync;
  (* X_INTERFACE_INFO = "xilinx.com:interface:video_timing:2.0 vtiming_out FIELD" *) output vtd_field_id;
  output overflow;
  output underflow;
  input axis_enable;
  output lopt;

  wire aclk;
  wire lopt;
  wire [23:0]m_axis_video_tdata;
  wire m_axis_video_tlast;
  wire m_axis_video_tready;
  wire m_axis_video_tuser;
  wire m_axis_video_tvalid;
  wire vid_active_video;
  wire [23:0]vid_data;
  wire vid_hsync;
  wire vid_io_in_ce;
  wire vid_vsync;
  wire vtd_active_video;
  wire vtd_hsync;
  wire vtd_vsync;
  wire NLW_inst_aclken_UNCONNECTED;
  wire NLW_inst_aresetn_UNCONNECTED;
  wire NLW_inst_axis_enable_UNCONNECTED;
  wire NLW_inst_drop_en_UNCONNECTED;
  wire NLW_inst_fid_UNCONNECTED;
  wire NLW_inst_overflow_UNCONNECTED;
  wire NLW_inst_remap_420_en_UNCONNECTED;
  wire NLW_inst_underflow_UNCONNECTED;
  wire NLW_inst_vid_field_id_UNCONNECTED;
  wire NLW_inst_vid_hblank_UNCONNECTED;
  wire NLW_inst_vid_io_in_clk_UNCONNECTED;
  wire NLW_inst_vid_io_in_reset_UNCONNECTED;
  wire NLW_inst_vid_vblank_UNCONNECTED;
  wire NLW_inst_vtd_field_id_UNCONNECTED;
  wire NLW_inst_vtd_hblank_UNCONNECTED;
  wire NLW_inst_vtd_vblank_UNCONNECTED;

  (* C_ADDR_WIDTH = "10" *) 
  (* C_ADDR_WIDTH_PIXEL_REMAP_420 = "10" *) 
  (* C_COMPONENTS_PER_PIXEL = "3" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_ASYNC_CLK = "0" *) 
  (* C_INCLUDE_PIXEL_DROP = "0" *) 
  (* C_INCLUDE_PIXEL_REMAP_420 = "0" *) 
  (* C_M_AXIS_COMPONENT_WIDTH = "8" *) 
  (* C_M_AXIS_TDATA_WIDTH = "24" *) 
  (* C_NATIVE_COMPONENT_WIDTH = "8" *) 
  (* C_NATIVE_DATA_WIDTH = "24" *) 
  (* C_PIXELS_PER_CLOCK = "1" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  design_2_v_vid_in_axi4s_0_0__v_vid_in_axi4s_v4_0_9 inst
       (.aclk(aclk),
        .aclken(NLW_inst_aclken_UNCONNECTED),
        .aresetn(NLW_inst_aresetn_UNCONNECTED),
        .axis_enable(NLW_inst_axis_enable_UNCONNECTED),
        .drop_en(NLW_inst_drop_en_UNCONNECTED),
        .fid(NLW_inst_fid_UNCONNECTED),
        .lopt(lopt),
        .m_axis_video_tdata(m_axis_video_tdata),
        .m_axis_video_tlast(m_axis_video_tlast),
        .m_axis_video_tready(m_axis_video_tready),
        .m_axis_video_tuser(m_axis_video_tuser),
        .m_axis_video_tvalid(m_axis_video_tvalid),
        .overflow(NLW_inst_overflow_UNCONNECTED),
        .remap_420_en(NLW_inst_remap_420_en_UNCONNECTED),
        .underflow(NLW_inst_underflow_UNCONNECTED),
        .vid_active_video(vid_active_video),
        .vid_data(vid_data),
        .vid_field_id(NLW_inst_vid_field_id_UNCONNECTED),
        .vid_hblank(NLW_inst_vid_hblank_UNCONNECTED),
        .vid_hsync(vid_hsync),
        .vid_io_in_ce(vid_io_in_ce),
        .vid_io_in_clk(NLW_inst_vid_io_in_clk_UNCONNECTED),
        .vid_io_in_reset(NLW_inst_vid_io_in_reset_UNCONNECTED),
        .vid_vblank(NLW_inst_vid_vblank_UNCONNECTED),
        .vid_vsync(vid_vsync),
        .vtd_active_video(vtd_active_video),
        .vtd_field_id(NLW_inst_vtd_field_id_UNCONNECTED),
        .vtd_hblank(NLW_inst_vtd_hblank_UNCONNECTED),
        .vtd_hsync(vtd_hsync),
        .vtd_vblank(NLW_inst_vtd_vblank_UNCONNECTED),
        .vtd_vsync(vtd_vsync));
endmodule

(* C_ADDR_WIDTH = "10" *) (* C_ADDR_WIDTH_PIXEL_REMAP_420 = "10" *) (* C_COMPONENTS_PER_PIXEL = "3" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_ASYNC_CLK = "0" *) (* C_INCLUDE_PIXEL_DROP = "0" *) 
(* C_INCLUDE_PIXEL_REMAP_420 = "0" *) (* C_M_AXIS_COMPONENT_WIDTH = "8" *) (* C_M_AXIS_TDATA_WIDTH = "24" *) 
(* C_NATIVE_COMPONENT_WIDTH = "8" *) (* C_NATIVE_DATA_WIDTH = "24" *) (* C_PIXELS_PER_CLOCK = "1" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "v_vid_in_axi4s_v4_0_9" *) 
module design_2_v_vid_in_axi4s_0_0__v_vid_in_axi4s_v4_0_9
   (vid_io_in_clk,
    vid_io_in_ce,
    vid_io_in_reset,
    vid_active_video,
    vid_vblank,
    vid_hblank,
    vid_vsync,
    vid_hsync,
    vid_field_id,
    vid_data,
    aclk,
    aclken,
    aresetn,
    m_axis_video_tdata,
    m_axis_video_tvalid,
    m_axis_video_tready,
    m_axis_video_tuser,
    m_axis_video_tlast,
    fid,
    vtd_active_video,
    vtd_vblank,
    vtd_hblank,
    vtd_vsync,
    vtd_hsync,
    vtd_field_id,
    overflow,
    underflow,
    axis_enable,
    drop_en,
    remap_420_en,
    lopt);
  input vid_io_in_clk;
  input vid_io_in_ce;
  input vid_io_in_reset;
  input vid_active_video;
  input vid_vblank;
  input vid_hblank;
  input vid_vsync;
  input vid_hsync;
  input vid_field_id;
  input [23:0]vid_data;
  input aclk;
  input aclken;
  input aresetn;
  output [23:0]m_axis_video_tdata;
  output m_axis_video_tvalid;
  input m_axis_video_tready;
  output m_axis_video_tuser;
  output m_axis_video_tlast;
  output fid;
  output vtd_active_video;
  output vtd_vblank;
  output vtd_hblank;
  output vtd_vsync;
  output vtd_hsync;
  output vtd_field_id;
  output overflow;
  output underflow;
  input axis_enable;
  input drop_en;
  input remap_420_en;
  output lopt;

  wire COUPLER_INST_n_46;
  wire FORMATTER_INST_n_34;
  wire aclk;
  wire de_3;
  wire [26:0]idf_data;
  wire lopt;
  wire [23:0]m_axis_video_tdata;
  wire m_axis_video_tlast;
  wire m_axis_video_tready;
  wire m_axis_video_tuser;
  wire m_axis_video_tvalid;
  wire vid_active_video;
  wire [23:0]vid_data;
  wire vid_hsync;
  wire vid_io_in_ce;
  wire vid_vsync;
  wire vtd_active_video;
  wire vtd_hsync;
  wire vtd_vsync;
  wire NLW_COUPLER_INST_aclken_UNCONNECTED;
  wire NLW_COUPLER_INST_aresetn_UNCONNECTED;
  wire NLW_COUPLER_INST_overflow_UNCONNECTED;
  wire NLW_COUPLER_INST_src_in_UNCONNECTED;
  wire NLW_COUPLER_INST_underflow_UNCONNECTED;
  wire NLW_COUPLER_INST_vid_io_in_ce_UNCONNECTED;
  wire NLW_COUPLER_INST_vid_reset_UNCONNECTED;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[10]_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[10]_0_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[11]_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[11]_0_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[12]_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[12]_0_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[13]_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[13]_0_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[14]_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[14]_0_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[15]_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[15]_0_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[15]_1_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[15]_2_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[15]_3_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[15]_4_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[1]_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[1]_0_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[2]_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[2]_0_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[3]_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[3]_0_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[4]_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[4]_0_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[5]_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[5]_0_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[6]_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[6]_0_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[7]_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[7]_0_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[8]_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[8]_0_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[9]_UNCONNECTED ;
  wire \NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[9]_0_UNCONNECTED ;
  wire NLW_COUPLER_INST_vid_vsync_UNCONNECTED;
  wire NLW_COUPLER_INST_vid_vsync_dly_UNCONNECTED;
  wire [26:26]NLW_COUPLER_INST_dout_UNCONNECTED;
  wire NLW_FORMATTER_INST_axis_enable_UNCONNECTED;
  wire NLW_FORMATTER_INST_vid_field_id_UNCONNECTED;
  wire NLW_FORMATTER_INST_vid_hblank_UNCONNECTED;
  wire NLW_FORMATTER_INST_vid_vblank_UNCONNECTED;
  wire NLW_FORMATTER_INST_vtd_field_id_UNCONNECTED;
  wire NLW_FORMATTER_INST_vtd_hblank_UNCONNECTED;
  wire NLW_FORMATTER_INST_vtd_vblank_UNCONNECTED;

  design_2_v_vid_in_axi4s_0_0__v_vid_in_axi4s_v4_0_9_coupler COUPLER_INST
       (.aclk(aclk),
        .aclken(NLW_COUPLER_INST_aclken_UNCONNECTED),
        .aresetn(NLW_COUPLER_INST_aresetn_UNCONNECTED),
        .\count_value_i_reg[9] (FORMATTER_INST_n_34),
        .de_3(de_3),
        .din(idf_data),
        .dout({NLW_COUPLER_INST_dout_UNCONNECTED[26],m_axis_video_tuser,m_axis_video_tlast,m_axis_video_tdata}),
        .\gof.overflow_i_reg (COUPLER_INST_n_46),
        .lopt(lopt),
        .m_axis_video_tready(m_axis_video_tready),
        .m_axis_video_tvalid(m_axis_video_tvalid),
        .overflow(NLW_COUPLER_INST_overflow_UNCONNECTED),
        .src_in(NLW_COUPLER_INST_src_in_UNCONNECTED),
        .underflow(NLW_COUPLER_INST_underflow_UNCONNECTED),
        .vid_io_in_ce(NLW_COUPLER_INST_vid_io_in_ce_UNCONNECTED),
        .vid_reset(NLW_COUPLER_INST_vid_reset_UNCONNECTED),
        .\vid_reset_pulse_cnt_reg[10] (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[10]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[10]_0 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[10]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[11] (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[11]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[11]_0 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[11]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[12] (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[12]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[12]_0 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[12]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[13] (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[13]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[13]_0 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[13]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[14] (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[14]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[14]_0 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[14]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[15] (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[15]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[15]_0 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[15]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[15]_1 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[15]_1_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[15]_2 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[15]_2_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[15]_3 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[15]_3_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[15]_4 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[15]_4_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[1] (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[1]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[1]_0 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[1]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[2] (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[2]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[2]_0 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[2]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[3] (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[3]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[3]_0 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[3]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[4] (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[4]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[4]_0 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[4]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[5] (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[5]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[5]_0 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[5]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[6] (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[6]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[6]_0 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[6]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[7] (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[7]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[7]_0 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[7]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[8] (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[8]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[8]_0 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[8]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[9] (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[9]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[9]_0 (\NLW_COUPLER_INST_vid_reset_pulse_cnt_reg[9]_0_UNCONNECTED ),
        .vid_vsync(NLW_COUPLER_INST_vid_vsync_UNCONNECTED),
        .vid_vsync_dly(NLW_COUPLER_INST_vid_vsync_dly_UNCONNECTED));
  design_2_v_vid_in_axi4s_0_0__v_vid_in_axi4s_v4_0_9_formatter FORMATTER_INST
       (.aclk(aclk),
        .axis_enable(NLW_FORMATTER_INST_axis_enable_UNCONNECTED),
        .de_1_reg_0(vtd_active_video),
        .de_3(de_3),
        .de_3_reg_0(COUPLER_INST_n_46),
        .din(idf_data),
        .vid_active_video(vid_active_video),
        .vid_data(vid_data),
        .vid_field_id(NLW_FORMATTER_INST_vid_field_id_UNCONNECTED),
        .vid_hblank(NLW_FORMATTER_INST_vid_hblank_UNCONNECTED),
        .vid_hsync(vid_hsync),
        .vid_io_in_ce(vid_io_in_ce),
        .vid_vblank(NLW_FORMATTER_INST_vid_vblank_UNCONNECTED),
        .vid_vsync(vid_vsync),
        .vtd_field_id(NLW_FORMATTER_INST_vtd_field_id_UNCONNECTED),
        .vtd_hblank(NLW_FORMATTER_INST_vtd_hblank_UNCONNECTED),
        .vtd_hsync(vtd_hsync),
        .vtd_locked_reg_0(FORMATTER_INST_n_34),
        .vtd_vblank(NLW_FORMATTER_INST_vtd_vblank_UNCONNECTED),
        .vtd_vsync(vtd_vsync));
endmodule

(* ORIG_REF_NAME = "v_vid_in_axi4s_v4_0_9_coupler" *) 
module design_2_v_vid_in_axi4s_0_0__v_vid_in_axi4s_v4_0_9_coupler
   (overflow,
    dout,
    underflow,
    vid_reset,
    \vid_reset_pulse_cnt_reg[1] ,
    \vid_reset_pulse_cnt_reg[2] ,
    \vid_reset_pulse_cnt_reg[3] ,
    \vid_reset_pulse_cnt_reg[4] ,
    \vid_reset_pulse_cnt_reg[5] ,
    \vid_reset_pulse_cnt_reg[6] ,
    \vid_reset_pulse_cnt_reg[7] ,
    \vid_reset_pulse_cnt_reg[8] ,
    \vid_reset_pulse_cnt_reg[9] ,
    \vid_reset_pulse_cnt_reg[10] ,
    \vid_reset_pulse_cnt_reg[11] ,
    \vid_reset_pulse_cnt_reg[12] ,
    \vid_reset_pulse_cnt_reg[13] ,
    \vid_reset_pulse_cnt_reg[14] ,
    \vid_reset_pulse_cnt_reg[15] ,
    \vid_reset_pulse_cnt_reg[15]_0 ,
    \gof.overflow_i_reg ,
    m_axis_video_tvalid,
    aclk,
    din,
    \count_value_i_reg[9] ,
    aresetn,
    de_3,
    vid_io_in_ce,
    \vid_reset_pulse_cnt_reg[1]_0 ,
    \vid_reset_pulse_cnt_reg[15]_1 ,
    \vid_reset_pulse_cnt_reg[15]_2 ,
    \vid_reset_pulse_cnt_reg[15]_3 ,
    src_in,
    \vid_reset_pulse_cnt_reg[2]_0 ,
    \vid_reset_pulse_cnt_reg[3]_0 ,
    \vid_reset_pulse_cnt_reg[4]_0 ,
    \vid_reset_pulse_cnt_reg[5]_0 ,
    \vid_reset_pulse_cnt_reg[6]_0 ,
    \vid_reset_pulse_cnt_reg[7]_0 ,
    \vid_reset_pulse_cnt_reg[8]_0 ,
    \vid_reset_pulse_cnt_reg[9]_0 ,
    \vid_reset_pulse_cnt_reg[10]_0 ,
    \vid_reset_pulse_cnt_reg[11]_0 ,
    \vid_reset_pulse_cnt_reg[12]_0 ,
    \vid_reset_pulse_cnt_reg[13]_0 ,
    \vid_reset_pulse_cnt_reg[14]_0 ,
    \vid_reset_pulse_cnt_reg[15]_4 ,
    vid_vsync_dly,
    vid_vsync,
    m_axis_video_tready,
    aclken,
    lopt);
  output overflow;
  output [26:0]dout;
  output underflow;
  output vid_reset;
  output \vid_reset_pulse_cnt_reg[1] ;
  output \vid_reset_pulse_cnt_reg[2] ;
  output \vid_reset_pulse_cnt_reg[3] ;
  output \vid_reset_pulse_cnt_reg[4] ;
  output \vid_reset_pulse_cnt_reg[5] ;
  output \vid_reset_pulse_cnt_reg[6] ;
  output \vid_reset_pulse_cnt_reg[7] ;
  output \vid_reset_pulse_cnt_reg[8] ;
  output \vid_reset_pulse_cnt_reg[9] ;
  output \vid_reset_pulse_cnt_reg[10] ;
  output \vid_reset_pulse_cnt_reg[11] ;
  output \vid_reset_pulse_cnt_reg[12] ;
  output \vid_reset_pulse_cnt_reg[13] ;
  output \vid_reset_pulse_cnt_reg[14] ;
  output \vid_reset_pulse_cnt_reg[15] ;
  output \vid_reset_pulse_cnt_reg[15]_0 ;
  output \gof.overflow_i_reg ;
  output m_axis_video_tvalid;
  input aclk;
  input [26:0]din;
  input \count_value_i_reg[9] ;
  input aresetn;
  input de_3;
  input vid_io_in_ce;
  input \vid_reset_pulse_cnt_reg[1]_0 ;
  input \vid_reset_pulse_cnt_reg[15]_1 ;
  input \vid_reset_pulse_cnt_reg[15]_2 ;
  input \vid_reset_pulse_cnt_reg[15]_3 ;
  input src_in;
  input \vid_reset_pulse_cnt_reg[2]_0 ;
  input \vid_reset_pulse_cnt_reg[3]_0 ;
  input \vid_reset_pulse_cnt_reg[4]_0 ;
  input \vid_reset_pulse_cnt_reg[5]_0 ;
  input \vid_reset_pulse_cnt_reg[6]_0 ;
  input \vid_reset_pulse_cnt_reg[7]_0 ;
  input \vid_reset_pulse_cnt_reg[8]_0 ;
  input \vid_reset_pulse_cnt_reg[9]_0 ;
  input \vid_reset_pulse_cnt_reg[10]_0 ;
  input \vid_reset_pulse_cnt_reg[11]_0 ;
  input \vid_reset_pulse_cnt_reg[12]_0 ;
  input \vid_reset_pulse_cnt_reg[13]_0 ;
  input \vid_reset_pulse_cnt_reg[14]_0 ;
  input \vid_reset_pulse_cnt_reg[15]_4 ;
  input vid_vsync_dly;
  input vid_vsync;
  input m_axis_video_tready;
  input aclken;
  output lopt;

  wire aclk;
  wire \count_value_i_reg[9] ;
  wire de_3;
  wire [26:0]din;
  wire [26:0]dout;
  wire \gof.overflow_i_reg ;
  wire lopt;
  wire m_axis_video_tready;
  wire m_axis_video_tvalid;
  wire \^overflow ;
  wire wr_en_i__0;
  wire wr_rst_busy_i;
  wire \NLW_generate_sync_fifo.FIFO_INST_aclken_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_aresetn_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_src_in_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_underflow_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[10]_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[10]_0_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[11]_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[11]_0_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[12]_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[12]_0_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[13]_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[13]_0_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[14]_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[14]_0_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[15]_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[15]_0_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[15]_1_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[15]_2_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[15]_3_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[15]_4_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[1]_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[1]_0_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[2]_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[2]_0_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[3]_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[3]_0_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[4]_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[4]_0_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[5]_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[5]_0_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[6]_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[6]_0_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[7]_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[7]_0_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[8]_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[8]_0_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[9]_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[9]_0_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_vsync_UNCONNECTED ;
  wire \NLW_generate_sync_fifo.FIFO_INST_vid_vsync_dly_UNCONNECTED ;
  wire [26:26]\NLW_generate_sync_fifo.FIFO_INST_dout_UNCONNECTED ;

  design_2_v_vid_in_axi4s_0_0__v_vid_in_axi4s_v4_0_9_fifo_sync \generate_sync_fifo.FIFO_INST 
       (.aclk(aclk),
        .aclken(\NLW_generate_sync_fifo.FIFO_INST_aclken_UNCONNECTED ),
        .aresetn(\NLW_generate_sync_fifo.FIFO_INST_aresetn_UNCONNECTED ),
        .din(din),
        .dout({\NLW_generate_sync_fifo.FIFO_INST_dout_UNCONNECTED [26],dout[25:0]}),
        .\gof.overflow_i_reg (\gof.overflow_i_reg ),
        .lopt(lopt),
        .m_axis_video_tready(m_axis_video_tready),
        .m_axis_video_tvalid(m_axis_video_tvalid),
        .overflow(\^overflow ),
        .src_in(\NLW_generate_sync_fifo.FIFO_INST_src_in_UNCONNECTED ),
        .underflow(\NLW_generate_sync_fifo.FIFO_INST_underflow_UNCONNECTED ),
        .vid_reset(\NLW_generate_sync_fifo.FIFO_INST_vid_reset_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[10] (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[10]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[10]_0 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[10]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[11] (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[11]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[11]_0 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[11]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[12] (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[12]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[12]_0 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[12]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[13] (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[13]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[13]_0 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[13]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[14] (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[14]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[14]_0 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[14]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[15] (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[15]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[15]_0 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[15]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[15]_1 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[15]_1_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[15]_2 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[15]_2_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[15]_3 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[15]_3_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[15]_4 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[15]_4_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[1] (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[1]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[1]_0 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[1]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[2] (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[2]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[2]_0 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[2]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[3] (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[3]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[3]_0 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[3]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[4] (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[4]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[4]_0 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[4]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[5] (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[5]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[5]_0 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[5]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[6] (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[6]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[6]_0 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[6]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[7] (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[7]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[7]_0 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[7]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[8] (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[8]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[8]_0 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[8]_0_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[9] (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[9]_UNCONNECTED ),
        .\vid_reset_pulse_cnt_reg[9]_0 (\NLW_generate_sync_fifo.FIFO_INST_vid_reset_pulse_cnt_reg[9]_0_UNCONNECTED ),
        .vid_vsync(\NLW_generate_sync_fifo.FIFO_INST_vid_vsync_UNCONNECTED ),
        .vid_vsync_dly(\NLW_generate_sync_fifo.FIFO_INST_vid_vsync_dly_UNCONNECTED ),
        .wr_en(wr_en_i__0),
        .wr_rst_busy(wr_rst_busy_i));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    wr_en_i
       (.I0(\count_value_i_reg[9] ),
        .I1(\^overflow ),
        .I2(de_3),
        .I3(wr_rst_busy_i),
        .O(wr_en_i__0));
endmodule

(* ORIG_REF_NAME = "v_vid_in_axi4s_v4_0_9_fifo_sync" *) 
module design_2_v_vid_in_axi4s_0_0__v_vid_in_axi4s_v4_0_9_fifo_sync
   (overflow,
    wr_rst_busy,
    dout,
    underflow,
    vid_reset,
    \vid_reset_pulse_cnt_reg[1] ,
    \vid_reset_pulse_cnt_reg[2] ,
    \vid_reset_pulse_cnt_reg[3] ,
    \vid_reset_pulse_cnt_reg[4] ,
    \vid_reset_pulse_cnt_reg[5] ,
    \vid_reset_pulse_cnt_reg[6] ,
    \vid_reset_pulse_cnt_reg[7] ,
    \vid_reset_pulse_cnt_reg[8] ,
    \vid_reset_pulse_cnt_reg[9] ,
    \vid_reset_pulse_cnt_reg[10] ,
    \vid_reset_pulse_cnt_reg[11] ,
    \vid_reset_pulse_cnt_reg[12] ,
    \vid_reset_pulse_cnt_reg[13] ,
    \vid_reset_pulse_cnt_reg[14] ,
    \vid_reset_pulse_cnt_reg[15] ,
    \vid_reset_pulse_cnt_reg[15]_0 ,
    \gof.overflow_i_reg ,
    m_axis_video_tvalid,
    aclk,
    wr_en,
    din,
    \vid_reset_pulse_cnt_reg[1]_0 ,
    \vid_reset_pulse_cnt_reg[15]_1 ,
    \vid_reset_pulse_cnt_reg[15]_2 ,
    \vid_reset_pulse_cnt_reg[15]_3 ,
    src_in,
    \vid_reset_pulse_cnt_reg[2]_0 ,
    \vid_reset_pulse_cnt_reg[3]_0 ,
    \vid_reset_pulse_cnt_reg[4]_0 ,
    \vid_reset_pulse_cnt_reg[5]_0 ,
    \vid_reset_pulse_cnt_reg[6]_0 ,
    \vid_reset_pulse_cnt_reg[7]_0 ,
    \vid_reset_pulse_cnt_reg[8]_0 ,
    \vid_reset_pulse_cnt_reg[9]_0 ,
    \vid_reset_pulse_cnt_reg[10]_0 ,
    \vid_reset_pulse_cnt_reg[11]_0 ,
    \vid_reset_pulse_cnt_reg[12]_0 ,
    \vid_reset_pulse_cnt_reg[13]_0 ,
    \vid_reset_pulse_cnt_reg[14]_0 ,
    \vid_reset_pulse_cnt_reg[15]_4 ,
    vid_vsync_dly,
    vid_vsync,
    aresetn,
    m_axis_video_tready,
    aclken,
    lopt);
  output overflow;
  output wr_rst_busy;
  output [26:0]dout;
  output underflow;
  output vid_reset;
  output \vid_reset_pulse_cnt_reg[1] ;
  output \vid_reset_pulse_cnt_reg[2] ;
  output \vid_reset_pulse_cnt_reg[3] ;
  output \vid_reset_pulse_cnt_reg[4] ;
  output \vid_reset_pulse_cnt_reg[5] ;
  output \vid_reset_pulse_cnt_reg[6] ;
  output \vid_reset_pulse_cnt_reg[7] ;
  output \vid_reset_pulse_cnt_reg[8] ;
  output \vid_reset_pulse_cnt_reg[9] ;
  output \vid_reset_pulse_cnt_reg[10] ;
  output \vid_reset_pulse_cnt_reg[11] ;
  output \vid_reset_pulse_cnt_reg[12] ;
  output \vid_reset_pulse_cnt_reg[13] ;
  output \vid_reset_pulse_cnt_reg[14] ;
  output \vid_reset_pulse_cnt_reg[15] ;
  output \vid_reset_pulse_cnt_reg[15]_0 ;
  output \gof.overflow_i_reg ;
  output m_axis_video_tvalid;
  input aclk;
  input wr_en;
  input [26:0]din;
  input \vid_reset_pulse_cnt_reg[1]_0 ;
  input \vid_reset_pulse_cnt_reg[15]_1 ;
  input \vid_reset_pulse_cnt_reg[15]_2 ;
  input \vid_reset_pulse_cnt_reg[15]_3 ;
  input src_in;
  input \vid_reset_pulse_cnt_reg[2]_0 ;
  input \vid_reset_pulse_cnt_reg[3]_0 ;
  input \vid_reset_pulse_cnt_reg[4]_0 ;
  input \vid_reset_pulse_cnt_reg[5]_0 ;
  input \vid_reset_pulse_cnt_reg[6]_0 ;
  input \vid_reset_pulse_cnt_reg[7]_0 ;
  input \vid_reset_pulse_cnt_reg[8]_0 ;
  input \vid_reset_pulse_cnt_reg[9]_0 ;
  input \vid_reset_pulse_cnt_reg[10]_0 ;
  input \vid_reset_pulse_cnt_reg[11]_0 ;
  input \vid_reset_pulse_cnt_reg[12]_0 ;
  input \vid_reset_pulse_cnt_reg[13]_0 ;
  input \vid_reset_pulse_cnt_reg[14]_0 ;
  input \vid_reset_pulse_cnt_reg[15]_4 ;
  input vid_vsync_dly;
  input vid_vsync;
  input aresetn;
  input m_axis_video_tready;
  input aclken;
  output lopt;

  wire aclk;
  wire [26:0]din;
  wire [26:0]dout;
  wire empty_i;
  wire m_axis_video_tready;
  wire \^m_axis_video_tvalid ;
  wire overflow;
  wire rd_en_i;
  wire wr_en;
  wire wr_rst_busy;
  wire NLW_XPM_FIFO_SYNC_INST_almost_empty_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_almost_full_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_data_valid_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_dbiterr_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_full_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_injectdbiterr_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_injectsbiterr_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_prog_empty_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_prog_full_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_rd_rst_busy_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_rst_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_sbiterr_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_sleep_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_underflow_UNCONNECTED;
  wire NLW_XPM_FIFO_SYNC_INST_wr_ack_UNCONNECTED;
  wire [26:26]NLW_XPM_FIFO_SYNC_INST_dout_UNCONNECTED;
  wire [10:0]NLW_XPM_FIFO_SYNC_INST_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_XPM_FIFO_SYNC_INST_wr_data_count_UNCONNECTED;

  assign \gof.overflow_i_reg  = overflow;
  assign lopt = \^m_axis_video_tvalid ;
  assign m_axis_video_tvalid = empty_i;
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0000011100000111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "1024" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "11" *) 
  (* READ_DATA_WIDTH = "27" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "27" *) 
  (* WR_DATA_COUNT_WIDTH = "11" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_2_v_vid_in_axi4s_0_0__xpm_fifo_sync XPM_FIFO_SYNC_INST
       (.almost_empty(NLW_XPM_FIFO_SYNC_INST_almost_empty_UNCONNECTED),
        .almost_full(NLW_XPM_FIFO_SYNC_INST_almost_full_UNCONNECTED),
        .data_valid(NLW_XPM_FIFO_SYNC_INST_data_valid_UNCONNECTED),
        .dbiterr(NLW_XPM_FIFO_SYNC_INST_dbiterr_UNCONNECTED),
        .din(din),
        .dout({NLW_XPM_FIFO_SYNC_INST_dout_UNCONNECTED[26],dout[25:0]}),
        .empty(empty_i),
        .full(NLW_XPM_FIFO_SYNC_INST_full_UNCONNECTED),
        .injectdbiterr(NLW_XPM_FIFO_SYNC_INST_injectdbiterr_UNCONNECTED),
        .injectsbiterr(NLW_XPM_FIFO_SYNC_INST_injectsbiterr_UNCONNECTED),
        .overflow(overflow),
        .prog_empty(NLW_XPM_FIFO_SYNC_INST_prog_empty_UNCONNECTED),
        .prog_full(NLW_XPM_FIFO_SYNC_INST_prog_full_UNCONNECTED),
        .rd_data_count(NLW_XPM_FIFO_SYNC_INST_rd_data_count_UNCONNECTED[10:0]),
        .rd_en(rd_en_i),
        .rd_rst_busy(NLW_XPM_FIFO_SYNC_INST_rd_rst_busy_UNCONNECTED),
        .rst(NLW_XPM_FIFO_SYNC_INST_rst_UNCONNECTED),
        .sbiterr(NLW_XPM_FIFO_SYNC_INST_sbiterr_UNCONNECTED),
        .sleep(NLW_XPM_FIFO_SYNC_INST_sleep_UNCONNECTED),
        .underflow(NLW_XPM_FIFO_SYNC_INST_underflow_UNCONNECTED),
        .wr_ack(NLW_XPM_FIFO_SYNC_INST_wr_ack_UNCONNECTED),
        .wr_clk(aclk),
        .wr_data_count(NLW_XPM_FIFO_SYNC_INST_wr_data_count_UNCONNECTED[10:0]),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h2)) 
    XPM_FIFO_SYNC_INST_i_2
       (.I0(m_axis_video_tready),
        .I1(empty_i),
        .O(rd_en_i));
  LUT1 #(
    .INIT(2'h1)) 
    m_axis_video_tvalid_INST_0
       (.I0(empty_i),
        .O(\^m_axis_video_tvalid ));
endmodule

(* ORIG_REF_NAME = "v_vid_in_axi4s_v4_0_9_formatter" *) 
module design_2_v_vid_in_axi4s_0_0__v_vid_in_axi4s_v4_0_9_formatter
   (de_1_reg_0,
    vtd_vblank,
    vtd_hblank,
    vtd_vsync,
    vtd_hsync,
    vtd_field_id,
    din,
    de_3,
    vtd_locked_reg_0,
    de_3_reg_0,
    vid_io_in_ce,
    vid_active_video,
    aclk,
    vid_vblank,
    vid_hblank,
    vid_vsync,
    vid_hsync,
    vid_field_id,
    axis_enable,
    vid_data);
  output de_1_reg_0;
  output vtd_vblank;
  output vtd_hblank;
  output vtd_vsync;
  output vtd_hsync;
  output vtd_field_id;
  output [26:0]din;
  output de_3;
  output vtd_locked_reg_0;
  input de_3_reg_0;
  input vid_io_in_ce;
  input vid_active_video;
  input aclk;
  input vid_vblank;
  input vid_hblank;
  input vid_vsync;
  input vid_hsync;
  input vid_field_id;
  input axis_enable;
  input [23:0]vid_data;

  wire aclk;
  wire [23:0]data_1;
  wire [23:0]data_2;
  wire de_1_reg_0;
  wire de_2;
  wire de_3;
  wire de_3_reg_0;
  wire de_falling;
  wire [26:0]\^din ;
  wire sof;
  wire sof0;
  wire v_blank_sync_2;
  wire vert_blanking_intvl_i_1_n_0;
  wire vert_blanking_intvl_reg_n_0;
  wire vid_active_video;
  wire [23:0]vid_data;
  wire vid_hsync;
  wire vid_io_in_ce;
  wire vid_vsync;
  wire vtd_hsync;
  wire vtd_locked_i_1_n_0;
  wire vtd_locked_reg_0;
  wire \^vtd_vblank ;
  wire vtd_vsync;

  assign din[26] = \^vtd_vblank ;
  assign din[25:0] = \^din [25:0];
  (* OPT_MODIFIED = "PROPCONST" *) 
  GND GND_1
       (.G(\^vtd_vblank ));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[0] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[0]),
        .Q(data_1[0]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[10] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[10]),
        .Q(data_1[10]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[11] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[11]),
        .Q(data_1[11]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[12] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[12]),
        .Q(data_1[12]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[13] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[13]),
        .Q(data_1[13]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[14] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[14]),
        .Q(data_1[14]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[15] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[15]),
        .Q(data_1[15]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[16] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[16]),
        .Q(data_1[16]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[17] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[17]),
        .Q(data_1[17]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[18] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[18]),
        .Q(data_1[18]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[19] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[19]),
        .Q(data_1[19]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[1] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[1]),
        .Q(data_1[1]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[20] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[20]),
        .Q(data_1[20]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[21] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[21]),
        .Q(data_1[21]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[22] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[22]),
        .Q(data_1[22]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[23] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[23]),
        .Q(data_1[23]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[2] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[2]),
        .Q(data_1[2]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[3] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[3]),
        .Q(data_1[3]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[4] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[4]),
        .Q(data_1[4]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[5] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[5]),
        .Q(data_1[5]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[6] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[6]),
        .Q(data_1[6]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[7] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[7]),
        .Q(data_1[7]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[8] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[8]),
        .Q(data_1[8]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_1_reg[9] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_data[9]),
        .Q(data_1[9]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[0] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[0]),
        .Q(data_2[0]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[10] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[10]),
        .Q(data_2[10]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[11] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[11]),
        .Q(data_2[11]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[12] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[12]),
        .Q(data_2[12]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[13] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[13]),
        .Q(data_2[13]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[14] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[14]),
        .Q(data_2[14]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[15] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[15]),
        .Q(data_2[15]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[16] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[16]),
        .Q(data_2[16]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[17] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[17]),
        .Q(data_2[17]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[18] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[18]),
        .Q(data_2[18]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[19] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[19]),
        .Q(data_2[19]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[1] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[1]),
        .Q(data_2[1]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[20] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[20]),
        .Q(data_2[20]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[21] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[21]),
        .Q(data_2[21]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[22] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[22]),
        .Q(data_2[22]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[23] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[23]),
        .Q(data_2[23]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[2] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[2]),
        .Q(data_2[2]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[3] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[3]),
        .Q(data_2[3]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[4] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[4]),
        .Q(data_2[4]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[5] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[5]),
        .Q(data_2[5]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[6] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[6]),
        .Q(data_2[6]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[7] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[7]),
        .Q(data_2[7]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[8] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[8]),
        .Q(data_2[8]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_2_reg[9] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_1[9]),
        .Q(data_2[9]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[0] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[0]),
        .Q(\^din [0]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[10] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[10]),
        .Q(\^din [10]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[11] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[11]),
        .Q(\^din [11]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[12] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[12]),
        .Q(\^din [12]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[13] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[13]),
        .Q(\^din [13]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[14] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[14]),
        .Q(\^din [14]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[15] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[15]),
        .Q(\^din [15]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[16] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[16]),
        .Q(\^din [16]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[17] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[17]),
        .Q(\^din [17]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[18] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[18]),
        .Q(\^din [18]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[19] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[19]),
        .Q(\^din [19]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[1] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[1]),
        .Q(\^din [1]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[20] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[20]),
        .Q(\^din [20]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[21] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[21]),
        .Q(\^din [21]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[22] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[22]),
        .Q(\^din [22]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[23] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[23]),
        .Q(\^din [23]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[2] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[2]),
        .Q(\^din [2]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[3] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[3]),
        .Q(\^din [3]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[4] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[4]),
        .Q(\^din [4]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[5] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[5]),
        .Q(\^din [5]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[6] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[6]),
        .Q(\^din [6]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[7] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[7]),
        .Q(\^din [7]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[8] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[8]),
        .Q(\^din [8]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \data_3_reg[9] 
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(data_2[9]),
        .Q(\^din [9]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    de_1_reg
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_active_video),
        .Q(de_1_reg_0),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    de_2_reg
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(de_1_reg_0),
        .Q(de_2),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    de_3_reg
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(de_2),
        .Q(de_3),
        .R(de_3_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    eol_i_1
       (.I0(de_2),
        .I1(de_1_reg_0),
        .O(de_falling));
  FDRE #(
    .INIT(1'b0)) 
    eol_reg
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(de_falling),
        .Q(\^din [24]),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    hsync_1_reg
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_hsync),
        .Q(vtd_hsync),
        .R(de_3_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sof_1_reg
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(sof),
        .Q(\^din [25]),
        .R(de_3_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sof_i_1
       (.I0(de_2),
        .I1(de_1_reg_0),
        .I2(vert_blanking_intvl_reg_n_0),
        .O(sof0));
  FDRE #(
    .INIT(1'b0)) 
    sof_reg
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(sof0),
        .Q(sof),
        .R(de_3_reg_0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    v_blank_sync_2_reg
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vtd_vsync),
        .Q(v_blank_sync_2),
        .R(de_3_reg_0));
  (* OPT_MODIFIED = "RETARGET PROPCONST" *) 
  LUT5 #(
    .INIT(32'hB0B0FFB0)) 
    vert_blanking_intvl_i_1
       (.I0(de_2),
        .I1(de_1_reg_0),
        .I2(vert_blanking_intvl_reg_n_0),
        .I3(vtd_vsync),
        .I4(v_blank_sync_2),
        .O(vert_blanking_intvl_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    vert_blanking_intvl_reg
       (.C(aclk),
        .CE(1'b1),
        .D(vert_blanking_intvl_i_1_n_0),
        .Q(vert_blanking_intvl_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    vsync_1_reg
       (.C(aclk),
        .CE(vid_io_in_ce),
        .D(vid_vsync),
        .Q(vtd_vsync),
        .R(de_3_reg_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    vtd_locked_i_1
       (.I0(vtd_locked_reg_0),
        .I1(sof),
        .I2(\^din [25]),
        .I3(de_3_reg_0),
        .O(vtd_locked_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    vtd_locked_reg
       (.C(aclk),
        .CE(1'b1),
        .D(vtd_locked_i_1_n_0),
        .Q(vtd_locked_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_2_v_vid_in_axi4s_0_0__xpm_counter_updn__parameterized0
   (E,
    \count_value_i_reg[10]_0 ,
    D,
    \count_value_i_reg[8]_0 ,
    \count_value_i_reg[8]_1 ,
    Q,
    ram_empty_i,
    rd_en,
    S,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] ,
    DI,
    \grdc.rd_data_count_i_reg[3] ,
    \grdc.rd_data_count_i_reg[10] ,
    \grdc.rd_data_count_i_reg[10]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_0 ,
    \grdc.rd_data_count_i_reg[3]_0 ,
    \grdc.rd_data_count_i_reg[10]_1 ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [0:0]E;
  output [10:0]\count_value_i_reg[10]_0 ;
  output [9:0]D;
  output [10:0]\count_value_i_reg[8]_0 ;
  output [9:0]\count_value_i_reg[8]_1 ;
  input [1:0]Q;
  input ram_empty_i;
  input rd_en;
  input [1:0]S;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] ;
  input [1:0]DI;
  input [1:0]\grdc.rd_data_count_i_reg[3] ;
  input [0:0]\grdc.rd_data_count_i_reg[10] ;
  input [0:0]\grdc.rd_data_count_i_reg[10]_0 ;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9] ;
  input [7:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_0 ;
  input [0:0]\grdc.rd_data_count_i_reg[3]_0 ;
  input [8:0]\grdc.rd_data_count_i_reg[10]_1 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire \count_value_i[3]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [10:0]\^count_value_i_reg[10]_0 ;
  wire \count_value_i_reg[10]_i_1__0_n_5 ;
  wire \count_value_i_reg[10]_i_1__0_n_6 ;
  wire \count_value_i_reg[10]_i_1__0_n_7 ;
  wire \count_value_i_reg[3]_i_1__0_n_0 ;
  wire \count_value_i_reg[3]_i_1__0_n_4 ;
  wire \count_value_i_reg[3]_i_1__0_n_5 ;
  wire \count_value_i_reg[3]_i_1__0_n_6 ;
  wire \count_value_i_reg[3]_i_1__0_n_7 ;
  wire \count_value_i_reg[7]_i_1__0_n_0 ;
  wire \count_value_i_reg[7]_i_1__0_n_4 ;
  wire \count_value_i_reg[7]_i_1__0_n_5 ;
  wire \count_value_i_reg[7]_i_1__0_n_6 ;
  wire \count_value_i_reg[7]_i_1__0_n_7 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;
  wire [3:0]\NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED ;
  wire [2:0]\NLW_count_value_i_reg[3]_i_1__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_value_i_reg[7]_i_1__0_CO_UNCONNECTED ;

  assign \count_value_i_reg[10]_0 [9:0] = \^count_value_i_reg[10]_0 [9:0];
  LUT5 #(
    .INIT(32'hCCCE3331)) 
    \count_value_i[3]_i_2__0 
       (.I0(Q[1]),
        .I1(ram_empty_i),
        .I2(Q[0]),
        .I3(rd_en),
        .I4(\^count_value_i_reg[10]_0 [0]),
        .O(\count_value_i[3]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__0_n_7 ),
        .Q(\^count_value_i_reg[10]_0 [0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1__0_n_5 ),
        .Q(\^count_value_i_reg[10]_0 [10]),
        .R(\count_value_i_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_value_i_reg[10]_i_1__0 
       (.CI(\count_value_i_reg[7]_i_1__0_n_0 ),
        .CO(\NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED [3],\count_value_i_reg[10]_i_1__0_n_5 ,\count_value_i_reg[10]_i_1__0_n_6 ,\count_value_i_reg[10]_i_1__0_n_7 }),
        .S({1'b0,\^count_value_i_reg[10]_0 [10:8]}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__0_n_6 ),
        .Q(\^count_value_i_reg[10]_0 [1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__0_n_5 ),
        .Q(\^count_value_i_reg[10]_0 [2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1__0_n_4 ),
        .Q(\^count_value_i_reg[10]_0 [3]),
        .R(\count_value_i_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_value_i_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1__0_n_0 ,\NLW_count_value_i_reg[3]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\^count_value_i_reg[10]_0 [0]}),
        .O({\count_value_i_reg[3]_i_1__0_n_4 ,\count_value_i_reg[3]_i_1__0_n_5 ,\count_value_i_reg[3]_i_1__0_n_6 ,\count_value_i_reg[3]_i_1__0_n_7 }),
        .S({\^count_value_i_reg[10]_0 [3:1],\count_value_i[3]_i_2__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__0_n_7 ),
        .Q(\^count_value_i_reg[10]_0 [4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__0_n_6 ),
        .Q(\^count_value_i_reg[10]_0 [5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__0_n_5 ),
        .Q(\^count_value_i_reg[10]_0 [6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1__0_n_4 ),
        .Q(\^count_value_i_reg[10]_0 [7]),
        .R(\count_value_i_reg[0]_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_value_i_reg[7]_i_1__0 
       (.CI(\count_value_i_reg[3]_i_1__0_n_0 ),
        .CO({\count_value_i_reg[7]_i_1__0_n_0 ,\NLW_count_value_i_reg[7]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1__0_n_4 ,\count_value_i_reg[7]_i_1__0_n_5 ,\count_value_i_reg[7]_i_1__0_n_6 ,\count_value_i_reg[7]_i_1__0_n_7 }),
        .S(\^count_value_i_reg[10]_0 [7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1__0_n_7 ),
        .Q(\^count_value_i_reg[10]_0 [8]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1__0_n_6 ),
        .Q(\^count_value_i_reg[10]_0 [9]),
        .R(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h3331)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(Q[1]),
        .I1(ram_empty_i),
        .I2(Q[0]),
        .I3(rd_en),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_2_v_vid_in_axi4s_0_0__xpm_counter_updn__parameterized0_0
   (ram_empty_i0,
    CO,
    Q,
    S,
    \count_value_i_reg[8]_0 ,
    \count_value_i_reg[9]_0 ,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[9]_1 ,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg_1 ,
    \grdc.rd_data_count_i_reg[10] ,
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2 ,
    DI,
    \count_value_i_reg[3]_0 ,
    \count_value_i_reg[10]_0 ,
    E,
    wr_clk);
  output ram_empty_i0;
  output [0:0]CO;
  output [9:0]Q;
  output [0:0]S;
  output [0:0]\count_value_i_reg[8]_0 ;
  output [0:0]\count_value_i_reg[9]_0 ;
  output [0:0]\count_value_i_reg[1]_0 ;
  output [0:0]\count_value_i_reg[9]_1 ;
  input ram_empty_i;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input [0:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  input [10:0]\grdc.rd_data_count_i_reg[10] ;
  input [2:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2 ;
  input [0:0]DI;
  input [0:0]\count_value_i_reg[3]_0 ;
  input [0:0]\count_value_i_reg[10]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]S;
  wire [0:0]\count_value_i_reg[10]_0 ;
  wire \count_value_i_reg[10]_i_1_n_5 ;
  wire \count_value_i_reg[10]_i_1_n_6 ;
  wire \count_value_i_reg[10]_i_1_n_7 ;
  wire [0:0]\count_value_i_reg[3]_0 ;
  wire \count_value_i_reg[3]_i_1_n_0 ;
  wire \count_value_i_reg[3]_i_1_n_4 ;
  wire \count_value_i_reg[3]_i_1_n_5 ;
  wire \count_value_i_reg[3]_i_1_n_6 ;
  wire \count_value_i_reg[3]_i_1_n_7 ;
  wire \count_value_i_reg[7]_i_1_n_0 ;
  wire \count_value_i_reg[7]_i_1_n_4 ;
  wire \count_value_i_reg[7]_i_1_n_5 ;
  wire \count_value_i_reg[7]_i_1_n_6 ;
  wire \count_value_i_reg[7]_i_1_n_7 ;
  wire \count_value_i_reg_n_0_[10] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_13_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_14_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [0:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  wire [2:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2 ;
  wire [10:0]\grdc.rd_data_count_i_reg[10] ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire wr_clk;
  wire [3:0]\NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_count_value_i_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_count_value_i_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_7 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1_n_5 ),
        .Q(\count_value_i_reg_n_0_[10] ),
        .R(\count_value_i_reg[10]_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_value_i_reg[10]_i_1 
       (.CI(\count_value_i_reg[7]_i_1_n_0 ),
        .CO(\NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED [3],\count_value_i_reg[10]_i_1_n_5 ,\count_value_i_reg[10]_i_1_n_6 ,\count_value_i_reg[10]_i_1_n_7 }),
        .S({1'b0,\count_value_i_reg_n_0_[10] ,Q[9:8]}));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_6 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_5 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[3]_i_1_n_4 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[10]_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_value_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\count_value_i_reg[3]_i_1_n_0 ,\NLW_count_value_i_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O({\count_value_i_reg[3]_i_1_n_4 ,\count_value_i_reg[3]_i_1_n_5 ,\count_value_i_reg[3]_i_1_n_6 ,\count_value_i_reg[3]_i_1_n_7 }),
        .S({Q[3:1],\count_value_i_reg[3]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_7 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_6 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_5 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[7]_i_1_n_4 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[10]_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_value_i_reg[7]_i_1 
       (.CI(\count_value_i_reg[3]_i_1_n_0 ),
        .CO({\count_value_i_reg[7]_i_1_n_0 ,\NLW_count_value_i_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_value_i_reg[7]_i_1_n_4 ,\count_value_i_reg[7]_i_1_n_5 ,\count_value_i_reg[7]_i_1_n_6 ,\count_value_i_reg[7]_i_1_n_7 }),
        .S(Q[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1_n_7 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[10]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i_reg[10]_i_1_n_6 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[10]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11 
       (.I0(Q[9]),
        .I1(\grdc.rd_data_count_i_reg[10] [9]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12 
       (.I0(Q[8]),
        .I1(\grdc.rd_data_count_i_reg[10] [8]),
        .I2(\grdc.rd_data_count_i_reg[10] [6]),
        .I3(Q[6]),
        .I4(\grdc.rd_data_count_i_reg[10] [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_13 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[10] [5]),
        .I2(\grdc.rd_data_count_i_reg[10] [3]),
        .I3(Q[3]),
        .I4(\grdc.rd_data_count_i_reg[10] [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_14 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[10] [2]),
        .I2(\grdc.rd_data_count_i_reg[10] [1]),
        .I3(Q[1]),
        .I4(\grdc.rd_data_count_i_reg[10] [0]),
        .I5(Q[0]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_14_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5 
       (.CI(1'b0),
        .CO({CO,\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_5_O_UNCONNECTED [3:0]),
        .S({\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_13_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_14_n_0 }));
  LUT5 #(
    .INIT(32'hCFCC4444)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(CO),
        .I1(ram_empty_i),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_1 ),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2 [0]),
        .I2(Q[7]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_i_2 [1]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2 [2]),
        .I5(Q[8]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_2_v_vid_in_axi4s_0_0__xpm_counter_updn__parameterized1
   (\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ,
    Q,
    CO,
    rd_en,
    \count_value_i_reg[1]_0 ,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ,
    S,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  output [2:0]Q;
  output [0:0]CO;
  input rd_en;
  input [1:0]\count_value_i_reg[1]_0 ;
  input ram_empty_i;
  input [6:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ;
  input [0:0]S;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]CO;
  wire [0:0]E;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  wire [2:0]Q;
  wire [0:0]S;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[9] ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ;
  wire [6:0]\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;
  wire [2:0]\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h5559)) 
    \count_value_i[0]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h666A6666)) 
    \count_value_i[1]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_0 [0]),
        .I4(\count_value_i_reg[1]_0 [1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ),
        .I4(\count_value_i_reg_n_0_[1] ),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "193" *) 
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \count_value_i[5]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  (* \PinAttr:I2:HOLD_DETOUR  = "193" *) 
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[0]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[1]),
        .I1(\count_value_i_reg_n_0_[5] ),
        .I2(\count_value_i[9]_i_2__0_n_0 ),
        .I3(Q[0]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[8]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\count_value_i[9]_i_2__0_n_0 ),
        .I3(\count_value_i_reg_n_0_[5] ),
        .I4(Q[1]),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[9]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[9] ),
        .I1(Q[1]),
        .I2(\count_value_i_reg_n_0_[5] ),
        .I3(\count_value_i[9]_i_2__0_n_0 ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\count_value_i[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \count_value_i[9]_i_2__0 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[9]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[9]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[9] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hF1F0)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(ram_empty_i),
        .I3(\count_value_i_reg[1]_0 [1]),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[9] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [6]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_5 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [5]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [3]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [4]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_6 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [2]),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 [0]),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_6_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gen_pntr_flags_cc.ram_empty_i_reg_i_2 
       (.CI(1'b0),
        .CO({CO,\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ,S,\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ,\gen_pntr_flags_cc.ram_empty_i_i_6_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_2_v_vid_in_axi4s_0_0__xpm_counter_updn__parameterized1_1
   (Q,
    \count_value_i_reg[8]_0 ,
    S,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    rst_d1,
    \count_value_i_reg[0]_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    wr_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ,
    CO,
    clr_full,
    E,
    wr_clk);
  output [7:0]Q;
  output [0:0]\count_value_i_reg[8]_0 ;
  output [1:0]S;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input rst_d1;
  input [0:0]\count_value_i_reg[0]_0 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input wr_en;
  input [9:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  input [0:0]CO;
  input clr_full;
  input [0:0]E;
  input wr_clk;

  wire [0:0]CO;
  wire [0:0]E;
  wire [7:0]\^Q ;
  wire clr_full;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[9]_i_1_n_0 ;
  wire \count_value_i[9]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[9] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ;
  wire [9:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] ;
  wire going_full1;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [2:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\^Q [0]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "196" *) 
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1 
       (.I0(\^Q [1]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I3(\^Q [0]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* \PinAttr:I4:HOLD_DETOUR  = "196" *) 
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1 
       (.I0(\^Q [2]),
        .I1(\^Q [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\^Q [1]),
        .O(\count_value_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \count_value_i[4]_i_1 
       (.I0(\^Q [1]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I3(\^Q [0]),
        .I4(\^Q [2]),
        .I5(\^Q [3]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1 
       (.I0(\^Q [4]),
        .I1(\^Q [1]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(\^Q [2]),
        .I4(\^Q [3]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1 
       (.I0(\^Q [5]),
        .I1(\^Q [3]),
        .I2(\^Q [2]),
        .I3(\count_value_i[6]_i_2_n_0 ),
        .I4(\^Q [1]),
        .I5(\^Q [4]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(rst_d1),
        .I2(\count_value_i_reg[0]_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I4(wr_en),
        .I5(\^Q [0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "195" *) 
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[7]_i_1 
       (.I0(\^Q [6]),
        .I1(\^Q [4]),
        .I2(\count_value_i[9]_i_2_n_0 ),
        .I3(\^Q [5]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* \PinAttr:I4:HOLD_DETOUR  = "195" *) 
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[8]_i_1 
       (.I0(\^Q [7]),
        .I1(\^Q [5]),
        .I2(\count_value_i[9]_i_2_n_0 ),
        .I3(\^Q [4]),
        .I4(\^Q [6]),
        .O(\count_value_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count_value_i[9]_i_1 
       (.I0(\count_value_i_reg_n_0_[9] ),
        .I1(\^Q [6]),
        .I2(\^Q [4]),
        .I3(\count_value_i[9]_i_2_n_0 ),
        .I4(\^Q [5]),
        .I5(\^Q [7]),
        .O(\count_value_i[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \count_value_i[9]_i_2 
       (.I0(\^Q [3]),
        .I1(\^Q [2]),
        .I2(\^Q [0]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\^Q [1]),
        .O(\count_value_i[9]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\^Q [0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\^Q [1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\^Q [2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\^Q [3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(\^Q [4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(\^Q [5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(\^Q [6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(\^Q [7]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[9]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[9] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000F020FF20)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(going_full1),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I4(CO),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(\^Q [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [1]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [0]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [2]),
        .I5(\^Q [1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(\count_value_i_reg_n_0_[9] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [9]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(\^Q [6]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [7]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [8]),
        .I3(\^Q [7]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [6]),
        .I5(\^Q [5]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(\^Q [4]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [5]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [3]),
        .I3(\^Q [2]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] [4]),
        .I5(\^Q [3]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({going_full1,\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ,\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 }));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0000011100000111" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b0" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b0" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "0" *) (* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "1024" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "27648" *) (* FIFO_WRITE_DEPTH = "1024" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "1019" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "1019" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "11" *) 
(* RD_DC_WIDTH_EXT = "11" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "10" *) (* READ_DATA_WIDTH = "27" *) (* READ_MODE = "1" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "0707" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "27" *) (* WR_DATA_COUNT_WIDTH = "11" *) 
(* WR_DC_WIDTH_EXT = "11" *) (* WR_DEPTH_LOG = "10" *) (* WR_PNTR_WIDTH = "10" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "5" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* stage1_valid = "2" *) 
(* stage2_valid = "1" *) 
module design_2_v_vid_in_axi4s_0_0__xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [26:0]din;
  output full;
  output full_n;
  output prog_full;
  output [10:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [26:0]dout;
  output empty;
  output prog_empty;
  output [10:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire clr_full;
  wire [1:0]curr_fwft_state;
  wire [26:0]din;
  wire [26:0]dout;
  wire empty;
  wire \^full ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire \gen_fwft.ram_regout_en ;
  wire going_empty1;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [9:0]rd_pntr_ext;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst_d1;
  wire rst_d1_inst_n_3;
  wire rst_d1_inst_n_6;
  wire wr_clk;
  wire wr_en;
  wire [9:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire wrp_inst_n_12;
  wire wrpp1_inst_n_11;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_6;
  wire xpm_fifo_rst_inst_n_8;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_clkb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_ena_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_regcea_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_rsta_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sleep_UNCONNECTED ;
  wire [26:0]\NLW_gen_sdpram.xpm_memory_base_inst_dinb_UNCONNECTED ;
  wire [26:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;
  wire [26:26]\NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED ;
  wire [0:0]\NLW_gen_sdpram.xpm_memory_base_inst_web_UNCONNECTED ;
  wire [9:0]NLW_rdp_inst_D_UNCONNECTED;
  wire [1:0]NLW_rdp_inst_DI_UNCONNECTED;
  wire [1:0]NLW_rdp_inst_S_UNCONNECTED;
  wire [10:10]\NLW_rdp_inst_count_value_i_reg[10]_0_UNCONNECTED ;
  wire [10:0]\NLW_rdp_inst_count_value_i_reg[8]_0_UNCONNECTED ;
  wire [9:0]\NLW_rdp_inst_count_value_i_reg[8]_1_UNCONNECTED ;
  wire [1:0]\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_UNCONNECTED ;
  wire [0:0]\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_UNCONNECTED ;
  wire [0:0]\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_UNCONNECTED ;
  wire [7:0]\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_0_UNCONNECTED ;
  wire [0:0]\NLW_rdp_inst_grdc.rd_data_count_i_reg[10]_UNCONNECTED ;
  wire [0:0]\NLW_rdp_inst_grdc.rd_data_count_i_reg[10]_0_UNCONNECTED ;
  wire [8:0]\NLW_rdp_inst_grdc.rd_data_count_i_reg[10]_1_UNCONNECTED ;
  wire [1:0]\NLW_rdp_inst_grdc.rd_data_count_i_reg[3]_UNCONNECTED ;
  wire [0:0]\NLW_rdp_inst_grdc.rd_data_count_i_reg[3]_0_UNCONNECTED ;
  wire \NLW_rst_d1_inst_FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_UNCONNECTED ;
  wire \NLW_rst_d1_inst_FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_0_UNCONNECTED ;
  wire \NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_UNCONNECTED ;
  wire \NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_UNCONNECTED ;
  wire NLW_rst_d1_inst_ram_empty_i_UNCONNECTED;
  wire NLW_rst_d1_inst_rd_en_UNCONNECTED;
  wire [0:0]\NLW_rst_d1_inst_gen_fwft.empty_fwft_i_reg_UNCONNECTED ;
  wire [0:0]\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0_UNCONNECTED ;
  wire [1:0]\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0_UNCONNECTED ;
  wire [0:0]\NLW_wrp_inst_count_value_i_reg[1]_0_UNCONNECTED ;
  wire [0:0]\NLW_wrp_inst_count_value_i_reg[8]_0_UNCONNECTED ;
  wire [0:0]\NLW_wrp_inst_count_value_i_reg[9]_0_UNCONNECTED ;
  wire [0:0]\NLW_wrp_inst_count_value_i_reg[9]_1_UNCONNECTED ;
  wire [10:10]\NLW_wrp_inst_grdc.rd_data_count_i_reg[10]_UNCONNECTED ;
  wire [7:0]NLW_wrpp1_inst_Q_UNCONNECTED;
  wire [1:0]NLW_wrpp1_inst_S_UNCONNECTED;
  wire [0:0]\NLW_wrpp1_inst_count_value_i_reg[8]_0_UNCONNECTED ;
  wire \NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_UNCONNECTED ;
  wire \NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_UNCONNECTED ;
  wire \NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_UNCONNECTED ;
  wire \NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg_UNCONNECTED ;
  wire \NLW_xpm_fifo_rst_inst_guf.underflow_i_reg_UNCONNECTED ;
  wire NLW_xpm_fifo_rst_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_ram_rd_en_pf_q_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_ram_wr_en_pf_q_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_rd_en_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_read_only_q_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_rst_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_underflow_i0_UNCONNECTED;
  wire NLW_xpm_fifo_rst_inst_write_only_q_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_rst_inst_SR_UNCONNECTED;
  wire [1:0]\NLW_xpm_fifo_rst_inst_grdc.rd_data_count_i_reg[0]_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h7A)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'hAF80)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(empty),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrpp1_inst_n_11),
        .Q(\^full ),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "10" *) 
  (* ADDR_WIDTH_B = "10" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "27" *) 
  (* BYTE_WRITE_WIDTH_B = "27" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "26" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "27" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "27648" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "1024" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "27" *) 
  (* P_MIN_WIDTH_DATA_A = "27" *) 
  (* P_MIN_WIDTH_DATA_B = "27" *) 
  (* P_MIN_WIDTH_DATA_ECC = "27" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "27" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "10" *) 
  (* P_WIDTH_ADDR_READ_B = "10" *) 
  (* P_WIDTH_ADDR_WRITE_A = "10" *) 
  (* P_WIDTH_ADDR_WRITE_B = "10" *) 
  (* P_WIDTH_COL_WRITE_A = "27" *) 
  (* P_WIDTH_COL_WRITE_B = "27" *) 
  (* READ_DATA_WIDTH_A = "27" *) 
  (* READ_DATA_WIDTH_B = "27" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "27" *) 
  (* WRITE_DATA_WIDTH_B = "27" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "28" *) 
  (* rstb_loop_iter = "28" *) 
  design_2_v_vid_in_axi4s_0_0__xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(\NLW_gen_sdpram.xpm_memory_base_inst_clkb_UNCONNECTED ),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb(\NLW_gen_sdpram.xpm_memory_base_inst_dinb_UNCONNECTED [26:0]),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [26:0]),
        .doutb({\NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED [26],dout[25:0]}),
        .ena(\NLW_gen_sdpram.xpm_memory_base_inst_ena_UNCONNECTED ),
        .enb(ram_rd_en_pf),
        .injectdbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterra_UNCONNECTED ),
        .injectdbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_injectdbiterrb_UNCONNECTED ),
        .injectsbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterra_UNCONNECTED ),
        .injectsbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_injectsbiterrb_UNCONNECTED ),
        .regcea(\NLW_gen_sdpram.xpm_memory_base_inst_regcea_UNCONNECTED ),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(\NLW_gen_sdpram.xpm_memory_base_inst_rsta_UNCONNECTED ),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(\NLW_gen_sdpram.xpm_memory_base_inst_sleep_UNCONNECTED ),
        .wea(ram_wr_en_pf),
        .web(\NLW_gen_sdpram.xpm_memory_base_inst_web_UNCONNECTED [0]));
  LUT3 #(
    .INIT(8'h4A)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_6),
        .Q(overflow),
        .R(1'b0));
  design_2_v_vid_in_axi4s_0_0__xpm_counter_updn__parameterized0 rdp_inst
       (.D(NLW_rdp_inst_D_UNCONNECTED[9:0]),
        .DI(NLW_rdp_inst_DI_UNCONNECTED[1:0]),
        .E(ram_rd_en_pf),
        .Q(curr_fwft_state),
        .S(NLW_rdp_inst_S_UNCONNECTED[1:0]),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[10]_0 ({\NLW_rdp_inst_count_value_i_reg[10]_0_UNCONNECTED [10],rd_pntr_ext}),
        .\count_value_i_reg[8]_0 (\NLW_rdp_inst_count_value_i_reg[8]_0_UNCONNECTED [10:0]),
        .\count_value_i_reg[8]_1 (\NLW_rdp_inst_count_value_i_reg[8]_1_UNCONNECTED [9:0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_UNCONNECTED [1:0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9] (\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_UNCONNECTED [0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] (\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_UNCONNECTED [0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_0 (\NLW_rdp_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_0_UNCONNECTED [7:0]),
        .\grdc.rd_data_count_i_reg[10] (\NLW_rdp_inst_grdc.rd_data_count_i_reg[10]_UNCONNECTED [0]),
        .\grdc.rd_data_count_i_reg[10]_0 (\NLW_rdp_inst_grdc.rd_data_count_i_reg[10]_0_UNCONNECTED [0]),
        .\grdc.rd_data_count_i_reg[10]_1 (\NLW_rdp_inst_grdc.rd_data_count_i_reg[10]_1_UNCONNECTED [8:0]),
        .\grdc.rd_data_count_i_reg[3] (\NLW_rdp_inst_grdc.rd_data_count_i_reg[3]_UNCONNECTED [1:0]),
        .\grdc.rd_data_count_i_reg[3]_0 (\NLW_rdp_inst_grdc.rd_data_count_i_reg[3]_0_UNCONNECTED [0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_2_v_vid_in_axi4s_0_0__xpm_counter_updn__parameterized1 rdpp1_inst
       (.CO(going_empty1),
        .E(ram_rd_en_pf),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] (rdpp1_inst_n_0),
        .Q({rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .S(wrp_inst_n_12),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.ram_empty_i_reg_i_2_0 ({wr_pntr_ext[9],wr_pntr_ext[5:0]}),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_2_v_vid_in_axi4s_0_0__xpm_fifo_reg_bit rst_d1_inst
       (.\FSM_sequential_gen_fwft.curr_fwft_state_reg[0] (\NLW_rst_d1_inst_FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_UNCONNECTED ),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_0 (\NLW_rst_d1_inst_FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_0_UNCONNECTED ),
        .Q(xpm_fifo_rst_inst_n_1),
        .d_out_reg_0(rst_d1_inst_n_3),
        .d_out_reg_1(rst_d1_inst_n_6),
        .\gen_fwft.empty_fwft_i_reg (\NLW_rst_d1_inst_gen_fwft.empty_fwft_i_reg_UNCONNECTED [0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0_UNCONNECTED [0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 (\NLW_rst_d1_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0_UNCONNECTED [1:0]),
        .\gof.overflow_i_reg (\^full ),
        .ram_empty_i(NLW_rst_d1_inst_ram_empty_i_UNCONNECTED),
        .rd_en(NLW_rst_d1_inst_rd_en_UNCONNECTED),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
  design_2_v_vid_in_axi4s_0_0__xpm_counter_updn__parameterized0_0 wrp_inst
       (.CO(leaving_empty0),
        .DI(xpm_fifo_rst_inst_n_6),
        .E(ram_wr_en_pf),
        .Q(wr_pntr_ext),
        .S(wrp_inst_n_12),
        .\count_value_i_reg[10]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (\NLW_wrp_inst_count_value_i_reg[1]_0_UNCONNECTED [0]),
        .\count_value_i_reg[3]_0 (xpm_fifo_rst_inst_n_8),
        .\count_value_i_reg[8]_0 (\NLW_wrp_inst_count_value_i_reg[8]_0_UNCONNECTED [0]),
        .\count_value_i_reg[9]_0 (\NLW_wrp_inst_count_value_i_reg[9]_0_UNCONNECTED [0]),
        .\count_value_i_reg[9]_1 (\NLW_wrp_inst_count_value_i_reg[9]_1_UNCONNECTED [0]),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (going_empty1),
        .\gen_pntr_flags_cc.ram_empty_i_reg_1 (rst_d1_inst_n_3),
        .\gen_pntr_flags_cc.ram_empty_i_reg_i_2 ({rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\grdc.rd_data_count_i_reg[10] ({\NLW_wrp_inst_grdc.rd_data_count_i_reg[10]_UNCONNECTED [10],rd_pntr_ext}),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .wr_clk(wr_clk));
  design_2_v_vid_in_axi4s_0_0__xpm_counter_updn__parameterized1_1 wrpp1_inst
       (.CO(leaving_empty0),
        .E(ram_wr_en_pf),
        .Q(NLW_wrpp1_inst_Q_UNCONNECTED[7:0]),
        .S(NLW_wrpp1_inst_S_UNCONNECTED[1:0]),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[8]_0 (\NLW_wrpp1_inst_count_value_i_reg[8]_0_UNCONNECTED [0]),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (wrpp1_inst_n_11),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (rst_d1_inst_n_3),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (\^full ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2 (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10] (rd_pntr_ext),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_2_v_vid_in_axi4s_0_0__xpm_fifo_rst xpm_fifo_rst_inst
       (.DI(xpm_fifo_rst_inst_n_6),
        .E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .SR(NLW_xpm_fifo_rst_inst_SR_UNCONNECTED[0]),
        .clr_full(clr_full),
        .\count_value_i_reg[3] (wr_pntr_ext[0]),
        .\count_value_i_reg[9] (\^full ),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_8),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (\NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (\NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg_UNCONNECTED ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg (\NLW_xpm_fifo_rst_inst_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg_UNCONNECTED ),
        .\grdc.rd_data_count_i_reg[0] (\NLW_xpm_fifo_rst_inst_grdc.rd_data_count_i_reg[0]_UNCONNECTED [1:0]),
        .\guf.underflow_i_reg (\NLW_xpm_fifo_rst_inst_guf.underflow_i_reg_UNCONNECTED ),
        .prog_empty(NLW_xpm_fifo_rst_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_rst_inst_prog_full_UNCONNECTED),
        .ram_rd_en_pf_q(NLW_xpm_fifo_rst_inst_ram_rd_en_pf_q_UNCONNECTED),
        .ram_wr_en_pf_q(NLW_xpm_fifo_rst_inst_ram_wr_en_pf_q_UNCONNECTED),
        .rd_en(NLW_xpm_fifo_rst_inst_rd_en_UNCONNECTED),
        .read_only_q(NLW_xpm_fifo_rst_inst_read_only_q_UNCONNECTED),
        .rst(NLW_xpm_fifo_rst_inst_rst_UNCONNECTED),
        .rst_d1(rst_d1),
        .underflow_i0(NLW_xpm_fifo_rst_inst_underflow_i0_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only_q(NLW_xpm_fifo_rst_inst_write_only_q_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_2_v_vid_in_axi4s_0_0__xpm_fifo_reg_bit
   (rst_d1,
    wr_rst_busy,
    \gen_fwft.empty_fwft_i_reg ,
    d_out_reg_0,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_0 ,
    d_out_reg_1,
    Q,
    wr_clk,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ,
    rd_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 ,
    ram_empty_i,
    \gof.overflow_i_reg ,
    wr_en);
  output rst_d1;
  output wr_rst_busy;
  output [0:0]\gen_fwft.empty_fwft_i_reg ;
  output d_out_reg_0;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] ;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]_0 ;
  output d_out_reg_1;
  input [0:0]Q;
  input wr_clk;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ;
  input rd_en;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0 ;
  input ram_empty_i;
  input \gof.overflow_i_reg ;
  input wr_en;

  wire [0:0]Q;
  wire d_out_reg_0;
  wire d_out_reg_1;
  wire \gof.overflow_i_reg ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(rst_d1),
        .I1(Q),
        .I2(\gof.overflow_i_reg ),
        .I3(wr_en),
        .O(d_out_reg_0));
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(Q),
        .I2(\gof.overflow_i_reg ),
        .I3(wr_en),
        .O(d_out_reg_1));
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(rst_d1),
        .I1(Q),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_2_v_vid_in_axi4s_0_0__xpm_fifo_rst
   (E,
    Q,
    clr_full,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    SR,
    underflow_i0,
    DI,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    rst,
    wr_en,
    \count_value_i_reg[9] ,
    rst_d1,
    read_only_q,
    prog_empty,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    write_only_q,
    \grdc.rd_data_count_i_reg[0] ,
    rd_en,
    \guf.underflow_i_reg ,
    ram_rd_en_pf_q,
    ram_wr_en_pf_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    prog_full,
    \count_value_i_reg[3] ,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  output clr_full;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  output [0:0]SR;
  output underflow_i0;
  output [0:0]DI;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  output [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input rst;
  input wr_en;
  input \count_value_i_reg[9] ;
  input rst_d1;
  input read_only_q;
  input prog_empty;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  input write_only_q;
  input [1:0]\grdc.rd_data_count_i_reg[0] ;
  input rd_en;
  input \guf.underflow_i_reg ;
  input ram_rd_en_pf_q;
  input ram_wr_en_pf_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  input prog_full;
  input [0:0]\count_value_i_reg[3] ;
  input wr_clk;

  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire clr_full;
  wire [0:0]\count_value_i_reg[3] ;
  wire \count_value_i_reg[9] ;
  wire [0:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT4 #(
    .INIT(16'h0002)) 
    \count_value_i[3]_i_2 
       (.I0(wr_en),
        .I1(\count_value_i_reg[9] ),
        .I2(Q),
        .I3(rst_d1),
        .O(DI));
  LUT5 #(
    .INIT(32'hFFFD0002)) 
    \count_value_i[3]_i_3 
       (.I0(wr_en),
        .I1(\count_value_i_reg[9] ),
        .I2(Q),
        .I3(rst_d1),
        .I4(\count_value_i_reg[3] ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q),
        .I1(rst_d1),
        .O(clr_full));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[9] ),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(rst_i),
        .R(1'b0));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0000011100000111" *) (* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "1024" *) (* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "11" *) (* READ_DATA_WIDTH = "27" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "27" *) (* WR_DATA_COUNT_WIDTH = "11" *) 
(* XPM_MODULE = "TRUE" *) 
module design_2_v_vid_in_axi4s_0_0__xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [26:0]din;
  output full;
  output prog_full;
  output [10:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [26:0]dout;
  output empty;
  output prog_empty;
  output [10:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire [26:0]din;
  wire [26:0]dout;
  wire empty;
  wire overflow;
  wire rd_en;
  wire \^rd_rst_busy ;
  wire wr_clk;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_injectdbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_injectsbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_clk_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rst_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sleep_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire [26:26]NLW_xpm_fifo_base_inst_dout_UNCONNECTED;
  wire [10:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign wr_rst_busy = \^rd_rst_busy ;
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "1024" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "27648" *) 
  (* FIFO_WRITE_DEPTH = "1024" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "1019" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "1019" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "11" *) 
  (* RD_DC_WIDTH_EXT = "11" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "10" *) 
  (* READ_DATA_WIDTH = "27" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "27" *) 
  (* WR_DATA_COUNT_WIDTH = "11" *) 
  (* WR_DC_WIDTH_EXT = "11" *) 
  (* WR_DEPTH_LOG = "10" *) 
  (* WR_PNTR_WIDTH = "10" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_2_v_vid_in_axi4s_0_0__xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout({NLW_xpm_fifo_base_inst_dout_UNCONNECTED[26],dout[25:0]}),
        .empty(empty),
        .full(NLW_xpm_fifo_base_inst_full_UNCONNECTED),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(NLW_xpm_fifo_base_inst_injectdbiterr_UNCONNECTED),
        .injectsbiterr(NLW_xpm_fifo_base_inst_injectsbiterr_UNCONNECTED),
        .overflow(overflow),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(NLW_xpm_fifo_base_inst_rd_clk_UNCONNECTED),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[10:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(NLW_xpm_fifo_base_inst_rst_UNCONNECTED),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(NLW_xpm_fifo_base_inst_sleep_UNCONNECTED),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[10:0]),
        .wr_en(wr_en),
        .wr_rst_busy(\^rd_rst_busy ));
endmodule

(* ADDR_WIDTH_A = "10" *) (* ADDR_WIDTH_B = "10" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "27" *) (* BYTE_WRITE_WIDTH_B = "27" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "27648" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "1024" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "27" *) (* P_MIN_WIDTH_DATA_A = "27" *) (* P_MIN_WIDTH_DATA_B = "27" *) 
(* P_MIN_WIDTH_DATA_ECC = "27" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "27" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "10" *) 
(* P_WIDTH_ADDR_READ_B = "10" *) (* P_WIDTH_ADDR_WRITE_A = "10" *) (* P_WIDTH_ADDR_WRITE_B = "10" *) 
(* P_WIDTH_COL_WRITE_A = "27" *) (* P_WIDTH_COL_WRITE_B = "27" *) (* READ_DATA_WIDTH_A = "27" *) 
(* READ_DATA_WIDTH_B = "27" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "27" *) (* WRITE_DATA_WIDTH_B = "27" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "28" *) 
(* rstb_loop_iter = "28" *) 
module design_2_v_vid_in_axi4s_0_0__xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [9:0]addra;
  input [26:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [26:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [9:0]addrb;
  input [26:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [26:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [26:0]dina;
  wire [26:0]doutb;
  wire enb;
  wire regceb;
  wire rstb;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED ;
  wire [31:26]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d27" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "26" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d27" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "26" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  (* \PinAttr:DIADI[14]:HOLD_DETOUR  = "118" *) 
  (* \PinAttr:DIADI[15]:HOLD_DETOUR  = "121" *) 
  (* RTL_RAM_BITS = "27648" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "26" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "26" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [31:26],doutb[25:0]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(enb),
        .INJECTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ECO_CHECKSUM = "1f7f726" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* NotValidForBitStream *)
module design_2_wrapper
   (hdmi_in_clk_n,
    hdmi_in_clk_p,
    hdmi_in_data_n,
    hdmi_in_data_p,
    hdmi_in_ddc_scl_io,
    hdmi_in_ddc_sda_io,
    hdmi_in_hpd,
    hdmi_out_clk_n,
    hdmi_out_clk_p,
    hdmi_out_data_n,
    hdmi_out_data_p,
    sys_clock);
  input hdmi_in_clk_n;
  input hdmi_in_clk_p;
  input [2:0]hdmi_in_data_n;
  input [2:0]hdmi_in_data_p;
  inout hdmi_in_ddc_scl_io;
  inout hdmi_in_ddc_sda_io;
  output [0:0]hdmi_in_hpd;
  output hdmi_out_clk_n;
  output hdmi_out_clk_p;
  output [2:0]hdmi_out_data_n;
  output [2:0]hdmi_out_data_p;
  input sys_clock;

  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire hdmi_in_clk_n;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire hdmi_in_clk_p;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire [2:0]hdmi_in_data_n;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire [2:0]hdmi_in_data_p;
  wire hdmi_in_ddc_scl_i;
  (* DRIVE = "12" *) (* IBUF_LOW_PWR *) (* SLEW = "SLOW" *) wire hdmi_in_ddc_scl_io;
  wire hdmi_in_ddc_scl_o;
  wire hdmi_in_ddc_scl_t;
  wire hdmi_in_ddc_sda_i;
  (* DRIVE = "12" *) (* IBUF_LOW_PWR *) (* SLEW = "SLOW" *) wire hdmi_in_ddc_sda_io;
  wire hdmi_in_ddc_sda_o;
  wire hdmi_in_ddc_sda_t;
  wire [0:0]hdmi_in_hpd;
  wire [0:0]hdmi_in_hpd_OBUF;
  wire hdmi_out_clk_n;
  wire hdmi_out_clk_p;
  wire [2:0]hdmi_out_data_n;
  wire [2:0]hdmi_out_data_p;
  (* IBUF_LOW_PWR *) wire sys_clock;

  (* HW_HANDOFF = "design_2.hwdef" *) 
  design_2 design_2_i
       (.hdmi_in_clk_n(hdmi_in_clk_n),
        .hdmi_in_clk_p(hdmi_in_clk_p),
        .hdmi_in_data_n(hdmi_in_data_n),
        .hdmi_in_data_p(hdmi_in_data_p),
        .hdmi_in_ddc_scl_i(hdmi_in_ddc_scl_i),
        .hdmi_in_ddc_scl_o(hdmi_in_ddc_scl_o),
        .hdmi_in_ddc_scl_t(hdmi_in_ddc_scl_t),
        .hdmi_in_ddc_sda_i(hdmi_in_ddc_sda_i),
        .hdmi_in_ddc_sda_o(hdmi_in_ddc_sda_o),
        .hdmi_in_ddc_sda_t(hdmi_in_ddc_sda_t),
        .hdmi_in_hpd(hdmi_in_hpd_OBUF),
        .hdmi_out_clk_n(hdmi_out_clk_n),
        .hdmi_out_clk_p(hdmi_out_clk_p),
        .hdmi_out_data_n(hdmi_out_data_n),
        .hdmi_out_data_p(hdmi_out_data_p),
        .sys_clock(sys_clock));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    hdmi_in_ddc_scl_iobuf
       (.I(hdmi_in_ddc_scl_o),
        .IO(hdmi_in_ddc_scl_io),
        .O(hdmi_in_ddc_scl_i),
        .T(hdmi_in_ddc_scl_t));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF #(
    .IOSTANDARD("DEFAULT")) 
    hdmi_in_ddc_sda_iobuf
       (.I(hdmi_in_ddc_sda_o),
        .IO(hdmi_in_ddc_sda_io),
        .O(hdmi_in_ddc_sda_i),
        .T(hdmi_in_ddc_sda_t));
  OBUF \hdmi_in_hpd_OBUF[0]_inst 
       (.I(hdmi_in_hpd_OBUF),
        .O(hdmi_in_hpd));
endmodule

(* CHECK_LICENSE_TYPE = "design_2_xlconstant_0_0,xlconstant_v1_1_6_xlconstant,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xlconstant_v1_1_6_xlconstant,Vivado 2019.2" *) 
module design_2_xlconstant_0_0
   (dout);
  output [0:0]dout;

  wire \<const0> ;

  assign dout[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* CHECK_LICENSE_TYPE = "design_2_xlconstant_1_1,xlconstant_v1_1_6_xlconstant,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xlconstant_v1_1_6_xlconstant,Vivado 2019.2" *) 
module design_2_xlconstant_1_1
   (dout);
  output [31:0]dout;

  wire \<const1> ;

  assign dout[10] = \<const1> ;
  assign dout[8] = \<const1> ;
  VCC VCC
       (.P(\<const1> ));
endmodule

(* CHECK_LICENSE_TYPE = "design_2_xlconstant_1_2,xlconstant_v1_1_6_xlconstant,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "xlconstant_v1_1_6_xlconstant,Vivado 2019.2" *) 
module design_2_xlconstant_1_2
   (dout);
  output [31:0]dout;

  wire \<const1> ;

  assign dout[9] = \<const1> ;
  assign dout[7] = \<const1> ;
  assign dout[6] = \<const1> ;
  assign dout[4] = \<const1> ;
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "tc_detector" *) 
module design_2_v_tc_0_0_tc_detector
   (det_ce,
    det_fsync,
    Q,
    \det_hfp_start_int2_reg[11]_0 ,
    \DET_HBLANK.det_hblank_pol_int_reg_0 ,
    \DET_HSYNC.det_hsync_pol_int_reg_0 ,
    \DET_VSYNC.det_vsync_pol_int_reg_0 ,
    \DET_HACTIVE.det_active_video_pol_int_reg_0 ,
    \DET_VBLANK.det_vblank_pol_int_reg_0 ,
    hsync_lock_int,
    hblank_lock_int,
    active_video_lock_int,
    vsync_lock_int,
    vblank_lock_int,
    \det_v0fp_start_int_reg[11]_0 ,
    hsync0,
    hblank0,
    vblank0,
    D,
    \det_v0total_reg[11]_0 ,
    \det_v0fp_start_int_reg[0]_0 ,
    gen_vblank_d_reg,
    reset,
    p_0_in__0,
    \det_v0total_reg[0]_0 ,
    \det_hsync_start_int2_reg[11]_0 ,
    \time_status_regs[6] ,
    \det_hbp_start_int2_reg[11]_0 ,
    \det_hfp_start_int2_reg[11]_1 ,
    \det_v0bp_start_hori_int2_reg[11]_0 ,
    \time_status_regs[9] ,
    \det_v0bp_start_int2_reg[11]_0 ,
    \time_status_regs[8] ,
    \det_v0sync_start_hori_int2_reg[11]_0 ,
    \det_v0sync_start_int2_reg[11]_0 ,
    \det_v0active_start_hori_int2_reg[11]_0 ,
    \time_status_regs[7] ,
    \det_v0fp_start_int_reg[0]_1 ,
    \det_v0fp_start_hori_int2_reg[11]_0 ,
    \detect_en_d_reg[3] ,
    intr_status_int1,
    vsync0,
    S,
    \det_v0total_reg[8]_0 ,
    \det_v0total_reg[11]_1 ,
    \det_v0fp_start_int_reg[4]_0 ,
    \det_v0fp_start_int_reg[8]_0 ,
    \det_v0fp_start_int_reg[11]_1 ,
    \detect_en_d_reg[3]_0 ,
    fsync_out_reg_0,
    \intr_status_int_reg[11] ,
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_vblank_lock_reg_0 ,
    clk,
    \core_control_regs[16] ,
    hblank_in,
    hsync_in,
    active_video_in,
    lost_lock,
    \genr_control_regs[0] ,
    \time_control_regs[19] ,
    hsync_reg,
    hblank_reg,
    vblank_reg,
    \time_control_regs[21] ,
    \time_control_regs[16] ,
    gen_vblank_d,
    \intr_status_int_reg[13] ,
    \intr_status_int_reg[13]_0 ,
    gen_active_video_d,
    clken,
    det_clken,
    resetn_out,
    \time_control_regs[20] ,
    \time_control_regs[22] ,
    \time_control_regs[25] ,
    \time_control_regs[24] ,
    \time_control_regs[23] ,
    det_vblank_d,
    vblank_in,
    det_active_video_d,
    p_0_in,
    vsync_reg,
    core_d_out,
    fsync_in,
    all_lock_d,
    vsync_in,
    intc_if);
  output det_ce;
  output det_fsync;
  output [11:0]Q;
  output [11:0]\det_hfp_start_int2_reg[11]_0 ;
  output \DET_HBLANK.det_hblank_pol_int_reg_0 ;
  output \DET_HSYNC.det_hsync_pol_int_reg_0 ;
  output \DET_VSYNC.det_vsync_pol_int_reg_0 ;
  output \DET_HACTIVE.det_active_video_pol_int_reg_0 ;
  output \DET_VBLANK.det_vblank_pol_int_reg_0 ;
  output hsync_lock_int;
  output hblank_lock_int;
  output active_video_lock_int;
  output vsync_lock_int;
  output vblank_lock_int;
  output [11:0]\det_v0fp_start_int_reg[11]_0 ;
  output hsync0;
  output hblank0;
  output vblank0;
  output [0:0]D;
  output [11:0]\det_v0total_reg[11]_0 ;
  output [0:0]\det_v0fp_start_int_reg[0]_0 ;
  output gen_vblank_d_reg;
  output reset;
  output [11:0]p_0_in__0;
  output \det_v0total_reg[0]_0 ;
  output [11:0]\det_hsync_start_int2_reg[11]_0 ;
  output [23:0]\time_status_regs[6] ;
  output [11:0]\det_hbp_start_int2_reg[11]_0 ;
  output [11:0]\det_hfp_start_int2_reg[11]_1 ;
  output [11:0]\det_v0bp_start_hori_int2_reg[11]_0 ;
  output [23:0]\time_status_regs[9] ;
  output [11:0]\det_v0bp_start_int2_reg[11]_0 ;
  output [23:0]\time_status_regs[8] ;
  output [11:0]\det_v0sync_start_hori_int2_reg[11]_0 ;
  output [11:0]\det_v0sync_start_int2_reg[11]_0 ;
  output [11:0]\det_v0active_start_hori_int2_reg[11]_0 ;
  output [23:0]\time_status_regs[7] ;
  output \det_v0fp_start_int_reg[0]_1 ;
  output [11:0]\det_v0fp_start_hori_int2_reg[11]_0 ;
  output \detect_en_d_reg[3] ;
  output intr_status_int1;
  output vsync0;
  output [3:0]S;
  output [3:0]\det_v0total_reg[8]_0 ;
  output [2:0]\det_v0total_reg[11]_1 ;
  output [3:0]\det_v0fp_start_int_reg[4]_0 ;
  output [3:0]\det_v0fp_start_int_reg[8]_0 ;
  output [2:0]\det_v0fp_start_int_reg[11]_1 ;
  output \detect_en_d_reg[3]_0 ;
  output fsync_out_reg_0;
  output \intr_status_int_reg[11] ;
  output \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_vblank_lock_reg_0 ;
  input clk;
  input [23:0]\core_control_regs[16] ;
  input hblank_in;
  input hsync_in;
  input active_video_in;
  input lost_lock;
  input [16:0]\genr_control_regs[0] ;
  input [4:0]\time_control_regs[19] ;
  input hsync_reg;
  input hblank_reg;
  input vblank_reg;
  input [11:0]\time_control_regs[21] ;
  input [23:0]\time_control_regs[16] ;
  input gen_vblank_d;
  input \intr_status_int_reg[13] ;
  input \intr_status_int_reg[13]_0 ;
  input gen_active_video_d;
  input clken;
  input det_clken;
  input resetn_out;
  input [11:0]\time_control_regs[20] ;
  input [23:0]\time_control_regs[22] ;
  input [23:0]\time_control_regs[25] ;
  input [23:0]\time_control_regs[24] ;
  input [23:0]\time_control_regs[23] ;
  input det_vblank_d;
  input vblank_in;
  input det_active_video_d;
  input p_0_in;
  input vsync_reg;
  input core_d_out;
  input fsync_in;
  input all_lock_d;
  input vsync_in;
  input [1:0]intc_if;

  wire [0:0]D;
  wire \DET_HACTIVE.DET_AVIDEO_LOCK.det_active_video_lock_int_i_1_n_0 ;
  wire \DET_HACTIVE.active_video_count[0]_i_1_n_0 ;
  wire \DET_HACTIVE.active_video_count[0]_i_4_n_0 ;
  wire [11:0]\DET_HACTIVE.active_video_count_reg ;
  wire \DET_HACTIVE.active_video_count_reg[0]_i_3_n_0 ;
  wire \DET_HACTIVE.active_video_count_reg[0]_i_3_n_4 ;
  wire \DET_HACTIVE.active_video_count_reg[0]_i_3_n_5 ;
  wire \DET_HACTIVE.active_video_count_reg[0]_i_3_n_6 ;
  wire \DET_HACTIVE.active_video_count_reg[0]_i_3_n_7 ;
  wire \DET_HACTIVE.active_video_count_reg[4]_i_1_n_0 ;
  wire \DET_HACTIVE.active_video_count_reg[4]_i_1_n_4 ;
  wire \DET_HACTIVE.active_video_count_reg[4]_i_1_n_5 ;
  wire \DET_HACTIVE.active_video_count_reg[4]_i_1_n_6 ;
  wire \DET_HACTIVE.active_video_count_reg[4]_i_1_n_7 ;
  wire \DET_HACTIVE.active_video_count_reg[8]_i_1_n_4 ;
  wire \DET_HACTIVE.active_video_count_reg[8]_i_1_n_5 ;
  wire \DET_HACTIVE.active_video_count_reg[8]_i_1_n_6 ;
  wire \DET_HACTIVE.active_video_count_reg[8]_i_1_n_7 ;
  wire \DET_HACTIVE.active_video_d2_i_1_n_0 ;
  wire \DET_HACTIVE.active_video_d_i_1_n_0 ;
  wire \DET_HACTIVE.active_video_d_reg_n_0 ;
  wire \DET_HACTIVE.active_video_rose_i_1_n_0 ;
  wire \DET_HACTIVE.active_video_rose_reg_n_0 ;
  wire \DET_HACTIVE.active_video_toggled_i_1_n_0 ;
  wire \DET_HACTIVE.active_video_toggled_reg_n_0 ;
  wire \DET_HACTIVE.det_active_video_pol_int_i_1_n_0 ;
  wire \DET_HACTIVE.det_active_video_pol_int_reg_0 ;
  wire \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hblank_lock_i_1_n_0 ;
  wire \DET_HBLANK.det_hblank_pol_int_i_1_n_0 ;
  wire \^DET_HBLANK.det_hblank_pol_int_reg_0 ;
  wire \DET_HBLANK.hblank_count[0]_i_1_n_0 ;
  wire \DET_HBLANK.hblank_count[0]_i_4_n_0 ;
  wire [11:0]\DET_HBLANK.hblank_count_reg ;
  wire \DET_HBLANK.hblank_count_reg[0]_i_3_n_0 ;
  wire \DET_HBLANK.hblank_count_reg[0]_i_3_n_4 ;
  wire \DET_HBLANK.hblank_count_reg[0]_i_3_n_5 ;
  wire \DET_HBLANK.hblank_count_reg[0]_i_3_n_6 ;
  wire \DET_HBLANK.hblank_count_reg[0]_i_3_n_7 ;
  wire \DET_HBLANK.hblank_count_reg[4]_i_1_n_0 ;
  wire \DET_HBLANK.hblank_count_reg[4]_i_1_n_4 ;
  wire \DET_HBLANK.hblank_count_reg[4]_i_1_n_5 ;
  wire \DET_HBLANK.hblank_count_reg[4]_i_1_n_6 ;
  wire \DET_HBLANK.hblank_count_reg[4]_i_1_n_7 ;
  wire \DET_HBLANK.hblank_count_reg[8]_i_1_n_4 ;
  wire \DET_HBLANK.hblank_count_reg[8]_i_1_n_5 ;
  wire \DET_HBLANK.hblank_count_reg[8]_i_1_n_6 ;
  wire \DET_HBLANK.hblank_count_reg[8]_i_1_n_7 ;
  wire \DET_HBLANK.hblank_d_i_3_n_0 ;
  wire \DET_HBLANK.hblank_rose_i_1_n_0 ;
  wire \DET_HBLANK.hblank_rose_reg_n_0 ;
  wire \DET_HBLANK.hblank_toggled_i_1_n_0 ;
  wire \DET_HBLANK.hblank_toggled_reg_n_0 ;
  wire \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hsync_lock_int_i_1_n_0 ;
  wire \DET_HSYNC.det_hbp_start_int_reg_n_0_[0] ;
  wire \DET_HSYNC.det_hbp_start_int_reg_n_0_[10] ;
  wire \DET_HSYNC.det_hbp_start_int_reg_n_0_[11] ;
  wire \DET_HSYNC.det_hbp_start_int_reg_n_0_[1] ;
  wire \DET_HSYNC.det_hbp_start_int_reg_n_0_[2] ;
  wire \DET_HSYNC.det_hbp_start_int_reg_n_0_[3] ;
  wire \DET_HSYNC.det_hbp_start_int_reg_n_0_[4] ;
  wire \DET_HSYNC.det_hbp_start_int_reg_n_0_[5] ;
  wire \DET_HSYNC.det_hbp_start_int_reg_n_0_[6] ;
  wire \DET_HSYNC.det_hbp_start_int_reg_n_0_[7] ;
  wire \DET_HSYNC.det_hbp_start_int_reg_n_0_[8] ;
  wire \DET_HSYNC.det_hbp_start_int_reg_n_0_[9] ;
  wire \DET_HSYNC.det_hsync_pol_int_i_1_n_0 ;
  wire \^DET_HSYNC.det_hsync_pol_int_reg_0 ;
  wire \DET_HSYNC.det_hsync_start_int_reg_n_0_[0] ;
  wire \DET_HSYNC.det_hsync_start_int_reg_n_0_[10] ;
  wire \DET_HSYNC.det_hsync_start_int_reg_n_0_[11] ;
  wire \DET_HSYNC.det_hsync_start_int_reg_n_0_[1] ;
  wire \DET_HSYNC.det_hsync_start_int_reg_n_0_[2] ;
  wire \DET_HSYNC.det_hsync_start_int_reg_n_0_[3] ;
  wire \DET_HSYNC.det_hsync_start_int_reg_n_0_[4] ;
  wire \DET_HSYNC.det_hsync_start_int_reg_n_0_[5] ;
  wire \DET_HSYNC.det_hsync_start_int_reg_n_0_[6] ;
  wire \DET_HSYNC.det_hsync_start_int_reg_n_0_[7] ;
  wire \DET_HSYNC.det_hsync_start_int_reg_n_0_[8] ;
  wire \DET_HSYNC.det_hsync_start_int_reg_n_0_[9] ;
  wire \DET_HSYNC.hsync_count[0]_i_1_n_0 ;
  wire \DET_HSYNC.hsync_count[0]_i_4_n_0 ;
  wire [11:0]\DET_HSYNC.hsync_count_reg ;
  wire \DET_HSYNC.hsync_count_reg[0]_i_3_n_0 ;
  wire \DET_HSYNC.hsync_count_reg[0]_i_3_n_4 ;
  wire \DET_HSYNC.hsync_count_reg[0]_i_3_n_5 ;
  wire \DET_HSYNC.hsync_count_reg[0]_i_3_n_6 ;
  wire \DET_HSYNC.hsync_count_reg[0]_i_3_n_7 ;
  wire \DET_HSYNC.hsync_count_reg[4]_i_1_n_0 ;
  wire \DET_HSYNC.hsync_count_reg[4]_i_1_n_4 ;
  wire \DET_HSYNC.hsync_count_reg[4]_i_1_n_5 ;
  wire \DET_HSYNC.hsync_count_reg[4]_i_1_n_6 ;
  wire \DET_HSYNC.hsync_count_reg[4]_i_1_n_7 ;
  wire \DET_HSYNC.hsync_count_reg[8]_i_1_n_4 ;
  wire \DET_HSYNC.hsync_count_reg[8]_i_1_n_5 ;
  wire \DET_HSYNC.hsync_count_reg[8]_i_1_n_6 ;
  wire \DET_HSYNC.hsync_count_reg[8]_i_1_n_7 ;
  wire \DET_HSYNC.hsync_d_i_1_n_0 ;
  wire \DET_VACTIVE.active_line_i_1_n_0 ;
  wire \DET_VACTIVE.active_line_reg_n_0 ;
  wire \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0_vblank_lock_i_1_n_0 ;
  wire \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_vblank_lock_i_1_n_0 ;
  wire \DET_VBLANK.det_vblank_pol_int_i_1_n_0 ;
  wire \^DET_VBLANK.det_vblank_pol_int_reg_0 ;
  wire \DET_VBLANK.vblank_count[0]_i_1_n_0 ;
  wire \DET_VBLANK.vblank_count[0]_i_4_n_0 ;
  wire [11:0]\DET_VBLANK.vblank_count_reg ;
  wire \DET_VBLANK.vblank_count_reg[0]_i_3_n_0 ;
  wire \DET_VBLANK.vblank_count_reg[0]_i_3_n_4 ;
  wire \DET_VBLANK.vblank_count_reg[0]_i_3_n_5 ;
  wire \DET_VBLANK.vblank_count_reg[0]_i_3_n_6 ;
  wire \DET_VBLANK.vblank_count_reg[0]_i_3_n_7 ;
  wire \DET_VBLANK.vblank_count_reg[4]_i_1_n_0 ;
  wire \DET_VBLANK.vblank_count_reg[4]_i_1_n_4 ;
  wire \DET_VBLANK.vblank_count_reg[4]_i_1_n_5 ;
  wire \DET_VBLANK.vblank_count_reg[4]_i_1_n_6 ;
  wire \DET_VBLANK.vblank_count_reg[4]_i_1_n_7 ;
  wire \DET_VBLANK.vblank_count_reg[8]_i_1_n_4 ;
  wire \DET_VBLANK.vblank_count_reg[8]_i_1_n_5 ;
  wire \DET_VBLANK.vblank_count_reg[8]_i_1_n_6 ;
  wire \DET_VBLANK.vblank_count_reg[8]_i_1_n_7 ;
  wire \DET_VBLANK.vblank_d_i_1_n_0 ;
  wire \DET_VBLANK.vblank_rose_i_1_n_0 ;
  wire \DET_VBLANK.vblank_rose_reg_n_0 ;
  wire \DET_VBLANK.vblank_toggled_i_1_n_0 ;
  wire \DET_VBLANK.vblank_toggled_reg_n_0 ;
  wire \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0_vsync_lock_i_1_n_0 ;
  wire \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ;
  wire \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_vsync_lock_i_1_n_0 ;
  wire \DET_VSYNC.GEN_DET_VSYNC_LOCK.vsync_delay_reg_n_0_[0] ;
  wire \DET_VSYNC.det_v0bp_start_hori_int[0]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_hori_int[10]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_hori_int[11]_i_2_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_hori_int[1]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_hori_int[2]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_hori_int[3]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_hori_int[4]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_hori_int[5]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_hori_int[6]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_hori_int[7]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_hori_int[8]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_hori_int[9]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_int[0]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_int[10]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_int[11]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_int[1]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_int[2]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_int[3]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_int[4]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_int[5]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_int[6]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_int[7]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_int[8]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_int[9]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0bp_start_int_reg_n_0_[0] ;
  wire \DET_VSYNC.det_v0bp_start_int_reg_n_0_[10] ;
  wire \DET_VSYNC.det_v0bp_start_int_reg_n_0_[11] ;
  wire \DET_VSYNC.det_v0bp_start_int_reg_n_0_[1] ;
  wire \DET_VSYNC.det_v0bp_start_int_reg_n_0_[2] ;
  wire \DET_VSYNC.det_v0bp_start_int_reg_n_0_[3] ;
  wire \DET_VSYNC.det_v0bp_start_int_reg_n_0_[4] ;
  wire \DET_VSYNC.det_v0bp_start_int_reg_n_0_[5] ;
  wire \DET_VSYNC.det_v0bp_start_int_reg_n_0_[6] ;
  wire \DET_VSYNC.det_v0bp_start_int_reg_n_0_[7] ;
  wire \DET_VSYNC.det_v0bp_start_int_reg_n_0_[8] ;
  wire \DET_VSYNC.det_v0bp_start_int_reg_n_0_[9] ;
  wire \DET_VSYNC.det_v0sync_start_hori_int[0]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_hori_int[10]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_hori_int[11]_i_2_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_hori_int[1]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_hori_int[2]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_hori_int[3]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_hori_int[4]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_hori_int[5]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_hori_int[6]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_hori_int[7]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_hori_int[8]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_hori_int[9]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_int[0]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_int[10]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_int[11]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_int[1]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_int[2]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_int[3]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_int[4]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_int[5]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_int[6]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_int[7]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_int[8]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_int[9]_i_1_n_0 ;
  wire \DET_VSYNC.det_v0sync_start_int_reg_n_0_[0] ;
  wire \DET_VSYNC.det_v0sync_start_int_reg_n_0_[10] ;
  wire \DET_VSYNC.det_v0sync_start_int_reg_n_0_[11] ;
  wire \DET_VSYNC.det_v0sync_start_int_reg_n_0_[1] ;
  wire \DET_VSYNC.det_v0sync_start_int_reg_n_0_[2] ;
  wire \DET_VSYNC.det_v0sync_start_int_reg_n_0_[3] ;
  wire \DET_VSYNC.det_v0sync_start_int_reg_n_0_[4] ;
  wire \DET_VSYNC.det_v0sync_start_int_reg_n_0_[5] ;
  wire \DET_VSYNC.det_v0sync_start_int_reg_n_0_[6] ;
  wire \DET_VSYNC.det_v0sync_start_int_reg_n_0_[7] ;
  wire \DET_VSYNC.det_v0sync_start_int_reg_n_0_[8] ;
  wire \DET_VSYNC.det_v0sync_start_int_reg_n_0_[9] ;
  wire \DET_VSYNC.det_vsync_pol_int_i_1_n_0 ;
  wire \^DET_VSYNC.det_vsync_pol_int_reg_0 ;
  wire \DET_VSYNC.vsync_count[0]_i_1_n_0 ;
  wire \DET_VSYNC.vsync_count[0]_i_4_n_0 ;
  wire [11:0]\DET_VSYNC.vsync_count_reg ;
  wire \DET_VSYNC.vsync_count_reg[0]_i_3_n_0 ;
  wire \DET_VSYNC.vsync_count_reg[0]_i_3_n_4 ;
  wire \DET_VSYNC.vsync_count_reg[0]_i_3_n_5 ;
  wire \DET_VSYNC.vsync_count_reg[0]_i_3_n_6 ;
  wire \DET_VSYNC.vsync_count_reg[0]_i_3_n_7 ;
  wire \DET_VSYNC.vsync_count_reg[4]_i_1_n_0 ;
  wire \DET_VSYNC.vsync_count_reg[4]_i_1_n_4 ;
  wire \DET_VSYNC.vsync_count_reg[4]_i_1_n_5 ;
  wire \DET_VSYNC.vsync_count_reg[4]_i_1_n_6 ;
  wire \DET_VSYNC.vsync_count_reg[4]_i_1_n_7 ;
  wire \DET_VSYNC.vsync_count_reg[8]_i_1_n_4 ;
  wire \DET_VSYNC.vsync_count_reg[8]_i_1_n_5 ;
  wire \DET_VSYNC.vsync_count_reg[8]_i_1_n_6 ;
  wire \DET_VSYNC.vsync_count_reg[8]_i_1_n_7 ;
  wire \DET_VSYNC.vsync_d_i_1_n_0 ;
  wire \DET_VSYNC.vsync_rose_i_1_n_0 ;
  wire \DET_VSYNC.vsync_rose_reg_n_0 ;
  wire \DET_VSYNC.vsync_toggled_i_1_n_0 ;
  wire \DET_VSYNC.vsync_toggled_reg_n_0 ;
  wire [0:11]L;
  wire [11:0]\^Q ;
  wire [3:0]S;
  wire active_line_d;
  wire [11:0]active_video_count_last;
  wire active_video_d0;
  wire active_video_d2;
  wire active_video_in;
  wire \^active_video_lock_int ;
  wire active_video_toggled;
  wire clk;
  wire det_active_video_pol_change;
  wire det_ce;
  wire det_hactive_start_int;
  wire \det_hactive_start_int[11]_i_2_n_0 ;
  wire \det_hactive_start_int_reg_n_0_[0] ;
  wire \det_hactive_start_int_reg_n_0_[10] ;
  wire \det_hactive_start_int_reg_n_0_[11] ;
  wire \det_hactive_start_int_reg_n_0_[1] ;
  wire \det_hactive_start_int_reg_n_0_[2] ;
  wire \det_hactive_start_int_reg_n_0_[3] ;
  wire \det_hactive_start_int_reg_n_0_[4] ;
  wire \det_hactive_start_int_reg_n_0_[5] ;
  wire \det_hactive_start_int_reg_n_0_[6] ;
  wire \det_hactive_start_int_reg_n_0_[7] ;
  wire \det_hactive_start_int_reg_n_0_[8] ;
  wire \det_hactive_start_int_reg_n_0_[9] ;
  wire [11:0]det_hactive_start_last__0;
  wire det_hblank_pol_change;
  wire det_hbp_start_int;
  wire [11:0]det_hbp_start_int2;
  wire det_hbp_start_int20_carry__0_i_1_n_0;
  wire det_hbp_start_int20_carry__0_i_2_n_0;
  wire det_hbp_start_int20_carry__0_i_3_n_0;
  wire det_hbp_start_int20_carry__0_i_4_n_0;
  wire det_hbp_start_int20_carry__0_n_0;
  wire det_hbp_start_int20_carry__1_i_1_n_0;
  wire det_hbp_start_int20_carry__1_i_2_n_0;
  wire det_hbp_start_int20_carry__1_i_3_n_0;
  wire det_hbp_start_int20_carry__1_i_4_n_0;
  wire det_hbp_start_int20_carry_i_1_n_0;
  wire det_hbp_start_int20_carry_i_2_n_0;
  wire det_hbp_start_int20_carry_i_3_n_0;
  wire det_hbp_start_int20_carry_i_4_n_0;
  wire det_hbp_start_int20_carry_n_0;
  wire [11:0]det_hbp_start_last;
  wire det_hfp_start_int;
  wire \det_hfp_start_int2[0]_i_1_n_0 ;
  wire \det_hfp_start_int2[10]_i_1_n_0 ;
  wire \det_hfp_start_int2[11]_i_1_n_0 ;
  wire \det_hfp_start_int2[1]_i_1_n_0 ;
  wire \det_hfp_start_int2[2]_i_1_n_0 ;
  wire \det_hfp_start_int2[3]_i_1_n_0 ;
  wire \det_hfp_start_int2[4]_i_1_n_0 ;
  wire \det_hfp_start_int2[5]_i_1_n_0 ;
  wire \det_hfp_start_int2[6]_i_1_n_0 ;
  wire \det_hfp_start_int2[7]_i_1_n_0 ;
  wire \det_hfp_start_int2[8]_i_1_n_0 ;
  wire \det_hfp_start_int2[9]_i_1_n_0 ;
  wire [11:0]\^det_hfp_start_int2_reg[11]_0 ;
  wire \det_hfp_start_int[11]_i_2_n_0 ;
  wire \det_hfp_start_int_reg_n_0_[0] ;
  wire \det_hfp_start_int_reg_n_0_[10] ;
  wire \det_hfp_start_int_reg_n_0_[11] ;
  wire \det_hfp_start_int_reg_n_0_[1] ;
  wire \det_hfp_start_int_reg_n_0_[2] ;
  wire \det_hfp_start_int_reg_n_0_[3] ;
  wire \det_hfp_start_int_reg_n_0_[4] ;
  wire \det_hfp_start_int_reg_n_0_[5] ;
  wire \det_hfp_start_int_reg_n_0_[6] ;
  wire \det_hfp_start_int_reg_n_0_[7] ;
  wire \det_hfp_start_int_reg_n_0_[8] ;
  wire \det_hfp_start_int_reg_n_0_[9] ;
  wire [11:0]det_hfp_start_last__0;
  wire det_hsync_pol_change;
  wire det_hsync_start_int;
  wire \det_hsync_start_int2[0]_i_1_n_0 ;
  wire \det_hsync_start_int2[10]_i_1_n_0 ;
  wire \det_hsync_start_int2[11]_i_1_n_0 ;
  wire \det_hsync_start_int2[1]_i_1_n_0 ;
  wire \det_hsync_start_int2[2]_i_1_n_0 ;
  wire \det_hsync_start_int2[3]_i_1_n_0 ;
  wire \det_hsync_start_int2[4]_i_1_n_0 ;
  wire \det_hsync_start_int2[5]_i_1_n_0 ;
  wire \det_hsync_start_int2[6]_i_1_n_0 ;
  wire \det_hsync_start_int2[7]_i_1_n_0 ;
  wire \det_hsync_start_int2[8]_i_1_n_0 ;
  wire \det_hsync_start_int2[9]_i_1_n_0 ;
  wire [11:0]det_hsync_start_last;
  wire det_hsync_start_last0;
  wire [11:0]det_htotal_int;
  wire \det_htotal_int2_reg[4]_i_1_n_0 ;
  wire \det_htotal_int2_reg[8]_i_1_n_0 ;
  wire det_v0_vblank_lock__0;
  wire det_v0_vblank_lock__0__0;
  wire det_v0_vsync_lock__0;
  wire det_v0_vsync_lock__0__0;
  wire det_v0active_start_hori_int;
  wire [11:0]det_v0active_start_hori_int2;
  wire det_v0active_start_hori_int20_carry__0_i_1_n_0;
  wire det_v0active_start_hori_int20_carry__0_i_2_n_0;
  wire det_v0active_start_hori_int20_carry__0_i_3_n_0;
  wire det_v0active_start_hori_int20_carry__0_i_4_n_0;
  wire det_v0active_start_hori_int20_carry__0_n_0;
  wire det_v0active_start_hori_int20_carry__1_i_1_n_0;
  wire det_v0active_start_hori_int20_carry__1_i_2_n_0;
  wire det_v0active_start_hori_int20_carry__1_i_3_n_0;
  wire det_v0active_start_hori_int20_carry__1_i_4_n_0;
  wire det_v0active_start_hori_int20_carry_i_1_n_0;
  wire det_v0active_start_hori_int20_carry_i_2_n_0;
  wire det_v0active_start_hori_int20_carry_i_3_n_0;
  wire det_v0active_start_hori_int20_carry_i_4_n_0;
  wire det_v0active_start_hori_int20_carry_i_5_n_0;
  wire det_v0active_start_hori_int20_carry_n_0;
  wire \det_v0active_start_hori_int[11]_i_1_n_0 ;
  wire \det_v0active_start_hori_int_reg_n_0_[0] ;
  wire \det_v0active_start_hori_int_reg_n_0_[10] ;
  wire \det_v0active_start_hori_int_reg_n_0_[11] ;
  wire \det_v0active_start_hori_int_reg_n_0_[1] ;
  wire \det_v0active_start_hori_int_reg_n_0_[2] ;
  wire \det_v0active_start_hori_int_reg_n_0_[3] ;
  wire \det_v0active_start_hori_int_reg_n_0_[4] ;
  wire \det_v0active_start_hori_int_reg_n_0_[5] ;
  wire \det_v0active_start_hori_int_reg_n_0_[6] ;
  wire \det_v0active_start_hori_int_reg_n_0_[7] ;
  wire \det_v0active_start_hori_int_reg_n_0_[8] ;
  wire \det_v0active_start_hori_int_reg_n_0_[9] ;
  wire [11:0]det_v0active_start_hori_last__0;
  wire det_v0active_start_int;
  wire \det_v0active_start_int[11]_i_2_n_0 ;
  wire \det_v0active_start_int_reg_n_0_[0] ;
  wire \det_v0active_start_int_reg_n_0_[10] ;
  wire \det_v0active_start_int_reg_n_0_[11] ;
  wire \det_v0active_start_int_reg_n_0_[1] ;
  wire \det_v0active_start_int_reg_n_0_[2] ;
  wire \det_v0active_start_int_reg_n_0_[3] ;
  wire \det_v0active_start_int_reg_n_0_[4] ;
  wire \det_v0active_start_int_reg_n_0_[5] ;
  wire \det_v0active_start_int_reg_n_0_[6] ;
  wire \det_v0active_start_int_reg_n_0_[7] ;
  wire \det_v0active_start_int_reg_n_0_[8] ;
  wire \det_v0active_start_int_reg_n_0_[9] ;
  wire [11:0]det_v0active_start_last;
  wire [11:0]det_v0bp_start_hori_int2;
  wire det_v0bp_start_hori_int20_carry__0_i_1_n_0;
  wire det_v0bp_start_hori_int20_carry__0_i_2_n_0;
  wire det_v0bp_start_hori_int20_carry__0_i_3_n_0;
  wire det_v0bp_start_hori_int20_carry__0_i_4_n_0;
  wire det_v0bp_start_hori_int20_carry__0_n_0;
  wire det_v0bp_start_hori_int20_carry__1_i_1_n_0;
  wire det_v0bp_start_hori_int20_carry__1_i_2_n_0;
  wire det_v0bp_start_hori_int20_carry__1_i_3_n_0;
  wire det_v0bp_start_hori_int20_carry__1_i_4_n_0;
  wire det_v0bp_start_hori_int20_carry_i_1_n_0;
  wire det_v0bp_start_hori_int20_carry_i_2_n_0;
  wire det_v0bp_start_hori_int20_carry_i_3_n_0;
  wire det_v0bp_start_hori_int20_carry_i_4_n_0;
  wire det_v0bp_start_hori_int20_carry_i_5_n_0;
  wire det_v0bp_start_hori_int20_carry_n_0;
  wire [11:0]det_v0bp_start_hori_int__0;
  wire [11:0]det_v0bp_start_hori_last;
  wire det_v0bp_start_int;
  wire [11:0]det_v0bp_start_int2;
  wire \det_v0bp_start_int2[11]_i_2_n_0 ;
  wire \det_v0bp_start_int2[11]_i_3_n_0 ;
  wire \det_v0bp_start_int2[11]_i_4_n_0 ;
  wire \det_v0bp_start_int2[11]_i_5_n_0 ;
  wire \det_v0bp_start_int2[3]_i_2_n_0 ;
  wire \det_v0bp_start_int2[3]_i_3_n_0 ;
  wire \det_v0bp_start_int2[3]_i_4_n_0 ;
  wire \det_v0bp_start_int2[3]_i_5_n_0 ;
  wire \det_v0bp_start_int2[7]_i_2_n_0 ;
  wire \det_v0bp_start_int2[7]_i_3_n_0 ;
  wire \det_v0bp_start_int2[7]_i_4_n_0 ;
  wire \det_v0bp_start_int2[7]_i_5_n_0 ;
  wire \det_v0bp_start_int2_reg[3]_i_1_n_0 ;
  wire \det_v0bp_start_int2_reg[7]_i_1_n_0 ;
  wire [11:0]det_v0bp_start_last;
  wire det_v0fp_start_hori_int;
  wire [11:0]det_v0fp_start_hori_int2;
  wire det_v0fp_start_hori_int20_carry__0_i_1_n_0;
  wire det_v0fp_start_hori_int20_carry__0_i_2_n_0;
  wire det_v0fp_start_hori_int20_carry__0_i_3_n_0;
  wire det_v0fp_start_hori_int20_carry__0_i_4_n_0;
  wire det_v0fp_start_hori_int20_carry__0_n_0;
  wire det_v0fp_start_hori_int20_carry__1_i_1_n_0;
  wire det_v0fp_start_hori_int20_carry__1_i_2_n_0;
  wire det_v0fp_start_hori_int20_carry__1_i_3_n_0;
  wire det_v0fp_start_hori_int20_carry__1_i_4_n_0;
  wire det_v0fp_start_hori_int20_carry_i_1_n_0;
  wire det_v0fp_start_hori_int20_carry_i_2_n_0;
  wire det_v0fp_start_hori_int20_carry_i_3_n_0;
  wire det_v0fp_start_hori_int20_carry_i_4_n_0;
  wire det_v0fp_start_hori_int20_carry_i_5_n_0;
  wire det_v0fp_start_hori_int20_carry_n_0;
  wire \det_v0fp_start_hori_int[11]_i_1_n_0 ;
  wire \det_v0fp_start_hori_int_reg_n_0_[0] ;
  wire \det_v0fp_start_hori_int_reg_n_0_[10] ;
  wire \det_v0fp_start_hori_int_reg_n_0_[11] ;
  wire \det_v0fp_start_hori_int_reg_n_0_[1] ;
  wire \det_v0fp_start_hori_int_reg_n_0_[2] ;
  wire \det_v0fp_start_hori_int_reg_n_0_[3] ;
  wire \det_v0fp_start_hori_int_reg_n_0_[4] ;
  wire \det_v0fp_start_hori_int_reg_n_0_[5] ;
  wire \det_v0fp_start_hori_int_reg_n_0_[6] ;
  wire \det_v0fp_start_hori_int_reg_n_0_[7] ;
  wire \det_v0fp_start_hori_int_reg_n_0_[8] ;
  wire \det_v0fp_start_hori_int_reg_n_0_[9] ;
  wire [11:0]det_v0fp_start_hori_last__0;
  wire det_v0fp_start_int;
  wire \det_v0fp_start_int[11]_i_2_n_0 ;
  wire [0:0]\det_v0fp_start_int_reg[0]_0 ;
  wire [11:0]\^det_v0fp_start_int_reg[11]_0 ;
  wire [2:0]\det_v0fp_start_int_reg[11]_1 ;
  wire [3:0]\det_v0fp_start_int_reg[4]_0 ;
  wire [3:0]\det_v0fp_start_int_reg[8]_0 ;
  wire [11:0]det_v0fp_start_last;
  wire [11:0]det_v0sync_start_hori_int2;
  wire det_v0sync_start_hori_int20_carry__0_i_1_n_0;
  wire det_v0sync_start_hori_int20_carry__0_i_2_n_0;
  wire det_v0sync_start_hori_int20_carry__0_i_3_n_0;
  wire det_v0sync_start_hori_int20_carry__0_i_4_n_0;
  wire det_v0sync_start_hori_int20_carry__0_n_0;
  wire det_v0sync_start_hori_int20_carry__1_i_1_n_0;
  wire det_v0sync_start_hori_int20_carry__1_i_2_n_0;
  wire det_v0sync_start_hori_int20_carry__1_i_3_n_0;
  wire det_v0sync_start_hori_int20_carry__1_i_4_n_0;
  wire det_v0sync_start_hori_int20_carry_i_1_n_0;
  wire det_v0sync_start_hori_int20_carry_i_2_n_0;
  wire det_v0sync_start_hori_int20_carry_i_3_n_0;
  wire det_v0sync_start_hori_int20_carry_i_4_n_0;
  wire det_v0sync_start_hori_int20_carry_i_5_n_0;
  wire det_v0sync_start_hori_int20_carry_n_0;
  wire [11:0]det_v0sync_start_hori_int__0;
  wire [11:0]det_v0sync_start_hori_last;
  wire det_v0sync_start_int;
  wire [11:0]det_v0sync_start_int2;
  wire \det_v0sync_start_int2[11]_i_2_n_0 ;
  wire \det_v0sync_start_int2[11]_i_3_n_0 ;
  wire \det_v0sync_start_int2[11]_i_4_n_0 ;
  wire \det_v0sync_start_int2[11]_i_5_n_0 ;
  wire \det_v0sync_start_int2[3]_i_2_n_0 ;
  wire \det_v0sync_start_int2[3]_i_3_n_0 ;
  wire \det_v0sync_start_int2[3]_i_4_n_0 ;
  wire \det_v0sync_start_int2[3]_i_5_n_0 ;
  wire \det_v0sync_start_int2[7]_i_2_n_0 ;
  wire \det_v0sync_start_int2[7]_i_3_n_0 ;
  wire \det_v0sync_start_int2[7]_i_4_n_0 ;
  wire \det_v0sync_start_int2[7]_i_5_n_0 ;
  wire \det_v0sync_start_int2_reg[3]_i_1_n_0 ;
  wire \det_v0sync_start_int2_reg[7]_i_1_n_0 ;
  wire [11:0]det_v0sync_start_last;
  wire \det_v0total[0]_i_1_n_0 ;
  wire det_v0total_int;
  wire \det_v0total_int[0]_i_1_n_0 ;
  wire \det_v0total_int[10]_i_1_n_0 ;
  wire \det_v0total_int[11]_i_2_n_0 ;
  wire \det_v0total_int[1]_i_1_n_0 ;
  wire \det_v0total_int[2]_i_1_n_0 ;
  wire \det_v0total_int[3]_i_1_n_0 ;
  wire \det_v0total_int[4]_i_1_n_0 ;
  wire \det_v0total_int[5]_i_1_n_0 ;
  wire \det_v0total_int[6]_i_1_n_0 ;
  wire \det_v0total_int[7]_i_1_n_0 ;
  wire \det_v0total_int[8]_i_1_n_0 ;
  wire \det_v0total_int[9]_i_1_n_0 ;
  wire \det_v0total_int_reg_n_0_[0] ;
  wire \det_v0total_int_reg_n_0_[10] ;
  wire \det_v0total_int_reg_n_0_[11] ;
  wire \det_v0total_int_reg_n_0_[1] ;
  wire \det_v0total_int_reg_n_0_[2] ;
  wire \det_v0total_int_reg_n_0_[3] ;
  wire \det_v0total_int_reg_n_0_[4] ;
  wire \det_v0total_int_reg_n_0_[5] ;
  wire \det_v0total_int_reg_n_0_[6] ;
  wire \det_v0total_int_reg_n_0_[7] ;
  wire \det_v0total_int_reg_n_0_[8] ;
  wire \det_v0total_int_reg_n_0_[9] ;
  wire [11:0]\^det_v0total_reg[11]_0 ;
  wire [2:0]\det_v0total_reg[11]_1 ;
  wire \det_v0total_reg[11]_i_1_n_5 ;
  wire \det_v0total_reg[11]_i_1_n_6 ;
  wire \det_v0total_reg[11]_i_1_n_7 ;
  wire \det_v0total_reg[4]_i_1_n_0 ;
  wire \det_v0total_reg[4]_i_1_n_4 ;
  wire \det_v0total_reg[4]_i_1_n_5 ;
  wire \det_v0total_reg[4]_i_1_n_6 ;
  wire \det_v0total_reg[4]_i_1_n_7 ;
  wire [3:0]\det_v0total_reg[8]_0 ;
  wire \det_v0total_reg[8]_i_1_n_0 ;
  wire \det_v0total_reg[8]_i_1_n_4 ;
  wire \det_v0total_reg[8]_i_1_n_5 ;
  wire \det_v0total_reg[8]_i_1_n_6 ;
  wire \det_v0total_reg[8]_i_1_n_7 ;
  wire det_vblank_pol_change;
  wire det_vblank_pol_change0;
  wire det_vsync_pol_change;
  wire det_vsync_pol_change0;
  wire found_chroma0__0;
  wire found_eof;
  wire found_eof_i_1_n_0;
  wire found_eof_reg_n_0;
  wire frame_end;
  wire frame_end_d;
  wire gtOp;
  wire gtOp34_in;
  wire gtOp35_in;
  wire gtOp40_in;
  wire gtOp41_in;
  wire gtOp_carry__0_i_1_n_0;
  wire gtOp_carry__0_i_2_n_0;
  wire gtOp_carry__0_i_3_n_0;
  wire gtOp_carry__0_i_4_n_0;
  wire gtOp_carry__0_i_5_n_0;
  wire gtOp_carry__0_n_1;
  wire gtOp_carry_i_1_n_0;
  wire gtOp_carry_i_2_n_0;
  wire gtOp_carry_i_3_n_0;
  wire gtOp_carry_i_4_n_0;
  wire gtOp_carry_i_5_n_0;
  wire gtOp_carry_i_6_n_0;
  wire gtOp_carry_i_7_n_0;
  wire gtOp_carry_i_8_n_0;
  wire gtOp_carry_n_0;
  wire \gtOp_inferred__0/i__carry__0_n_1 ;
  wire \gtOp_inferred__0/i__carry_n_0 ;
  wire \gtOp_inferred__1/i__carry_n_0 ;
  wire \gtOp_inferred__2/i__carry_n_0 ;
  wire \gtOp_inferred__3/i__carry_n_0 ;
  wire \gtOp_inferred__4/i__carry_n_0 ;
  wire \gtOp_inferred__5/i__carry_n_0 ;
  wire h_count;
  wire \h_count[0]_i_4__0_n_0 ;
  wire \h_count[0]_i_5_n_0 ;
  wire \h_count[0]_i_6_n_0 ;
  wire \h_count_reg[0]_i_3_n_0 ;
  wire \h_count_reg[0]_i_3_n_4 ;
  wire \h_count_reg[0]_i_3_n_5 ;
  wire \h_count_reg[0]_i_3_n_6 ;
  wire \h_count_reg[0]_i_3_n_7 ;
  wire \h_count_reg[4]_i_1_n_0 ;
  wire \h_count_reg[4]_i_1_n_4 ;
  wire \h_count_reg[4]_i_1_n_5 ;
  wire \h_count_reg[4]_i_1_n_6 ;
  wire \h_count_reg[4]_i_1_n_7 ;
  wire \h_count_reg[8]_i_1_n_4 ;
  wire \h_count_reg[8]_i_1_n_5 ;
  wire \h_count_reg[8]_i_1_n_6 ;
  wire \h_count_reg[8]_i_1_n_7 ;
  wire hblank_count;
  wire hblank_d2;
  wire \^hblank_lock_int ;
  wire hsync0;
  wire hsync_count;
  wire hsync_d2;
  wire hsync_in;
  wire \^hsync_lock_int ;
  wire hsync_reg;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1__11_n_0;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_1__3_n_0;
  wire i__carry__0_i_1__4_n_0;
  wire i__carry__0_i_1__5_n_0;
  wire i__carry__0_i_1__6_n_0;
  wire i__carry__0_i_1__7_n_0;
  wire i__carry__0_i_1__8_n_0;
  wire i__carry__0_i_1__9_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2__11_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_2__3_n_0;
  wire i__carry__0_i_2__4_n_0;
  wire i__carry__0_i_2__5_n_0;
  wire i__carry__0_i_2__6_n_0;
  wire i__carry__0_i_2__7_n_0;
  wire i__carry__0_i_2__8_n_0;
  wire i__carry__0_i_2__9_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3__11_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_3__2_n_0;
  wire i__carry__0_i_3__3_n_0;
  wire i__carry__0_i_3__4_n_0;
  wire i__carry__0_i_3__5_n_0;
  wire i__carry__0_i_3__6_n_0;
  wire i__carry__0_i_3__7_n_0;
  wire i__carry__0_i_3__8_n_0;
  wire i__carry__0_i_3__9_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4__11_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__0_i_4__3_n_0;
  wire i__carry__0_i_4__4_n_0;
  wire i__carry__0_i_4__5_n_0;
  wire i__carry__0_i_4__6_n_0;
  wire i__carry__0_i_4__7_n_0;
  wire i__carry__0_i_4__8_n_0;
  wire i__carry__0_i_4__9_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5__0_n_0;
  wire i__carry__0_i_5__1_n_0;
  wire i__carry__0_i_5__2_n_0;
  wire i__carry__0_i_5__3_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4__1_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__10_n_0;
  wire i__carry_i_1__11_n_0;
  wire i__carry_i_1__12_n_0;
  wire i__carry_i_1__13_n_0;
  wire i__carry_i_1__14_n_0;
  wire i__carry_i_1__15_n_0;
  wire i__carry_i_1__16_n_0;
  wire i__carry_i_1__17_n_0;
  wire i__carry_i_1__18_n_0;
  wire i__carry_i_1__19_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__20_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_1__36_n_0;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_1__40_n_0;
  wire i__carry_i_1__4_n_0;
  wire i__carry_i_1__5_n_0;
  wire i__carry_i_1__6_n_0;
  wire i__carry_i_1__7_n_0;
  wire i__carry_i_1__8_n_0;
  wire i__carry_i_1__9_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2__10_n_0;
  wire i__carry_i_2__11_n_0;
  wire i__carry_i_2__12_n_0;
  wire i__carry_i_2__13_n_0;
  wire i__carry_i_2__14_n_0;
  wire i__carry_i_2__15_n_0;
  wire i__carry_i_2__16_n_0;
  wire i__carry_i_2__17_n_0;
  wire i__carry_i_2__18_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_2__33_n_0;
  wire i__carry_i_2__34_n_0;
  wire i__carry_i_2__35_n_0;
  wire i__carry_i_2__39_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_2__4_n_0;
  wire i__carry_i_2__5_n_0;
  wire i__carry_i_2__6_n_0;
  wire i__carry_i_2__7_n_0;
  wire i__carry_i_2__8_n_0;
  wire i__carry_i_2__9_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3__10_n_0;
  wire i__carry_i_3__11_n_0;
  wire i__carry_i_3__12_n_0;
  wire i__carry_i_3__13_n_0;
  wire i__carry_i_3__14_n_0;
  wire i__carry_i_3__15_n_0;
  wire i__carry_i_3__16_n_0;
  wire i__carry_i_3__17_n_0;
  wire i__carry_i_3__18_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_3__33_n_0;
  wire i__carry_i_3__34_n_0;
  wire i__carry_i_3__35_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_3__40_n_0;
  wire i__carry_i_3__4_n_0;
  wire i__carry_i_3__5_n_0;
  wire i__carry_i_3__6_n_0;
  wire i__carry_i_3__7_n_0;
  wire i__carry_i_3__8_n_0;
  wire i__carry_i_3__9_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4__10_n_0;
  wire i__carry_i_4__11_n_0;
  wire i__carry_i_4__12_n_0;
  wire i__carry_i_4__13_n_0;
  wire i__carry_i_4__14_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__29_n_0;
  wire i__carry_i_4__2_n_0;
  wire i__carry_i_4__33_n_0;
  wire i__carry_i_4__34_n_0;
  wire i__carry_i_4__35_n_0;
  wire i__carry_i_4__36_n_0;
  wire i__carry_i_4__37_n_0;
  wire i__carry_i_4__38_n_0;
  wire i__carry_i_4__39_n_0;
  wire i__carry_i_4__3_n_0;
  wire i__carry_i_4__4_n_0;
  wire i__carry_i_4__5_n_0;
  wire i__carry_i_4__6_n_0;
  wire i__carry_i_4__7_n_0;
  wire i__carry_i_4__8_n_0;
  wire i__carry_i_4__9_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5__1_n_0;
  wire i__carry_i_5__2_n_0;
  wire i__carry_i_5__3_n_0;
  wire i__carry_i_5__4_n_0;
  wire i__carry_i_5__5_n_0;
  wire i__carry_i_5__6_n_0;
  wire i__carry_i_5__8_n_0;
  wire i__carry_i_5__9_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6__0_n_0;
  wire i__carry_i_6__1_n_0;
  wire i__carry_i_6__2_n_0;
  wire i__carry_i_6__3_n_0;
  wire i__carry_i_6__4_n_0;
  wire i__carry_i_6__5_n_0;
  wire i__carry_i_6__6_n_0;
  wire i__carry_i_6__8_n_0;
  wire i__carry_i_6__9_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7__0_n_0;
  wire i__carry_i_7__1_n_0;
  wire i__carry_i_7__2_n_0;
  wire i__carry_i_7__3_n_0;
  wire i__carry_i_7__4_n_0;
  wire i__carry_i_7__5_n_0;
  wire i__carry_i_7__6_n_0;
  wire i__carry_i_7__7_n_0;
  wire i__carry_i_7__8_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8__0_n_0;
  wire i__carry_i_8__1_n_0;
  wire i__carry_i_8__2_n_0;
  wire i__carry_i_8__3_n_0;
  wire i__carry_i_8__4_n_0;
  wire i__carry_i_8__5_n_0;
  wire i__carry_i_8__6_n_0;
  wire i__carry_i_8_n_0;
  wire intr_status_int1;
  wire leqOp;
  wire leqOp_carry__0_i_1_n_0;
  wire leqOp_carry__0_i_2_n_0;
  wire leqOp_carry__0_i_3_n_0;
  wire leqOp_carry__0_i_4_n_0;
  wire leqOp_carry__0_i_5_n_0;
  wire leqOp_carry__0_n_1;
  wire leqOp_carry_i_1_n_0;
  wire leqOp_carry_i_2_n_0;
  wire leqOp_carry_i_3_n_0;
  wire leqOp_carry_i_4_n_0;
  wire leqOp_carry_i_5_n_0;
  wire leqOp_carry_i_6_n_0;
  wire leqOp_carry_i_7_n_0;
  wire leqOp_carry_i_8_n_0;
  wire leqOp_carry_n_0;
  wire \leqOp_inferred__0/i__carry_n_0 ;
  wire line_end;
  wire line_end_d_reg_n_0;
  wire ltOp;
  wire ltOp_carry__0_i_1_n_0;
  wire ltOp_carry__0_i_2_n_0;
  wire ltOp_carry__0_i_3_n_0;
  wire ltOp_carry__0_i_4_n_0;
  wire ltOp_carry_i_1_n_0;
  wire ltOp_carry_i_2_n_0;
  wire ltOp_carry_i_3_n_0;
  wire ltOp_carry_i_4_n_0;
  wire ltOp_carry_i_5_n_0;
  wire ltOp_carry_i_6_n_0;
  wire ltOp_carry_i_7_n_0;
  wire ltOp_carry_i_8_n_0;
  wire ltOp_carry_n_0;
  wire \ltOp_inferred__0/i__carry__0_n_2 ;
  wire \ltOp_inferred__0/i__carry_n_0 ;
  wire \ltOp_inferred__1/i__carry__0_n_2 ;
  wire \ltOp_inferred__1/i__carry_n_0 ;
  wire \ltOp_inferred__2/i__carry__0_n_2 ;
  wire \ltOp_inferred__2/i__carry_n_0 ;
  wire [11:0]minusOp;
  wire minusOp_carry__0_i_1_n_0;
  wire minusOp_carry__0_i_2_n_0;
  wire minusOp_carry__0_i_3_n_0;
  wire minusOp_carry__0_i_4_n_0;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_4;
  wire minusOp_carry__0_n_5;
  wire minusOp_carry__0_n_6;
  wire minusOp_carry__0_n_7;
  wire minusOp_carry__1_i_1_n_0;
  wire minusOp_carry__1_i_2_n_0;
  wire minusOp_carry__1_i_3_n_0;
  wire minusOp_carry__1_i_4_n_0;
  wire minusOp_carry__1_n_4;
  wire minusOp_carry__1_n_5;
  wire minusOp_carry__1_n_6;
  wire minusOp_carry__1_n_7;
  wire minusOp_carry_i_1_n_0;
  wire minusOp_carry_i_2_n_0;
  wire minusOp_carry_i_3_n_0;
  wire minusOp_carry_i_4_n_0;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_4;
  wire minusOp_carry_n_5;
  wire minusOp_carry_n_6;
  wire minusOp_carry_n_7;
  wire \minusOp_inferred__0/i__carry__0_n_0 ;
  wire \minusOp_inferred__0/i__carry_n_0 ;
  wire neqOp;
  wire neqOp0_out;
  wire neqOp10_out;
  wire neqOp11_out;
  wire neqOp1_out;
  wire neqOp2_out;
  wire neqOp3_out;
  wire neqOp4_out;
  wire neqOp5_out;
  wire neqOp6_out;
  wire neqOp7_out;
  wire neqOp8_out;
  wire neqOp9_out;
  wire neqOp_carry_i_1_n_0;
  wire neqOp_carry_i_2_n_0;
  wire neqOp_carry_i_3_n_0;
  wire neqOp_carry_i_4_n_0;
  wire [11:0]\^p_0_in__0 ;
  wire p_1_in__0;
  wire [0:0]p_1_out;
  wire [11:0]plusOp;
  wire \plusOp_inferred__0/i__carry__0_n_0 ;
  wire \plusOp_inferred__0/i__carry__0_n_4 ;
  wire \plusOp_inferred__0/i__carry__0_n_5 ;
  wire \plusOp_inferred__0/i__carry__0_n_6 ;
  wire \plusOp_inferred__0/i__carry__0_n_7 ;
  wire \plusOp_inferred__0/i__carry__1_n_4 ;
  wire \plusOp_inferred__0/i__carry__1_n_5 ;
  wire \plusOp_inferred__0/i__carry__1_n_6 ;
  wire \plusOp_inferred__0/i__carry__1_n_7 ;
  wire \plusOp_inferred__0/i__carry_n_0 ;
  wire \plusOp_inferred__0/i__carry_n_4 ;
  wire \plusOp_inferred__0/i__carry_n_5 ;
  wire \plusOp_inferred__0/i__carry_n_6 ;
  wire \plusOp_inferred__0/i__carry_n_7 ;
  wire [23:0]\^time_status_regs[6] ;
  wire [23:0]\^time_status_regs[7] ;
  wire [23:0]\^time_status_regs[8] ;
  wire [23:0]\^time_status_regs[9] ;
  wire top_of_frame_i_1_n_0;
  wire top_of_frame_reg_n_0;
  wire \v_count[0]_i_1_n_0 ;
  wire \v_count[0]_i_3_n_0 ;
  wire \v_count[0]_i_4_n_0 ;
  wire [11:0]v_count_last;
  wire [11:0]v_count_reg;
  wire \v_count_reg[0]_i_2_n_0 ;
  wire \v_count_reg[0]_i_2_n_4 ;
  wire \v_count_reg[0]_i_2_n_5 ;
  wire \v_count_reg[0]_i_2_n_6 ;
  wire \v_count_reg[0]_i_2_n_7 ;
  wire \v_count_reg[4]_i_1_n_0 ;
  wire \v_count_reg[4]_i_1_n_4 ;
  wire \v_count_reg[4]_i_1_n_5 ;
  wire \v_count_reg[4]_i_1_n_6 ;
  wire \v_count_reg[4]_i_1_n_7 ;
  wire \v_count_reg[8]_i_1_n_4 ;
  wire \v_count_reg[8]_i_1_n_5 ;
  wire \v_count_reg[8]_i_1_n_6 ;
  wire \v_count_reg[8]_i_1_n_7 ;
  wire vblank0;
  wire vblank_count;
  wire vblank_d;
  wire vblank_d2;
  wire \^vblank_lock_int ;
  wire vblank_reg;
  wire vsync0;
  wire vsync_count;
  wire vsync_d;
  wire vsync_d2;
  wire vsync_delay;
  wire vsync_in;
  wire \^vsync_lock_int ;
  wire vsync_reg;
  wire [2:0]\NLW_DET_HACTIVE.active_video_count_reg[0]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_DET_HACTIVE.active_video_count_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DET_HACTIVE.active_video_count_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_DET_HBLANK.hblank_count_reg[0]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_DET_HBLANK.hblank_count_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DET_HBLANK.hblank_count_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_DET_HSYNC.hsync_count_reg[0]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_DET_HSYNC.hsync_count_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DET_HSYNC.hsync_count_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_DET_VBLANK.vblank_count_reg[0]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_DET_VBLANK.vblank_count_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DET_VBLANK.vblank_count_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_DET_VSYNC.vsync_count_reg[0]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_DET_VSYNC.vsync_count_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DET_VSYNC.vsync_count_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]NLW_det_hbp_start_int20_carry_CO_UNCONNECTED;
  wire [2:0]NLW_det_hbp_start_int20_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_det_hbp_start_int20_carry__1_CO_UNCONNECTED;
  wire [3:0]\NLW_det_htotal_int2_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_det_htotal_int2_reg[11]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_det_htotal_int2_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_det_htotal_int2_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]NLW_det_v0active_start_hori_int20_carry_CO_UNCONNECTED;
  wire [2:0]NLW_det_v0active_start_hori_int20_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_det_v0active_start_hori_int20_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_det_v0bp_start_hori_int20_carry_CO_UNCONNECTED;
  wire [2:0]NLW_det_v0bp_start_hori_int20_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_det_v0bp_start_hori_int20_carry__1_CO_UNCONNECTED;
  wire [3:0]\NLW_det_v0bp_start_int2_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_det_v0bp_start_int2_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_det_v0bp_start_int2_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]NLW_det_v0fp_start_hori_int20_carry_CO_UNCONNECTED;
  wire [2:0]NLW_det_v0fp_start_hori_int20_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_det_v0fp_start_hori_int20_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_det_v0sync_start_hori_int20_carry_CO_UNCONNECTED;
  wire [2:0]NLW_det_v0sync_start_hori_int20_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_det_v0sync_start_hori_int20_carry__1_CO_UNCONNECTED;
  wire [3:0]\NLW_det_v0sync_start_int2_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_det_v0sync_start_int2_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_det_v0sync_start_int2_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_det_v0total_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_det_v0total_reg[11]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_det_v0total_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_det_v0total_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]NLW_gtOp_carry_CO_UNCONNECTED;
  wire [3:0]NLW_gtOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_gtOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_gtOp_carry__0_O_UNCONNECTED;
  wire [2:0]\NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_gtOp_inferred__3/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__3/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__3/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__3/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_gtOp_inferred__4/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__4/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__4/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__4/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_gtOp_inferred__5/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__5/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__5/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__5/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_h_count_reg[0]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_h_count_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_h_count_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]NLW_leqOp_carry_CO_UNCONNECTED;
  wire [3:0]NLW_leqOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_leqOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_leqOp_carry__0_O_UNCONNECTED;
  wire [2:0]\NLW_leqOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_leqOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_leqOp_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_leqOp_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [2:0]NLW_ltOp_carry_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED;
  wire [2:0]\NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [2:0]NLW_minusOp_carry_CO_UNCONNECTED;
  wire [2:0]NLW_minusOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_minusOp_carry__1_CO_UNCONNECTED;
  wire [2:0]\NLW_minusOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [2:0]\NLW_minusOp_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_minusOp_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [2:0]NLW_neqOp_carry_CO_UNCONNECTED;
  wire [3:0]NLW_neqOp_carry_O_UNCONNECTED;
  wire [2:0]\NLW_neqOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_neqOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_neqOp_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_neqOp_inferred__1/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_neqOp_inferred__10/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_neqOp_inferred__10/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_neqOp_inferred__11/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_neqOp_inferred__11/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_neqOp_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_neqOp_inferred__2/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_neqOp_inferred__3/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_neqOp_inferred__3/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_neqOp_inferred__4/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_neqOp_inferred__4/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_neqOp_inferred__5/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_neqOp_inferred__5/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_neqOp_inferred__6/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_neqOp_inferred__6/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_neqOp_inferred__7/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_neqOp_inferred__7/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_neqOp_inferred__8/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_neqOp_inferred__8/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_neqOp_inferred__9/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_neqOp_inferred__9/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_plusOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [2:0]\NLW_plusOp_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_plusOp_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_v_count_reg[0]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_v_count_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_v_count_reg[8]_i_1_CO_UNCONNECTED ;

  assign \det_hbp_start_int2_reg[11]_0 [11:0] = \^time_status_regs[6] [23:12];
  assign \det_hfp_start_int2_reg[11]_1 [11:0] = \^det_hfp_start_int2_reg[11]_0 [11:0];
  assign \det_hsync_start_int2_reg[11]_0 [11:0] = \^time_status_regs[6] [11:0];
  assign det_hsync_start_last0 = lost_lock;
  assign \det_v0active_start_hori_int2_reg[11]_0 [11:0] = \^time_status_regs[7] [23:12];
  assign \det_v0bp_start_hori_int2_reg[11]_0 [11:0] = \^time_status_regs[9] [23:12];
  assign \det_v0bp_start_int2_reg[11]_0 [11:0] = \^time_status_regs[8] [23:12];
  assign \det_v0fp_start_hori_int2_reg[11]_0 [11:0] = \^time_status_regs[7] [11:0];
  assign \det_v0fp_start_int_reg[0]_1  = \^det_v0fp_start_int_reg[11]_0 [0];
  assign \det_v0sync_start_hori_int2_reg[11]_0 [11:0] = \^time_status_regs[9] [11:0];
  assign \det_v0sync_start_int2_reg[11]_0 [11:0] = \^time_status_regs[8] [11:0];
  assign \det_v0total_reg[0]_0  = \^det_v0total_reg[11]_0 [0];
  assign p_0_in__0[11] = \^p_0_in__0 [11];
  assign p_0_in__0[10:0] = \^Q [10:0];
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last[11]_i_1 
       (.I0(active_video_d2),
        .I1(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .O(active_video_toggled));
  FDSE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[0] 
       (.C(clk),
        .CE(active_video_toggled),
        .D(\DET_HACTIVE.active_video_count_reg [0]),
        .Q(active_video_count_last[0]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[10] 
       (.C(clk),
        .CE(active_video_toggled),
        .D(\DET_HACTIVE.active_video_count_reg [10]),
        .Q(active_video_count_last[10]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[11] 
       (.C(clk),
        .CE(active_video_toggled),
        .D(\DET_HACTIVE.active_video_count_reg [11]),
        .Q(active_video_count_last[11]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[1] 
       (.C(clk),
        .CE(active_video_toggled),
        .D(\DET_HACTIVE.active_video_count_reg [1]),
        .Q(active_video_count_last[1]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[2] 
       (.C(clk),
        .CE(active_video_toggled),
        .D(\DET_HACTIVE.active_video_count_reg [2]),
        .Q(active_video_count_last[2]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[3] 
       (.C(clk),
        .CE(active_video_toggled),
        .D(\DET_HACTIVE.active_video_count_reg [3]),
        .Q(active_video_count_last[3]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[4] 
       (.C(clk),
        .CE(active_video_toggled),
        .D(\DET_HACTIVE.active_video_count_reg [4]),
        .Q(active_video_count_last[4]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[5] 
       (.C(clk),
        .CE(active_video_toggled),
        .D(\DET_HACTIVE.active_video_count_reg [5]),
        .Q(active_video_count_last[5]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[6] 
       (.C(clk),
        .CE(active_video_toggled),
        .D(\DET_HACTIVE.active_video_count_reg [6]),
        .Q(active_video_count_last[6]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[7] 
       (.C(clk),
        .CE(active_video_toggled),
        .D(\DET_HACTIVE.active_video_count_reg [7]),
        .Q(active_video_count_last[7]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[8] 
       (.C(clk),
        .CE(active_video_toggled),
        .D(\DET_HACTIVE.active_video_count_reg [8]),
        .Q(active_video_count_last[8]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last_reg[9] 
       (.C(clk),
        .CE(active_video_toggled),
        .D(\DET_HACTIVE.active_video_count_reg [9]),
        .Q(active_video_count_last[9]),
        .S(det_hsync_start_last0));
  LUT5 #(
    .INIT(32'h000003AA)) 
    \DET_HACTIVE.DET_AVIDEO_LOCK.det_active_video_lock_int_i_1 
       (.I0(\^active_video_lock_int ),
        .I1(det_active_video_pol_change),
        .I2(neqOp7_out),
        .I3(active_video_toggled),
        .I4(det_hsync_start_last0),
        .O(\DET_HACTIVE.DET_AVIDEO_LOCK.det_active_video_lock_int_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.DET_AVIDEO_LOCK.det_active_video_lock_int_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_HACTIVE.DET_AVIDEO_LOCK.det_active_video_lock_int_i_1_n_0 ),
        .Q(\^active_video_lock_int ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DET_HACTIVE.active_video_count[0]_i_1 
       (.I0(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .I1(active_video_d2),
        .O(\DET_HACTIVE.active_video_count[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DET_HACTIVE.active_video_count[0]_i_4 
       (.I0(\DET_HACTIVE.active_video_count_reg [0]),
        .O(\DET_HACTIVE.active_video_count[0]_i_4_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.active_video_count_reg[0] 
       (.C(clk),
        .CE(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .D(\DET_HACTIVE.active_video_count_reg[0]_i_3_n_7 ),
        .Q(\DET_HACTIVE.active_video_count_reg [0]),
        .R(\DET_HACTIVE.active_video_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DET_HACTIVE.active_video_count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\DET_HACTIVE.active_video_count_reg[0]_i_3_n_0 ,\NLW_DET_HACTIVE.active_video_count_reg[0]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\DET_HACTIVE.active_video_count_reg[0]_i_3_n_4 ,\DET_HACTIVE.active_video_count_reg[0]_i_3_n_5 ,\DET_HACTIVE.active_video_count_reg[0]_i_3_n_6 ,\DET_HACTIVE.active_video_count_reg[0]_i_3_n_7 }),
        .S({\DET_HACTIVE.active_video_count_reg [3:1],\DET_HACTIVE.active_video_count[0]_i_4_n_0 }));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.active_video_count_reg[10] 
       (.C(clk),
        .CE(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .D(\DET_HACTIVE.active_video_count_reg[8]_i_1_n_5 ),
        .Q(\DET_HACTIVE.active_video_count_reg [10]),
        .R(\DET_HACTIVE.active_video_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.active_video_count_reg[11] 
       (.C(clk),
        .CE(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .D(\DET_HACTIVE.active_video_count_reg[8]_i_1_n_4 ),
        .Q(\DET_HACTIVE.active_video_count_reg [11]),
        .R(\DET_HACTIVE.active_video_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.active_video_count_reg[1] 
       (.C(clk),
        .CE(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .D(\DET_HACTIVE.active_video_count_reg[0]_i_3_n_6 ),
        .Q(\DET_HACTIVE.active_video_count_reg [1]),
        .R(\DET_HACTIVE.active_video_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.active_video_count_reg[2] 
       (.C(clk),
        .CE(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .D(\DET_HACTIVE.active_video_count_reg[0]_i_3_n_5 ),
        .Q(\DET_HACTIVE.active_video_count_reg [2]),
        .R(\DET_HACTIVE.active_video_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.active_video_count_reg[3] 
       (.C(clk),
        .CE(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .D(\DET_HACTIVE.active_video_count_reg[0]_i_3_n_4 ),
        .Q(\DET_HACTIVE.active_video_count_reg [3]),
        .R(\DET_HACTIVE.active_video_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.active_video_count_reg[4] 
       (.C(clk),
        .CE(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .D(\DET_HACTIVE.active_video_count_reg[4]_i_1_n_7 ),
        .Q(\DET_HACTIVE.active_video_count_reg [4]),
        .R(\DET_HACTIVE.active_video_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DET_HACTIVE.active_video_count_reg[4]_i_1 
       (.CI(\DET_HACTIVE.active_video_count_reg[0]_i_3_n_0 ),
        .CO({\DET_HACTIVE.active_video_count_reg[4]_i_1_n_0 ,\NLW_DET_HACTIVE.active_video_count_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DET_HACTIVE.active_video_count_reg[4]_i_1_n_4 ,\DET_HACTIVE.active_video_count_reg[4]_i_1_n_5 ,\DET_HACTIVE.active_video_count_reg[4]_i_1_n_6 ,\DET_HACTIVE.active_video_count_reg[4]_i_1_n_7 }),
        .S(\DET_HACTIVE.active_video_count_reg [7:4]));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.active_video_count_reg[5] 
       (.C(clk),
        .CE(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .D(\DET_HACTIVE.active_video_count_reg[4]_i_1_n_6 ),
        .Q(\DET_HACTIVE.active_video_count_reg [5]),
        .R(\DET_HACTIVE.active_video_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.active_video_count_reg[6] 
       (.C(clk),
        .CE(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .D(\DET_HACTIVE.active_video_count_reg[4]_i_1_n_5 ),
        .Q(\DET_HACTIVE.active_video_count_reg [6]),
        .R(\DET_HACTIVE.active_video_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.active_video_count_reg[7] 
       (.C(clk),
        .CE(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .D(\DET_HACTIVE.active_video_count_reg[4]_i_1_n_4 ),
        .Q(\DET_HACTIVE.active_video_count_reg [7]),
        .R(\DET_HACTIVE.active_video_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.active_video_count_reg[8] 
       (.C(clk),
        .CE(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .D(\DET_HACTIVE.active_video_count_reg[8]_i_1_n_7 ),
        .Q(\DET_HACTIVE.active_video_count_reg [8]),
        .R(\DET_HACTIVE.active_video_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DET_HACTIVE.active_video_count_reg[8]_i_1 
       (.CI(\DET_HACTIVE.active_video_count_reg[4]_i_1_n_0 ),
        .CO(\NLW_DET_HACTIVE.active_video_count_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DET_HACTIVE.active_video_count_reg[8]_i_1_n_4 ,\DET_HACTIVE.active_video_count_reg[8]_i_1_n_5 ,\DET_HACTIVE.active_video_count_reg[8]_i_1_n_6 ,\DET_HACTIVE.active_video_count_reg[8]_i_1_n_7 }),
        .S(\DET_HACTIVE.active_video_count_reg [11:8]));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.active_video_count_reg[9] 
       (.C(clk),
        .CE(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .D(\DET_HACTIVE.active_video_count_reg[8]_i_1_n_6 ),
        .Q(\DET_HACTIVE.active_video_count_reg [9]),
        .R(\DET_HACTIVE.active_video_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DET_HACTIVE.active_video_d2_i_1 
       (.I0(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .I1(active_video_d0),
        .O(\DET_HACTIVE.active_video_d2_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.active_video_d2_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_HACTIVE.active_video_d2_i_1_n_0 ),
        .Q(active_video_d2),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h09)) 
    \DET_HACTIVE.active_video_d_i_1 
       (.I0(active_video_in),
        .I1(\DET_HACTIVE.det_active_video_pol_int_reg_0 ),
        .I2(active_video_d0),
        .O(\DET_HACTIVE.active_video_d_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'h22F2)) 
    \DET_HACTIVE.active_video_d_i_2 
       (.I0(vsync_d),
        .I1(vsync_d2),
        .I2(vblank_d),
        .I3(vblank_d2),
        .O(active_video_d0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.active_video_d_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_HACTIVE.active_video_d_i_1_n_0 ),
        .Q(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h00BA)) 
    \DET_HACTIVE.active_video_rose_i_1 
       (.I0(\DET_HACTIVE.active_video_rose_reg_n_0 ),
        .I1(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .I2(active_video_d2),
        .I3(active_video_d0),
        .O(\DET_HACTIVE.active_video_rose_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.active_video_rose_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_HACTIVE.active_video_rose_i_1_n_0 ),
        .Q(\DET_HACTIVE.active_video_rose_reg_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "151" *) 
  LUT5 #(
    .INIT(32'h0000AEA2)) 
    \DET_HACTIVE.active_video_toggled_i_1 
       (.I0(\DET_HACTIVE.active_video_toggled_reg_n_0 ),
        .I1(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .I2(active_video_d2),
        .I3(\DET_HACTIVE.active_video_rose_reg_n_0 ),
        .I4(active_video_d0),
        .O(\DET_HACTIVE.active_video_toggled_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.active_video_toggled_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_HACTIVE.active_video_toggled_i_1_n_0 ),
        .Q(\DET_HACTIVE.active_video_toggled_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HACTIVE.det_active_video_pol_change_reg 
       (.C(clk),
        .CE(1'b1),
        .D(leqOp_carry__0_n_1),
        .Q(det_active_video_pol_change),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \DET_HACTIVE.det_active_video_pol_int_i_1 
       (.I0(det_active_video_pol_change),
        .I1(active_video_d2),
        .I2(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .I3(\DET_HACTIVE.det_active_video_pol_int_reg_0 ),
        .O(\DET_HACTIVE.det_active_video_pol_int_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HACTIVE.det_active_video_pol_int_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_HACTIVE.det_active_video_pol_int_i_1_n_0 ),
        .Q(\DET_HACTIVE.det_active_video_pol_int_reg_0 ),
        .S(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hactive_start_last_reg[0] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(\det_hactive_start_int_reg_n_0_[0] ),
        .Q(det_hactive_start_last__0[0]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hactive_start_last_reg[10] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(\det_hactive_start_int_reg_n_0_[10] ),
        .Q(det_hactive_start_last__0[10]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hactive_start_last_reg[11] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(\det_hactive_start_int_reg_n_0_[11] ),
        .Q(det_hactive_start_last__0[11]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hactive_start_last_reg[1] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(\det_hactive_start_int_reg_n_0_[1] ),
        .Q(det_hactive_start_last__0[1]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hactive_start_last_reg[2] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(\det_hactive_start_int_reg_n_0_[2] ),
        .Q(det_hactive_start_last__0[2]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hactive_start_last_reg[3] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(\det_hactive_start_int_reg_n_0_[3] ),
        .Q(det_hactive_start_last__0[3]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hactive_start_last_reg[4] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(\det_hactive_start_int_reg_n_0_[4] ),
        .Q(det_hactive_start_last__0[4]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hactive_start_last_reg[5] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(\det_hactive_start_int_reg_n_0_[5] ),
        .Q(det_hactive_start_last__0[5]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hactive_start_last_reg[6] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(\det_hactive_start_int_reg_n_0_[6] ),
        .Q(det_hactive_start_last__0[6]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hactive_start_last_reg[7] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(\det_hactive_start_int_reg_n_0_[7] ),
        .Q(det_hactive_start_last__0[7]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hactive_start_last_reg[8] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(\det_hactive_start_int_reg_n_0_[8] ),
        .Q(det_hactive_start_last__0[8]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hactive_start_last_reg[9] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(\det_hactive_start_int_reg_n_0_[9] ),
        .Q(det_hactive_start_last__0[9]),
        .S(det_hsync_start_last0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hblank_lock_i_1 
       (.I0(det_hblank_pol_change),
        .I1(neqOp9_out),
        .I2(neqOp8_out),
        .I3(det_hsync_start_last0),
        .O(\DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hblank_lock_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hblank_lock_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hblank_lock_i_1_n_0 ),
        .Q(\^hblank_lock_int ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hfp_start_last_reg[0] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(\det_hfp_start_int_reg_n_0_[0] ),
        .Q(det_hfp_start_last__0[0]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hfp_start_last_reg[10] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(\det_hfp_start_int_reg_n_0_[10] ),
        .Q(det_hfp_start_last__0[10]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hfp_start_last_reg[11] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(\det_hfp_start_int_reg_n_0_[11] ),
        .Q(det_hfp_start_last__0[11]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hfp_start_last_reg[1] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(\det_hfp_start_int_reg_n_0_[1] ),
        .Q(det_hfp_start_last__0[1]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hfp_start_last_reg[2] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(\det_hfp_start_int_reg_n_0_[2] ),
        .Q(det_hfp_start_last__0[2]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hfp_start_last_reg[3] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(\det_hfp_start_int_reg_n_0_[3] ),
        .Q(det_hfp_start_last__0[3]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hfp_start_last_reg[4] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(\det_hfp_start_int_reg_n_0_[4] ),
        .Q(det_hfp_start_last__0[4]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hfp_start_last_reg[5] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(\det_hfp_start_int_reg_n_0_[5] ),
        .Q(det_hfp_start_last__0[5]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hfp_start_last_reg[6] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(\det_hfp_start_int_reg_n_0_[6] ),
        .Q(det_hfp_start_last__0[6]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hfp_start_last_reg[7] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(\det_hfp_start_int_reg_n_0_[7] ),
        .Q(det_hfp_start_last__0[7]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hfp_start_last_reg[8] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(\det_hfp_start_int_reg_n_0_[8] ),
        .Q(det_hfp_start_last__0[8]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.GEN_DET_HBLANK_LOCK.det_hfp_start_last_reg[9] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(\det_hfp_start_int_reg_n_0_[9] ),
        .Q(det_hfp_start_last__0[9]),
        .S(det_hsync_start_last0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HBLANK.det_hblank_pol_change_reg 
       (.C(clk),
        .CE(1'b1),
        .D(gtOp_carry__0_n_1),
        .Q(det_hblank_pol_change),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \DET_HBLANK.det_hblank_pol_int_i_1 
       (.I0(det_hblank_pol_change),
        .I1(hblank_count),
        .I2(hblank_d2),
        .I3(\^DET_HBLANK.det_hblank_pol_int_reg_0 ),
        .O(\DET_HBLANK.det_hblank_pol_int_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HBLANK.det_hblank_pol_int_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_HBLANK.det_hblank_pol_int_i_1_n_0 ),
        .Q(\^DET_HBLANK.det_hblank_pol_int_reg_0 ),
        .S(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DET_HBLANK.hblank_count[0]_i_1 
       (.I0(hblank_count),
        .I1(hblank_d2),
        .O(\DET_HBLANK.hblank_count[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DET_HBLANK.hblank_count[0]_i_4 
       (.I0(\DET_HBLANK.hblank_count_reg [0]),
        .O(\DET_HBLANK.hblank_count[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HBLANK.hblank_count_reg[0] 
       (.C(clk),
        .CE(hblank_count),
        .D(\DET_HBLANK.hblank_count_reg[0]_i_3_n_7 ),
        .Q(\DET_HBLANK.hblank_count_reg [0]),
        .R(\DET_HBLANK.hblank_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DET_HBLANK.hblank_count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\DET_HBLANK.hblank_count_reg[0]_i_3_n_0 ,\NLW_DET_HBLANK.hblank_count_reg[0]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\DET_HBLANK.hblank_count_reg[0]_i_3_n_4 ,\DET_HBLANK.hblank_count_reg[0]_i_3_n_5 ,\DET_HBLANK.hblank_count_reg[0]_i_3_n_6 ,\DET_HBLANK.hblank_count_reg[0]_i_3_n_7 }),
        .S({\DET_HBLANK.hblank_count_reg [3:1],\DET_HBLANK.hblank_count[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HBLANK.hblank_count_reg[10] 
       (.C(clk),
        .CE(hblank_count),
        .D(\DET_HBLANK.hblank_count_reg[8]_i_1_n_5 ),
        .Q(\DET_HBLANK.hblank_count_reg [10]),
        .R(\DET_HBLANK.hblank_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HBLANK.hblank_count_reg[11] 
       (.C(clk),
        .CE(hblank_count),
        .D(\DET_HBLANK.hblank_count_reg[8]_i_1_n_4 ),
        .Q(\DET_HBLANK.hblank_count_reg [11]),
        .R(\DET_HBLANK.hblank_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HBLANK.hblank_count_reg[1] 
       (.C(clk),
        .CE(hblank_count),
        .D(\DET_HBLANK.hblank_count_reg[0]_i_3_n_6 ),
        .Q(\DET_HBLANK.hblank_count_reg [1]),
        .R(\DET_HBLANK.hblank_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HBLANK.hblank_count_reg[2] 
       (.C(clk),
        .CE(hblank_count),
        .D(\DET_HBLANK.hblank_count_reg[0]_i_3_n_5 ),
        .Q(\DET_HBLANK.hblank_count_reg [2]),
        .R(\DET_HBLANK.hblank_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HBLANK.hblank_count_reg[3] 
       (.C(clk),
        .CE(hblank_count),
        .D(\DET_HBLANK.hblank_count_reg[0]_i_3_n_4 ),
        .Q(\DET_HBLANK.hblank_count_reg [3]),
        .R(\DET_HBLANK.hblank_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HBLANK.hblank_count_reg[4] 
       (.C(clk),
        .CE(hblank_count),
        .D(\DET_HBLANK.hblank_count_reg[4]_i_1_n_7 ),
        .Q(\DET_HBLANK.hblank_count_reg [4]),
        .R(\DET_HBLANK.hblank_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DET_HBLANK.hblank_count_reg[4]_i_1 
       (.CI(\DET_HBLANK.hblank_count_reg[0]_i_3_n_0 ),
        .CO({\DET_HBLANK.hblank_count_reg[4]_i_1_n_0 ,\NLW_DET_HBLANK.hblank_count_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DET_HBLANK.hblank_count_reg[4]_i_1_n_4 ,\DET_HBLANK.hblank_count_reg[4]_i_1_n_5 ,\DET_HBLANK.hblank_count_reg[4]_i_1_n_6 ,\DET_HBLANK.hblank_count_reg[4]_i_1_n_7 }),
        .S(\DET_HBLANK.hblank_count_reg [7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HBLANK.hblank_count_reg[5] 
       (.C(clk),
        .CE(hblank_count),
        .D(\DET_HBLANK.hblank_count_reg[4]_i_1_n_6 ),
        .Q(\DET_HBLANK.hblank_count_reg [5]),
        .R(\DET_HBLANK.hblank_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HBLANK.hblank_count_reg[6] 
       (.C(clk),
        .CE(hblank_count),
        .D(\DET_HBLANK.hblank_count_reg[4]_i_1_n_5 ),
        .Q(\DET_HBLANK.hblank_count_reg [6]),
        .R(\DET_HBLANK.hblank_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HBLANK.hblank_count_reg[7] 
       (.C(clk),
        .CE(hblank_count),
        .D(\DET_HBLANK.hblank_count_reg[4]_i_1_n_4 ),
        .Q(\DET_HBLANK.hblank_count_reg [7]),
        .R(\DET_HBLANK.hblank_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HBLANK.hblank_count_reg[8] 
       (.C(clk),
        .CE(hblank_count),
        .D(\DET_HBLANK.hblank_count_reg[8]_i_1_n_7 ),
        .Q(\DET_HBLANK.hblank_count_reg [8]),
        .R(\DET_HBLANK.hblank_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DET_HBLANK.hblank_count_reg[8]_i_1 
       (.CI(\DET_HBLANK.hblank_count_reg[4]_i_1_n_0 ),
        .CO(\NLW_DET_HBLANK.hblank_count_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DET_HBLANK.hblank_count_reg[8]_i_1_n_4 ,\DET_HBLANK.hblank_count_reg[8]_i_1_n_5 ,\DET_HBLANK.hblank_count_reg[8]_i_1_n_6 ,\DET_HBLANK.hblank_count_reg[8]_i_1_n_7 }),
        .S(\DET_HBLANK.hblank_count_reg [11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HBLANK.hblank_count_reg[9] 
       (.C(clk),
        .CE(hblank_count),
        .D(\DET_HBLANK.hblank_count_reg[8]_i_1_n_6 ),
        .Q(\DET_HBLANK.hblank_count_reg [9]),
        .R(\DET_HBLANK.hblank_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \DET_HBLANK.hblank_d2_reg 
       (.C(clk),
        .CE(1'b1),
        .D(hblank_count),
        .Q(hblank_d2),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \DET_HBLANK.hblank_d_i_3 
       (.I0(\^DET_HBLANK.det_hblank_pol_int_reg_0 ),
        .O(\DET_HBLANK.hblank_d_i_3_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \DET_HBLANK.hblank_d_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_HBLANK.hblank_d_i_3_n_0 ),
        .Q(hblank_count),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \DET_HBLANK.hblank_rose_i_1 
       (.I0(hblank_count),
        .I1(hblank_d2),
        .I2(\DET_HBLANK.hblank_rose_reg_n_0 ),
        .O(\DET_HBLANK.hblank_rose_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HBLANK.hblank_rose_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_HBLANK.hblank_rose_i_1_n_0 ),
        .Q(\DET_HBLANK.hblank_rose_reg_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEF20)) 
    \DET_HBLANK.hblank_toggled_i_1 
       (.I0(\DET_HBLANK.hblank_rose_reg_n_0 ),
        .I1(hblank_count),
        .I2(hblank_d2),
        .I3(\DET_HBLANK.hblank_toggled_reg_n_0 ),
        .O(\DET_HBLANK.hblank_toggled_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HBLANK.hblank_toggled_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_HBLANK.hblank_toggled_i_1_n_0 ),
        .Q(\DET_HBLANK.hblank_toggled_reg_n_0 ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last_reg[0] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(\DET_HSYNC.det_hbp_start_int_reg_n_0_[0] ),
        .Q(det_hbp_start_last[0]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last_reg[10] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(\DET_HSYNC.det_hbp_start_int_reg_n_0_[10] ),
        .Q(det_hbp_start_last[10]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last_reg[11] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(\DET_HSYNC.det_hbp_start_int_reg_n_0_[11] ),
        .Q(det_hbp_start_last[11]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last_reg[1] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(\DET_HSYNC.det_hbp_start_int_reg_n_0_[1] ),
        .Q(det_hbp_start_last[1]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last_reg[2] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(\DET_HSYNC.det_hbp_start_int_reg_n_0_[2] ),
        .Q(det_hbp_start_last[2]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last_reg[3] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(\DET_HSYNC.det_hbp_start_int_reg_n_0_[3] ),
        .Q(det_hbp_start_last[3]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last_reg[4] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(\DET_HSYNC.det_hbp_start_int_reg_n_0_[4] ),
        .Q(det_hbp_start_last[4]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last_reg[5] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(\DET_HSYNC.det_hbp_start_int_reg_n_0_[5] ),
        .Q(det_hbp_start_last[5]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last_reg[6] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(\DET_HSYNC.det_hbp_start_int_reg_n_0_[6] ),
        .Q(det_hbp_start_last[6]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last_reg[7] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(\DET_HSYNC.det_hbp_start_int_reg_n_0_[7] ),
        .Q(det_hbp_start_last[7]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last_reg[8] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(\DET_HSYNC.det_hbp_start_int_reg_n_0_[8] ),
        .Q(det_hbp_start_last[8]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hbp_start_last_reg[9] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(\DET_HSYNC.det_hbp_start_int_reg_n_0_[9] ),
        .Q(det_hbp_start_last[9]),
        .S(det_hsync_start_last0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hsync_lock_int_i_1 
       (.I0(det_hsync_pol_change),
        .I1(neqOp11_out),
        .I2(neqOp10_out),
        .I3(det_hsync_start_last0),
        .O(\DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hsync_lock_int_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hsync_lock_int_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hsync_lock_int_i_1_n_0 ),
        .Q(\^hsync_lock_int ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hsync_start_last_reg[0] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(\DET_HSYNC.det_hsync_start_int_reg_n_0_[0] ),
        .Q(det_hsync_start_last[0]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hsync_start_last_reg[10] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(\DET_HSYNC.det_hsync_start_int_reg_n_0_[10] ),
        .Q(det_hsync_start_last[10]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hsync_start_last_reg[11] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(\DET_HSYNC.det_hsync_start_int_reg_n_0_[11] ),
        .Q(det_hsync_start_last[11]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hsync_start_last_reg[1] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(\DET_HSYNC.det_hsync_start_int_reg_n_0_[1] ),
        .Q(det_hsync_start_last[1]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hsync_start_last_reg[2] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(\DET_HSYNC.det_hsync_start_int_reg_n_0_[2] ),
        .Q(det_hsync_start_last[2]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hsync_start_last_reg[3] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(\DET_HSYNC.det_hsync_start_int_reg_n_0_[3] ),
        .Q(det_hsync_start_last[3]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hsync_start_last_reg[4] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(\DET_HSYNC.det_hsync_start_int_reg_n_0_[4] ),
        .Q(det_hsync_start_last[4]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hsync_start_last_reg[5] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(\DET_HSYNC.det_hsync_start_int_reg_n_0_[5] ),
        .Q(det_hsync_start_last[5]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hsync_start_last_reg[6] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(\DET_HSYNC.det_hsync_start_int_reg_n_0_[6] ),
        .Q(det_hsync_start_last[6]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hsync_start_last_reg[7] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(\DET_HSYNC.det_hsync_start_int_reg_n_0_[7] ),
        .Q(det_hsync_start_last[7]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hsync_start_last_reg[8] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(\DET_HSYNC.det_hsync_start_int_reg_n_0_[8] ),
        .Q(det_hsync_start_last[8]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.GEN_DET_HSYNC_LOCK.det_hsync_start_last_reg[9] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(\DET_HSYNC.det_hsync_start_int_reg_n_0_[9] ),
        .Q(det_hsync_start_last[9]),
        .S(det_hsync_start_last0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \DET_HSYNC.det_hbp_start_int[11]_i_1 
       (.I0(hsync_count),
        .I1(hsync_d2),
        .O(det_hbp_start_int));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hbp_start_int_reg[0] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(L[11]),
        .Q(\DET_HSYNC.det_hbp_start_int_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hbp_start_int_reg[10] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(L[1]),
        .Q(\DET_HSYNC.det_hbp_start_int_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hbp_start_int_reg[11] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(L[0]),
        .Q(\DET_HSYNC.det_hbp_start_int_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hbp_start_int_reg[1] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(L[10]),
        .Q(\DET_HSYNC.det_hbp_start_int_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hbp_start_int_reg[2] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(L[9]),
        .Q(\DET_HSYNC.det_hbp_start_int_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hbp_start_int_reg[3] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(L[8]),
        .Q(\DET_HSYNC.det_hbp_start_int_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hbp_start_int_reg[4] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(L[7]),
        .Q(\DET_HSYNC.det_hbp_start_int_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hbp_start_int_reg[5] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(L[6]),
        .Q(\DET_HSYNC.det_hbp_start_int_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hbp_start_int_reg[6] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(L[5]),
        .Q(\DET_HSYNC.det_hbp_start_int_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hbp_start_int_reg[7] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(L[4]),
        .Q(\DET_HSYNC.det_hbp_start_int_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hbp_start_int_reg[8] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(L[3]),
        .Q(\DET_HSYNC.det_hbp_start_int_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hbp_start_int_reg[9] 
       (.C(clk),
        .CE(det_hbp_start_int),
        .D(L[2]),
        .Q(\DET_HSYNC.det_hbp_start_int_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hsync_pol_change_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\gtOp_inferred__0/i__carry__0_n_1 ),
        .Q(det_hsync_pol_change),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \DET_HSYNC.det_hsync_pol_int_i_1 
       (.I0(det_hsync_pol_change),
        .I1(hsync_count),
        .I2(hsync_d2),
        .I3(\^DET_HSYNC.det_hsync_pol_int_reg_0 ),
        .O(\DET_HSYNC.det_hsync_pol_int_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \DET_HSYNC.det_hsync_pol_int_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_HSYNC.det_hsync_pol_int_i_1_n_0 ),
        .Q(\^DET_HSYNC.det_hsync_pol_int_reg_0 ),
        .S(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DET_HSYNC.det_hsync_start_int[11]_i_1 
       (.I0(hsync_count),
        .I1(hsync_d2),
        .O(det_hsync_start_int));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hsync_start_int_reg[0] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(L[11]),
        .Q(\DET_HSYNC.det_hsync_start_int_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hsync_start_int_reg[10] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(L[1]),
        .Q(\DET_HSYNC.det_hsync_start_int_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hsync_start_int_reg[11] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(L[0]),
        .Q(\DET_HSYNC.det_hsync_start_int_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hsync_start_int_reg[1] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(L[10]),
        .Q(\DET_HSYNC.det_hsync_start_int_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hsync_start_int_reg[2] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(L[9]),
        .Q(\DET_HSYNC.det_hsync_start_int_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hsync_start_int_reg[3] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(L[8]),
        .Q(\DET_HSYNC.det_hsync_start_int_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hsync_start_int_reg[4] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(L[7]),
        .Q(\DET_HSYNC.det_hsync_start_int_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hsync_start_int_reg[5] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(L[6]),
        .Q(\DET_HSYNC.det_hsync_start_int_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hsync_start_int_reg[6] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(L[5]),
        .Q(\DET_HSYNC.det_hsync_start_int_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hsync_start_int_reg[7] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(L[4]),
        .Q(\DET_HSYNC.det_hsync_start_int_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hsync_start_int_reg[8] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(L[3]),
        .Q(\DET_HSYNC.det_hsync_start_int_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.det_hsync_start_int_reg[9] 
       (.C(clk),
        .CE(det_hsync_start_int),
        .D(L[2]),
        .Q(\DET_HSYNC.det_hsync_start_int_reg_n_0_[9] ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \DET_HSYNC.hsync_count[0]_i_1 
       (.I0(hsync_d2),
        .I1(hsync_count),
        .O(\DET_HSYNC.hsync_count[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \DET_HSYNC.hsync_count[0]_i_4 
       (.I0(\DET_HSYNC.hsync_count_reg [0]),
        .O(\DET_HSYNC.hsync_count[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.hsync_count_reg[0] 
       (.C(clk),
        .CE(hsync_count),
        .D(\DET_HSYNC.hsync_count_reg[0]_i_3_n_7 ),
        .Q(\DET_HSYNC.hsync_count_reg [0]),
        .R(\DET_HSYNC.hsync_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DET_HSYNC.hsync_count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\DET_HSYNC.hsync_count_reg[0]_i_3_n_0 ,\NLW_DET_HSYNC.hsync_count_reg[0]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\DET_HSYNC.hsync_count_reg[0]_i_3_n_4 ,\DET_HSYNC.hsync_count_reg[0]_i_3_n_5 ,\DET_HSYNC.hsync_count_reg[0]_i_3_n_6 ,\DET_HSYNC.hsync_count_reg[0]_i_3_n_7 }),
        .S({\DET_HSYNC.hsync_count_reg [3:1],\DET_HSYNC.hsync_count[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.hsync_count_reg[10] 
       (.C(clk),
        .CE(hsync_count),
        .D(\DET_HSYNC.hsync_count_reg[8]_i_1_n_5 ),
        .Q(\DET_HSYNC.hsync_count_reg [10]),
        .R(\DET_HSYNC.hsync_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.hsync_count_reg[11] 
       (.C(clk),
        .CE(hsync_count),
        .D(\DET_HSYNC.hsync_count_reg[8]_i_1_n_4 ),
        .Q(\DET_HSYNC.hsync_count_reg [11]),
        .R(\DET_HSYNC.hsync_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.hsync_count_reg[1] 
       (.C(clk),
        .CE(hsync_count),
        .D(\DET_HSYNC.hsync_count_reg[0]_i_3_n_6 ),
        .Q(\DET_HSYNC.hsync_count_reg [1]),
        .R(\DET_HSYNC.hsync_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.hsync_count_reg[2] 
       (.C(clk),
        .CE(hsync_count),
        .D(\DET_HSYNC.hsync_count_reg[0]_i_3_n_5 ),
        .Q(\DET_HSYNC.hsync_count_reg [2]),
        .R(\DET_HSYNC.hsync_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.hsync_count_reg[3] 
       (.C(clk),
        .CE(hsync_count),
        .D(\DET_HSYNC.hsync_count_reg[0]_i_3_n_4 ),
        .Q(\DET_HSYNC.hsync_count_reg [3]),
        .R(\DET_HSYNC.hsync_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.hsync_count_reg[4] 
       (.C(clk),
        .CE(hsync_count),
        .D(\DET_HSYNC.hsync_count_reg[4]_i_1_n_7 ),
        .Q(\DET_HSYNC.hsync_count_reg [4]),
        .R(\DET_HSYNC.hsync_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DET_HSYNC.hsync_count_reg[4]_i_1 
       (.CI(\DET_HSYNC.hsync_count_reg[0]_i_3_n_0 ),
        .CO({\DET_HSYNC.hsync_count_reg[4]_i_1_n_0 ,\NLW_DET_HSYNC.hsync_count_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DET_HSYNC.hsync_count_reg[4]_i_1_n_4 ,\DET_HSYNC.hsync_count_reg[4]_i_1_n_5 ,\DET_HSYNC.hsync_count_reg[4]_i_1_n_6 ,\DET_HSYNC.hsync_count_reg[4]_i_1_n_7 }),
        .S(\DET_HSYNC.hsync_count_reg [7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.hsync_count_reg[5] 
       (.C(clk),
        .CE(hsync_count),
        .D(\DET_HSYNC.hsync_count_reg[4]_i_1_n_6 ),
        .Q(\DET_HSYNC.hsync_count_reg [5]),
        .R(\DET_HSYNC.hsync_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.hsync_count_reg[6] 
       (.C(clk),
        .CE(hsync_count),
        .D(\DET_HSYNC.hsync_count_reg[4]_i_1_n_5 ),
        .Q(\DET_HSYNC.hsync_count_reg [6]),
        .R(\DET_HSYNC.hsync_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.hsync_count_reg[7] 
       (.C(clk),
        .CE(hsync_count),
        .D(\DET_HSYNC.hsync_count_reg[4]_i_1_n_4 ),
        .Q(\DET_HSYNC.hsync_count_reg [7]),
        .R(\DET_HSYNC.hsync_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.hsync_count_reg[8] 
       (.C(clk),
        .CE(hsync_count),
        .D(\DET_HSYNC.hsync_count_reg[8]_i_1_n_7 ),
        .Q(\DET_HSYNC.hsync_count_reg [8]),
        .R(\DET_HSYNC.hsync_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DET_HSYNC.hsync_count_reg[8]_i_1 
       (.CI(\DET_HSYNC.hsync_count_reg[4]_i_1_n_0 ),
        .CO(\NLW_DET_HSYNC.hsync_count_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DET_HSYNC.hsync_count_reg[8]_i_1_n_4 ,\DET_HSYNC.hsync_count_reg[8]_i_1_n_5 ,\DET_HSYNC.hsync_count_reg[8]_i_1_n_6 ,\DET_HSYNC.hsync_count_reg[8]_i_1_n_7 }),
        .S(\DET_HSYNC.hsync_count_reg [11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.hsync_count_reg[9] 
       (.C(clk),
        .CE(hsync_count),
        .D(\DET_HSYNC.hsync_count_reg[8]_i_1_n_6 ),
        .Q(\DET_HSYNC.hsync_count_reg [9]),
        .R(\DET_HSYNC.hsync_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.hsync_d2_reg 
       (.C(clk),
        .CE(1'b1),
        .D(hsync_count),
        .Q(hsync_d2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \DET_HSYNC.hsync_d_i_1 
       (.I0(\^DET_HSYNC.det_hsync_pol_int_reg_0 ),
        .I1(hsync_in),
        .O(\DET_HSYNC.hsync_d_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \DET_HSYNC.hsync_d_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_HSYNC.hsync_d_i_1_n_0 ),
        .Q(hsync_count),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VACTIVE.active_line_d_reg 
       (.C(clk),
        .CE(found_eof),
        .D(\DET_VACTIVE.active_line_reg_n_0 ),
        .Q(active_line_d),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "188" *) 
  LUT4 #(
    .INIT(16'h5D0C)) 
    \DET_VACTIVE.active_line_i_1 
       (.I0(line_end_d_reg_n_0),
        .I1(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .I2(active_video_d2),
        .I3(\DET_VACTIVE.active_line_reg_n_0 ),
        .O(\DET_VACTIVE.active_line_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VACTIVE.active_line_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_VACTIVE.active_line_i_1_n_0 ),
        .Q(\DET_VACTIVE.active_line_reg_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0_vblank_lock_i_1 
       (.I0(det_vblank_pol_change),
        .I1(det_v0_vblank_lock__0__0),
        .I2(det_hsync_start_last0),
        .O(\DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0_vblank_lock_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0_vblank_lock_i_2 
       (.I0(neqOp0_out),
        .I1(neqOp),
        .I2(neqOp2_out),
        .I3(neqOp1_out),
        .O(det_v0_vblank_lock__0__0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0_vblank_lock_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0_vblank_lock_i_1_n_0 ),
        .Q(det_v0_vblank_lock__0),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_hori_last_reg[0] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_hori_int_reg_n_0_[0] ),
        .Q(det_v0active_start_hori_last__0[0]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_hori_last_reg[10] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_hori_int_reg_n_0_[10] ),
        .Q(det_v0active_start_hori_last__0[10]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_hori_last_reg[11] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_hori_int_reg_n_0_[11] ),
        .Q(det_v0active_start_hori_last__0[11]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_hori_last_reg[1] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_hori_int_reg_n_0_[1] ),
        .Q(det_v0active_start_hori_last__0[1]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_hori_last_reg[2] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_hori_int_reg_n_0_[2] ),
        .Q(det_v0active_start_hori_last__0[2]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_hori_last_reg[3] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_hori_int_reg_n_0_[3] ),
        .Q(det_v0active_start_hori_last__0[3]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_hori_last_reg[4] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_hori_int_reg_n_0_[4] ),
        .Q(det_v0active_start_hori_last__0[4]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_hori_last_reg[5] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_hori_int_reg_n_0_[5] ),
        .Q(det_v0active_start_hori_last__0[5]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_hori_last_reg[6] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_hori_int_reg_n_0_[6] ),
        .Q(det_v0active_start_hori_last__0[6]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_hori_last_reg[7] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_hori_int_reg_n_0_[7] ),
        .Q(det_v0active_start_hori_last__0[7]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_hori_last_reg[8] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_hori_int_reg_n_0_[8] ),
        .Q(det_v0active_start_hori_last__0[8]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_hori_last_reg[9] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_hori_int_reg_n_0_[9] ),
        .Q(det_v0active_start_hori_last__0[9]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[0] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_int_reg_n_0_[0] ),
        .Q(det_v0active_start_last[0]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[10] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_int_reg_n_0_[10] ),
        .Q(det_v0active_start_last[10]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[11] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_int_reg_n_0_[11] ),
        .Q(det_v0active_start_last[11]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[1] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_int_reg_n_0_[1] ),
        .Q(det_v0active_start_last[1]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[2] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_int_reg_n_0_[2] ),
        .Q(det_v0active_start_last[2]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[3] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_int_reg_n_0_[3] ),
        .Q(det_v0active_start_last[3]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[4] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_int_reg_n_0_[4] ),
        .Q(det_v0active_start_last[4]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[5] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_int_reg_n_0_[5] ),
        .Q(det_v0active_start_last[5]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[6] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_int_reg_n_0_[6] ),
        .Q(det_v0active_start_last[6]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[7] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_int_reg_n_0_[7] ),
        .Q(det_v0active_start_last[7]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[8] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_int_reg_n_0_[8] ),
        .Q(det_v0active_start_last[8]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0active_start_last_reg[9] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(\det_v0active_start_int_reg_n_0_[9] ),
        .Q(det_v0active_start_last[9]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[0] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\det_v0fp_start_hori_int_reg_n_0_[0] ),
        .Q(det_v0fp_start_hori_last__0[0]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[10] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\det_v0fp_start_hori_int_reg_n_0_[10] ),
        .Q(det_v0fp_start_hori_last__0[10]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[11] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\det_v0fp_start_hori_int_reg_n_0_[11] ),
        .Q(det_v0fp_start_hori_last__0[11]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[1] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\det_v0fp_start_hori_int_reg_n_0_[1] ),
        .Q(det_v0fp_start_hori_last__0[1]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[2] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\det_v0fp_start_hori_int_reg_n_0_[2] ),
        .Q(det_v0fp_start_hori_last__0[2]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[3] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\det_v0fp_start_hori_int_reg_n_0_[3] ),
        .Q(det_v0fp_start_hori_last__0[3]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[4] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\det_v0fp_start_hori_int_reg_n_0_[4] ),
        .Q(det_v0fp_start_hori_last__0[4]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[5] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\det_v0fp_start_hori_int_reg_n_0_[5] ),
        .Q(det_v0fp_start_hori_last__0[5]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[6] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\det_v0fp_start_hori_int_reg_n_0_[6] ),
        .Q(det_v0fp_start_hori_last__0[6]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[7] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\det_v0fp_start_hori_int_reg_n_0_[7] ),
        .Q(det_v0fp_start_hori_last__0[7]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[8] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\det_v0fp_start_hori_int_reg_n_0_[8] ),
        .Q(det_v0fp_start_hori_last__0[8]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_hori_last_reg[9] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\det_v0fp_start_hori_int_reg_n_0_[9] ),
        .Q(det_v0fp_start_hori_last__0[9]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_last_reg[0] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\^det_v0fp_start_int_reg[11]_0 [0]),
        .Q(det_v0fp_start_last[0]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_last_reg[10] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\^det_v0fp_start_int_reg[11]_0 [10]),
        .Q(det_v0fp_start_last[10]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_last_reg[11] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\^det_v0fp_start_int_reg[11]_0 [11]),
        .Q(det_v0fp_start_last[11]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_last_reg[1] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\^det_v0fp_start_int_reg[11]_0 [1]),
        .Q(det_v0fp_start_last[1]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_last_reg[2] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\^det_v0fp_start_int_reg[11]_0 [2]),
        .Q(det_v0fp_start_last[2]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_last_reg[3] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\^det_v0fp_start_int_reg[11]_0 [3]),
        .Q(det_v0fp_start_last[3]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_last_reg[4] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\^det_v0fp_start_int_reg[11]_0 [4]),
        .Q(det_v0fp_start_last[4]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_last_reg[5] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\^det_v0fp_start_int_reg[11]_0 [5]),
        .Q(det_v0fp_start_last[5]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_last_reg[6] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\^det_v0fp_start_int_reg[11]_0 [6]),
        .Q(det_v0fp_start_last[6]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_last_reg[7] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\^det_v0fp_start_int_reg[11]_0 [7]),
        .Q(det_v0fp_start_last[7]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_last_reg[8] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\^det_v0fp_start_int_reg[11]_0 [8]),
        .Q(det_v0fp_start_last[8]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_v0fp_start_last_reg[9] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(\^det_v0fp_start_int_reg[11]_0 [9]),
        .Q(det_v0fp_start_last[9]),
        .S(det_hsync_start_last0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_vblank_lock_i_1 
       (.I0(det_v0_vblank_lock__0),
        .I1(det_hsync_start_last0),
        .O(\DET_VBLANK.GEN_DET_VBLANK_LOCK.det_vblank_lock_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.GEN_DET_VBLANK_LOCK.det_vblank_lock_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_VBLANK.GEN_DET_VBLANK_LOCK.det_vblank_lock_i_1_n_0 ),
        .Q(\^vblank_lock_int ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \DET_VBLANK.det_vblank_pol_change_i_1 
       (.I0(gtOp34_in),
        .I1(gtOp35_in),
        .O(det_vblank_pol_change0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.det_vblank_pol_change_reg 
       (.C(clk),
        .CE(1'b1),
        .D(det_vblank_pol_change0),
        .Q(det_vblank_pol_change),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  (* \PinAttr:I3:HOLD_DETOUR  = "189" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \DET_VBLANK.det_vblank_pol_int_i_1 
       (.I0(det_vblank_pol_change),
        .I1(vblank_d),
        .I2(vblank_d2),
        .I3(\^DET_VBLANK.det_vblank_pol_int_reg_0 ),
        .O(\DET_VBLANK.det_vblank_pol_int_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VBLANK.det_vblank_pol_int_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_VBLANK.det_vblank_pol_int_i_1_n_0 ),
        .Q(\^DET_VBLANK.det_vblank_pol_int_reg_0 ),
        .S(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DET_VBLANK.vblank_count[0]_i_1 
       (.I0(vblank_d),
        .I1(vblank_d2),
        .O(\DET_VBLANK.vblank_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DET_VBLANK.vblank_count[0]_i_2 
       (.I0(found_eof),
        .I1(vblank_d),
        .O(vblank_count));
  LUT1 #(
    .INIT(2'h1)) 
    \DET_VBLANK.vblank_count[0]_i_4 
       (.I0(\DET_VBLANK.vblank_count_reg [0]),
        .O(\DET_VBLANK.vblank_count[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.vblank_count_reg[0] 
       (.C(clk),
        .CE(vblank_count),
        .D(\DET_VBLANK.vblank_count_reg[0]_i_3_n_7 ),
        .Q(\DET_VBLANK.vblank_count_reg [0]),
        .R(\DET_VBLANK.vblank_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DET_VBLANK.vblank_count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\DET_VBLANK.vblank_count_reg[0]_i_3_n_0 ,\NLW_DET_VBLANK.vblank_count_reg[0]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\DET_VBLANK.vblank_count_reg[0]_i_3_n_4 ,\DET_VBLANK.vblank_count_reg[0]_i_3_n_5 ,\DET_VBLANK.vblank_count_reg[0]_i_3_n_6 ,\DET_VBLANK.vblank_count_reg[0]_i_3_n_7 }),
        .S({\DET_VBLANK.vblank_count_reg [3:1],\DET_VBLANK.vblank_count[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.vblank_count_reg[10] 
       (.C(clk),
        .CE(vblank_count),
        .D(\DET_VBLANK.vblank_count_reg[8]_i_1_n_5 ),
        .Q(\DET_VBLANK.vblank_count_reg [10]),
        .R(\DET_VBLANK.vblank_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.vblank_count_reg[11] 
       (.C(clk),
        .CE(vblank_count),
        .D(\DET_VBLANK.vblank_count_reg[8]_i_1_n_4 ),
        .Q(\DET_VBLANK.vblank_count_reg [11]),
        .R(\DET_VBLANK.vblank_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.vblank_count_reg[1] 
       (.C(clk),
        .CE(vblank_count),
        .D(\DET_VBLANK.vblank_count_reg[0]_i_3_n_6 ),
        .Q(\DET_VBLANK.vblank_count_reg [1]),
        .R(\DET_VBLANK.vblank_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.vblank_count_reg[2] 
       (.C(clk),
        .CE(vblank_count),
        .D(\DET_VBLANK.vblank_count_reg[0]_i_3_n_5 ),
        .Q(\DET_VBLANK.vblank_count_reg [2]),
        .R(\DET_VBLANK.vblank_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.vblank_count_reg[3] 
       (.C(clk),
        .CE(vblank_count),
        .D(\DET_VBLANK.vblank_count_reg[0]_i_3_n_4 ),
        .Q(\DET_VBLANK.vblank_count_reg [3]),
        .R(\DET_VBLANK.vblank_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.vblank_count_reg[4] 
       (.C(clk),
        .CE(vblank_count),
        .D(\DET_VBLANK.vblank_count_reg[4]_i_1_n_7 ),
        .Q(\DET_VBLANK.vblank_count_reg [4]),
        .R(\DET_VBLANK.vblank_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DET_VBLANK.vblank_count_reg[4]_i_1 
       (.CI(\DET_VBLANK.vblank_count_reg[0]_i_3_n_0 ),
        .CO({\DET_VBLANK.vblank_count_reg[4]_i_1_n_0 ,\NLW_DET_VBLANK.vblank_count_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DET_VBLANK.vblank_count_reg[4]_i_1_n_4 ,\DET_VBLANK.vblank_count_reg[4]_i_1_n_5 ,\DET_VBLANK.vblank_count_reg[4]_i_1_n_6 ,\DET_VBLANK.vblank_count_reg[4]_i_1_n_7 }),
        .S(\DET_VBLANK.vblank_count_reg [7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.vblank_count_reg[5] 
       (.C(clk),
        .CE(vblank_count),
        .D(\DET_VBLANK.vblank_count_reg[4]_i_1_n_6 ),
        .Q(\DET_VBLANK.vblank_count_reg [5]),
        .R(\DET_VBLANK.vblank_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.vblank_count_reg[6] 
       (.C(clk),
        .CE(vblank_count),
        .D(\DET_VBLANK.vblank_count_reg[4]_i_1_n_5 ),
        .Q(\DET_VBLANK.vblank_count_reg [6]),
        .R(\DET_VBLANK.vblank_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.vblank_count_reg[7] 
       (.C(clk),
        .CE(vblank_count),
        .D(\DET_VBLANK.vblank_count_reg[4]_i_1_n_4 ),
        .Q(\DET_VBLANK.vblank_count_reg [7]),
        .R(\DET_VBLANK.vblank_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.vblank_count_reg[8] 
       (.C(clk),
        .CE(vblank_count),
        .D(\DET_VBLANK.vblank_count_reg[8]_i_1_n_7 ),
        .Q(\DET_VBLANK.vblank_count_reg [8]),
        .R(\DET_VBLANK.vblank_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DET_VBLANK.vblank_count_reg[8]_i_1 
       (.CI(\DET_VBLANK.vblank_count_reg[4]_i_1_n_0 ),
        .CO(\NLW_DET_VBLANK.vblank_count_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DET_VBLANK.vblank_count_reg[8]_i_1_n_4 ,\DET_VBLANK.vblank_count_reg[8]_i_1_n_5 ,\DET_VBLANK.vblank_count_reg[8]_i_1_n_6 ,\DET_VBLANK.vblank_count_reg[8]_i_1_n_7 }),
        .S(\DET_VBLANK.vblank_count_reg [11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.vblank_count_reg[9] 
       (.C(clk),
        .CE(vblank_count),
        .D(\DET_VBLANK.vblank_count_reg[8]_i_1_n_6 ),
        .Q(\DET_VBLANK.vblank_count_reg [9]),
        .R(\DET_VBLANK.vblank_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.vblank_d2_reg 
       (.C(clk),
        .CE(1'b1),
        .D(vblank_d),
        .Q(vblank_d2),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \DET_VBLANK.vblank_d_i_1 
       (.I0(\^DET_VBLANK.det_vblank_pol_int_reg_0 ),
        .O(\DET_VBLANK.vblank_d_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.vblank_d_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_VBLANK.vblank_d_i_1_n_0 ),
        .Q(vblank_d),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \DET_VBLANK.vblank_rose_i_1 
       (.I0(vblank_d),
        .I1(vblank_d2),
        .I2(\DET_VBLANK.vblank_rose_reg_n_0 ),
        .O(\DET_VBLANK.vblank_rose_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.vblank_rose_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_VBLANK.vblank_rose_i_1_n_0 ),
        .Q(\DET_VBLANK.vblank_rose_reg_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hEF20)) 
    \DET_VBLANK.vblank_toggled_i_1 
       (.I0(\DET_VBLANK.vblank_rose_reg_n_0 ),
        .I1(vblank_d),
        .I2(vblank_d2),
        .I3(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\DET_VBLANK.vblank_toggled_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VBLANK.vblank_toggled_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_VBLANK.vblank_toggled_i_1_n_0 ),
        .Q(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0_vsync_lock_i_1 
       (.I0(p_1_in__0),
        .I1(det_v0_vsync_lock__0__0),
        .I2(det_hsync_start_last0),
        .O(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0_vsync_lock_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0_vsync_lock_i_2 
       (.I0(neqOp3_out),
        .I1(neqOp4_out),
        .I2(neqOp6_out),
        .I3(neqOp5_out),
        .O(det_v0_vsync_lock__0__0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0_vsync_lock_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0_vsync_lock_i_1_n_0 ),
        .Q(det_v0_vsync_lock__0),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_hori_last[11]_i_1 
       (.I0(vsync_d),
        .I1(vsync_d2),
        .O(vsync_delay));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_hori_last_reg[0] 
       (.C(clk),
        .CE(vsync_delay),
        .D(det_v0bp_start_hori_int__0[0]),
        .Q(det_v0bp_start_hori_last[0]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_hori_last_reg[10] 
       (.C(clk),
        .CE(vsync_delay),
        .D(det_v0bp_start_hori_int__0[10]),
        .Q(det_v0bp_start_hori_last[10]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_hori_last_reg[11] 
       (.C(clk),
        .CE(vsync_delay),
        .D(det_v0bp_start_hori_int__0[11]),
        .Q(det_v0bp_start_hori_last[11]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_hori_last_reg[1] 
       (.C(clk),
        .CE(vsync_delay),
        .D(det_v0bp_start_hori_int__0[1]),
        .Q(det_v0bp_start_hori_last[1]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_hori_last_reg[2] 
       (.C(clk),
        .CE(vsync_delay),
        .D(det_v0bp_start_hori_int__0[2]),
        .Q(det_v0bp_start_hori_last[2]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_hori_last_reg[3] 
       (.C(clk),
        .CE(vsync_delay),
        .D(det_v0bp_start_hori_int__0[3]),
        .Q(det_v0bp_start_hori_last[3]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_hori_last_reg[4] 
       (.C(clk),
        .CE(vsync_delay),
        .D(det_v0bp_start_hori_int__0[4]),
        .Q(det_v0bp_start_hori_last[4]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_hori_last_reg[5] 
       (.C(clk),
        .CE(vsync_delay),
        .D(det_v0bp_start_hori_int__0[5]),
        .Q(det_v0bp_start_hori_last[5]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_hori_last_reg[6] 
       (.C(clk),
        .CE(vsync_delay),
        .D(det_v0bp_start_hori_int__0[6]),
        .Q(det_v0bp_start_hori_last[6]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_hori_last_reg[7] 
       (.C(clk),
        .CE(vsync_delay),
        .D(det_v0bp_start_hori_int__0[7]),
        .Q(det_v0bp_start_hori_last[7]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_hori_last_reg[8] 
       (.C(clk),
        .CE(vsync_delay),
        .D(det_v0bp_start_hori_int__0[8]),
        .Q(det_v0bp_start_hori_last[8]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_hori_last_reg[9] 
       (.C(clk),
        .CE(vsync_delay),
        .D(det_v0bp_start_hori_int__0[9]),
        .Q(det_v0bp_start_hori_last[9]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_last_reg[0] 
       (.C(clk),
        .CE(vsync_delay),
        .D(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[0] ),
        .Q(det_v0bp_start_last[0]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_last_reg[10] 
       (.C(clk),
        .CE(vsync_delay),
        .D(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[10] ),
        .Q(det_v0bp_start_last[10]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_last_reg[11] 
       (.C(clk),
        .CE(vsync_delay),
        .D(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[11] ),
        .Q(det_v0bp_start_last[11]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_last_reg[1] 
       (.C(clk),
        .CE(vsync_delay),
        .D(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[1] ),
        .Q(det_v0bp_start_last[1]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_last_reg[2] 
       (.C(clk),
        .CE(vsync_delay),
        .D(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[2] ),
        .Q(det_v0bp_start_last[2]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_last_reg[3] 
       (.C(clk),
        .CE(vsync_delay),
        .D(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[3] ),
        .Q(det_v0bp_start_last[3]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_last_reg[4] 
       (.C(clk),
        .CE(vsync_delay),
        .D(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[4] ),
        .Q(det_v0bp_start_last[4]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_last_reg[5] 
       (.C(clk),
        .CE(vsync_delay),
        .D(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[5] ),
        .Q(det_v0bp_start_last[5]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_last_reg[6] 
       (.C(clk),
        .CE(vsync_delay),
        .D(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[6] ),
        .Q(det_v0bp_start_last[6]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_last_reg[7] 
       (.C(clk),
        .CE(vsync_delay),
        .D(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[7] ),
        .Q(det_v0bp_start_last[7]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_last_reg[8] 
       (.C(clk),
        .CE(vsync_delay),
        .D(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[8] ),
        .Q(det_v0bp_start_last[8]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0bp_start_last_reg[9] 
       (.C(clk),
        .CE(vsync_delay),
        .D(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[9] ),
        .Q(det_v0bp_start_last[9]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_hori_last_reg[0] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(det_v0sync_start_hori_int__0[0]),
        .Q(det_v0sync_start_hori_last[0]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_hori_last_reg[10] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(det_v0sync_start_hori_int__0[10]),
        .Q(det_v0sync_start_hori_last[10]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_hori_last_reg[11] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(det_v0sync_start_hori_int__0[11]),
        .Q(det_v0sync_start_hori_last[11]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_hori_last_reg[1] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(det_v0sync_start_hori_int__0[1]),
        .Q(det_v0sync_start_hori_last[1]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_hori_last_reg[2] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(det_v0sync_start_hori_int__0[2]),
        .Q(det_v0sync_start_hori_last[2]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_hori_last_reg[3] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(det_v0sync_start_hori_int__0[3]),
        .Q(det_v0sync_start_hori_last[3]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_hori_last_reg[4] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(det_v0sync_start_hori_int__0[4]),
        .Q(det_v0sync_start_hori_last[4]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_hori_last_reg[5] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(det_v0sync_start_hori_int__0[5]),
        .Q(det_v0sync_start_hori_last[5]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_hori_last_reg[6] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(det_v0sync_start_hori_int__0[6]),
        .Q(det_v0sync_start_hori_last[6]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_hori_last_reg[7] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(det_v0sync_start_hori_int__0[7]),
        .Q(det_v0sync_start_hori_last[7]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_hori_last_reg[8] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(det_v0sync_start_hori_int__0[8]),
        .Q(det_v0sync_start_hori_last[8]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_hori_last_reg[9] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(det_v0sync_start_hori_int__0[9]),
        .Q(det_v0sync_start_hori_last[9]),
        .S(det_hsync_start_last0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1 
       (.I0(vsync_d2),
        .I1(vsync_d),
        .O(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last_reg[0] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[0] ),
        .Q(det_v0sync_start_last[0]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last_reg[10] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[10] ),
        .Q(det_v0sync_start_last[10]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last_reg[11] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[11] ),
        .Q(det_v0sync_start_last[11]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last_reg[1] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[1] ),
        .Q(det_v0sync_start_last[1]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last_reg[2] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[2] ),
        .Q(det_v0sync_start_last[2]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last_reg[3] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[3] ),
        .Q(det_v0sync_start_last[3]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last_reg[4] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[4] ),
        .Q(det_v0sync_start_last[4]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last_reg[5] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[5] ),
        .Q(det_v0sync_start_last[5]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last_reg[6] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[6] ),
        .Q(det_v0sync_start_last[6]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last_reg[7] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[7] ),
        .Q(det_v0sync_start_last[7]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last_reg[8] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[8] ),
        .Q(det_v0sync_start_last[8]),
        .S(det_hsync_start_last0));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last_reg[9] 
       (.C(clk),
        .CE(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[11]_i_1_n_0 ),
        .D(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[9] ),
        .Q(det_v0sync_start_last[9]),
        .S(det_hsync_start_last0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_vsync_lock_i_1 
       (.I0(det_v0_vsync_lock__0),
        .I1(det_hsync_start_last0),
        .O(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_vsync_lock_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.det_vsync_lock_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_VSYNC.GEN_DET_VSYNC_LOCK.det_vsync_lock_i_1_n_0 ),
        .Q(\^vsync_lock_int ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.vsync_delay[0]_i_1 
       (.I0(\^active_video_lock_int ),
        .I1(det_vsync_pol_change),
        .O(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.vsync_delay_reg[0] 
       (.C(clk),
        .CE(vsync_delay),
        .D(p_1_out),
        .Q(\DET_VSYNC.GEN_DET_VSYNC_LOCK.vsync_delay_reg_n_0_[0] ),
        .R(det_hsync_start_last0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.GEN_DET_VSYNC_LOCK.vsync_delay_reg[1] 
       (.C(clk),
        .CE(vsync_delay),
        .D(\DET_VSYNC.GEN_DET_VSYNC_LOCK.vsync_delay_reg_n_0_[0] ),
        .Q(p_1_in__0),
        .R(det_hsync_start_last0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_hori_int[0]_i_1 
       (.I0(L[11]),
        .I1(\det_v0active_start_hori_int_reg_n_0_[0] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_hori_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_hori_int[10]_i_1 
       (.I0(L[1]),
        .I1(\det_v0active_start_hori_int_reg_n_0_[10] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_hori_int[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \DET_VSYNC.det_v0bp_start_hori_int[11]_i_1 
       (.I0(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .I1(vsync_d2),
        .I2(vsync_d),
        .O(det_v0bp_start_int));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_hori_int[11]_i_2 
       (.I0(L[0]),
        .I1(\det_v0active_start_hori_int_reg_n_0_[11] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_hori_int[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_hori_int[1]_i_1 
       (.I0(L[10]),
        .I1(\det_v0active_start_hori_int_reg_n_0_[1] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_hori_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_hori_int[2]_i_1 
       (.I0(L[9]),
        .I1(\det_v0active_start_hori_int_reg_n_0_[2] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_hori_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_hori_int[3]_i_1 
       (.I0(L[8]),
        .I1(\det_v0active_start_hori_int_reg_n_0_[3] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_hori_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_hori_int[4]_i_1 
       (.I0(L[7]),
        .I1(\det_v0active_start_hori_int_reg_n_0_[4] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_hori_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_hori_int[5]_i_1 
       (.I0(L[6]),
        .I1(\det_v0active_start_hori_int_reg_n_0_[5] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_hori_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_hori_int[6]_i_1 
       (.I0(L[5]),
        .I1(\det_v0active_start_hori_int_reg_n_0_[6] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_hori_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_hori_int[7]_i_1 
       (.I0(L[4]),
        .I1(\det_v0active_start_hori_int_reg_n_0_[7] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_hori_int[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_hori_int[8]_i_1 
       (.I0(L[3]),
        .I1(\det_v0active_start_hori_int_reg_n_0_[8] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_hori_int[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_hori_int[9]_i_1 
       (.I0(L[2]),
        .I1(\det_v0active_start_hori_int_reg_n_0_[9] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_hori_int[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_hori_int_reg[0] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_hori_int[0]_i_1_n_0 ),
        .Q(det_v0bp_start_hori_int__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_hori_int_reg[10] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_hori_int[10]_i_1_n_0 ),
        .Q(det_v0bp_start_hori_int__0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_hori_int_reg[11] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_hori_int[11]_i_2_n_0 ),
        .Q(det_v0bp_start_hori_int__0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_hori_int_reg[1] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_hori_int[1]_i_1_n_0 ),
        .Q(det_v0bp_start_hori_int__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_hori_int_reg[2] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_hori_int[2]_i_1_n_0 ),
        .Q(det_v0bp_start_hori_int__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_hori_int_reg[3] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_hori_int[3]_i_1_n_0 ),
        .Q(det_v0bp_start_hori_int__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_hori_int_reg[4] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_hori_int[4]_i_1_n_0 ),
        .Q(det_v0bp_start_hori_int__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_hori_int_reg[5] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_hori_int[5]_i_1_n_0 ),
        .Q(det_v0bp_start_hori_int__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_hori_int_reg[6] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_hori_int[6]_i_1_n_0 ),
        .Q(det_v0bp_start_hori_int__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_hori_int_reg[7] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_hori_int[7]_i_1_n_0 ),
        .Q(det_v0bp_start_hori_int__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_hori_int_reg[8] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_hori_int[8]_i_1_n_0 ),
        .Q(det_v0bp_start_hori_int__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_hori_int_reg[9] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_hori_int[9]_i_1_n_0 ),
        .Q(det_v0bp_start_hori_int__0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_int[0]_i_1 
       (.I0(v_count_reg[0]),
        .I1(\det_v0active_start_int_reg_n_0_[0] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_int[10]_i_1 
       (.I0(v_count_reg[10]),
        .I1(\det_v0active_start_int_reg_n_0_[10] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_int[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_int[11]_i_1 
       (.I0(v_count_reg[11]),
        .I1(\det_v0active_start_int_reg_n_0_[11] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_int[1]_i_1 
       (.I0(v_count_reg[1]),
        .I1(\det_v0active_start_int_reg_n_0_[1] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_int[2]_i_1 
       (.I0(v_count_reg[2]),
        .I1(\det_v0active_start_int_reg_n_0_[2] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_int[3]_i_1 
       (.I0(v_count_reg[3]),
        .I1(\det_v0active_start_int_reg_n_0_[3] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_int[4]_i_1 
       (.I0(v_count_reg[4]),
        .I1(\det_v0active_start_int_reg_n_0_[4] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_int[5]_i_1 
       (.I0(v_count_reg[5]),
        .I1(\det_v0active_start_int_reg_n_0_[5] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_int[6]_i_1 
       (.I0(v_count_reg[6]),
        .I1(\det_v0active_start_int_reg_n_0_[6] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_int[7]_i_1 
       (.I0(v_count_reg[7]),
        .I1(\det_v0active_start_int_reg_n_0_[7] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_int[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_int[8]_i_1 
       (.I0(v_count_reg[8]),
        .I1(\det_v0active_start_int_reg_n_0_[8] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_int[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0bp_start_int[9]_i_1 
       (.I0(v_count_reg[9]),
        .I1(\det_v0active_start_int_reg_n_0_[9] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0bp_start_int[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_int_reg[0] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_int[0]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_int_reg[10] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_int[10]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_int_reg[11] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_int[11]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_int_reg[1] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_int[1]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_int_reg[2] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_int[2]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_int_reg[3] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_int[3]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_int_reg[4] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_int[4]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_int_reg[5] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_int[5]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_int_reg[6] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_int[6]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_int_reg[7] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_int[7]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_int_reg[8] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_int[8]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0bp_start_int_reg[9] 
       (.C(clk),
        .CE(det_v0bp_start_int),
        .D(\DET_VSYNC.det_v0bp_start_int[9]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_hori_int[0]_i_1 
       (.I0(L[11]),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[0] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_hori_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_hori_int[10]_i_1 
       (.I0(L[1]),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[10] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_hori_int[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \DET_VSYNC.det_v0sync_start_hori_int[11]_i_1 
       (.I0(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .I1(vsync_d),
        .I2(vsync_d2),
        .O(det_v0sync_start_int));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_hori_int[11]_i_2 
       (.I0(L[0]),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[11] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_hori_int[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_hori_int[1]_i_1 
       (.I0(L[10]),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[1] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_hori_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_hori_int[2]_i_1 
       (.I0(L[9]),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[2] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_hori_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_hori_int[3]_i_1 
       (.I0(L[8]),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[3] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_hori_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_hori_int[4]_i_1 
       (.I0(L[7]),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[4] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_hori_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_hori_int[5]_i_1 
       (.I0(L[6]),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[5] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_hori_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_hori_int[6]_i_1 
       (.I0(L[5]),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[6] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_hori_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_hori_int[7]_i_1 
       (.I0(L[4]),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[7] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_hori_int[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_hori_int[8]_i_1 
       (.I0(L[3]),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[8] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_hori_int[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_hori_int[9]_i_1 
       (.I0(L[2]),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[9] ),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_hori_int[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_hori_int_reg[0] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_hori_int[0]_i_1_n_0 ),
        .Q(det_v0sync_start_hori_int__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_hori_int_reg[10] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_hori_int[10]_i_1_n_0 ),
        .Q(det_v0sync_start_hori_int__0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_hori_int_reg[11] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_hori_int[11]_i_2_n_0 ),
        .Q(det_v0sync_start_hori_int__0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_hori_int_reg[1] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_hori_int[1]_i_1_n_0 ),
        .Q(det_v0sync_start_hori_int__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_hori_int_reg[2] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_hori_int[2]_i_1_n_0 ),
        .Q(det_v0sync_start_hori_int__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_hori_int_reg[3] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_hori_int[3]_i_1_n_0 ),
        .Q(det_v0sync_start_hori_int__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_hori_int_reg[4] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_hori_int[4]_i_1_n_0 ),
        .Q(det_v0sync_start_hori_int__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_hori_int_reg[5] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_hori_int[5]_i_1_n_0 ),
        .Q(det_v0sync_start_hori_int__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_hori_int_reg[6] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_hori_int[6]_i_1_n_0 ),
        .Q(det_v0sync_start_hori_int__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_hori_int_reg[7] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_hori_int[7]_i_1_n_0 ),
        .Q(det_v0sync_start_hori_int__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_hori_int_reg[8] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_hori_int[8]_i_1_n_0 ),
        .Q(det_v0sync_start_hori_int__0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_hori_int_reg[9] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_hori_int[9]_i_1_n_0 ),
        .Q(det_v0sync_start_hori_int__0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_int[0]_i_1 
       (.I0(v_count_reg[0]),
        .I1(\^det_v0fp_start_int_reg[11]_0 [0]),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_int[10]_i_1 
       (.I0(v_count_reg[10]),
        .I1(\^det_v0fp_start_int_reg[11]_0 [10]),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_int[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_int[11]_i_1 
       (.I0(v_count_reg[11]),
        .I1(\^det_v0fp_start_int_reg[11]_0 [11]),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_int[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_int[1]_i_1 
       (.I0(v_count_reg[1]),
        .I1(\^det_v0fp_start_int_reg[11]_0 [1]),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_int[2]_i_1 
       (.I0(v_count_reg[2]),
        .I1(\^det_v0fp_start_int_reg[11]_0 [2]),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_int[3]_i_1 
       (.I0(v_count_reg[3]),
        .I1(\^det_v0fp_start_int_reg[11]_0 [3]),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_int[4]_i_1 
       (.I0(v_count_reg[4]),
        .I1(\^det_v0fp_start_int_reg[11]_0 [4]),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_int[4]_i_1_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "199" *) 
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_int[5]_i_1 
       (.I0(v_count_reg[5]),
        .I1(\^det_v0fp_start_int_reg[11]_0 [5]),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_int[6]_i_1 
       (.I0(v_count_reg[6]),
        .I1(\^det_v0fp_start_int_reg[11]_0 [6]),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_int[7]_i_1 
       (.I0(v_count_reg[7]),
        .I1(\^det_v0fp_start_int_reg[11]_0 [7]),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_int[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_int[8]_i_1 
       (.I0(v_count_reg[8]),
        .I1(\^det_v0fp_start_int_reg[11]_0 [8]),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_int[8]_i_1_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "199" *) 
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \DET_VSYNC.det_v0sync_start_int[9]_i_1 
       (.I0(v_count_reg[9]),
        .I1(\^det_v0fp_start_int_reg[11]_0 [9]),
        .I2(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.det_v0sync_start_int[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_int_reg[0] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_int[0]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_int_reg[10] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_int[10]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_int_reg[11] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_int[11]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_int_reg[1] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_int[1]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_int_reg[2] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_int[2]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_int_reg[3] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_int[3]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_int_reg[4] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_int[4]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_int_reg[5] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_int[5]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_int_reg[6] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_int[6]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_int_reg[7] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_int[7]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_int_reg[8] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_int[8]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_v0sync_start_int_reg[9] 
       (.C(clk),
        .CE(det_v0sync_start_int),
        .D(\DET_VSYNC.det_v0sync_start_int[9]_i_1_n_0 ),
        .Q(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \DET_VSYNC.det_vsync_pol_change_i_1 
       (.I0(gtOp40_in),
        .I1(gtOp41_in),
        .O(det_vsync_pol_change0));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.det_vsync_pol_change_reg 
       (.C(clk),
        .CE(1'b1),
        .D(det_vsync_pol_change0),
        .Q(det_vsync_pol_change),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \DET_VSYNC.det_vsync_pol_int_i_1 
       (.I0(det_vsync_pol_change),
        .I1(vsync_d),
        .I2(vsync_d2),
        .I3(\^DET_VSYNC.det_vsync_pol_int_reg_0 ),
        .O(\DET_VSYNC.det_vsync_pol_int_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \DET_VSYNC.det_vsync_pol_int_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_VSYNC.det_vsync_pol_int_i_1_n_0 ),
        .Q(\^DET_VSYNC.det_vsync_pol_int_reg_0 ),
        .S(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DET_VSYNC.vsync_count[0]_i_1 
       (.I0(vsync_d),
        .I1(vsync_d2),
        .O(\DET_VSYNC.vsync_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DET_VSYNC.vsync_count[0]_i_2 
       (.I0(vsync_d),
        .I1(found_eof),
        .O(vsync_count));
  LUT1 #(
    .INIT(2'h1)) 
    \DET_VSYNC.vsync_count[0]_i_4 
       (.I0(\DET_VSYNC.vsync_count_reg [0]),
        .O(\DET_VSYNC.vsync_count[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.vsync_count_reg[0] 
       (.C(clk),
        .CE(vsync_count),
        .D(\DET_VSYNC.vsync_count_reg[0]_i_3_n_7 ),
        .Q(\DET_VSYNC.vsync_count_reg [0]),
        .R(\DET_VSYNC.vsync_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DET_VSYNC.vsync_count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\DET_VSYNC.vsync_count_reg[0]_i_3_n_0 ,\NLW_DET_VSYNC.vsync_count_reg[0]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\DET_VSYNC.vsync_count_reg[0]_i_3_n_4 ,\DET_VSYNC.vsync_count_reg[0]_i_3_n_5 ,\DET_VSYNC.vsync_count_reg[0]_i_3_n_6 ,\DET_VSYNC.vsync_count_reg[0]_i_3_n_7 }),
        .S({\DET_VSYNC.vsync_count_reg [3:1],\DET_VSYNC.vsync_count[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.vsync_count_reg[10] 
       (.C(clk),
        .CE(vsync_count),
        .D(\DET_VSYNC.vsync_count_reg[8]_i_1_n_5 ),
        .Q(\DET_VSYNC.vsync_count_reg [10]),
        .R(\DET_VSYNC.vsync_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.vsync_count_reg[11] 
       (.C(clk),
        .CE(vsync_count),
        .D(\DET_VSYNC.vsync_count_reg[8]_i_1_n_4 ),
        .Q(\DET_VSYNC.vsync_count_reg [11]),
        .R(\DET_VSYNC.vsync_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.vsync_count_reg[1] 
       (.C(clk),
        .CE(vsync_count),
        .D(\DET_VSYNC.vsync_count_reg[0]_i_3_n_6 ),
        .Q(\DET_VSYNC.vsync_count_reg [1]),
        .R(\DET_VSYNC.vsync_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.vsync_count_reg[2] 
       (.C(clk),
        .CE(vsync_count),
        .D(\DET_VSYNC.vsync_count_reg[0]_i_3_n_5 ),
        .Q(\DET_VSYNC.vsync_count_reg [2]),
        .R(\DET_VSYNC.vsync_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.vsync_count_reg[3] 
       (.C(clk),
        .CE(vsync_count),
        .D(\DET_VSYNC.vsync_count_reg[0]_i_3_n_4 ),
        .Q(\DET_VSYNC.vsync_count_reg [3]),
        .R(\DET_VSYNC.vsync_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.vsync_count_reg[4] 
       (.C(clk),
        .CE(vsync_count),
        .D(\DET_VSYNC.vsync_count_reg[4]_i_1_n_7 ),
        .Q(\DET_VSYNC.vsync_count_reg [4]),
        .R(\DET_VSYNC.vsync_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DET_VSYNC.vsync_count_reg[4]_i_1 
       (.CI(\DET_VSYNC.vsync_count_reg[0]_i_3_n_0 ),
        .CO({\DET_VSYNC.vsync_count_reg[4]_i_1_n_0 ,\NLW_DET_VSYNC.vsync_count_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DET_VSYNC.vsync_count_reg[4]_i_1_n_4 ,\DET_VSYNC.vsync_count_reg[4]_i_1_n_5 ,\DET_VSYNC.vsync_count_reg[4]_i_1_n_6 ,\DET_VSYNC.vsync_count_reg[4]_i_1_n_7 }),
        .S(\DET_VSYNC.vsync_count_reg [7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.vsync_count_reg[5] 
       (.C(clk),
        .CE(vsync_count),
        .D(\DET_VSYNC.vsync_count_reg[4]_i_1_n_6 ),
        .Q(\DET_VSYNC.vsync_count_reg [5]),
        .R(\DET_VSYNC.vsync_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.vsync_count_reg[6] 
       (.C(clk),
        .CE(vsync_count),
        .D(\DET_VSYNC.vsync_count_reg[4]_i_1_n_5 ),
        .Q(\DET_VSYNC.vsync_count_reg [6]),
        .R(\DET_VSYNC.vsync_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.vsync_count_reg[7] 
       (.C(clk),
        .CE(vsync_count),
        .D(\DET_VSYNC.vsync_count_reg[4]_i_1_n_4 ),
        .Q(\DET_VSYNC.vsync_count_reg [7]),
        .R(\DET_VSYNC.vsync_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.vsync_count_reg[8] 
       (.C(clk),
        .CE(vsync_count),
        .D(\DET_VSYNC.vsync_count_reg[8]_i_1_n_7 ),
        .Q(\DET_VSYNC.vsync_count_reg [8]),
        .R(\DET_VSYNC.vsync_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DET_VSYNC.vsync_count_reg[8]_i_1 
       (.CI(\DET_VSYNC.vsync_count_reg[4]_i_1_n_0 ),
        .CO(\NLW_DET_VSYNC.vsync_count_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\DET_VSYNC.vsync_count_reg[8]_i_1_n_4 ,\DET_VSYNC.vsync_count_reg[8]_i_1_n_5 ,\DET_VSYNC.vsync_count_reg[8]_i_1_n_6 ,\DET_VSYNC.vsync_count_reg[8]_i_1_n_7 }),
        .S(\DET_VSYNC.vsync_count_reg [11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.vsync_count_reg[9] 
       (.C(clk),
        .CE(vsync_count),
        .D(\DET_VSYNC.vsync_count_reg[8]_i_1_n_6 ),
        .Q(\DET_VSYNC.vsync_count_reg [9]),
        .R(\DET_VSYNC.vsync_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.vsync_d2_reg 
       (.C(clk),
        .CE(1'b1),
        .D(vsync_d),
        .Q(vsync_d2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \DET_VSYNC.vsync_d_i_1 
       (.I0(\^DET_VSYNC.det_vsync_pol_int_reg_0 ),
        .I1(vsync_in),
        .O(\DET_VSYNC.vsync_d_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.vsync_d_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_VSYNC.vsync_d_i_1_n_0 ),
        .Q(vsync_d),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \DET_VSYNC.vsync_rose_i_1 
       (.I0(vsync_d),
        .I1(vsync_d2),
        .I2(\DET_VSYNC.vsync_rose_reg_n_0 ),
        .O(\DET_VSYNC.vsync_rose_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.vsync_rose_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_VSYNC.vsync_rose_i_1_n_0 ),
        .Q(\DET_VSYNC.vsync_rose_reg_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hEF20)) 
    \DET_VSYNC.vsync_toggled_i_1 
       (.I0(\DET_VSYNC.vsync_rose_reg_n_0 ),
        .I1(vsync_d),
        .I2(vsync_d2),
        .I3(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .O(\DET_VSYNC.vsync_toggled_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DET_VSYNC.vsync_toggled_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\DET_VSYNC.vsync_toggled_i_1_n_0 ),
        .Q(\DET_VSYNC.vsync_toggled_reg_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  VCC VCC_1
       (.P(det_ce));
  LUT5 #(
    .INIT(32'h80000000)) 
    all_lock_i_2
       (.I0(\^active_video_lock_int ),
        .I1(\^hsync_lock_int ),
        .I2(\^vsync_lock_int ),
        .I3(\^hblank_lock_int ),
        .I4(\^vblank_lock_int ),
        .O(intr_status_int1));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT5 #(
    .INIT(32'hFF404040)) 
    \det_hactive_start_int[11]_i_1 
       (.I0(hblank_count),
        .I1(hblank_d2),
        .I2(\DET_HBLANK.hblank_toggled_reg_n_0 ),
        .I3(\det_hactive_start_int[11]_i_2_n_0 ),
        .I4(\DET_HACTIVE.active_video_toggled_reg_n_0 ),
        .O(det_hactive_start_int));
  LUT2 #(
    .INIT(4'h2)) 
    \det_hactive_start_int[11]_i_2 
       (.I0(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .I1(active_video_d2),
        .O(\det_hactive_start_int[11]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_hactive_start_int_reg[0] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(L[11]),
        .Q(\det_hactive_start_int_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hactive_start_int_reg[10] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(L[1]),
        .Q(\det_hactive_start_int_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hactive_start_int_reg[11] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(L[0]),
        .Q(\det_hactive_start_int_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hactive_start_int_reg[1] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(L[10]),
        .Q(\det_hactive_start_int_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hactive_start_int_reg[2] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(L[9]),
        .Q(\det_hactive_start_int_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hactive_start_int_reg[3] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(L[8]),
        .Q(\det_hactive_start_int_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hactive_start_int_reg[4] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(L[7]),
        .Q(\det_hactive_start_int_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hactive_start_int_reg[5] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(L[6]),
        .Q(\det_hactive_start_int_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hactive_start_int_reg[6] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(L[5]),
        .Q(\det_hactive_start_int_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hactive_start_int_reg[7] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(L[4]),
        .Q(\det_hactive_start_int_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hactive_start_int_reg[8] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(L[3]),
        .Q(\det_hactive_start_int_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hactive_start_int_reg[9] 
       (.C(clk),
        .CE(det_hactive_start_int),
        .D(L[2]),
        .Q(\det_hactive_start_int_reg_n_0_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 det_hbp_start_int20_carry
       (.CI(1'b0),
        .CO({det_hbp_start_int20_carry_n_0,NLW_det_hbp_start_int20_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\DET_HSYNC.det_hbp_start_int_reg_n_0_[3] ,\DET_HSYNC.det_hbp_start_int_reg_n_0_[2] ,\DET_HSYNC.det_hbp_start_int_reg_n_0_[1] ,\DET_HSYNC.det_hbp_start_int_reg_n_0_[0] }),
        .O(det_hbp_start_int2[3:0]),
        .S({det_hbp_start_int20_carry_i_1_n_0,det_hbp_start_int20_carry_i_2_n_0,det_hbp_start_int20_carry_i_3_n_0,det_hbp_start_int20_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 det_hbp_start_int20_carry__0
       (.CI(det_hbp_start_int20_carry_n_0),
        .CO({det_hbp_start_int20_carry__0_n_0,NLW_det_hbp_start_int20_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\DET_HSYNC.det_hbp_start_int_reg_n_0_[7] ,\DET_HSYNC.det_hbp_start_int_reg_n_0_[6] ,\DET_HSYNC.det_hbp_start_int_reg_n_0_[5] ,\DET_HSYNC.det_hbp_start_int_reg_n_0_[4] }),
        .O(det_hbp_start_int2[7:4]),
        .S({det_hbp_start_int20_carry__0_i_1_n_0,det_hbp_start_int20_carry__0_i_2_n_0,det_hbp_start_int20_carry__0_i_3_n_0,det_hbp_start_int20_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h569A)) 
    det_hbp_start_int20_carry__0_i_1
       (.I0(\DET_HSYNC.det_hbp_start_int_reg_n_0_[7] ),
        .I1(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .I2(\^time_status_regs[6] [7]),
        .I3(\^det_hfp_start_int2_reg[11]_0 [7]),
        .O(det_hbp_start_int20_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h569A)) 
    det_hbp_start_int20_carry__0_i_2
       (.I0(\DET_HSYNC.det_hbp_start_int_reg_n_0_[6] ),
        .I1(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .I2(\^time_status_regs[6] [6]),
        .I3(\^det_hfp_start_int2_reg[11]_0 [6]),
        .O(det_hbp_start_int20_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h569A)) 
    det_hbp_start_int20_carry__0_i_3
       (.I0(\DET_HSYNC.det_hbp_start_int_reg_n_0_[5] ),
        .I1(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .I2(\^time_status_regs[6] [5]),
        .I3(\^det_hfp_start_int2_reg[11]_0 [5]),
        .O(det_hbp_start_int20_carry__0_i_3_n_0));
  (* \PinAttr:I3:HOLD_DETOUR  = "155" *) 
  LUT4 #(
    .INIT(16'h569A)) 
    det_hbp_start_int20_carry__0_i_4
       (.I0(\DET_HSYNC.det_hbp_start_int_reg_n_0_[4] ),
        .I1(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .I2(\^time_status_regs[6] [4]),
        .I3(\^det_hfp_start_int2_reg[11]_0 [4]),
        .O(det_hbp_start_int20_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 det_hbp_start_int20_carry__1
       (.CI(det_hbp_start_int20_carry__0_n_0),
        .CO(NLW_det_hbp_start_int20_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\DET_HSYNC.det_hbp_start_int_reg_n_0_[10] ,\DET_HSYNC.det_hbp_start_int_reg_n_0_[9] ,\DET_HSYNC.det_hbp_start_int_reg_n_0_[8] }),
        .O(det_hbp_start_int2[11:8]),
        .S({det_hbp_start_int20_carry__1_i_1_n_0,det_hbp_start_int20_carry__1_i_2_n_0,det_hbp_start_int20_carry__1_i_3_n_0,det_hbp_start_int20_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'h569A)) 
    det_hbp_start_int20_carry__1_i_1
       (.I0(\DET_HSYNC.det_hbp_start_int_reg_n_0_[11] ),
        .I1(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .I2(\^time_status_regs[6] [11]),
        .I3(\^det_hfp_start_int2_reg[11]_0 [11]),
        .O(det_hbp_start_int20_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h569A)) 
    det_hbp_start_int20_carry__1_i_2
       (.I0(\DET_HSYNC.det_hbp_start_int_reg_n_0_[10] ),
        .I1(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .I2(\^time_status_regs[6] [10]),
        .I3(\^det_hfp_start_int2_reg[11]_0 [10]),
        .O(det_hbp_start_int20_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h569A)) 
    det_hbp_start_int20_carry__1_i_3
       (.I0(\DET_HSYNC.det_hbp_start_int_reg_n_0_[9] ),
        .I1(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .I2(\^time_status_regs[6] [9]),
        .I3(\^det_hfp_start_int2_reg[11]_0 [9]),
        .O(det_hbp_start_int20_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h569A)) 
    det_hbp_start_int20_carry__1_i_4
       (.I0(\DET_HSYNC.det_hbp_start_int_reg_n_0_[8] ),
        .I1(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .I2(\^time_status_regs[6] [8]),
        .I3(\^det_hfp_start_int2_reg[11]_0 [8]),
        .O(det_hbp_start_int20_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h569A)) 
    det_hbp_start_int20_carry_i_1
       (.I0(\DET_HSYNC.det_hbp_start_int_reg_n_0_[3] ),
        .I1(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .I2(\^time_status_regs[6] [3]),
        .I3(\^det_hfp_start_int2_reg[11]_0 [3]),
        .O(det_hbp_start_int20_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h569A)) 
    det_hbp_start_int20_carry_i_2
       (.I0(\DET_HSYNC.det_hbp_start_int_reg_n_0_[2] ),
        .I1(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .I2(\^time_status_regs[6] [2]),
        .I3(\^det_hfp_start_int2_reg[11]_0 [2]),
        .O(det_hbp_start_int20_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h569A)) 
    det_hbp_start_int20_carry_i_3
       (.I0(\DET_HSYNC.det_hbp_start_int_reg_n_0_[1] ),
        .I1(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .I2(\^time_status_regs[6] [1]),
        .I3(\^det_hfp_start_int2_reg[11]_0 [1]),
        .O(det_hbp_start_int20_carry_i_3_n_0));
  (* \PinAttr:I3:HOLD_DETOUR  = "155" *) 
  LUT4 #(
    .INIT(16'h569A)) 
    det_hbp_start_int20_carry_i_4
       (.I0(\DET_HSYNC.det_hbp_start_int_reg_n_0_[0] ),
        .I1(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .I2(\^time_status_regs[6] [0]),
        .I3(\^det_hfp_start_int2_reg[11]_0 [0]),
        .O(det_hbp_start_int20_carry_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hbp_start_int2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(det_hbp_start_int2[0]),
        .Q(\^time_status_regs[6] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hbp_start_int2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(det_hbp_start_int2[10]),
        .Q(\^time_status_regs[6] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hbp_start_int2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(det_hbp_start_int2[11]),
        .Q(\^time_status_regs[6] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hbp_start_int2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(det_hbp_start_int2[1]),
        .Q(\^time_status_regs[6] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hbp_start_int2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(det_hbp_start_int2[2]),
        .Q(\^time_status_regs[6] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hbp_start_int2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(det_hbp_start_int2[3]),
        .Q(\^time_status_regs[6] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hbp_start_int2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(det_hbp_start_int2[4]),
        .Q(\^time_status_regs[6] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hbp_start_int2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(det_hbp_start_int2[5]),
        .Q(\^time_status_regs[6] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hbp_start_int2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(det_hbp_start_int2[6]),
        .Q(\^time_status_regs[6] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hbp_start_int2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(det_hbp_start_int2[7]),
        .Q(\^time_status_regs[6] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hbp_start_int2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(det_hbp_start_int2[8]),
        .Q(\^time_status_regs[6] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hbp_start_int2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(det_hbp_start_int2[9]),
        .Q(\^time_status_regs[6] [21]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hfp_start_int2[0]_i_1 
       (.I0(minusOp[0]),
        .I1(minusOp_carry_n_7),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hfp_start_int2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hfp_start_int2[10]_i_1 
       (.I0(minusOp[10]),
        .I1(minusOp_carry__1_n_5),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hfp_start_int2[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hfp_start_int2[11]_i_1 
       (.I0(minusOp[11]),
        .I1(minusOp_carry__1_n_4),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hfp_start_int2[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hfp_start_int2[1]_i_1 
       (.I0(minusOp[1]),
        .I1(minusOp_carry_n_6),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hfp_start_int2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hfp_start_int2[2]_i_1 
       (.I0(minusOp[2]),
        .I1(minusOp_carry_n_5),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hfp_start_int2[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hfp_start_int2[3]_i_1 
       (.I0(minusOp[3]),
        .I1(minusOp_carry_n_4),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hfp_start_int2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hfp_start_int2[4]_i_1 
       (.I0(minusOp[4]),
        .I1(minusOp_carry__0_n_7),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hfp_start_int2[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hfp_start_int2[5]_i_1 
       (.I0(minusOp[5]),
        .I1(minusOp_carry__0_n_6),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hfp_start_int2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hfp_start_int2[6]_i_1 
       (.I0(minusOp[6]),
        .I1(minusOp_carry__0_n_5),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hfp_start_int2[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hfp_start_int2[7]_i_1 
       (.I0(minusOp[7]),
        .I1(minusOp_carry__0_n_4),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hfp_start_int2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hfp_start_int2[8]_i_1 
       (.I0(minusOp[8]),
        .I1(minusOp_carry__1_n_7),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hfp_start_int2[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hfp_start_int2[9]_i_1 
       (.I0(minusOp[9]),
        .I1(minusOp_carry__1_n_6),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hfp_start_int2[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hfp_start_int2[0]_i_1_n_0 ),
        .Q(\^det_hfp_start_int2_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hfp_start_int2[10]_i_1_n_0 ),
        .Q(\^det_hfp_start_int2_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hfp_start_int2[11]_i_1_n_0 ),
        .Q(\^det_hfp_start_int2_reg[11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hfp_start_int2[1]_i_1_n_0 ),
        .Q(\^det_hfp_start_int2_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hfp_start_int2[2]_i_1_n_0 ),
        .Q(\^det_hfp_start_int2_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hfp_start_int2[3]_i_1_n_0 ),
        .Q(\^det_hfp_start_int2_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hfp_start_int2[4]_i_1_n_0 ),
        .Q(\^det_hfp_start_int2_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hfp_start_int2[5]_i_1_n_0 ),
        .Q(\^det_hfp_start_int2_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hfp_start_int2[6]_i_1_n_0 ),
        .Q(\^det_hfp_start_int2_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hfp_start_int2[7]_i_1_n_0 ),
        .Q(\^det_hfp_start_int2_reg[11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hfp_start_int2[8]_i_1_n_0 ),
        .Q(\^det_hfp_start_int2_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hfp_start_int2[9]_i_1_n_0 ),
        .Q(\^det_hfp_start_int2_reg[11]_0 [9]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT5 #(
    .INIT(32'hFF404040)) 
    \det_hfp_start_int[11]_i_1 
       (.I0(hblank_d2),
        .I1(hblank_count),
        .I2(\DET_HBLANK.hblank_toggled_reg_n_0 ),
        .I3(\det_hfp_start_int[11]_i_2_n_0 ),
        .I4(\DET_HACTIVE.active_video_toggled_reg_n_0 ),
        .O(det_hfp_start_int));
  LUT2 #(
    .INIT(4'h2)) 
    \det_hfp_start_int[11]_i_2 
       (.I0(active_video_d2),
        .I1(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .O(\det_hfp_start_int[11]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int_reg[0] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(L[11]),
        .Q(\det_hfp_start_int_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int_reg[10] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(L[1]),
        .Q(\det_hfp_start_int_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int_reg[11] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(L[0]),
        .Q(\det_hfp_start_int_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int_reg[1] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(L[10]),
        .Q(\det_hfp_start_int_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int_reg[2] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(L[9]),
        .Q(\det_hfp_start_int_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int_reg[3] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(L[8]),
        .Q(\det_hfp_start_int_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int_reg[4] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(L[7]),
        .Q(\det_hfp_start_int_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int_reg[5] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(L[6]),
        .Q(\det_hfp_start_int_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int_reg[6] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(L[5]),
        .Q(\det_hfp_start_int_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int_reg[7] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(L[4]),
        .Q(\det_hfp_start_int_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int_reg[8] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(L[3]),
        .Q(\det_hfp_start_int_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hfp_start_int_reg[9] 
       (.C(clk),
        .CE(det_hfp_start_int),
        .D(L[2]),
        .Q(\det_hfp_start_int_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hsync_start_int2[0]_i_1 
       (.I0(\plusOp_inferred__0/i__carry_n_7 ),
        .I1(minusOp[0]),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hsync_start_int2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hsync_start_int2[10]_i_1 
       (.I0(\plusOp_inferred__0/i__carry__1_n_5 ),
        .I1(minusOp[10]),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hsync_start_int2[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hsync_start_int2[11]_i_1 
       (.I0(\plusOp_inferred__0/i__carry__1_n_4 ),
        .I1(minusOp[11]),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hsync_start_int2[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hsync_start_int2[1]_i_1 
       (.I0(\plusOp_inferred__0/i__carry_n_6 ),
        .I1(minusOp[1]),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hsync_start_int2[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hsync_start_int2[2]_i_1 
       (.I0(\plusOp_inferred__0/i__carry_n_5 ),
        .I1(minusOp[2]),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hsync_start_int2[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hsync_start_int2[3]_i_1 
       (.I0(\plusOp_inferred__0/i__carry_n_4 ),
        .I1(minusOp[3]),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hsync_start_int2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hsync_start_int2[4]_i_1 
       (.I0(\plusOp_inferred__0/i__carry__0_n_7 ),
        .I1(minusOp[4]),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hsync_start_int2[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hsync_start_int2[5]_i_1 
       (.I0(\plusOp_inferred__0/i__carry__0_n_6 ),
        .I1(minusOp[5]),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hsync_start_int2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hsync_start_int2[6]_i_1 
       (.I0(\plusOp_inferred__0/i__carry__0_n_5 ),
        .I1(minusOp[6]),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hsync_start_int2[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hsync_start_int2[7]_i_1 
       (.I0(\plusOp_inferred__0/i__carry__0_n_4 ),
        .I1(minusOp[7]),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hsync_start_int2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hsync_start_int2[8]_i_1 
       (.I0(\plusOp_inferred__0/i__carry__1_n_7 ),
        .I1(minusOp[8]),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hsync_start_int2[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_hsync_start_int2[9]_i_1 
       (.I0(\plusOp_inferred__0/i__carry__1_n_6 ),
        .I1(minusOp[9]),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_hsync_start_int2[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_hsync_start_int2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hsync_start_int2[0]_i_1_n_0 ),
        .Q(\^time_status_regs[6] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hsync_start_int2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hsync_start_int2[10]_i_1_n_0 ),
        .Q(\^time_status_regs[6] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hsync_start_int2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hsync_start_int2[11]_i_1_n_0 ),
        .Q(\^time_status_regs[6] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hsync_start_int2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hsync_start_int2[1]_i_1_n_0 ),
        .Q(\^time_status_regs[6] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hsync_start_int2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hsync_start_int2[2]_i_1_n_0 ),
        .Q(\^time_status_regs[6] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hsync_start_int2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hsync_start_int2[3]_i_1_n_0 ),
        .Q(\^time_status_regs[6] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hsync_start_int2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hsync_start_int2[4]_i_1_n_0 ),
        .Q(\^time_status_regs[6] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hsync_start_int2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hsync_start_int2[5]_i_1_n_0 ),
        .Q(\^time_status_regs[6] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hsync_start_int2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hsync_start_int2[6]_i_1_n_0 ),
        .Q(\^time_status_regs[6] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hsync_start_int2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hsync_start_int2[7]_i_1_n_0 ),
        .Q(\^time_status_regs[6] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hsync_start_int2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hsync_start_int2[8]_i_1_n_0 ),
        .Q(\^time_status_regs[6] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_hsync_start_int2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_hsync_start_int2[9]_i_1_n_0 ),
        .Q(\^time_status_regs[6] [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \det_htotal_int2[0]_i_1 
       (.I0(det_htotal_int[0]),
        .O(plusOp[0]));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\^Q [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(plusOp[10]),
        .Q(\^Q [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(plusOp[11]),
        .Q(\^Q [11]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \det_htotal_int2_reg[11]_i_1 
       (.CI(\det_htotal_int2_reg[8]_i_1_n_0 ),
        .CO(\NLW_det_htotal_int2_reg[11]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_det_htotal_int2_reg[11]_i_1_O_UNCONNECTED [3],plusOp[11:9]}),
        .S({1'b0,det_htotal_int[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\^Q [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\^Q [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\^Q [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(\^Q [4]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \det_htotal_int2_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\det_htotal_int2_reg[4]_i_1_n_0 ,\NLW_det_htotal_int2_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(det_htotal_int[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S(det_htotal_int[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(\^Q [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(plusOp[6]),
        .Q(\^Q [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(plusOp[7]),
        .Q(\^Q [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(plusOp[8]),
        .Q(\^Q [8]),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \det_htotal_int2_reg[8]_i_1 
       (.CI(\det_htotal_int2_reg[4]_i_1_n_0 ),
        .CO({\det_htotal_int2_reg[8]_i_1_n_0 ,\NLW_det_htotal_int2_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S(det_htotal_int[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(plusOp[9]),
        .Q(\^Q [9]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT5 #(
    .INIT(32'h000009F9)) 
    \det_htotal_int[11]_i_2 
       (.I0(hsync_in),
        .I1(\^DET_HSYNC.det_hsync_pol_int_reg_0 ),
        .I2(\DET_HBLANK.hblank_toggled_reg_n_0 ),
        .I3(\^DET_HBLANK.det_hblank_pol_int_reg_0 ),
        .I4(line_end_d_reg_n_0),
        .O(found_eof));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int_reg[0] 
       (.C(clk),
        .CE(found_eof),
        .D(L[11]),
        .Q(det_htotal_int[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int_reg[10] 
       (.C(clk),
        .CE(found_eof),
        .D(L[1]),
        .Q(det_htotal_int[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int_reg[11] 
       (.C(clk),
        .CE(found_eof),
        .D(L[0]),
        .Q(det_htotal_int[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int_reg[1] 
       (.C(clk),
        .CE(found_eof),
        .D(L[10]),
        .Q(det_htotal_int[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int_reg[2] 
       (.C(clk),
        .CE(found_eof),
        .D(L[9]),
        .Q(det_htotal_int[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int_reg[3] 
       (.C(clk),
        .CE(found_eof),
        .D(L[8]),
        .Q(det_htotal_int[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int_reg[4] 
       (.C(clk),
        .CE(found_eof),
        .D(L[7]),
        .Q(det_htotal_int[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int_reg[5] 
       (.C(clk),
        .CE(found_eof),
        .D(L[6]),
        .Q(det_htotal_int[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int_reg[6] 
       (.C(clk),
        .CE(found_eof),
        .D(L[5]),
        .Q(det_htotal_int[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int_reg[7] 
       (.C(clk),
        .CE(found_eof),
        .D(L[4]),
        .Q(det_htotal_int[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int_reg[8] 
       (.C(clk),
        .CE(found_eof),
        .D(L[3]),
        .Q(det_htotal_int[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_htotal_int_reg[9] 
       (.C(clk),
        .CE(found_eof),
        .D(L[2]),
        .Q(det_htotal_int[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 det_v0active_start_hori_int20_carry
       (.CI(1'b0),
        .CO({det_v0active_start_hori_int20_carry_n_0,NLW_det_v0active_start_hori_int20_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\det_v0active_start_hori_int_reg_n_0_[0] ),
        .DI({\det_v0active_start_hori_int_reg_n_0_[3] ,\det_v0active_start_hori_int_reg_n_0_[2] ,\det_v0active_start_hori_int_reg_n_0_[1] ,det_v0active_start_hori_int20_carry_i_1_n_0}),
        .O(det_v0active_start_hori_int2[3:0]),
        .S({det_v0active_start_hori_int20_carry_i_2_n_0,det_v0active_start_hori_int20_carry_i_3_n_0,det_v0active_start_hori_int20_carry_i_4_n_0,det_v0active_start_hori_int20_carry_i_5_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 det_v0active_start_hori_int20_carry__0
       (.CI(det_v0active_start_hori_int20_carry_n_0),
        .CO({det_v0active_start_hori_int20_carry__0_n_0,NLW_det_v0active_start_hori_int20_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\det_v0active_start_hori_int_reg_n_0_[7] ,\det_v0active_start_hori_int_reg_n_0_[6] ,\det_v0active_start_hori_int_reg_n_0_[5] ,\det_v0active_start_hori_int_reg_n_0_[4] }),
        .O(det_v0active_start_hori_int2[7:4]),
        .S({det_v0active_start_hori_int20_carry__0_i_1_n_0,det_v0active_start_hori_int20_carry__0_i_2_n_0,det_v0active_start_hori_int20_carry__0_i_3_n_0,det_v0active_start_hori_int20_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0active_start_hori_int20_carry__0_i_1
       (.I0(\ltOp_inferred__2/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[7] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [7]),
        .I3(\det_v0active_start_hori_int_reg_n_0_[7] ),
        .O(det_v0active_start_hori_int20_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0active_start_hori_int20_carry__0_i_2
       (.I0(\ltOp_inferred__2/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[6] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [6]),
        .I3(\det_v0active_start_hori_int_reg_n_0_[6] ),
        .O(det_v0active_start_hori_int20_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0active_start_hori_int20_carry__0_i_3
       (.I0(\ltOp_inferred__2/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[5] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [5]),
        .I3(\det_v0active_start_hori_int_reg_n_0_[5] ),
        .O(det_v0active_start_hori_int20_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0active_start_hori_int20_carry__0_i_4
       (.I0(\ltOp_inferred__2/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[4] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [4]),
        .I3(\det_v0active_start_hori_int_reg_n_0_[4] ),
        .O(det_v0active_start_hori_int20_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 det_v0active_start_hori_int20_carry__1
       (.CI(det_v0active_start_hori_int20_carry__0_n_0),
        .CO(NLW_det_v0active_start_hori_int20_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\det_v0active_start_hori_int_reg_n_0_[10] ,\det_v0active_start_hori_int_reg_n_0_[9] ,\det_v0active_start_hori_int_reg_n_0_[8] }),
        .O(det_v0active_start_hori_int2[11:8]),
        .S({det_v0active_start_hori_int20_carry__1_i_1_n_0,det_v0active_start_hori_int20_carry__1_i_2_n_0,det_v0active_start_hori_int20_carry__1_i_3_n_0,det_v0active_start_hori_int20_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0active_start_hori_int20_carry__1_i_1
       (.I0(\ltOp_inferred__2/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[11] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [11]),
        .I3(\det_v0active_start_hori_int_reg_n_0_[11] ),
        .O(det_v0active_start_hori_int20_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0active_start_hori_int20_carry__1_i_2
       (.I0(\ltOp_inferred__2/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[10] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [10]),
        .I3(\det_v0active_start_hori_int_reg_n_0_[10] ),
        .O(det_v0active_start_hori_int20_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0active_start_hori_int20_carry__1_i_3
       (.I0(\ltOp_inferred__2/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[9] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [9]),
        .I3(\det_v0active_start_hori_int_reg_n_0_[9] ),
        .O(det_v0active_start_hori_int20_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0active_start_hori_int20_carry__1_i_4
       (.I0(\ltOp_inferred__2/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[8] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [8]),
        .I3(\det_v0active_start_hori_int_reg_n_0_[8] ),
        .O(det_v0active_start_hori_int20_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    det_v0active_start_hori_int20_carry_i_1
       (.I0(\ltOp_inferred__2/i__carry__0_n_2 ),
        .O(det_v0active_start_hori_int20_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0active_start_hori_int20_carry_i_2
       (.I0(\ltOp_inferred__2/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[3] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [3]),
        .I3(\det_v0active_start_hori_int_reg_n_0_[3] ),
        .O(det_v0active_start_hori_int20_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0active_start_hori_int20_carry_i_3
       (.I0(\ltOp_inferred__2/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[2] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [2]),
        .I3(\det_v0active_start_hori_int_reg_n_0_[2] ),
        .O(det_v0active_start_hori_int20_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0active_start_hori_int20_carry_i_4
       (.I0(\ltOp_inferred__2/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[1] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [1]),
        .I3(\det_v0active_start_hori_int_reg_n_0_[1] ),
        .O(det_v0active_start_hori_int20_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    det_v0active_start_hori_int20_carry_i_5
       (.I0(\ltOp_inferred__2/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[0] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [0]),
        .O(det_v0active_start_hori_int20_carry_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0active_start_hori_int2[0]),
        .Q(\^time_status_regs[7] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0active_start_hori_int2[10]),
        .Q(\^time_status_regs[7] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0active_start_hori_int2[11]),
        .Q(\^time_status_regs[7] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0active_start_hori_int2[1]),
        .Q(\^time_status_regs[7] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0active_start_hori_int2[2]),
        .Q(\^time_status_regs[7] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0active_start_hori_int2[3]),
        .Q(\^time_status_regs[7] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0active_start_hori_int2[4]),
        .Q(\^time_status_regs[7] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0active_start_hori_int2[5]),
        .Q(\^time_status_regs[7] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0active_start_hori_int2[6]),
        .Q(\^time_status_regs[7] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0active_start_hori_int2[7]),
        .Q(\^time_status_regs[7] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0active_start_hori_int2[8]),
        .Q(\^time_status_regs[7] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0active_start_hori_int2[9]),
        .Q(\^time_status_regs[7] [21]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \det_v0active_start_hori_int[11]_i_1 
       (.I0(active_line_d),
        .I1(\DET_VACTIVE.active_line_reg_n_0 ),
        .I2(found_eof),
        .I3(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_v0active_start_hori_int[11]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \det_v0active_start_hori_int[11]_i_2 
       (.I0(vblank_d2),
        .I1(vblank_d),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(det_v0active_start_hori_int));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int_reg[0] 
       (.C(clk),
        .CE(det_v0active_start_hori_int),
        .D(L[11]),
        .Q(\det_v0active_start_hori_int_reg_n_0_[0] ),
        .R(\det_v0active_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int_reg[10] 
       (.C(clk),
        .CE(det_v0active_start_hori_int),
        .D(L[1]),
        .Q(\det_v0active_start_hori_int_reg_n_0_[10] ),
        .R(\det_v0active_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int_reg[11] 
       (.C(clk),
        .CE(det_v0active_start_hori_int),
        .D(L[0]),
        .Q(\det_v0active_start_hori_int_reg_n_0_[11] ),
        .R(\det_v0active_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int_reg[1] 
       (.C(clk),
        .CE(det_v0active_start_hori_int),
        .D(L[10]),
        .Q(\det_v0active_start_hori_int_reg_n_0_[1] ),
        .R(\det_v0active_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int_reg[2] 
       (.C(clk),
        .CE(det_v0active_start_hori_int),
        .D(L[9]),
        .Q(\det_v0active_start_hori_int_reg_n_0_[2] ),
        .R(\det_v0active_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int_reg[3] 
       (.C(clk),
        .CE(det_v0active_start_hori_int),
        .D(L[8]),
        .Q(\det_v0active_start_hori_int_reg_n_0_[3] ),
        .R(\det_v0active_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int_reg[4] 
       (.C(clk),
        .CE(det_v0active_start_hori_int),
        .D(L[7]),
        .Q(\det_v0active_start_hori_int_reg_n_0_[4] ),
        .R(\det_v0active_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int_reg[5] 
       (.C(clk),
        .CE(det_v0active_start_hori_int),
        .D(L[6]),
        .Q(\det_v0active_start_hori_int_reg_n_0_[5] ),
        .R(\det_v0active_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int_reg[6] 
       (.C(clk),
        .CE(det_v0active_start_hori_int),
        .D(L[5]),
        .Q(\det_v0active_start_hori_int_reg_n_0_[6] ),
        .R(\det_v0active_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int_reg[7] 
       (.C(clk),
        .CE(det_v0active_start_hori_int),
        .D(L[4]),
        .Q(\det_v0active_start_hori_int_reg_n_0_[7] ),
        .R(\det_v0active_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int_reg[8] 
       (.C(clk),
        .CE(det_v0active_start_hori_int),
        .D(L[3]),
        .Q(\det_v0active_start_hori_int_reg_n_0_[8] ),
        .R(\det_v0active_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_hori_int_reg[9] 
       (.C(clk),
        .CE(det_v0active_start_hori_int),
        .D(L[2]),
        .Q(\det_v0active_start_hori_int_reg_n_0_[9] ),
        .R(\det_v0active_start_hori_int[11]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT5 #(
    .INIT(32'hFF400040)) 
    \det_v0active_start_int[11]_i_1 
       (.I0(active_line_d),
        .I1(\DET_VACTIVE.active_line_reg_n_0 ),
        .I2(found_eof),
        .I3(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .I4(\det_v0active_start_int[11]_i_2_n_0 ),
        .O(det_v0active_start_int));
  LUT2 #(
    .INIT(4'h2)) 
    \det_v0active_start_int[11]_i_2 
       (.I0(vblank_d2),
        .I1(vblank_d),
        .O(\det_v0active_start_int[11]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_int_reg[0] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(v_count_reg[0]),
        .Q(\det_v0active_start_int_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_int_reg[10] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(v_count_reg[10]),
        .Q(\det_v0active_start_int_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_int_reg[11] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(v_count_reg[11]),
        .Q(\det_v0active_start_int_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_int_reg[1] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(v_count_reg[1]),
        .Q(\det_v0active_start_int_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_int_reg[2] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(v_count_reg[2]),
        .Q(\det_v0active_start_int_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_int_reg[3] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(v_count_reg[3]),
        .Q(\det_v0active_start_int_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_int_reg[4] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(v_count_reg[4]),
        .Q(\det_v0active_start_int_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_int_reg[5] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(v_count_reg[5]),
        .Q(\det_v0active_start_int_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_int_reg[6] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(v_count_reg[6]),
        .Q(\det_v0active_start_int_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_int_reg[7] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(v_count_reg[7]),
        .Q(\det_v0active_start_int_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_int_reg[8] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(v_count_reg[8]),
        .Q(\det_v0active_start_int_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0active_start_int_reg[9] 
       (.C(clk),
        .CE(det_v0active_start_int),
        .D(v_count_reg[9]),
        .Q(\det_v0active_start_int_reg_n_0_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 det_v0bp_start_hori_int20_carry
       (.CI(1'b0),
        .CO({det_v0bp_start_hori_int20_carry_n_0,NLW_det_v0bp_start_hori_int20_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(det_v0bp_start_hori_int__0[0]),
        .DI({det_v0bp_start_hori_int__0[3:1],det_v0bp_start_hori_int20_carry_i_1_n_0}),
        .O(det_v0bp_start_hori_int2[3:0]),
        .S({det_v0bp_start_hori_int20_carry_i_2_n_0,det_v0bp_start_hori_int20_carry_i_3_n_0,det_v0bp_start_hori_int20_carry_i_4_n_0,det_v0bp_start_hori_int20_carry_i_5_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 det_v0bp_start_hori_int20_carry__0
       (.CI(det_v0bp_start_hori_int20_carry_n_0),
        .CO({det_v0bp_start_hori_int20_carry__0_n_0,NLW_det_v0bp_start_hori_int20_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(det_v0bp_start_hori_int__0[7:4]),
        .O(det_v0bp_start_hori_int2[7:4]),
        .S({det_v0bp_start_hori_int20_carry__0_i_1_n_0,det_v0bp_start_hori_int20_carry__0_i_2_n_0,det_v0bp_start_hori_int20_carry__0_i_3_n_0,det_v0bp_start_hori_int20_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0bp_start_hori_int20_carry__0_i_1
       (.I0(\ltOp_inferred__0/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[7] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [7]),
        .I3(det_v0bp_start_hori_int__0[7]),
        .O(det_v0bp_start_hori_int20_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0bp_start_hori_int20_carry__0_i_2
       (.I0(\ltOp_inferred__0/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[6] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [6]),
        .I3(det_v0bp_start_hori_int__0[6]),
        .O(det_v0bp_start_hori_int20_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0bp_start_hori_int20_carry__0_i_3
       (.I0(\ltOp_inferred__0/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[5] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [5]),
        .I3(det_v0bp_start_hori_int__0[5]),
        .O(det_v0bp_start_hori_int20_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0bp_start_hori_int20_carry__0_i_4
       (.I0(\ltOp_inferred__0/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[4] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [4]),
        .I3(det_v0bp_start_hori_int__0[4]),
        .O(det_v0bp_start_hori_int20_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 det_v0bp_start_hori_int20_carry__1
       (.CI(det_v0bp_start_hori_int20_carry__0_n_0),
        .CO(NLW_det_v0bp_start_hori_int20_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,det_v0bp_start_hori_int__0[10:8]}),
        .O(det_v0bp_start_hori_int2[11:8]),
        .S({det_v0bp_start_hori_int20_carry__1_i_1_n_0,det_v0bp_start_hori_int20_carry__1_i_2_n_0,det_v0bp_start_hori_int20_carry__1_i_3_n_0,det_v0bp_start_hori_int20_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0bp_start_hori_int20_carry__1_i_1
       (.I0(\ltOp_inferred__0/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[11] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [11]),
        .I3(det_v0bp_start_hori_int__0[11]),
        .O(det_v0bp_start_hori_int20_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0bp_start_hori_int20_carry__1_i_2
       (.I0(\ltOp_inferred__0/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[10] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [10]),
        .I3(det_v0bp_start_hori_int__0[10]),
        .O(det_v0bp_start_hori_int20_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0bp_start_hori_int20_carry__1_i_3
       (.I0(\ltOp_inferred__0/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[9] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [9]),
        .I3(det_v0bp_start_hori_int__0[9]),
        .O(det_v0bp_start_hori_int20_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0bp_start_hori_int20_carry__1_i_4
       (.I0(\ltOp_inferred__0/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[8] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [8]),
        .I3(det_v0bp_start_hori_int__0[8]),
        .O(det_v0bp_start_hori_int20_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    det_v0bp_start_hori_int20_carry_i_1
       (.I0(\ltOp_inferred__0/i__carry__0_n_2 ),
        .O(det_v0bp_start_hori_int20_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0bp_start_hori_int20_carry_i_2
       (.I0(\ltOp_inferred__0/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[3] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [3]),
        .I3(det_v0bp_start_hori_int__0[3]),
        .O(det_v0bp_start_hori_int20_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0bp_start_hori_int20_carry_i_3
       (.I0(\ltOp_inferred__0/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[2] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [2]),
        .I3(det_v0bp_start_hori_int__0[2]),
        .O(det_v0bp_start_hori_int20_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0bp_start_hori_int20_carry_i_4
       (.I0(\ltOp_inferred__0/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[1] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [1]),
        .I3(det_v0bp_start_hori_int__0[1]),
        .O(det_v0bp_start_hori_int20_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    det_v0bp_start_hori_int20_carry_i_5
       (.I0(\ltOp_inferred__0/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[0] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [0]),
        .O(det_v0bp_start_hori_int20_carry_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_hori_int2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_hori_int2[0]),
        .Q(\^time_status_regs[9] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_hori_int2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_hori_int2[10]),
        .Q(\^time_status_regs[9] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_hori_int2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_hori_int2[11]),
        .Q(\^time_status_regs[9] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_hori_int2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_hori_int2[1]),
        .Q(\^time_status_regs[9] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_hori_int2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_hori_int2[2]),
        .Q(\^time_status_regs[9] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_hori_int2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_hori_int2[3]),
        .Q(\^time_status_regs[9] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_hori_int2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_hori_int2[4]),
        .Q(\^time_status_regs[9] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_hori_int2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_hori_int2[5]),
        .Q(\^time_status_regs[9] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_hori_int2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_hori_int2[6]),
        .Q(\^time_status_regs[9] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_hori_int2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_hori_int2[7]),
        .Q(\^time_status_regs[9] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_hori_int2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_hori_int2[8]),
        .Q(\^time_status_regs[9] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_hori_int2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_hori_int2[9]),
        .Q(\^time_status_regs[9] [21]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0bp_start_int2[11]_i_2 
       (.I0(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[11] ),
        .O(\det_v0bp_start_int2[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0bp_start_int2[11]_i_3 
       (.I0(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[10] ),
        .O(\det_v0bp_start_int2[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0bp_start_int2[11]_i_4 
       (.I0(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[9] ),
        .O(\det_v0bp_start_int2[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0bp_start_int2[11]_i_5 
       (.I0(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[8] ),
        .O(\det_v0bp_start_int2[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0bp_start_int2[3]_i_2 
       (.I0(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[3] ),
        .O(\det_v0bp_start_int2[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0bp_start_int2[3]_i_3 
       (.I0(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[2] ),
        .O(\det_v0bp_start_int2[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0bp_start_int2[3]_i_4 
       (.I0(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[1] ),
        .O(\det_v0bp_start_int2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \det_v0bp_start_int2[3]_i_5 
       (.I0(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[0] ),
        .I1(\ltOp_inferred__0/i__carry__0_n_2 ),
        .O(\det_v0bp_start_int2[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0bp_start_int2[7]_i_2 
       (.I0(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[7] ),
        .O(\det_v0bp_start_int2[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0bp_start_int2[7]_i_3 
       (.I0(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[6] ),
        .O(\det_v0bp_start_int2[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0bp_start_int2[7]_i_4 
       (.I0(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[5] ),
        .O(\det_v0bp_start_int2[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0bp_start_int2[7]_i_5 
       (.I0(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[4] ),
        .O(\det_v0bp_start_int2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_int2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_int2[0]),
        .Q(\^time_status_regs[8] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_int2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_int2[10]),
        .Q(\^time_status_regs[8] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_int2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_int2[11]),
        .Q(\^time_status_regs[8] [23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \det_v0bp_start_int2_reg[11]_i_1 
       (.CI(\det_v0bp_start_int2_reg[7]_i_1_n_0 ),
        .CO(\NLW_det_v0bp_start_int2_reg[11]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\DET_VSYNC.det_v0bp_start_int_reg_n_0_[10] ,\DET_VSYNC.det_v0bp_start_int_reg_n_0_[9] ,\DET_VSYNC.det_v0bp_start_int_reg_n_0_[8] }),
        .O(det_v0bp_start_int2[11:8]),
        .S({\det_v0bp_start_int2[11]_i_2_n_0 ,\det_v0bp_start_int2[11]_i_3_n_0 ,\det_v0bp_start_int2[11]_i_4_n_0 ,\det_v0bp_start_int2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_int2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_int2[1]),
        .Q(\^time_status_regs[8] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_int2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_int2[2]),
        .Q(\^time_status_regs[8] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_int2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_int2[3]),
        .Q(\^time_status_regs[8] [15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \det_v0bp_start_int2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\det_v0bp_start_int2_reg[3]_i_1_n_0 ,\NLW_det_v0bp_start_int2_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\DET_VSYNC.det_v0bp_start_int_reg_n_0_[3] ,\DET_VSYNC.det_v0bp_start_int_reg_n_0_[2] ,\DET_VSYNC.det_v0bp_start_int_reg_n_0_[1] ,\DET_VSYNC.det_v0bp_start_int_reg_n_0_[0] }),
        .O(det_v0bp_start_int2[3:0]),
        .S({\det_v0bp_start_int2[3]_i_2_n_0 ,\det_v0bp_start_int2[3]_i_3_n_0 ,\det_v0bp_start_int2[3]_i_4_n_0 ,\det_v0bp_start_int2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_int2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_int2[4]),
        .Q(\^time_status_regs[8] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_int2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_int2[5]),
        .Q(\^time_status_regs[8] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_int2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_int2[6]),
        .Q(\^time_status_regs[8] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_int2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_int2[7]),
        .Q(\^time_status_regs[8] [19]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \det_v0bp_start_int2_reg[7]_i_1 
       (.CI(\det_v0bp_start_int2_reg[3]_i_1_n_0 ),
        .CO({\det_v0bp_start_int2_reg[7]_i_1_n_0 ,\NLW_det_v0bp_start_int2_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\DET_VSYNC.det_v0bp_start_int_reg_n_0_[7] ,\DET_VSYNC.det_v0bp_start_int_reg_n_0_[6] ,\DET_VSYNC.det_v0bp_start_int_reg_n_0_[5] ,\DET_VSYNC.det_v0bp_start_int_reg_n_0_[4] }),
        .O(det_v0bp_start_int2[7:4]),
        .S({\det_v0bp_start_int2[7]_i_2_n_0 ,\det_v0bp_start_int2[7]_i_3_n_0 ,\det_v0bp_start_int2[7]_i_4_n_0 ,\det_v0bp_start_int2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_int2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_int2[8]),
        .Q(\^time_status_regs[8] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0bp_start_int2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0bp_start_int2[9]),
        .Q(\^time_status_regs[8] [21]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 det_v0fp_start_hori_int20_carry
       (.CI(1'b0),
        .CO({det_v0fp_start_hori_int20_carry_n_0,NLW_det_v0fp_start_hori_int20_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\det_v0fp_start_hori_int_reg_n_0_[0] ),
        .DI({\det_v0fp_start_hori_int_reg_n_0_[3] ,\det_v0fp_start_hori_int_reg_n_0_[2] ,\det_v0fp_start_hori_int_reg_n_0_[1] ,det_v0fp_start_hori_int20_carry_i_1_n_0}),
        .O(det_v0fp_start_hori_int2[3:0]),
        .S({det_v0fp_start_hori_int20_carry_i_2_n_0,det_v0fp_start_hori_int20_carry_i_3_n_0,det_v0fp_start_hori_int20_carry_i_4_n_0,det_v0fp_start_hori_int20_carry_i_5_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 det_v0fp_start_hori_int20_carry__0
       (.CI(det_v0fp_start_hori_int20_carry_n_0),
        .CO({det_v0fp_start_hori_int20_carry__0_n_0,NLW_det_v0fp_start_hori_int20_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\det_v0fp_start_hori_int_reg_n_0_[7] ,\det_v0fp_start_hori_int_reg_n_0_[6] ,\det_v0fp_start_hori_int_reg_n_0_[5] ,\det_v0fp_start_hori_int_reg_n_0_[4] }),
        .O(det_v0fp_start_hori_int2[7:4]),
        .S({det_v0fp_start_hori_int20_carry__0_i_1_n_0,det_v0fp_start_hori_int20_carry__0_i_2_n_0,det_v0fp_start_hori_int20_carry__0_i_3_n_0,det_v0fp_start_hori_int20_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0fp_start_hori_int20_carry__0_i_1
       (.I0(\ltOp_inferred__1/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[7] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [7]),
        .I3(\det_v0fp_start_hori_int_reg_n_0_[7] ),
        .O(det_v0fp_start_hori_int20_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0fp_start_hori_int20_carry__0_i_2
       (.I0(\ltOp_inferred__1/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[6] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [6]),
        .I3(\det_v0fp_start_hori_int_reg_n_0_[6] ),
        .O(det_v0fp_start_hori_int20_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0fp_start_hori_int20_carry__0_i_3
       (.I0(\ltOp_inferred__1/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[5] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [5]),
        .I3(\det_v0fp_start_hori_int_reg_n_0_[5] ),
        .O(det_v0fp_start_hori_int20_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0fp_start_hori_int20_carry__0_i_4
       (.I0(\ltOp_inferred__1/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[4] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [4]),
        .I3(\det_v0fp_start_hori_int_reg_n_0_[4] ),
        .O(det_v0fp_start_hori_int20_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 det_v0fp_start_hori_int20_carry__1
       (.CI(det_v0fp_start_hori_int20_carry__0_n_0),
        .CO(NLW_det_v0fp_start_hori_int20_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\det_v0fp_start_hori_int_reg_n_0_[10] ,\det_v0fp_start_hori_int_reg_n_0_[9] ,\det_v0fp_start_hori_int_reg_n_0_[8] }),
        .O(det_v0fp_start_hori_int2[11:8]),
        .S({det_v0fp_start_hori_int20_carry__1_i_1_n_0,det_v0fp_start_hori_int20_carry__1_i_2_n_0,det_v0fp_start_hori_int20_carry__1_i_3_n_0,det_v0fp_start_hori_int20_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0fp_start_hori_int20_carry__1_i_1
       (.I0(\ltOp_inferred__1/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[11] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [11]),
        .I3(\det_v0fp_start_hori_int_reg_n_0_[11] ),
        .O(det_v0fp_start_hori_int20_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0fp_start_hori_int20_carry__1_i_2
       (.I0(\ltOp_inferred__1/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[10] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [10]),
        .I3(\det_v0fp_start_hori_int_reg_n_0_[10] ),
        .O(det_v0fp_start_hori_int20_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0fp_start_hori_int20_carry__1_i_3
       (.I0(\ltOp_inferred__1/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[9] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [9]),
        .I3(\det_v0fp_start_hori_int_reg_n_0_[9] ),
        .O(det_v0fp_start_hori_int20_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0fp_start_hori_int20_carry__1_i_4
       (.I0(\ltOp_inferred__1/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[8] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [8]),
        .I3(\det_v0fp_start_hori_int_reg_n_0_[8] ),
        .O(det_v0fp_start_hori_int20_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    det_v0fp_start_hori_int20_carry_i_1
       (.I0(\ltOp_inferred__1/i__carry__0_n_2 ),
        .O(det_v0fp_start_hori_int20_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0fp_start_hori_int20_carry_i_2
       (.I0(\ltOp_inferred__1/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[3] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [3]),
        .I3(\det_v0fp_start_hori_int_reg_n_0_[3] ),
        .O(det_v0fp_start_hori_int20_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0fp_start_hori_int20_carry_i_3
       (.I0(\ltOp_inferred__1/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[2] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [2]),
        .I3(\det_v0fp_start_hori_int_reg_n_0_[2] ),
        .O(det_v0fp_start_hori_int20_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0fp_start_hori_int20_carry_i_4
       (.I0(\ltOp_inferred__1/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[1] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [1]),
        .I3(\det_v0fp_start_hori_int_reg_n_0_[1] ),
        .O(det_v0fp_start_hori_int20_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    det_v0fp_start_hori_int20_carry_i_5
       (.I0(\ltOp_inferred__1/i__carry__0_n_2 ),
        .I1(\det_hactive_start_int_reg_n_0_[0] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [0]),
        .O(det_v0fp_start_hori_int20_carry_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0fp_start_hori_int2[0]),
        .Q(\^time_status_regs[7] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0fp_start_hori_int2[10]),
        .Q(\^time_status_regs[7] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0fp_start_hori_int2[11]),
        .Q(\^time_status_regs[7] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0fp_start_hori_int2[1]),
        .Q(\^time_status_regs[7] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0fp_start_hori_int2[2]),
        .Q(\^time_status_regs[7] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0fp_start_hori_int2[3]),
        .Q(\^time_status_regs[7] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0fp_start_hori_int2[4]),
        .Q(\^time_status_regs[7] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0fp_start_hori_int2[5]),
        .Q(\^time_status_regs[7] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0fp_start_hori_int2[6]),
        .Q(\^time_status_regs[7] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0fp_start_hori_int2[7]),
        .Q(\^time_status_regs[7] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0fp_start_hori_int2[8]),
        .Q(\^time_status_regs[7] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0fp_start_hori_int2[9]),
        .Q(\^time_status_regs[7] [9]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \det_v0fp_start_hori_int[11]_i_1 
       (.I0(found_eof),
        .I1(\DET_VACTIVE.active_line_reg_n_0 ),
        .I2(active_line_d),
        .I3(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(\det_v0fp_start_hori_int[11]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \det_v0fp_start_hori_int[11]_i_2 
       (.I0(vblank_d),
        .I1(vblank_d2),
        .I2(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .O(det_v0fp_start_hori_int));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int_reg[0] 
       (.C(clk),
        .CE(det_v0fp_start_hori_int),
        .D(L[11]),
        .Q(\det_v0fp_start_hori_int_reg_n_0_[0] ),
        .R(\det_v0fp_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int_reg[10] 
       (.C(clk),
        .CE(det_v0fp_start_hori_int),
        .D(L[1]),
        .Q(\det_v0fp_start_hori_int_reg_n_0_[10] ),
        .R(\det_v0fp_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int_reg[11] 
       (.C(clk),
        .CE(det_v0fp_start_hori_int),
        .D(L[0]),
        .Q(\det_v0fp_start_hori_int_reg_n_0_[11] ),
        .R(\det_v0fp_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int_reg[1] 
       (.C(clk),
        .CE(det_v0fp_start_hori_int),
        .D(L[10]),
        .Q(\det_v0fp_start_hori_int_reg_n_0_[1] ),
        .R(\det_v0fp_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int_reg[2] 
       (.C(clk),
        .CE(det_v0fp_start_hori_int),
        .D(L[9]),
        .Q(\det_v0fp_start_hori_int_reg_n_0_[2] ),
        .R(\det_v0fp_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int_reg[3] 
       (.C(clk),
        .CE(det_v0fp_start_hori_int),
        .D(L[8]),
        .Q(\det_v0fp_start_hori_int_reg_n_0_[3] ),
        .R(\det_v0fp_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int_reg[4] 
       (.C(clk),
        .CE(det_v0fp_start_hori_int),
        .D(L[7]),
        .Q(\det_v0fp_start_hori_int_reg_n_0_[4] ),
        .R(\det_v0fp_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int_reg[5] 
       (.C(clk),
        .CE(det_v0fp_start_hori_int),
        .D(L[6]),
        .Q(\det_v0fp_start_hori_int_reg_n_0_[5] ),
        .R(\det_v0fp_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int_reg[6] 
       (.C(clk),
        .CE(det_v0fp_start_hori_int),
        .D(L[5]),
        .Q(\det_v0fp_start_hori_int_reg_n_0_[6] ),
        .R(\det_v0fp_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int_reg[7] 
       (.C(clk),
        .CE(det_v0fp_start_hori_int),
        .D(L[4]),
        .Q(\det_v0fp_start_hori_int_reg_n_0_[7] ),
        .R(\det_v0fp_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int_reg[8] 
       (.C(clk),
        .CE(det_v0fp_start_hori_int),
        .D(L[3]),
        .Q(\det_v0fp_start_hori_int_reg_n_0_[8] ),
        .R(\det_v0fp_start_hori_int[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_hori_int_reg[9] 
       (.C(clk),
        .CE(det_v0fp_start_hori_int),
        .D(L[2]),
        .Q(\det_v0fp_start_hori_int_reg_n_0_[9] ),
        .R(\det_v0fp_start_hori_int[11]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT5 #(
    .INIT(32'hFF200020)) 
    \det_v0fp_start_int[11]_i_1 
       (.I0(found_eof),
        .I1(\DET_VACTIVE.active_line_reg_n_0 ),
        .I2(active_line_d),
        .I3(\DET_VBLANK.vblank_toggled_reg_n_0 ),
        .I4(\det_v0fp_start_int[11]_i_2_n_0 ),
        .O(det_v0fp_start_int));
  LUT2 #(
    .INIT(4'h2)) 
    \det_v0fp_start_int[11]_i_2 
       (.I0(vblank_d),
        .I1(vblank_d2),
        .O(\det_v0fp_start_int[11]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_int_reg[0] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(v_count_reg[0]),
        .Q(\^det_v0fp_start_int_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_int_reg[10] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(v_count_reg[10]),
        .Q(\^det_v0fp_start_int_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_int_reg[11] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(v_count_reg[11]),
        .Q(\^det_v0fp_start_int_reg[11]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_int_reg[1] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(v_count_reg[1]),
        .Q(\^det_v0fp_start_int_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_int_reg[2] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(v_count_reg[2]),
        .Q(\^det_v0fp_start_int_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_int_reg[3] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(v_count_reg[3]),
        .Q(\^det_v0fp_start_int_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_int_reg[4] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(v_count_reg[4]),
        .Q(\^det_v0fp_start_int_reg[11]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_int_reg[5] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(v_count_reg[5]),
        .Q(\^det_v0fp_start_int_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_int_reg[6] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(v_count_reg[6]),
        .Q(\^det_v0fp_start_int_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_int_reg[7] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(v_count_reg[7]),
        .Q(\^det_v0fp_start_int_reg[11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_int_reg[8] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(v_count_reg[8]),
        .Q(\^det_v0fp_start_int_reg[11]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0fp_start_int_reg[9] 
       (.C(clk),
        .CE(det_v0fp_start_int),
        .D(v_count_reg[9]),
        .Q(\^det_v0fp_start_int_reg[11]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 det_v0sync_start_hori_int20_carry
       (.CI(1'b0),
        .CO({det_v0sync_start_hori_int20_carry_n_0,NLW_det_v0sync_start_hori_int20_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(det_v0sync_start_hori_int__0[0]),
        .DI({det_v0sync_start_hori_int__0[3:1],det_v0sync_start_hori_int20_carry_i_1_n_0}),
        .O(det_v0sync_start_hori_int2[3:0]),
        .S({det_v0sync_start_hori_int20_carry_i_2_n_0,det_v0sync_start_hori_int20_carry_i_3_n_0,det_v0sync_start_hori_int20_carry_i_4_n_0,det_v0sync_start_hori_int20_carry_i_5_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 det_v0sync_start_hori_int20_carry__0
       (.CI(det_v0sync_start_hori_int20_carry_n_0),
        .CO({det_v0sync_start_hori_int20_carry__0_n_0,NLW_det_v0sync_start_hori_int20_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(det_v0sync_start_hori_int__0[7:4]),
        .O(det_v0sync_start_hori_int2[7:4]),
        .S({det_v0sync_start_hori_int20_carry__0_i_1_n_0,det_v0sync_start_hori_int20_carry__0_i_2_n_0,det_v0sync_start_hori_int20_carry__0_i_3_n_0,det_v0sync_start_hori_int20_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0sync_start_hori_int20_carry__0_i_1
       (.I0(ltOp),
        .I1(\det_hactive_start_int_reg_n_0_[7] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [7]),
        .I3(det_v0sync_start_hori_int__0[7]),
        .O(det_v0sync_start_hori_int20_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0sync_start_hori_int20_carry__0_i_2
       (.I0(ltOp),
        .I1(\det_hactive_start_int_reg_n_0_[6] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [6]),
        .I3(det_v0sync_start_hori_int__0[6]),
        .O(det_v0sync_start_hori_int20_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0sync_start_hori_int20_carry__0_i_3
       (.I0(ltOp),
        .I1(\det_hactive_start_int_reg_n_0_[5] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [5]),
        .I3(det_v0sync_start_hori_int__0[5]),
        .O(det_v0sync_start_hori_int20_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0sync_start_hori_int20_carry__0_i_4
       (.I0(ltOp),
        .I1(\det_hactive_start_int_reg_n_0_[4] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [4]),
        .I3(det_v0sync_start_hori_int__0[4]),
        .O(det_v0sync_start_hori_int20_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 det_v0sync_start_hori_int20_carry__1
       (.CI(det_v0sync_start_hori_int20_carry__0_n_0),
        .CO(NLW_det_v0sync_start_hori_int20_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,det_v0sync_start_hori_int__0[10:8]}),
        .O(det_v0sync_start_hori_int2[11:8]),
        .S({det_v0sync_start_hori_int20_carry__1_i_1_n_0,det_v0sync_start_hori_int20_carry__1_i_2_n_0,det_v0sync_start_hori_int20_carry__1_i_3_n_0,det_v0sync_start_hori_int20_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0sync_start_hori_int20_carry__1_i_1
       (.I0(ltOp),
        .I1(\det_hactive_start_int_reg_n_0_[11] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [11]),
        .I3(det_v0sync_start_hori_int__0[11]),
        .O(det_v0sync_start_hori_int20_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0sync_start_hori_int20_carry__1_i_2
       (.I0(ltOp),
        .I1(\det_hactive_start_int_reg_n_0_[10] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [10]),
        .I3(det_v0sync_start_hori_int__0[10]),
        .O(det_v0sync_start_hori_int20_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0sync_start_hori_int20_carry__1_i_3
       (.I0(ltOp),
        .I1(\det_hactive_start_int_reg_n_0_[9] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [9]),
        .I3(det_v0sync_start_hori_int__0[9]),
        .O(det_v0sync_start_hori_int20_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0sync_start_hori_int20_carry__1_i_4
       (.I0(ltOp),
        .I1(\det_hactive_start_int_reg_n_0_[8] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [8]),
        .I3(det_v0sync_start_hori_int__0[8]),
        .O(det_v0sync_start_hori_int20_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    det_v0sync_start_hori_int20_carry_i_1
       (.I0(ltOp),
        .O(det_v0sync_start_hori_int20_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0sync_start_hori_int20_carry_i_2
       (.I0(ltOp),
        .I1(\det_hactive_start_int_reg_n_0_[3] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [3]),
        .I3(det_v0sync_start_hori_int__0[3]),
        .O(det_v0sync_start_hori_int20_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0sync_start_hori_int20_carry_i_3
       (.I0(ltOp),
        .I1(\det_hactive_start_int_reg_n_0_[2] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [2]),
        .I3(det_v0sync_start_hori_int__0[2]),
        .O(det_v0sync_start_hori_int20_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h4EB1)) 
    det_v0sync_start_hori_int20_carry_i_4
       (.I0(ltOp),
        .I1(\det_hactive_start_int_reg_n_0_[1] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [1]),
        .I3(det_v0sync_start_hori_int__0[1]),
        .O(det_v0sync_start_hori_int20_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hE4)) 
    det_v0sync_start_hori_int20_carry_i_5
       (.I0(ltOp),
        .I1(\det_hactive_start_int_reg_n_0_[0] ),
        .I2(\^det_hfp_start_int2_reg[11]_0 [0]),
        .O(det_v0sync_start_hori_int20_carry_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_hori_int2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_hori_int2[0]),
        .Q(\^time_status_regs[9] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_hori_int2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_hori_int2[10]),
        .Q(\^time_status_regs[9] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_hori_int2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_hori_int2[11]),
        .Q(\^time_status_regs[9] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_hori_int2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_hori_int2[1]),
        .Q(\^time_status_regs[9] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_hori_int2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_hori_int2[2]),
        .Q(\^time_status_regs[9] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_hori_int2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_hori_int2[3]),
        .Q(\^time_status_regs[9] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_hori_int2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_hori_int2[4]),
        .Q(\^time_status_regs[9] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_hori_int2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_hori_int2[5]),
        .Q(\^time_status_regs[9] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_hori_int2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_hori_int2[6]),
        .Q(\^time_status_regs[9] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_hori_int2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_hori_int2[7]),
        .Q(\^time_status_regs[9] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_hori_int2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_hori_int2[8]),
        .Q(\^time_status_regs[9] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_hori_int2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_hori_int2[9]),
        .Q(\^time_status_regs[9] [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0sync_start_int2[11]_i_2 
       (.I0(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[11] ),
        .O(\det_v0sync_start_int2[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0sync_start_int2[11]_i_3 
       (.I0(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[10] ),
        .O(\det_v0sync_start_int2[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0sync_start_int2[11]_i_4 
       (.I0(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[9] ),
        .O(\det_v0sync_start_int2[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0sync_start_int2[11]_i_5 
       (.I0(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[8] ),
        .O(\det_v0sync_start_int2[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0sync_start_int2[3]_i_2 
       (.I0(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[3] ),
        .O(\det_v0sync_start_int2[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0sync_start_int2[3]_i_3 
       (.I0(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[2] ),
        .O(\det_v0sync_start_int2[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0sync_start_int2[3]_i_4 
       (.I0(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[1] ),
        .O(\det_v0sync_start_int2[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \det_v0sync_start_int2[3]_i_5 
       (.I0(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[0] ),
        .I1(ltOp),
        .O(\det_v0sync_start_int2[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0sync_start_int2[7]_i_2 
       (.I0(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[7] ),
        .O(\det_v0sync_start_int2[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0sync_start_int2[7]_i_3 
       (.I0(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[6] ),
        .O(\det_v0sync_start_int2[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0sync_start_int2[7]_i_4 
       (.I0(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[5] ),
        .O(\det_v0sync_start_int2[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0sync_start_int2[7]_i_5 
       (.I0(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[4] ),
        .O(\det_v0sync_start_int2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_int2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_int2[0]),
        .Q(\^time_status_regs[8] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_int2_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_int2[10]),
        .Q(\^time_status_regs[8] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_int2_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_int2[11]),
        .Q(\^time_status_regs[8] [11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \det_v0sync_start_int2_reg[11]_i_1 
       (.CI(\det_v0sync_start_int2_reg[7]_i_1_n_0 ),
        .CO(\NLW_det_v0sync_start_int2_reg[11]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\DET_VSYNC.det_v0sync_start_int_reg_n_0_[10] ,\DET_VSYNC.det_v0sync_start_int_reg_n_0_[9] ,\DET_VSYNC.det_v0sync_start_int_reg_n_0_[8] }),
        .O(det_v0sync_start_int2[11:8]),
        .S({\det_v0sync_start_int2[11]_i_2_n_0 ,\det_v0sync_start_int2[11]_i_3_n_0 ,\det_v0sync_start_int2[11]_i_4_n_0 ,\det_v0sync_start_int2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_int2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_int2[1]),
        .Q(\^time_status_regs[8] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_int2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_int2[2]),
        .Q(\^time_status_regs[8] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_int2_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_int2[3]),
        .Q(\^time_status_regs[8] [3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \det_v0sync_start_int2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\det_v0sync_start_int2_reg[3]_i_1_n_0 ,\NLW_det_v0sync_start_int2_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\DET_VSYNC.det_v0sync_start_int_reg_n_0_[3] ,\DET_VSYNC.det_v0sync_start_int_reg_n_0_[2] ,\DET_VSYNC.det_v0sync_start_int_reg_n_0_[1] ,\DET_VSYNC.det_v0sync_start_int_reg_n_0_[0] }),
        .O(det_v0sync_start_int2[3:0]),
        .S({\det_v0sync_start_int2[3]_i_2_n_0 ,\det_v0sync_start_int2[3]_i_3_n_0 ,\det_v0sync_start_int2[3]_i_4_n_0 ,\det_v0sync_start_int2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_int2_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_int2[4]),
        .Q(\^time_status_regs[8] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_int2_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_int2[5]),
        .Q(\^time_status_regs[8] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_int2_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_int2[6]),
        .Q(\^time_status_regs[8] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_int2_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_int2[7]),
        .Q(\^time_status_regs[8] [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \det_v0sync_start_int2_reg[7]_i_1 
       (.CI(\det_v0sync_start_int2_reg[3]_i_1_n_0 ),
        .CO({\det_v0sync_start_int2_reg[7]_i_1_n_0 ,\NLW_det_v0sync_start_int2_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\DET_VSYNC.det_v0sync_start_int_reg_n_0_[7] ,\DET_VSYNC.det_v0sync_start_int_reg_n_0_[6] ,\DET_VSYNC.det_v0sync_start_int_reg_n_0_[5] ,\DET_VSYNC.det_v0sync_start_int_reg_n_0_[4] }),
        .O(det_v0sync_start_int2[7:4]),
        .S({\det_v0sync_start_int2[7]_i_2_n_0 ,\det_v0sync_start_int2[7]_i_3_n_0 ,\det_v0sync_start_int2[7]_i_4_n_0 ,\det_v0sync_start_int2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_int2_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_int2[8]),
        .Q(\^time_status_regs[8] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0sync_start_int2_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(det_v0sync_start_int2[9]),
        .Q(\^time_status_regs[8] [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \det_v0total[0]_i_1 
       (.I0(\det_v0total_int_reg_n_0_[0] ),
        .O(\det_v0total[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_v0total_int[0]_i_1 
       (.I0(v_count_reg[0]),
        .I1(v_count_last[0]),
        .I2(gtOp),
        .O(\det_v0total_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_v0total_int[10]_i_1 
       (.I0(v_count_reg[10]),
        .I1(v_count_last[10]),
        .I2(gtOp),
        .O(\det_v0total_int[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    \det_v0total_int[11]_i_1 
       (.I0(frame_end_d),
        .I1(top_of_frame_reg_n_0),
        .I2(active_video_in),
        .I3(\DET_HACTIVE.det_active_video_pol_int_reg_0 ),
        .O(det_v0total_int));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_v0total_int[11]_i_2 
       (.I0(v_count_reg[11]),
        .I1(v_count_last[11]),
        .I2(gtOp),
        .O(\det_v0total_int[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_v0total_int[1]_i_1 
       (.I0(v_count_reg[1]),
        .I1(v_count_last[1]),
        .I2(gtOp),
        .O(\det_v0total_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_v0total_int[2]_i_1 
       (.I0(v_count_reg[2]),
        .I1(v_count_last[2]),
        .I2(gtOp),
        .O(\det_v0total_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_v0total_int[3]_i_1 
       (.I0(v_count_reg[3]),
        .I1(v_count_last[3]),
        .I2(gtOp),
        .O(\det_v0total_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_v0total_int[4]_i_1 
       (.I0(v_count_reg[4]),
        .I1(v_count_last[4]),
        .I2(gtOp),
        .O(\det_v0total_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_v0total_int[5]_i_1 
       (.I0(v_count_reg[5]),
        .I1(v_count_last[5]),
        .I2(gtOp),
        .O(\det_v0total_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_v0total_int[6]_i_1 
       (.I0(v_count_reg[6]),
        .I1(v_count_last[6]),
        .I2(gtOp),
        .O(\det_v0total_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_v0total_int[7]_i_1 
       (.I0(v_count_reg[7]),
        .I1(v_count_last[7]),
        .I2(gtOp),
        .O(\det_v0total_int[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_v0total_int[8]_i_1 
       (.I0(v_count_reg[8]),
        .I1(v_count_last[8]),
        .I2(gtOp),
        .O(\det_v0total_int[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \det_v0total_int[9]_i_1 
       (.I0(v_count_reg[9]),
        .I1(v_count_last[9]),
        .I2(gtOp),
        .O(\det_v0total_int[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_int_reg[0] 
       (.C(clk),
        .CE(det_v0total_int),
        .D(\det_v0total_int[0]_i_1_n_0 ),
        .Q(\det_v0total_int_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_int_reg[10] 
       (.C(clk),
        .CE(det_v0total_int),
        .D(\det_v0total_int[10]_i_1_n_0 ),
        .Q(\det_v0total_int_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_int_reg[11] 
       (.C(clk),
        .CE(det_v0total_int),
        .D(\det_v0total_int[11]_i_2_n_0 ),
        .Q(\det_v0total_int_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_int_reg[1] 
       (.C(clk),
        .CE(det_v0total_int),
        .D(\det_v0total_int[1]_i_1_n_0 ),
        .Q(\det_v0total_int_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_int_reg[2] 
       (.C(clk),
        .CE(det_v0total_int),
        .D(\det_v0total_int[2]_i_1_n_0 ),
        .Q(\det_v0total_int_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_int_reg[3] 
       (.C(clk),
        .CE(det_v0total_int),
        .D(\det_v0total_int[3]_i_1_n_0 ),
        .Q(\det_v0total_int_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_int_reg[4] 
       (.C(clk),
        .CE(det_v0total_int),
        .D(\det_v0total_int[4]_i_1_n_0 ),
        .Q(\det_v0total_int_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_int_reg[5] 
       (.C(clk),
        .CE(det_v0total_int),
        .D(\det_v0total_int[5]_i_1_n_0 ),
        .Q(\det_v0total_int_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_int_reg[6] 
       (.C(clk),
        .CE(det_v0total_int),
        .D(\det_v0total_int[6]_i_1_n_0 ),
        .Q(\det_v0total_int_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_int_reg[7] 
       (.C(clk),
        .CE(det_v0total_int),
        .D(\det_v0total_int[7]_i_1_n_0 ),
        .Q(\det_v0total_int_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_int_reg[8] 
       (.C(clk),
        .CE(det_v0total_int),
        .D(\det_v0total_int[8]_i_1_n_0 ),
        .Q(\det_v0total_int_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_int_reg[9] 
       (.C(clk),
        .CE(det_v0total_int),
        .D(\det_v0total_int[9]_i_1_n_0 ),
        .Q(\det_v0total_int_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_v0total[0]_i_1_n_0 ),
        .Q(\^det_v0total_reg[11]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_v0total_reg[11]_i_1_n_6 ),
        .Q(\^det_v0total_reg[11]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_v0total_reg[11]_i_1_n_5 ),
        .Q(\^det_v0total_reg[11]_0 [11]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \det_v0total_reg[11]_i_1 
       (.CI(\det_v0total_reg[8]_i_1_n_0 ),
        .CO(\NLW_det_v0total_reg[11]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_det_v0total_reg[11]_i_1_O_UNCONNECTED [3],\det_v0total_reg[11]_i_1_n_5 ,\det_v0total_reg[11]_i_1_n_6 ,\det_v0total_reg[11]_i_1_n_7 }),
        .S({1'b0,\det_v0total_int_reg_n_0_[11] ,\det_v0total_int_reg_n_0_[10] ,\det_v0total_int_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_v0total_reg[4]_i_1_n_7 ),
        .Q(\^det_v0total_reg[11]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_v0total_reg[4]_i_1_n_6 ),
        .Q(\^det_v0total_reg[11]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_v0total_reg[4]_i_1_n_5 ),
        .Q(\^det_v0total_reg[11]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_v0total_reg[4]_i_1_n_4 ),
        .Q(\^det_v0total_reg[11]_0 [4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \det_v0total_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\det_v0total_reg[4]_i_1_n_0 ,\NLW_det_v0total_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\det_v0total_int_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\det_v0total_reg[4]_i_1_n_4 ,\det_v0total_reg[4]_i_1_n_5 ,\det_v0total_reg[4]_i_1_n_6 ,\det_v0total_reg[4]_i_1_n_7 }),
        .S({\det_v0total_int_reg_n_0_[4] ,\det_v0total_int_reg_n_0_[3] ,\det_v0total_int_reg_n_0_[2] ,\det_v0total_int_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_v0total_reg[8]_i_1_n_7 ),
        .Q(\^det_v0total_reg[11]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_v0total_reg[8]_i_1_n_6 ),
        .Q(\^det_v0total_reg[11]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_v0total_reg[8]_i_1_n_5 ),
        .Q(\^det_v0total_reg[11]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_v0total_reg[8]_i_1_n_4 ),
        .Q(\^det_v0total_reg[11]_0 [8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \det_v0total_reg[8]_i_1 
       (.CI(\det_v0total_reg[4]_i_1_n_0 ),
        .CO({\det_v0total_reg[8]_i_1_n_0 ,\NLW_det_v0total_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\det_v0total_reg[8]_i_1_n_4 ,\det_v0total_reg[8]_i_1_n_5 ,\det_v0total_reg[8]_i_1_n_6 ,\det_v0total_reg[8]_i_1_n_7 }),
        .S({\det_v0total_int_reg_n_0_[8] ,\det_v0total_int_reg_n_0_[7] ,\det_v0total_int_reg_n_0_[6] ,\det_v0total_int_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \det_v0total_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\det_v0total_reg[11]_i_1_n_7 ),
        .Q(\^det_v0total_reg[11]_0 [9]),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    found_eof_i_1
       (.I0(found_eof),
        .I1(found_eof_reg_n_0),
        .I2(gtOp),
        .I3(\v_count[0]_i_3_n_0 ),
        .O(found_eof_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    found_eof_reg
       (.C(clk),
        .CE(1'b1),
        .D(found_eof_i_1_n_0),
        .Q(found_eof_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h82)) 
    frame_end_d_i_1
       (.I0(top_of_frame_reg_n_0),
        .I1(active_video_in),
        .I2(\DET_HACTIVE.det_active_video_pol_int_reg_0 ),
        .O(frame_end));
  FDRE #(
    .INIT(1'b0)) 
    frame_end_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(frame_end),
        .Q(frame_end_d),
        .R(1'b0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 gtOp_carry
       (.CI(1'b0),
        .CO({gtOp_carry_n_0,NLW_gtOp_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({gtOp_carry_i_1_n_0,gtOp_carry_i_2_n_0,gtOp_carry_i_3_n_0,gtOp_carry_i_4_n_0}),
        .O(NLW_gtOp_carry_O_UNCONNECTED[3:0]),
        .S({gtOp_carry_i_5_n_0,gtOp_carry_i_6_n_0,gtOp_carry_i_7_n_0,gtOp_carry_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 gtOp_carry__0
       (.CI(gtOp_carry_n_0),
        .CO({NLW_gtOp_carry__0_CO_UNCONNECTED[3],gtOp_carry__0_n_1,NLW_gtOp_carry__0_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\DET_HBLANK.hblank_count_reg [11],gtOp_carry__0_i_1_n_0,gtOp_carry__0_i_2_n_0}),
        .O(NLW_gtOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,gtOp_carry__0_i_3_n_0,gtOp_carry__0_i_4_n_0,gtOp_carry__0_i_5_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    gtOp_carry__0_i_1
       (.I0(\DET_HBLANK.hblank_count_reg [9]),
        .I1(det_htotal_int[10]),
        .I2(det_htotal_int[11]),
        .I3(\DET_HBLANK.hblank_count_reg [10]),
        .O(gtOp_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    gtOp_carry__0_i_2
       (.I0(\DET_HBLANK.hblank_count_reg [7]),
        .I1(det_htotal_int[8]),
        .I2(det_htotal_int[9]),
        .I3(\DET_HBLANK.hblank_count_reg [8]),
        .O(gtOp_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    gtOp_carry__0_i_3
       (.I0(\DET_HBLANK.hblank_count_reg [11]),
        .O(gtOp_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry__0_i_4
       (.I0(\DET_HBLANK.hblank_count_reg [9]),
        .I1(det_htotal_int[10]),
        .I2(\DET_HBLANK.hblank_count_reg [10]),
        .I3(det_htotal_int[11]),
        .O(gtOp_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry__0_i_5
       (.I0(\DET_HBLANK.hblank_count_reg [7]),
        .I1(det_htotal_int[8]),
        .I2(\DET_HBLANK.hblank_count_reg [8]),
        .I3(det_htotal_int[9]),
        .O(gtOp_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    gtOp_carry_i_1
       (.I0(\DET_HBLANK.hblank_count_reg [5]),
        .I1(det_htotal_int[6]),
        .I2(det_htotal_int[7]),
        .I3(\DET_HBLANK.hblank_count_reg [6]),
        .O(gtOp_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    gtOp_carry_i_2
       (.I0(\DET_HBLANK.hblank_count_reg [3]),
        .I1(det_htotal_int[4]),
        .I2(det_htotal_int[5]),
        .I3(\DET_HBLANK.hblank_count_reg [4]),
        .O(gtOp_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    gtOp_carry_i_3
       (.I0(\DET_HBLANK.hblank_count_reg [1]),
        .I1(det_htotal_int[2]),
        .I2(det_htotal_int[3]),
        .I3(\DET_HBLANK.hblank_count_reg [2]),
        .O(gtOp_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    gtOp_carry_i_4
       (.I0(\DET_HBLANK.hblank_count_reg [0]),
        .I1(det_htotal_int[1]),
        .O(gtOp_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_5
       (.I0(\DET_HBLANK.hblank_count_reg [5]),
        .I1(det_htotal_int[6]),
        .I2(\DET_HBLANK.hblank_count_reg [6]),
        .I3(det_htotal_int[7]),
        .O(gtOp_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_6
       (.I0(\DET_HBLANK.hblank_count_reg [3]),
        .I1(det_htotal_int[4]),
        .I2(\DET_HBLANK.hblank_count_reg [4]),
        .I3(det_htotal_int[5]),
        .O(gtOp_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_7
       (.I0(\DET_HBLANK.hblank_count_reg [1]),
        .I1(det_htotal_int[2]),
        .I2(\DET_HBLANK.hblank_count_reg [2]),
        .I3(det_htotal_int[3]),
        .O(gtOp_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    gtOp_carry_i_8
       (.I0(\DET_HBLANK.hblank_count_reg [0]),
        .I1(det_htotal_int[1]),
        .I2(det_htotal_int[0]),
        .O(gtOp_carry_i_8_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gtOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\gtOp_inferred__0/i__carry_n_0 ,\NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4__39_n_0}),
        .O(\NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8__2_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gtOp_inferred__0/i__carry__0 
       (.CI(\gtOp_inferred__0/i__carry_n_0 ),
        .CO({\NLW_gtOp_inferred__0/i__carry__0_CO_UNCONNECTED [3],\gtOp_inferred__0/i__carry__0_n_1 ,\NLW_gtOp_inferred__0/i__carry__0_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\DET_HSYNC.hsync_count_reg [11],i__carry__0_i_1_n_0,i__carry__0_i_2_n_0}),
        .O(\NLW_gtOp_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0,i__carry__0_i_5_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gtOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\gtOp_inferred__1/i__carry_n_0 ,\NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__38_n_0}),
        .O(\NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__0_n_0,i__carry_i_6__0_n_0,i__carry_i_7__0_n_0,i__carry_i_8__3_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gtOp_inferred__1/i__carry__0 
       (.CI(\gtOp_inferred__1/i__carry_n_0 ),
        .CO({\NLW_gtOp_inferred__1/i__carry__0_CO_UNCONNECTED [3],gtOp,\NLW_gtOp_inferred__1/i__carry__0_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,L[0],i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0}),
        .O(\NLW_gtOp_inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__0_i_3__6_n_0,i__carry__0_i_4__0_n_0,i__carry__0_i_5__0_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gtOp_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\gtOp_inferred__2/i__carry_n_0 ,\NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__36_n_0}),
        .O(\NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__1_n_0,i__carry_i_6__1_n_0,i__carry_i_7__1_n_0,i__carry_i_8__4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gtOp_inferred__2/i__carry__0 
       (.CI(\gtOp_inferred__2/i__carry_n_0 ),
        .CO({\NLW_gtOp_inferred__2/i__carry__0_CO_UNCONNECTED [3],gtOp41_in,\NLW_gtOp_inferred__2/i__carry__0_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\DET_VSYNC.vsync_count_reg [11],i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0}),
        .O(\NLW_gtOp_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__1_n_0,i__carry__0_i_5__1_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gtOp_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\gtOp_inferred__3/i__carry_n_0 ,\NLW_gtOp_inferred__3/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\det_v0total_int_reg_n_0_[7] ,i__carry_i_1__2_n_0,i__carry_i_2__34_n_0,i__carry_i_3__34_n_0}),
        .O(\NLW_gtOp_inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_4__34_n_0,i__carry_i_5__9_n_0,i__carry_i_6__9_n_0,i__carry_i_7__8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gtOp_inferred__3/i__carry__0 
       (.CI(\gtOp_inferred__3/i__carry_n_0 ),
        .CO({\NLW_gtOp_inferred__3/i__carry__0_CO_UNCONNECTED [3:2],gtOp40_in,\NLW_gtOp_inferred__3/i__carry__0_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__0_i_1__8_n_0,i__carry__0_i_2__8_n_0}),
        .O(\NLW_gtOp_inferred__3/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_3__11_n_0,i__carry__0_i_4__11_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gtOp_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\gtOp_inferred__4/i__carry_n_0 ,\NLW_gtOp_inferred__4/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__4_n_0,i__carry_i_2__3_n_0,i__carry_i_3__3_n_0,i__carry_i_4__37_n_0}),
        .O(\NLW_gtOp_inferred__4/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__3_n_0,i__carry_i_6__3_n_0,i__carry_i_7__3_n_0,i__carry_i_8__6_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gtOp_inferred__4/i__carry__0 
       (.CI(\gtOp_inferred__4/i__carry_n_0 ),
        .CO({\NLW_gtOp_inferred__4/i__carry__0_CO_UNCONNECTED [3],gtOp35_in,\NLW_gtOp_inferred__4/i__carry__0_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\DET_VBLANK.vblank_count_reg [11],i__carry__0_i_1__3_n_0,i__carry__0_i_2__3_n_0}),
        .O(\NLW_gtOp_inferred__4/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__0_i_3__1_n_0,i__carry__0_i_4__3_n_0,i__carry__0_i_5__3_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gtOp_inferred__5/i__carry 
       (.CI(1'b0),
        .CO({\gtOp_inferred__5/i__carry_n_0 ,\NLW_gtOp_inferred__5/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__5_n_0,\det_v0total_int_reg_n_0_[5] ,i__carry_i_2__33_n_0,i__carry_i_3__33_n_0}),
        .O(\NLW_gtOp_inferred__5/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_4__35_n_0,i__carry_i_5__8_n_0,i__carry_i_6__8_n_0,i__carry_i_7__7_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \gtOp_inferred__5/i__carry__0 
       (.CI(\gtOp_inferred__5/i__carry_n_0 ),
        .CO({\NLW_gtOp_inferred__5/i__carry__0_CO_UNCONNECTED [3:2],gtOp34_in,\NLW_gtOp_inferred__5/i__carry__0_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__0_i_1__7_n_0,i__carry__0_i_2__7_n_0}),
        .O(\NLW_gtOp_inferred__5/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_3__9_n_0,i__carry__0_i_4__9_n_0}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \h_count[0]_i_2 
       (.I0(\h_count[0]_i_4__0_n_0 ),
        .I1(L[0]),
        .I2(L[1]),
        .I3(L[3]),
        .I4(L[2]),
        .O(h_count));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \h_count[0]_i_4__0 
       (.I0(L[6]),
        .I1(L[7]),
        .I2(L[4]),
        .I3(L[5]),
        .I4(\h_count[0]_i_6_n_0 ),
        .O(\h_count[0]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \h_count[0]_i_5 
       (.I0(L[11]),
        .O(\h_count[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \h_count[0]_i_6 
       (.I0(L[9]),
        .I1(L[8]),
        .I2(L[11]),
        .I3(L[10]),
        .O(\h_count[0]_i_6_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[0] 
       (.C(clk),
        .CE(h_count),
        .D(\h_count_reg[0]_i_3_n_7 ),
        .Q(L[11]),
        .R(found_eof));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \h_count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\h_count_reg[0]_i_3_n_0 ,\NLW_h_count_reg[0]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\h_count_reg[0]_i_3_n_4 ,\h_count_reg[0]_i_3_n_5 ,\h_count_reg[0]_i_3_n_6 ,\h_count_reg[0]_i_3_n_7 }),
        .S({L[8],L[9],L[10],\h_count[0]_i_5_n_0 }));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[10] 
       (.C(clk),
        .CE(h_count),
        .D(\h_count_reg[8]_i_1_n_5 ),
        .Q(L[1]),
        .R(found_eof));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[11] 
       (.C(clk),
        .CE(h_count),
        .D(\h_count_reg[8]_i_1_n_4 ),
        .Q(L[0]),
        .R(found_eof));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[1] 
       (.C(clk),
        .CE(h_count),
        .D(\h_count_reg[0]_i_3_n_6 ),
        .Q(L[10]),
        .R(found_eof));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[2] 
       (.C(clk),
        .CE(h_count),
        .D(\h_count_reg[0]_i_3_n_5 ),
        .Q(L[9]),
        .R(found_eof));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[3] 
       (.C(clk),
        .CE(h_count),
        .D(\h_count_reg[0]_i_3_n_4 ),
        .Q(L[8]),
        .R(found_eof));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[4] 
       (.C(clk),
        .CE(h_count),
        .D(\h_count_reg[4]_i_1_n_7 ),
        .Q(L[7]),
        .R(found_eof));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \h_count_reg[4]_i_1 
       (.CI(\h_count_reg[0]_i_3_n_0 ),
        .CO({\h_count_reg[4]_i_1_n_0 ,\NLW_h_count_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\h_count_reg[4]_i_1_n_4 ,\h_count_reg[4]_i_1_n_5 ,\h_count_reg[4]_i_1_n_6 ,\h_count_reg[4]_i_1_n_7 }),
        .S({L[4],L[5],L[6],L[7]}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[5] 
       (.C(clk),
        .CE(h_count),
        .D(\h_count_reg[4]_i_1_n_6 ),
        .Q(L[6]),
        .R(found_eof));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[6] 
       (.C(clk),
        .CE(h_count),
        .D(\h_count_reg[4]_i_1_n_5 ),
        .Q(L[5]),
        .R(found_eof));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[7] 
       (.C(clk),
        .CE(h_count),
        .D(\h_count_reg[4]_i_1_n_4 ),
        .Q(L[4]),
        .R(found_eof));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[8] 
       (.C(clk),
        .CE(h_count),
        .D(\h_count_reg[8]_i_1_n_7 ),
        .Q(L[3]),
        .R(found_eof));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \h_count_reg[8]_i_1 
       (.CI(\h_count_reg[4]_i_1_n_0 ),
        .CO(\NLW_h_count_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\h_count_reg[8]_i_1_n_4 ,\h_count_reg[8]_i_1_n_5 ,\h_count_reg[8]_i_1_n_6 ,\h_count_reg[8]_i_1_n_7 }),
        .S({L[0],L[1],L[2],L[3]}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[9] 
       (.C(clk),
        .CE(h_count),
        .D(\h_count_reg[8]_i_1_n_6 ),
        .Q(L[2]),
        .R(found_eof));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    hsync_i_1
       (.I0(\^DET_HSYNC.det_hsync_pol_int_reg_0 ),
        .I1(hsync_reg),
        .O(hsync0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \htotal[11]_inv_i_1 
       (.I0(\^Q [11]),
        .O(\^p_0_in__0 [11]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1
       (.I0(\DET_HSYNC.hsync_count_reg [9]),
        .I1(det_htotal_int[10]),
        .I2(det_htotal_int[11]),
        .I3(\DET_HSYNC.hsync_count_reg [10]),
        .O(i__carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__0
       (.I0(L[2]),
        .I1(det_htotal_int[10]),
        .I2(det_htotal_int[11]),
        .I3(L[1]),
        .O(i__carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__1
       (.I0(\DET_VSYNC.vsync_count_reg [9]),
        .I1(\det_v0total_int_reg_n_0_[10] ),
        .I2(\det_v0total_int_reg_n_0_[11] ),
        .I3(\DET_VSYNC.vsync_count_reg [10]),
        .O(i__carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__11
       (.I0(\^Q [7]),
        .I1(\det_hactive_start_int_reg_n_0_[7] ),
        .O(i__carry__0_i_1__11_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__2
       (.I0(det_htotal_int[10]),
        .I1(L[2]),
        .I2(L[1]),
        .I3(det_htotal_int[11]),
        .O(i__carry__0_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__3
       (.I0(\DET_VBLANK.vblank_count_reg [9]),
        .I1(\det_v0total_int_reg_n_0_[10] ),
        .I2(\det_v0total_int_reg_n_0_[11] ),
        .I3(\DET_VBLANK.vblank_count_reg [10]),
        .O(i__carry__0_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__4
       (.I0(\det_hactive_start_int_reg_n_0_[10] ),
        .I1(det_v0bp_start_hori_int__0[10]),
        .I2(det_v0bp_start_hori_int__0[11]),
        .I3(\det_hactive_start_int_reg_n_0_[11] ),
        .O(i__carry__0_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__5
       (.I0(\det_hactive_start_int_reg_n_0_[10] ),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[10] ),
        .I2(\det_v0fp_start_hori_int_reg_n_0_[11] ),
        .I3(\det_hactive_start_int_reg_n_0_[11] ),
        .O(i__carry__0_i_1__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__6
       (.I0(\det_hactive_start_int_reg_n_0_[10] ),
        .I1(\det_v0active_start_hori_int_reg_n_0_[10] ),
        .I2(\det_v0active_start_hori_int_reg_n_0_[11] ),
        .I3(\det_hactive_start_int_reg_n_0_[11] ),
        .O(i__carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_1__7
       (.I0(\det_v0total_int_reg_n_0_[10] ),
        .I1(\det_v0total_int_reg_n_0_[11] ),
        .O(i__carry__0_i_1__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_1__8
       (.I0(\det_v0total_int_reg_n_0_[10] ),
        .I1(\det_v0total_int_reg_n_0_[11] ),
        .O(i__carry__0_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__9
       (.I0(\^det_hfp_start_int2_reg[11]_0 [7]),
        .I1(\DET_HSYNC.det_hsync_start_int_reg_n_0_[7] ),
        .O(i__carry__0_i_1__9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2
       (.I0(\DET_HSYNC.hsync_count_reg [7]),
        .I1(det_htotal_int[8]),
        .I2(det_htotal_int[9]),
        .I3(\DET_HSYNC.hsync_count_reg [8]),
        .O(i__carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__0
       (.I0(L[4]),
        .I1(det_htotal_int[8]),
        .I2(det_htotal_int[9]),
        .I3(L[3]),
        .O(i__carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__1
       (.I0(\DET_VSYNC.vsync_count_reg [7]),
        .I1(\det_v0total_int_reg_n_0_[8] ),
        .I2(\det_v0total_int_reg_n_0_[9] ),
        .I3(\DET_VSYNC.vsync_count_reg [8]),
        .O(i__carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__11
       (.I0(\^Q [6]),
        .I1(\det_hactive_start_int_reg_n_0_[6] ),
        .O(i__carry__0_i_2__11_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__2
       (.I0(det_htotal_int[8]),
        .I1(L[4]),
        .I2(L[3]),
        .I3(det_htotal_int[9]),
        .O(i__carry__0_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__3
       (.I0(\DET_VBLANK.vblank_count_reg [7]),
        .I1(\det_v0total_int_reg_n_0_[8] ),
        .I2(\det_v0total_int_reg_n_0_[9] ),
        .I3(\DET_VBLANK.vblank_count_reg [8]),
        .O(i__carry__0_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__4
       (.I0(\det_hactive_start_int_reg_n_0_[8] ),
        .I1(det_v0bp_start_hori_int__0[8]),
        .I2(det_v0bp_start_hori_int__0[9]),
        .I3(\det_hactive_start_int_reg_n_0_[9] ),
        .O(i__carry__0_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__5
       (.I0(\det_hactive_start_int_reg_n_0_[8] ),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[8] ),
        .I2(\det_v0fp_start_hori_int_reg_n_0_[9] ),
        .I3(\det_hactive_start_int_reg_n_0_[9] ),
        .O(i__carry__0_i_2__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__6
       (.I0(\det_hactive_start_int_reg_n_0_[8] ),
        .I1(\det_v0active_start_hori_int_reg_n_0_[8] ),
        .I2(\det_v0active_start_hori_int_reg_n_0_[9] ),
        .I3(\det_hactive_start_int_reg_n_0_[9] ),
        .O(i__carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_2__7
       (.I0(\det_v0total_int_reg_n_0_[8] ),
        .I1(\det_v0total_int_reg_n_0_[9] ),
        .O(i__carry__0_i_2__7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_2__8
       (.I0(\det_v0total_int_reg_n_0_[8] ),
        .I1(\det_v0total_int_reg_n_0_[9] ),
        .O(i__carry__0_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__9
       (.I0(\^det_hfp_start_int2_reg[11]_0 [6]),
        .I1(\DET_HSYNC.det_hsync_start_int_reg_n_0_[6] ),
        .O(i__carry__0_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(\DET_HSYNC.hsync_count_reg [11]),
        .O(i__carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__0
       (.I0(\DET_VSYNC.vsync_count_reg [11]),
        .O(i__carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__1
       (.I0(\DET_VBLANK.vblank_count_reg [11]),
        .O(i__carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_3__11
       (.I0(\det_v0total_int_reg_n_0_[10] ),
        .I1(\det_v0total_int_reg_n_0_[11] ),
        .O(i__carry__0_i_3__11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_3__2
       (.I0(\det_hactive_start_int_reg_n_0_[10] ),
        .I1(det_v0bp_start_hori_int__0[10]),
        .I2(\det_hactive_start_int_reg_n_0_[11] ),
        .I3(det_v0bp_start_hori_int__0[11]),
        .O(i__carry__0_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_3__3
       (.I0(\det_hactive_start_int_reg_n_0_[10] ),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[10] ),
        .I2(\det_hactive_start_int_reg_n_0_[11] ),
        .I3(\det_v0fp_start_hori_int_reg_n_0_[11] ),
        .O(i__carry__0_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_3__4
       (.I0(\det_hactive_start_int_reg_n_0_[10] ),
        .I1(\det_v0active_start_hori_int_reg_n_0_[10] ),
        .I2(\det_hactive_start_int_reg_n_0_[11] ),
        .I3(\det_v0active_start_hori_int_reg_n_0_[11] ),
        .O(i__carry__0_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__5
       (.I0(L[0]),
        .O(i__carry__0_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__6
       (.I0(L[0]),
        .O(i__carry__0_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__7
       (.I0(\^det_hfp_start_int2_reg[11]_0 [5]),
        .I1(\DET_HSYNC.det_hsync_start_int_reg_n_0_[5] ),
        .O(i__carry__0_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__8
       (.I0(\^Q [5]),
        .I1(\det_hactive_start_int_reg_n_0_[5] ),
        .O(i__carry__0_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_3__9
       (.I0(\det_v0total_int_reg_n_0_[10] ),
        .I1(\det_v0total_int_reg_n_0_[11] ),
        .O(i__carry__0_i_3__9_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_4
       (.I0(\DET_HSYNC.hsync_count_reg [9]),
        .I1(det_htotal_int[10]),
        .I2(\DET_HSYNC.hsync_count_reg [10]),
        .I3(det_htotal_int[11]),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_4__0
       (.I0(L[2]),
        .I1(det_htotal_int[10]),
        .I2(L[1]),
        .I3(det_htotal_int[11]),
        .O(i__carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_4__1
       (.I0(\DET_VSYNC.vsync_count_reg [9]),
        .I1(\det_v0total_int_reg_n_0_[10] ),
        .I2(\DET_VSYNC.vsync_count_reg [10]),
        .I3(\det_v0total_int_reg_n_0_[11] ),
        .O(i__carry__0_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_4__11
       (.I0(\det_v0total_int_reg_n_0_[8] ),
        .I1(\det_v0total_int_reg_n_0_[9] ),
        .O(i__carry__0_i_4__11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_4__2
       (.I0(det_htotal_int[10]),
        .I1(L[2]),
        .I2(det_htotal_int[11]),
        .I3(L[1]),
        .O(i__carry__0_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_4__3
       (.I0(\DET_VBLANK.vblank_count_reg [9]),
        .I1(\det_v0total_int_reg_n_0_[10] ),
        .I2(\DET_VBLANK.vblank_count_reg [10]),
        .I3(\det_v0total_int_reg_n_0_[11] ),
        .O(i__carry__0_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_4__4
       (.I0(\det_hactive_start_int_reg_n_0_[8] ),
        .I1(det_v0bp_start_hori_int__0[8]),
        .I2(\det_hactive_start_int_reg_n_0_[9] ),
        .I3(det_v0bp_start_hori_int__0[9]),
        .O(i__carry__0_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_4__5
       (.I0(\det_hactive_start_int_reg_n_0_[8] ),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[8] ),
        .I2(\det_hactive_start_int_reg_n_0_[9] ),
        .I3(\det_v0fp_start_hori_int_reg_n_0_[9] ),
        .O(i__carry__0_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_4__6
       (.I0(\det_hactive_start_int_reg_n_0_[8] ),
        .I1(\det_v0active_start_hori_int_reg_n_0_[8] ),
        .I2(\det_hactive_start_int_reg_n_0_[9] ),
        .I3(\det_v0active_start_hori_int_reg_n_0_[9] ),
        .O(i__carry__0_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__7
       (.I0(\^det_hfp_start_int2_reg[11]_0 [4]),
        .I1(\DET_HSYNC.det_hsync_start_int_reg_n_0_[4] ),
        .O(i__carry__0_i_4__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__8
       (.I0(\^Q [4]),
        .I1(\det_hactive_start_int_reg_n_0_[4] ),
        .O(i__carry__0_i_4__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_4__9
       (.I0(\det_v0total_int_reg_n_0_[8] ),
        .I1(\det_v0total_int_reg_n_0_[9] ),
        .O(i__carry__0_i_4__9_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5
       (.I0(\DET_HSYNC.hsync_count_reg [7]),
        .I1(det_htotal_int[8]),
        .I2(\DET_HSYNC.hsync_count_reg [8]),
        .I3(det_htotal_int[9]),
        .O(i__carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__0
       (.I0(L[4]),
        .I1(det_htotal_int[8]),
        .I2(L[3]),
        .I3(det_htotal_int[9]),
        .O(i__carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__1
       (.I0(\DET_VSYNC.vsync_count_reg [7]),
        .I1(\det_v0total_int_reg_n_0_[8] ),
        .I2(\DET_VSYNC.vsync_count_reg [8]),
        .I3(\det_v0total_int_reg_n_0_[9] ),
        .O(i__carry__0_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__2
       (.I0(det_htotal_int[8]),
        .I1(L[4]),
        .I2(det_htotal_int[9]),
        .I3(L[3]),
        .O(i__carry__0_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__3
       (.I0(\DET_VBLANK.vblank_count_reg [7]),
        .I1(\det_v0total_int_reg_n_0_[8] ),
        .I2(\DET_VBLANK.vblank_count_reg [8]),
        .I3(\det_v0total_int_reg_n_0_[9] ),
        .O(i__carry__0_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1
       (.I0(\^det_hfp_start_int2_reg[11]_0 [11]),
        .I1(\DET_HSYNC.det_hsync_start_int_reg_n_0_[11] ),
        .O(i__carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__0
       (.I0(\^Q [11]),
        .I1(\det_hactive_start_int_reg_n_0_[11] ),
        .O(i__carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2
       (.I0(\^det_hfp_start_int2_reg[11]_0 [10]),
        .I1(\DET_HSYNC.det_hsync_start_int_reg_n_0_[10] ),
        .O(i__carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__0
       (.I0(\^Q [10]),
        .I1(\det_hactive_start_int_reg_n_0_[10] ),
        .O(i__carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3
       (.I0(\^det_hfp_start_int2_reg[11]_0 [9]),
        .I1(\DET_HSYNC.det_hsync_start_int_reg_n_0_[9] ),
        .O(i__carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__0
       (.I0(\^Q [9]),
        .I1(\det_hactive_start_int_reg_n_0_[9] ),
        .O(i__carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4
       (.I0(\^det_hfp_start_int2_reg[11]_0 [8]),
        .I1(\DET_HSYNC.det_hsync_start_int_reg_n_0_[8] ),
        .O(i__carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__1
       (.I0(\^Q [8]),
        .I1(\det_hactive_start_int_reg_n_0_[8] ),
        .O(i__carry__1_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1
       (.I0(\DET_HSYNC.hsync_count_reg [5]),
        .I1(det_htotal_int[6]),
        .I2(det_htotal_int[7]),
        .I3(\DET_HSYNC.hsync_count_reg [6]),
        .O(i__carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__0
       (.I0(L[6]),
        .I1(det_htotal_int[6]),
        .I2(det_htotal_int[7]),
        .I3(L[5]),
        .O(i__carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__1
       (.I0(\DET_VSYNC.vsync_count_reg [5]),
        .I1(\det_v0total_int_reg_n_0_[6] ),
        .I2(\det_v0total_int_reg_n_0_[7] ),
        .I3(\DET_VSYNC.vsync_count_reg [6]),
        .O(i__carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__10
       (.I0(det_hactive_start_last__0[9]),
        .I1(\det_hactive_start_int_reg_n_0_[9] ),
        .I2(\det_hactive_start_int_reg_n_0_[11] ),
        .I3(det_hactive_start_last__0[11]),
        .I4(\det_hactive_start_int_reg_n_0_[10] ),
        .I5(det_hactive_start_last__0[10]),
        .O(i__carry_i_1__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__11
       (.I0(det_hfp_start_last__0[9]),
        .I1(\det_hfp_start_int_reg_n_0_[9] ),
        .I2(\det_hfp_start_int_reg_n_0_[11] ),
        .I3(det_hfp_start_last__0[11]),
        .I4(\det_hfp_start_int_reg_n_0_[10] ),
        .I5(det_hfp_start_last__0[10]),
        .O(i__carry_i_1__11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__12
       (.I0(det_v0bp_start_hori_last[9]),
        .I1(det_v0bp_start_hori_int__0[9]),
        .I2(det_v0bp_start_hori_int__0[11]),
        .I3(det_v0bp_start_hori_last[11]),
        .I4(det_v0bp_start_hori_int__0[10]),
        .I5(det_v0bp_start_hori_last[10]),
        .O(i__carry_i_1__12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__13
       (.I0(det_v0bp_start_last[9]),
        .I1(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[9] ),
        .I2(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[11] ),
        .I3(det_v0bp_start_last[11]),
        .I4(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[10] ),
        .I5(det_v0bp_start_last[10]),
        .O(i__carry_i_1__13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__14
       (.I0(det_v0sync_start_last[9]),
        .I1(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[9] ),
        .I2(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[11] ),
        .I3(det_v0sync_start_last[11]),
        .I4(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[10] ),
        .I5(det_v0sync_start_last[10]),
        .O(i__carry_i_1__14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__15
       (.I0(det_v0sync_start_hori_last[9]),
        .I1(det_v0sync_start_hori_int__0[9]),
        .I2(det_v0sync_start_hori_int__0[11]),
        .I3(det_v0sync_start_hori_last[11]),
        .I4(det_v0sync_start_hori_int__0[10]),
        .I5(det_v0sync_start_hori_last[10]),
        .O(i__carry_i_1__15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__16
       (.I0(active_video_count_last[9]),
        .I1(\DET_HACTIVE.active_video_count_reg [9]),
        .I2(\DET_HACTIVE.active_video_count_reg [11]),
        .I3(active_video_count_last[11]),
        .I4(\DET_HACTIVE.active_video_count_reg [10]),
        .I5(active_video_count_last[10]),
        .O(i__carry_i_1__16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__17
       (.I0(det_v0active_start_last[9]),
        .I1(\det_v0active_start_int_reg_n_0_[9] ),
        .I2(\det_v0active_start_int_reg_n_0_[11] ),
        .I3(det_v0active_start_last[11]),
        .I4(\det_v0active_start_int_reg_n_0_[10] ),
        .I5(det_v0active_start_last[10]),
        .O(i__carry_i_1__17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__18
       (.I0(det_v0active_start_hori_last__0[9]),
        .I1(\det_v0active_start_hori_int_reg_n_0_[9] ),
        .I2(\det_v0active_start_hori_int_reg_n_0_[11] ),
        .I3(det_v0active_start_hori_last__0[11]),
        .I4(\det_v0active_start_hori_int_reg_n_0_[10] ),
        .I5(det_v0active_start_hori_last__0[10]),
        .O(i__carry_i_1__18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__19
       (.I0(det_v0fp_start_last[9]),
        .I1(\^det_v0fp_start_int_reg[11]_0 [9]),
        .I2(\^det_v0fp_start_int_reg[11]_0 [11]),
        .I3(det_v0fp_start_last[11]),
        .I4(\^det_v0fp_start_int_reg[11]_0 [10]),
        .I5(det_v0fp_start_last[10]),
        .O(i__carry_i_1__19_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_1__2
       (.I0(\det_v0total_int_reg_n_0_[4] ),
        .I1(\det_v0total_int_reg_n_0_[5] ),
        .O(i__carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__20
       (.I0(det_v0fp_start_hori_last__0[9]),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[9] ),
        .I2(\det_v0fp_start_hori_int_reg_n_0_[11] ),
        .I3(det_v0fp_start_hori_last__0[11]),
        .I4(\det_v0fp_start_hori_int_reg_n_0_[10] ),
        .I5(det_v0fp_start_hori_last__0[10]),
        .O(i__carry_i_1__20_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__3
       (.I0(det_htotal_int[6]),
        .I1(L[6]),
        .I2(L[5]),
        .I3(det_htotal_int[7]),
        .O(i__carry_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__36
       (.I0(\^det_hfp_start_int2_reg[11]_0 [3]),
        .I1(\DET_HSYNC.det_hsync_start_int_reg_n_0_[3] ),
        .O(i__carry_i_1__36_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__4
       (.I0(\DET_VBLANK.vblank_count_reg [5]),
        .I1(\det_v0total_int_reg_n_0_[6] ),
        .I2(\det_v0total_int_reg_n_0_[7] ),
        .I3(\DET_VBLANK.vblank_count_reg [6]),
        .O(i__carry_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__40
       (.I0(\^Q [3]),
        .I1(\det_hactive_start_int_reg_n_0_[3] ),
        .O(i__carry_i_1__40_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_1__5
       (.I0(\det_v0total_int_reg_n_0_[6] ),
        .I1(\det_v0total_int_reg_n_0_[7] ),
        .O(i__carry_i_1__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__6
       (.I0(\det_hactive_start_int_reg_n_0_[6] ),
        .I1(det_v0bp_start_hori_int__0[6]),
        .I2(det_v0bp_start_hori_int__0[7]),
        .I3(\det_hactive_start_int_reg_n_0_[7] ),
        .O(i__carry_i_1__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__7
       (.I0(\det_hactive_start_int_reg_n_0_[6] ),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[6] ),
        .I2(\det_v0fp_start_hori_int_reg_n_0_[7] ),
        .I3(\det_hactive_start_int_reg_n_0_[7] ),
        .O(i__carry_i_1__7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__8
       (.I0(\det_hactive_start_int_reg_n_0_[6] ),
        .I1(\det_v0active_start_hori_int_reg_n_0_[6] ),
        .I2(\det_v0active_start_hori_int_reg_n_0_[7] ),
        .I3(\det_hactive_start_int_reg_n_0_[7] ),
        .O(i__carry_i_1__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__9
       (.I0(det_hsync_start_last[9]),
        .I1(\DET_HSYNC.det_hsync_start_int_reg_n_0_[9] ),
        .I2(\DET_HSYNC.det_hsync_start_int_reg_n_0_[11] ),
        .I3(det_hsync_start_last[11]),
        .I4(\DET_HSYNC.det_hsync_start_int_reg_n_0_[10] ),
        .I5(det_hsync_start_last[10]),
        .O(i__carry_i_1__9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2
       (.I0(\DET_HSYNC.hsync_count_reg [3]),
        .I1(det_htotal_int[4]),
        .I2(det_htotal_int[5]),
        .I3(\DET_HSYNC.hsync_count_reg [4]),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__0
       (.I0(L[8]),
        .I1(det_htotal_int[4]),
        .I2(det_htotal_int[5]),
        .I3(L[7]),
        .O(i__carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__1
       (.I0(\DET_VSYNC.vsync_count_reg [3]),
        .I1(\det_v0total_int_reg_n_0_[4] ),
        .I2(\det_v0total_int_reg_n_0_[5] ),
        .I3(\DET_VSYNC.vsync_count_reg [4]),
        .O(i__carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__10
       (.I0(det_v0bp_start_hori_last[6]),
        .I1(det_v0bp_start_hori_int__0[6]),
        .I2(det_v0bp_start_hori_int__0[8]),
        .I3(det_v0bp_start_hori_last[8]),
        .I4(det_v0bp_start_hori_int__0[7]),
        .I5(det_v0bp_start_hori_last[7]),
        .O(i__carry_i_2__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__11
       (.I0(det_v0bp_start_last[6]),
        .I1(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[6] ),
        .I2(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[8] ),
        .I3(det_v0bp_start_last[8]),
        .I4(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[7] ),
        .I5(det_v0bp_start_last[7]),
        .O(i__carry_i_2__11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__12
       (.I0(det_v0sync_start_last[6]),
        .I1(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[6] ),
        .I2(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[8] ),
        .I3(det_v0sync_start_last[8]),
        .I4(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[7] ),
        .I5(det_v0sync_start_last[7]),
        .O(i__carry_i_2__12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__13
       (.I0(det_v0sync_start_hori_last[6]),
        .I1(det_v0sync_start_hori_int__0[6]),
        .I2(det_v0sync_start_hori_int__0[8]),
        .I3(det_v0sync_start_hori_last[8]),
        .I4(det_v0sync_start_hori_int__0[7]),
        .I5(det_v0sync_start_hori_last[7]),
        .O(i__carry_i_2__13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__14
       (.I0(active_video_count_last[6]),
        .I1(\DET_HACTIVE.active_video_count_reg [6]),
        .I2(\DET_HACTIVE.active_video_count_reg [8]),
        .I3(active_video_count_last[8]),
        .I4(\DET_HACTIVE.active_video_count_reg [7]),
        .I5(active_video_count_last[7]),
        .O(i__carry_i_2__14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__15
       (.I0(det_v0active_start_last[6]),
        .I1(\det_v0active_start_int_reg_n_0_[6] ),
        .I2(\det_v0active_start_int_reg_n_0_[8] ),
        .I3(det_v0active_start_last[8]),
        .I4(\det_v0active_start_int_reg_n_0_[7] ),
        .I5(det_v0active_start_last[7]),
        .O(i__carry_i_2__15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__16
       (.I0(det_v0active_start_hori_last__0[6]),
        .I1(\det_v0active_start_hori_int_reg_n_0_[6] ),
        .I2(\det_v0active_start_hori_int_reg_n_0_[8] ),
        .I3(det_v0active_start_hori_last__0[8]),
        .I4(\det_v0active_start_hori_int_reg_n_0_[7] ),
        .I5(det_v0active_start_hori_last__0[7]),
        .O(i__carry_i_2__16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__17
       (.I0(det_v0fp_start_last[6]),
        .I1(\^det_v0fp_start_int_reg[11]_0 [6]),
        .I2(\^det_v0fp_start_int_reg[11]_0 [8]),
        .I3(det_v0fp_start_last[8]),
        .I4(\^det_v0fp_start_int_reg[11]_0 [7]),
        .I5(det_v0fp_start_last[7]),
        .O(i__carry_i_2__17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__18
       (.I0(det_v0fp_start_hori_last__0[6]),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[6] ),
        .I2(\det_v0fp_start_hori_int_reg_n_0_[8] ),
        .I3(det_v0fp_start_hori_last__0[8]),
        .I4(\det_v0fp_start_hori_int_reg_n_0_[7] ),
        .I5(det_v0fp_start_hori_last__0[7]),
        .O(i__carry_i_2__18_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__2
       (.I0(det_htotal_int[4]),
        .I1(L[8]),
        .I2(L[7]),
        .I3(det_htotal_int[5]),
        .O(i__carry_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__3
       (.I0(\DET_VBLANK.vblank_count_reg [3]),
        .I1(\det_v0total_int_reg_n_0_[4] ),
        .I2(\det_v0total_int_reg_n_0_[5] ),
        .I3(\DET_VBLANK.vblank_count_reg [4]),
        .O(i__carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__33
       (.I0(\det_v0total_int_reg_n_0_[2] ),
        .I1(\det_v0total_int_reg_n_0_[3] ),
        .O(i__carry_i_2__33_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__34
       (.I0(\det_v0total_int_reg_n_0_[2] ),
        .I1(\det_v0total_int_reg_n_0_[3] ),
        .O(i__carry_i_2__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__35
       (.I0(\^det_hfp_start_int2_reg[11]_0 [2]),
        .I1(\DET_HSYNC.det_hsync_start_int_reg_n_0_[2] ),
        .O(i__carry_i_2__35_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__39
       (.I0(\^Q [2]),
        .I1(\det_hactive_start_int_reg_n_0_[2] ),
        .O(i__carry_i_2__39_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__4
       (.I0(\det_hactive_start_int_reg_n_0_[4] ),
        .I1(det_v0bp_start_hori_int__0[4]),
        .I2(det_v0bp_start_hori_int__0[5]),
        .I3(\det_hactive_start_int_reg_n_0_[5] ),
        .O(i__carry_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__5
       (.I0(\det_hactive_start_int_reg_n_0_[4] ),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[4] ),
        .I2(\det_v0fp_start_hori_int_reg_n_0_[5] ),
        .I3(\det_hactive_start_int_reg_n_0_[5] ),
        .O(i__carry_i_2__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__6
       (.I0(\det_hactive_start_int_reg_n_0_[4] ),
        .I1(\det_v0active_start_hori_int_reg_n_0_[4] ),
        .I2(\det_v0active_start_hori_int_reg_n_0_[5] ),
        .I3(\det_hactive_start_int_reg_n_0_[5] ),
        .O(i__carry_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__7
       (.I0(det_hsync_start_last[6]),
        .I1(\DET_HSYNC.det_hsync_start_int_reg_n_0_[6] ),
        .I2(\DET_HSYNC.det_hsync_start_int_reg_n_0_[8] ),
        .I3(det_hsync_start_last[8]),
        .I4(\DET_HSYNC.det_hsync_start_int_reg_n_0_[7] ),
        .I5(det_hsync_start_last[7]),
        .O(i__carry_i_2__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__8
       (.I0(det_hactive_start_last__0[6]),
        .I1(\det_hactive_start_int_reg_n_0_[6] ),
        .I2(\det_hactive_start_int_reg_n_0_[8] ),
        .I3(det_hactive_start_last__0[8]),
        .I4(\det_hactive_start_int_reg_n_0_[7] ),
        .I5(det_hactive_start_last__0[7]),
        .O(i__carry_i_2__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__9
       (.I0(det_hfp_start_last__0[6]),
        .I1(\det_hfp_start_int_reg_n_0_[6] ),
        .I2(\det_hfp_start_int_reg_n_0_[8] ),
        .I3(det_hfp_start_last__0[8]),
        .I4(\det_hfp_start_int_reg_n_0_[7] ),
        .I5(det_hfp_start_last__0[7]),
        .O(i__carry_i_2__9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3
       (.I0(\DET_HSYNC.hsync_count_reg [1]),
        .I1(det_htotal_int[2]),
        .I2(det_htotal_int[3]),
        .I3(\DET_HSYNC.hsync_count_reg [2]),
        .O(i__carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__0
       (.I0(L[10]),
        .I1(det_htotal_int[2]),
        .I2(det_htotal_int[3]),
        .I3(L[9]),
        .O(i__carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__1
       (.I0(\DET_VSYNC.vsync_count_reg [1]),
        .I1(\det_v0total_int_reg_n_0_[2] ),
        .I2(\det_v0total_int_reg_n_0_[3] ),
        .I3(\DET_VSYNC.vsync_count_reg [2]),
        .O(i__carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__10
       (.I0(det_v0bp_start_hori_last[3]),
        .I1(det_v0bp_start_hori_int__0[3]),
        .I2(det_v0bp_start_hori_int__0[5]),
        .I3(det_v0bp_start_hori_last[5]),
        .I4(det_v0bp_start_hori_int__0[4]),
        .I5(det_v0bp_start_hori_last[4]),
        .O(i__carry_i_3__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__11
       (.I0(det_v0bp_start_last[3]),
        .I1(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[3] ),
        .I2(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[5] ),
        .I3(det_v0bp_start_last[5]),
        .I4(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[4] ),
        .I5(det_v0bp_start_last[4]),
        .O(i__carry_i_3__11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__12
       (.I0(det_v0sync_start_last[3]),
        .I1(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[3] ),
        .I2(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[5] ),
        .I3(det_v0sync_start_last[5]),
        .I4(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[4] ),
        .I5(det_v0sync_start_last[4]),
        .O(i__carry_i_3__12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__13
       (.I0(det_v0sync_start_hori_last[3]),
        .I1(det_v0sync_start_hori_int__0[3]),
        .I2(det_v0sync_start_hori_int__0[5]),
        .I3(det_v0sync_start_hori_last[5]),
        .I4(det_v0sync_start_hori_int__0[4]),
        .I5(det_v0sync_start_hori_last[4]),
        .O(i__carry_i_3__13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__14
       (.I0(active_video_count_last[3]),
        .I1(\DET_HACTIVE.active_video_count_reg [3]),
        .I2(\DET_HACTIVE.active_video_count_reg [5]),
        .I3(active_video_count_last[5]),
        .I4(\DET_HACTIVE.active_video_count_reg [4]),
        .I5(active_video_count_last[4]),
        .O(i__carry_i_3__14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__15
       (.I0(det_v0active_start_last[3]),
        .I1(\det_v0active_start_int_reg_n_0_[3] ),
        .I2(\det_v0active_start_int_reg_n_0_[5] ),
        .I3(det_v0active_start_last[5]),
        .I4(\det_v0active_start_int_reg_n_0_[4] ),
        .I5(det_v0active_start_last[4]),
        .O(i__carry_i_3__15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__16
       (.I0(det_v0active_start_hori_last__0[3]),
        .I1(\det_v0active_start_hori_int_reg_n_0_[3] ),
        .I2(\det_v0active_start_hori_int_reg_n_0_[5] ),
        .I3(det_v0active_start_hori_last__0[5]),
        .I4(\det_v0active_start_hori_int_reg_n_0_[4] ),
        .I5(det_v0active_start_hori_last__0[4]),
        .O(i__carry_i_3__16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__17
       (.I0(det_v0fp_start_last[3]),
        .I1(\^det_v0fp_start_int_reg[11]_0 [3]),
        .I2(\^det_v0fp_start_int_reg[11]_0 [5]),
        .I3(det_v0fp_start_last[5]),
        .I4(\^det_v0fp_start_int_reg[11]_0 [4]),
        .I5(det_v0fp_start_last[4]),
        .O(i__carry_i_3__17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__18
       (.I0(det_v0fp_start_hori_last__0[3]),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[3] ),
        .I2(\det_v0fp_start_hori_int_reg_n_0_[5] ),
        .I3(det_v0fp_start_hori_last__0[5]),
        .I4(\det_v0fp_start_hori_int_reg_n_0_[4] ),
        .I5(det_v0fp_start_hori_last__0[4]),
        .O(i__carry_i_3__18_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__2
       (.I0(det_htotal_int[2]),
        .I1(L[10]),
        .I2(L[9]),
        .I3(det_htotal_int[3]),
        .O(i__carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__3
       (.I0(\DET_VBLANK.vblank_count_reg [1]),
        .I1(\det_v0total_int_reg_n_0_[2] ),
        .I2(\det_v0total_int_reg_n_0_[3] ),
        .I3(\DET_VBLANK.vblank_count_reg [2]),
        .O(i__carry_i_3__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3__33
       (.I0(\det_v0total_int_reg_n_0_[0] ),
        .I1(\det_v0total_int_reg_n_0_[1] ),
        .O(i__carry_i_3__33_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3__34
       (.I0(\det_v0total_int_reg_n_0_[0] ),
        .I1(\det_v0total_int_reg_n_0_[1] ),
        .O(i__carry_i_3__34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__35
       (.I0(\^det_hfp_start_int2_reg[11]_0 [1]),
        .I1(\DET_HSYNC.det_hsync_start_int_reg_n_0_[1] ),
        .O(i__carry_i_3__35_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__4
       (.I0(\det_hactive_start_int_reg_n_0_[2] ),
        .I1(det_v0bp_start_hori_int__0[2]),
        .I2(det_v0bp_start_hori_int__0[3]),
        .I3(\det_hactive_start_int_reg_n_0_[3] ),
        .O(i__carry_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__40
       (.I0(\^Q [1]),
        .I1(\det_hactive_start_int_reg_n_0_[1] ),
        .O(i__carry_i_3__40_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__5
       (.I0(\det_hactive_start_int_reg_n_0_[2] ),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[2] ),
        .I2(\det_v0fp_start_hori_int_reg_n_0_[3] ),
        .I3(\det_hactive_start_int_reg_n_0_[3] ),
        .O(i__carry_i_3__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__6
       (.I0(\det_hactive_start_int_reg_n_0_[2] ),
        .I1(\det_v0active_start_hori_int_reg_n_0_[2] ),
        .I2(\det_v0active_start_hori_int_reg_n_0_[3] ),
        .I3(\det_hactive_start_int_reg_n_0_[3] ),
        .O(i__carry_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__7
       (.I0(det_hsync_start_last[3]),
        .I1(\DET_HSYNC.det_hsync_start_int_reg_n_0_[3] ),
        .I2(\DET_HSYNC.det_hsync_start_int_reg_n_0_[5] ),
        .I3(det_hsync_start_last[5]),
        .I4(\DET_HSYNC.det_hsync_start_int_reg_n_0_[4] ),
        .I5(det_hsync_start_last[4]),
        .O(i__carry_i_3__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__8
       (.I0(det_hactive_start_last__0[3]),
        .I1(\det_hactive_start_int_reg_n_0_[3] ),
        .I2(\det_hactive_start_int_reg_n_0_[5] ),
        .I3(det_hactive_start_last__0[5]),
        .I4(\det_hactive_start_int_reg_n_0_[4] ),
        .I5(det_hactive_start_last__0[4]),
        .O(i__carry_i_3__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__9
       (.I0(det_hfp_start_last__0[3]),
        .I1(\det_hfp_start_int_reg_n_0_[3] ),
        .I2(\det_hfp_start_int_reg_n_0_[5] ),
        .I3(det_hfp_start_last__0[5]),
        .I4(\det_hfp_start_int_reg_n_0_[4] ),
        .I5(det_hfp_start_last__0[4]),
        .O(i__carry_i_3__9_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    i__carry_i_4
       (.I0(det_htotal_int[0]),
        .I1(L[11]),
        .I2(det_htotal_int[1]),
        .O(i__carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__0
       (.I0(\det_hactive_start_int_reg_n_0_[0] ),
        .I1(det_v0bp_start_hori_int__0[0]),
        .I2(det_v0bp_start_hori_int__0[1]),
        .I3(\det_hactive_start_int_reg_n_0_[1] ),
        .O(i__carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__1
       (.I0(\det_hactive_start_int_reg_n_0_[0] ),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[0] ),
        .I2(\det_v0fp_start_hori_int_reg_n_0_[1] ),
        .I3(\det_hactive_start_int_reg_n_0_[1] ),
        .O(i__carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__10
       (.I0(active_video_count_last[0]),
        .I1(\DET_HACTIVE.active_video_count_reg [0]),
        .I2(\DET_HACTIVE.active_video_count_reg [2]),
        .I3(active_video_count_last[2]),
        .I4(\DET_HACTIVE.active_video_count_reg [1]),
        .I5(active_video_count_last[1]),
        .O(i__carry_i_4__10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__11
       (.I0(det_v0active_start_last[0]),
        .I1(\det_v0active_start_int_reg_n_0_[0] ),
        .I2(\det_v0active_start_int_reg_n_0_[2] ),
        .I3(det_v0active_start_last[2]),
        .I4(\det_v0active_start_int_reg_n_0_[1] ),
        .I5(det_v0active_start_last[1]),
        .O(i__carry_i_4__11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__12
       (.I0(det_v0active_start_hori_last__0[0]),
        .I1(\det_v0active_start_hori_int_reg_n_0_[0] ),
        .I2(\det_v0active_start_hori_int_reg_n_0_[2] ),
        .I3(det_v0active_start_hori_last__0[2]),
        .I4(\det_v0active_start_hori_int_reg_n_0_[1] ),
        .I5(det_v0active_start_hori_last__0[1]),
        .O(i__carry_i_4__12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__13
       (.I0(det_v0fp_start_last[0]),
        .I1(\^det_v0fp_start_int_reg[11]_0 [0]),
        .I2(\^det_v0fp_start_int_reg[11]_0 [2]),
        .I3(det_v0fp_start_last[2]),
        .I4(\^det_v0fp_start_int_reg[11]_0 [1]),
        .I5(det_v0fp_start_last[1]),
        .O(i__carry_i_4__13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__14
       (.I0(det_v0fp_start_hori_last__0[0]),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[0] ),
        .I2(\det_v0fp_start_hori_int_reg_n_0_[2] ),
        .I3(det_v0fp_start_hori_last__0[2]),
        .I4(\det_v0fp_start_hori_int_reg_n_0_[1] ),
        .I5(det_v0fp_start_hori_last__0[1]),
        .O(i__carry_i_4__14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__2
       (.I0(\det_hactive_start_int_reg_n_0_[0] ),
        .I1(\det_v0active_start_hori_int_reg_n_0_[0] ),
        .I2(\det_v0active_start_hori_int_reg_n_0_[1] ),
        .I3(\det_hactive_start_int_reg_n_0_[1] ),
        .O(i__carry_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__29
       (.I0(\^det_hfp_start_int2_reg[11]_0 [0]),
        .I1(\DET_HSYNC.det_hsync_start_int_reg_n_0_[0] ),
        .O(i__carry_i_4__29_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__3
       (.I0(det_hsync_start_last[0]),
        .I1(\DET_HSYNC.det_hsync_start_int_reg_n_0_[0] ),
        .I2(\DET_HSYNC.det_hsync_start_int_reg_n_0_[2] ),
        .I3(det_hsync_start_last[2]),
        .I4(\DET_HSYNC.det_hsync_start_int_reg_n_0_[1] ),
        .I5(det_hsync_start_last[1]),
        .O(i__carry_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__33
       (.I0(\^Q [0]),
        .I1(\det_hactive_start_int_reg_n_0_[0] ),
        .O(i__carry_i_4__33_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_4__34
       (.I0(\det_v0total_int_reg_n_0_[6] ),
        .I1(\det_v0total_int_reg_n_0_[7] ),
        .O(i__carry_i_4__34_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_4__35
       (.I0(\det_v0total_int_reg_n_0_[6] ),
        .I1(\det_v0total_int_reg_n_0_[7] ),
        .O(i__carry_i_4__35_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_4__36
       (.I0(\DET_VSYNC.vsync_count_reg [0]),
        .I1(\det_v0total_int_reg_n_0_[1] ),
        .O(i__carry_i_4__36_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_4__37
       (.I0(\DET_VBLANK.vblank_count_reg [0]),
        .I1(\det_v0total_int_reg_n_0_[1] ),
        .O(i__carry_i_4__37_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_4__38
       (.I0(L[11]),
        .I1(det_htotal_int[1]),
        .O(i__carry_i_4__38_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_4__39
       (.I0(\DET_HSYNC.hsync_count_reg [0]),
        .I1(det_htotal_int[1]),
        .O(i__carry_i_4__39_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__4
       (.I0(det_hactive_start_last__0[0]),
        .I1(\det_hactive_start_int_reg_n_0_[0] ),
        .I2(\det_hactive_start_int_reg_n_0_[2] ),
        .I3(det_hactive_start_last__0[2]),
        .I4(\det_hactive_start_int_reg_n_0_[1] ),
        .I5(det_hactive_start_last__0[1]),
        .O(i__carry_i_4__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__5
       (.I0(det_hfp_start_last__0[0]),
        .I1(\det_hfp_start_int_reg_n_0_[0] ),
        .I2(\det_hfp_start_int_reg_n_0_[2] ),
        .I3(det_hfp_start_last__0[2]),
        .I4(\det_hfp_start_int_reg_n_0_[1] ),
        .I5(det_hfp_start_last__0[1]),
        .O(i__carry_i_4__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__6
       (.I0(det_v0bp_start_hori_last[0]),
        .I1(det_v0bp_start_hori_int__0[0]),
        .I2(det_v0bp_start_hori_int__0[2]),
        .I3(det_v0bp_start_hori_last[2]),
        .I4(det_v0bp_start_hori_int__0[1]),
        .I5(det_v0bp_start_hori_last[1]),
        .O(i__carry_i_4__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__7
       (.I0(det_v0bp_start_last[0]),
        .I1(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[0] ),
        .I2(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[2] ),
        .I3(det_v0bp_start_last[2]),
        .I4(\DET_VSYNC.det_v0bp_start_int_reg_n_0_[1] ),
        .I5(det_v0bp_start_last[1]),
        .O(i__carry_i_4__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__8
       (.I0(det_v0sync_start_last[0]),
        .I1(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[0] ),
        .I2(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[2] ),
        .I3(det_v0sync_start_last[2]),
        .I4(\DET_VSYNC.det_v0sync_start_int_reg_n_0_[1] ),
        .I5(det_v0sync_start_last[1]),
        .O(i__carry_i_4__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__9
       (.I0(det_v0sync_start_hori_last[0]),
        .I1(det_v0sync_start_hori_int__0[0]),
        .I2(det_v0sync_start_hori_int__0[2]),
        .I3(det_v0sync_start_hori_last[2]),
        .I4(det_v0sync_start_hori_int__0[1]),
        .I5(det_v0sync_start_hori_last[1]),
        .O(i__carry_i_4__9_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5
       (.I0(\DET_HSYNC.hsync_count_reg [5]),
        .I1(det_htotal_int[6]),
        .I2(\DET_HSYNC.hsync_count_reg [6]),
        .I3(det_htotal_int[7]),
        .O(i__carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__0
       (.I0(L[6]),
        .I1(det_htotal_int[6]),
        .I2(L[5]),
        .I3(det_htotal_int[7]),
        .O(i__carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__1
       (.I0(\DET_VSYNC.vsync_count_reg [5]),
        .I1(\det_v0total_int_reg_n_0_[6] ),
        .I2(\DET_VSYNC.vsync_count_reg [6]),
        .I3(\det_v0total_int_reg_n_0_[7] ),
        .O(i__carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__2
       (.I0(det_htotal_int[6]),
        .I1(L[6]),
        .I2(det_htotal_int[7]),
        .I3(L[5]),
        .O(i__carry_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__3
       (.I0(\DET_VBLANK.vblank_count_reg [5]),
        .I1(\det_v0total_int_reg_n_0_[6] ),
        .I2(\DET_VBLANK.vblank_count_reg [6]),
        .I3(\det_v0total_int_reg_n_0_[7] ),
        .O(i__carry_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__4
       (.I0(\det_hactive_start_int_reg_n_0_[6] ),
        .I1(det_v0bp_start_hori_int__0[6]),
        .I2(\det_hactive_start_int_reg_n_0_[7] ),
        .I3(det_v0bp_start_hori_int__0[7]),
        .O(i__carry_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__5
       (.I0(\det_hactive_start_int_reg_n_0_[6] ),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[6] ),
        .I2(\det_hactive_start_int_reg_n_0_[7] ),
        .I3(\det_v0fp_start_hori_int_reg_n_0_[7] ),
        .O(i__carry_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__6
       (.I0(\det_hactive_start_int_reg_n_0_[6] ),
        .I1(\det_v0active_start_hori_int_reg_n_0_[6] ),
        .I2(\det_hactive_start_int_reg_n_0_[7] ),
        .I3(\det_v0active_start_hori_int_reg_n_0_[7] ),
        .O(i__carry_i_5__6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_5__8
       (.I0(\det_v0total_int_reg_n_0_[4] ),
        .I1(\det_v0total_int_reg_n_0_[5] ),
        .O(i__carry_i_5__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5__9
       (.I0(\det_v0total_int_reg_n_0_[4] ),
        .I1(\det_v0total_int_reg_n_0_[5] ),
        .O(i__carry_i_5__9_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6
       (.I0(\DET_HSYNC.hsync_count_reg [3]),
        .I1(det_htotal_int[4]),
        .I2(\DET_HSYNC.hsync_count_reg [4]),
        .I3(det_htotal_int[5]),
        .O(i__carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__0
       (.I0(L[8]),
        .I1(det_htotal_int[4]),
        .I2(L[7]),
        .I3(det_htotal_int[5]),
        .O(i__carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__1
       (.I0(\DET_VSYNC.vsync_count_reg [3]),
        .I1(\det_v0total_int_reg_n_0_[4] ),
        .I2(\DET_VSYNC.vsync_count_reg [4]),
        .I3(\det_v0total_int_reg_n_0_[5] ),
        .O(i__carry_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__2
       (.I0(det_htotal_int[4]),
        .I1(L[8]),
        .I2(det_htotal_int[5]),
        .I3(L[7]),
        .O(i__carry_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__3
       (.I0(\DET_VBLANK.vblank_count_reg [3]),
        .I1(\det_v0total_int_reg_n_0_[4] ),
        .I2(\DET_VBLANK.vblank_count_reg [4]),
        .I3(\det_v0total_int_reg_n_0_[5] ),
        .O(i__carry_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__4
       (.I0(\det_hactive_start_int_reg_n_0_[4] ),
        .I1(det_v0bp_start_hori_int__0[4]),
        .I2(\det_hactive_start_int_reg_n_0_[5] ),
        .I3(det_v0bp_start_hori_int__0[5]),
        .O(i__carry_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__5
       (.I0(\det_hactive_start_int_reg_n_0_[4] ),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[4] ),
        .I2(\det_hactive_start_int_reg_n_0_[5] ),
        .I3(\det_v0fp_start_hori_int_reg_n_0_[5] ),
        .O(i__carry_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__6
       (.I0(\det_hactive_start_int_reg_n_0_[4] ),
        .I1(\det_v0active_start_hori_int_reg_n_0_[4] ),
        .I2(\det_hactive_start_int_reg_n_0_[5] ),
        .I3(\det_v0active_start_hori_int_reg_n_0_[5] ),
        .O(i__carry_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__8
       (.I0(\det_v0total_int_reg_n_0_[2] ),
        .I1(\det_v0total_int_reg_n_0_[3] ),
        .O(i__carry_i_6__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__9
       (.I0(\det_v0total_int_reg_n_0_[2] ),
        .I1(\det_v0total_int_reg_n_0_[3] ),
        .O(i__carry_i_6__9_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(\DET_HSYNC.hsync_count_reg [1]),
        .I1(det_htotal_int[2]),
        .I2(\DET_HSYNC.hsync_count_reg [2]),
        .I3(det_htotal_int[3]),
        .O(i__carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__0
       (.I0(L[10]),
        .I1(det_htotal_int[2]),
        .I2(L[9]),
        .I3(det_htotal_int[3]),
        .O(i__carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__1
       (.I0(\DET_VSYNC.vsync_count_reg [1]),
        .I1(\det_v0total_int_reg_n_0_[2] ),
        .I2(\DET_VSYNC.vsync_count_reg [2]),
        .I3(\det_v0total_int_reg_n_0_[3] ),
        .O(i__carry_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__2
       (.I0(det_htotal_int[2]),
        .I1(L[10]),
        .I2(det_htotal_int[3]),
        .I3(L[9]),
        .O(i__carry_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__3
       (.I0(\DET_VBLANK.vblank_count_reg [1]),
        .I1(\det_v0total_int_reg_n_0_[2] ),
        .I2(\DET_VBLANK.vblank_count_reg [2]),
        .I3(\det_v0total_int_reg_n_0_[3] ),
        .O(i__carry_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__4
       (.I0(\det_hactive_start_int_reg_n_0_[2] ),
        .I1(det_v0bp_start_hori_int__0[2]),
        .I2(\det_hactive_start_int_reg_n_0_[3] ),
        .I3(det_v0bp_start_hori_int__0[3]),
        .O(i__carry_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__5
       (.I0(\det_hactive_start_int_reg_n_0_[2] ),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[2] ),
        .I2(\det_hactive_start_int_reg_n_0_[3] ),
        .I3(\det_v0fp_start_hori_int_reg_n_0_[3] ),
        .O(i__carry_i_7__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__6
       (.I0(\det_hactive_start_int_reg_n_0_[2] ),
        .I1(\det_v0active_start_hori_int_reg_n_0_[2] ),
        .I2(\det_hactive_start_int_reg_n_0_[3] ),
        .I3(\det_v0active_start_hori_int_reg_n_0_[3] ),
        .O(i__carry_i_7__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__7
       (.I0(\det_v0total_int_reg_n_0_[0] ),
        .I1(\det_v0total_int_reg_n_0_[1] ),
        .O(i__carry_i_7__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__8
       (.I0(\det_v0total_int_reg_n_0_[0] ),
        .I1(\det_v0total_int_reg_n_0_[1] ),
        .O(i__carry_i_7__8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(\det_hactive_start_int_reg_n_0_[0] ),
        .I1(det_v0bp_start_hori_int__0[0]),
        .I2(\det_hactive_start_int_reg_n_0_[1] ),
        .I3(det_v0bp_start_hori_int__0[1]),
        .O(i__carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__0
       (.I0(\det_hactive_start_int_reg_n_0_[0] ),
        .I1(\det_v0fp_start_hori_int_reg_n_0_[0] ),
        .I2(\det_hactive_start_int_reg_n_0_[1] ),
        .I3(\det_v0fp_start_hori_int_reg_n_0_[1] ),
        .O(i__carry_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__1
       (.I0(\det_hactive_start_int_reg_n_0_[0] ),
        .I1(\det_v0active_start_hori_int_reg_n_0_[0] ),
        .I2(\det_hactive_start_int_reg_n_0_[1] ),
        .I3(\det_v0active_start_hori_int_reg_n_0_[1] ),
        .O(i__carry_i_8__1_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    i__carry_i_8__2
       (.I0(\DET_HSYNC.hsync_count_reg [0]),
        .I1(det_htotal_int[1]),
        .I2(det_htotal_int[0]),
        .O(i__carry_i_8__2_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    i__carry_i_8__3
       (.I0(L[11]),
        .I1(det_htotal_int[1]),
        .I2(det_htotal_int[0]),
        .O(i__carry_i_8__3_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    i__carry_i_8__4
       (.I0(\DET_VSYNC.vsync_count_reg [0]),
        .I1(\det_v0total_int_reg_n_0_[1] ),
        .I2(\det_v0total_int_reg_n_0_[0] ),
        .O(i__carry_i_8__4_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    i__carry_i_8__5
       (.I0(det_htotal_int[1]),
        .I1(L[11]),
        .I2(det_htotal_int[0]),
        .O(i__carry_i_8__5_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    i__carry_i_8__6
       (.I0(\DET_VBLANK.vblank_count_reg [0]),
        .I1(\det_v0total_int_reg_n_0_[1] ),
        .I2(\det_v0total_int_reg_n_0_[0] ),
        .O(i__carry_i_8__6_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 leqOp_carry
       (.CI(1'b0),
        .CO({leqOp_carry_n_0,NLW_leqOp_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({leqOp_carry_i_1_n_0,leqOp_carry_i_2_n_0,leqOp_carry_i_3_n_0,leqOp_carry_i_4_n_0}),
        .O(NLW_leqOp_carry_O_UNCONNECTED[3:0]),
        .S({leqOp_carry_i_5_n_0,leqOp_carry_i_6_n_0,leqOp_carry_i_7_n_0,leqOp_carry_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 leqOp_carry__0
       (.CI(leqOp_carry_n_0),
        .CO({NLW_leqOp_carry__0_CO_UNCONNECTED[3],leqOp_carry__0_n_1,NLW_leqOp_carry__0_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,leqOp_carry__0_i_1_n_0,leqOp_carry__0_i_2_n_0}),
        .O(NLW_leqOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,leqOp_carry__0_i_3_n_0,leqOp_carry__0_i_4_n_0,leqOp_carry__0_i_5_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    leqOp_carry__0_i_1
       (.I0(det_htotal_int[10]),
        .I1(\DET_HACTIVE.active_video_count_reg [9]),
        .I2(\DET_HACTIVE.active_video_count_reg [10]),
        .I3(det_htotal_int[11]),
        .O(leqOp_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    leqOp_carry__0_i_2
       (.I0(det_htotal_int[8]),
        .I1(\DET_HACTIVE.active_video_count_reg [7]),
        .I2(\DET_HACTIVE.active_video_count_reg [8]),
        .I3(det_htotal_int[9]),
        .O(leqOp_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    leqOp_carry__0_i_3
       (.I0(\DET_HACTIVE.active_video_count_reg [11]),
        .O(leqOp_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    leqOp_carry__0_i_4
       (.I0(det_htotal_int[10]),
        .I1(\DET_HACTIVE.active_video_count_reg [9]),
        .I2(det_htotal_int[11]),
        .I3(\DET_HACTIVE.active_video_count_reg [10]),
        .O(leqOp_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    leqOp_carry__0_i_5
       (.I0(det_htotal_int[8]),
        .I1(\DET_HACTIVE.active_video_count_reg [7]),
        .I2(det_htotal_int[9]),
        .I3(\DET_HACTIVE.active_video_count_reg [8]),
        .O(leqOp_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    leqOp_carry_i_1
       (.I0(det_htotal_int[6]),
        .I1(\DET_HACTIVE.active_video_count_reg [5]),
        .I2(\DET_HACTIVE.active_video_count_reg [6]),
        .I3(det_htotal_int[7]),
        .O(leqOp_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    leqOp_carry_i_2
       (.I0(det_htotal_int[4]),
        .I1(\DET_HACTIVE.active_video_count_reg [3]),
        .I2(\DET_HACTIVE.active_video_count_reg [4]),
        .I3(det_htotal_int[5]),
        .O(leqOp_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    leqOp_carry_i_3
       (.I0(det_htotal_int[2]),
        .I1(\DET_HACTIVE.active_video_count_reg [1]),
        .I2(\DET_HACTIVE.active_video_count_reg [2]),
        .I3(det_htotal_int[3]),
        .O(leqOp_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    leqOp_carry_i_4
       (.I0(det_htotal_int[0]),
        .I1(\DET_HACTIVE.active_video_count_reg [0]),
        .I2(det_htotal_int[1]),
        .O(leqOp_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    leqOp_carry_i_5
       (.I0(det_htotal_int[6]),
        .I1(\DET_HACTIVE.active_video_count_reg [5]),
        .I2(det_htotal_int[7]),
        .I3(\DET_HACTIVE.active_video_count_reg [6]),
        .O(leqOp_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    leqOp_carry_i_6
       (.I0(det_htotal_int[4]),
        .I1(\DET_HACTIVE.active_video_count_reg [3]),
        .I2(det_htotal_int[5]),
        .I3(\DET_HACTIVE.active_video_count_reg [4]),
        .O(leqOp_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    leqOp_carry_i_7
       (.I0(det_htotal_int[2]),
        .I1(\DET_HACTIVE.active_video_count_reg [1]),
        .I2(det_htotal_int[3]),
        .I3(\DET_HACTIVE.active_video_count_reg [2]),
        .O(leqOp_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    leqOp_carry_i_8
       (.I0(det_htotal_int[1]),
        .I1(\DET_HACTIVE.active_video_count_reg [0]),
        .I2(det_htotal_int[0]),
        .O(leqOp_carry_i_8_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \leqOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\leqOp_inferred__0/i__carry_n_0 ,\NLW_leqOp_inferred__0/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__3_n_0,i__carry_i_2__2_n_0,i__carry_i_3__2_n_0,i__carry_i_4_n_0}),
        .O(\NLW_leqOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__2_n_0,i__carry_i_6__2_n_0,i__carry_i_7__2_n_0,i__carry_i_8__5_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \leqOp_inferred__0/i__carry__0 
       (.CI(\leqOp_inferred__0/i__carry_n_0 ),
        .CO({\NLW_leqOp_inferred__0/i__carry__0_CO_UNCONNECTED [3],leqOp,\NLW_leqOp_inferred__0/i__carry__0_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__0_i_1__2_n_0,i__carry__0_i_2__2_n_0}),
        .O(\NLW_leqOp_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__0_i_3__5_n_0,i__carry__0_i_4__2_n_0,i__carry__0_i_5__2_n_0}));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'h7447)) 
    line_end_d_i_1
       (.I0(\^DET_HBLANK.det_hblank_pol_int_reg_0 ),
        .I1(\DET_HBLANK.hblank_toggled_reg_n_0 ),
        .I2(\^DET_HSYNC.det_hsync_pol_int_reg_0 ),
        .I3(hsync_in),
        .O(line_end));
  FDRE #(
    .INIT(1'b0)) 
    line_end_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(line_end),
        .Q(line_end_d_reg_n_0),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 ltOp_carry
       (.CI(1'b0),
        .CO({ltOp_carry_n_0,NLW_ltOp_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}),
        .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]),
        .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 ltOp_carry__0
       (.CI(ltOp_carry_n_0),
        .CO({NLW_ltOp_carry__0_CO_UNCONNECTED[3:2],ltOp,NLW_ltOp_carry__0_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ltOp_carry__0_i_1_n_0,ltOp_carry__0_i_2_n_0}),
        .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ltOp_carry__0_i_3_n_0,ltOp_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry__0_i_1
       (.I0(\det_hactive_start_int_reg_n_0_[10] ),
        .I1(det_v0sync_start_hori_int__0[10]),
        .I2(det_v0sync_start_hori_int__0[11]),
        .I3(\det_hactive_start_int_reg_n_0_[11] ),
        .O(ltOp_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry__0_i_2
       (.I0(\det_hactive_start_int_reg_n_0_[8] ),
        .I1(det_v0sync_start_hori_int__0[8]),
        .I2(det_v0sync_start_hori_int__0[9]),
        .I3(\det_hactive_start_int_reg_n_0_[9] ),
        .O(ltOp_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry__0_i_3
       (.I0(\det_hactive_start_int_reg_n_0_[10] ),
        .I1(det_v0sync_start_hori_int__0[10]),
        .I2(\det_hactive_start_int_reg_n_0_[11] ),
        .I3(det_v0sync_start_hori_int__0[11]),
        .O(ltOp_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry__0_i_4
       (.I0(\det_hactive_start_int_reg_n_0_[8] ),
        .I1(det_v0sync_start_hori_int__0[8]),
        .I2(\det_hactive_start_int_reg_n_0_[9] ),
        .I3(det_v0sync_start_hori_int__0[9]),
        .O(ltOp_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_1
       (.I0(\det_hactive_start_int_reg_n_0_[6] ),
        .I1(det_v0sync_start_hori_int__0[6]),
        .I2(det_v0sync_start_hori_int__0[7]),
        .I3(\det_hactive_start_int_reg_n_0_[7] ),
        .O(ltOp_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_2
       (.I0(\det_hactive_start_int_reg_n_0_[4] ),
        .I1(det_v0sync_start_hori_int__0[4]),
        .I2(det_v0sync_start_hori_int__0[5]),
        .I3(\det_hactive_start_int_reg_n_0_[5] ),
        .O(ltOp_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_3
       (.I0(\det_hactive_start_int_reg_n_0_[2] ),
        .I1(det_v0sync_start_hori_int__0[2]),
        .I2(det_v0sync_start_hori_int__0[3]),
        .I3(\det_hactive_start_int_reg_n_0_[3] ),
        .O(ltOp_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_4
       (.I0(\det_hactive_start_int_reg_n_0_[0] ),
        .I1(det_v0sync_start_hori_int__0[0]),
        .I2(det_v0sync_start_hori_int__0[1]),
        .I3(\det_hactive_start_int_reg_n_0_[1] ),
        .O(ltOp_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_5
       (.I0(\det_hactive_start_int_reg_n_0_[6] ),
        .I1(det_v0sync_start_hori_int__0[6]),
        .I2(\det_hactive_start_int_reg_n_0_[7] ),
        .I3(det_v0sync_start_hori_int__0[7]),
        .O(ltOp_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_6
       (.I0(\det_hactive_start_int_reg_n_0_[4] ),
        .I1(det_v0sync_start_hori_int__0[4]),
        .I2(\det_hactive_start_int_reg_n_0_[5] ),
        .I3(det_v0sync_start_hori_int__0[5]),
        .O(ltOp_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_7
       (.I0(\det_hactive_start_int_reg_n_0_[2] ),
        .I1(det_v0sync_start_hori_int__0[2]),
        .I2(\det_hactive_start_int_reg_n_0_[3] ),
        .I3(det_v0sync_start_hori_int__0[3]),
        .O(ltOp_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_8
       (.I0(\det_hactive_start_int_reg_n_0_[0] ),
        .I1(det_v0sync_start_hori_int__0[0]),
        .I2(\det_hactive_start_int_reg_n_0_[1] ),
        .I3(det_v0sync_start_hori_int__0[1]),
        .O(ltOp_carry_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ltOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\ltOp_inferred__0/i__carry_n_0 ,\NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__6_n_0,i__carry_i_2__4_n_0,i__carry_i_3__4_n_0,i__carry_i_4__0_n_0}),
        .O(\NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__4_n_0,i__carry_i_6__4_n_0,i__carry_i_7__4_n_0,i__carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ltOp_inferred__0/i__carry__0 
       (.CI(\ltOp_inferred__0/i__carry_n_0 ),
        .CO({\NLW_ltOp_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],\ltOp_inferred__0/i__carry__0_n_2 ,\NLW_ltOp_inferred__0/i__carry__0_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__0_i_1__4_n_0,i__carry__0_i_2__4_n_0}),
        .O(\NLW_ltOp_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_3__2_n_0,i__carry__0_i_4__4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ltOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\ltOp_inferred__1/i__carry_n_0 ,\NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__7_n_0,i__carry_i_2__5_n_0,i__carry_i_3__5_n_0,i__carry_i_4__1_n_0}),
        .O(\NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__5_n_0,i__carry_i_6__5_n_0,i__carry_i_7__5_n_0,i__carry_i_8__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ltOp_inferred__1/i__carry__0 
       (.CI(\ltOp_inferred__1/i__carry_n_0 ),
        .CO({\NLW_ltOp_inferred__1/i__carry__0_CO_UNCONNECTED [3:2],\ltOp_inferred__1/i__carry__0_n_2 ,\NLW_ltOp_inferred__1/i__carry__0_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__0_i_1__5_n_0,i__carry__0_i_2__5_n_0}),
        .O(\NLW_ltOp_inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_3__3_n_0,i__carry__0_i_4__5_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ltOp_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\ltOp_inferred__2/i__carry_n_0 ,\NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__8_n_0,i__carry_i_2__6_n_0,i__carry_i_3__6_n_0,i__carry_i_4__2_n_0}),
        .O(\NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__6_n_0,i__carry_i_6__6_n_0,i__carry_i_7__6_n_0,i__carry_i_8__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ltOp_inferred__2/i__carry__0 
       (.CI(\ltOp_inferred__2/i__carry_n_0 ),
        .CO({\NLW_ltOp_inferred__2/i__carry__0_CO_UNCONNECTED [3:2],\ltOp_inferred__2/i__carry__0_n_2 ,\NLW_ltOp_inferred__2/i__carry__0_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__0_i_1__6_n_0,i__carry__0_i_2__6_n_0}),
        .O(\NLW_ltOp_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_3__4_n_0,i__carry__0_i_4__6_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,NLW_minusOp_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({\det_hfp_start_int_reg_n_0_[3] ,\det_hfp_start_int_reg_n_0_[2] ,\det_hfp_start_int_reg_n_0_[1] ,\det_hfp_start_int_reg_n_0_[0] }),
        .O({minusOp_carry_n_4,minusOp_carry_n_5,minusOp_carry_n_6,minusOp_carry_n_7}),
        .S({minusOp_carry_i_1_n_0,minusOp_carry_i_2_n_0,minusOp_carry_i_3_n_0,minusOp_carry_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,NLW_minusOp_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\det_hfp_start_int_reg_n_0_[7] ,\det_hfp_start_int_reg_n_0_[6] ,\det_hfp_start_int_reg_n_0_[5] ,\det_hfp_start_int_reg_n_0_[4] }),
        .O({minusOp_carry__0_n_4,minusOp_carry__0_n_5,minusOp_carry__0_n_6,minusOp_carry__0_n_7}),
        .S({minusOp_carry__0_i_1_n_0,minusOp_carry__0_i_2_n_0,minusOp_carry__0_i_3_n_0,minusOp_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_1
       (.I0(\det_hfp_start_int_reg_n_0_[7] ),
        .I1(\det_hactive_start_int_reg_n_0_[7] ),
        .O(minusOp_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_2
       (.I0(\det_hfp_start_int_reg_n_0_[6] ),
        .I1(\det_hactive_start_int_reg_n_0_[6] ),
        .O(minusOp_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_3
       (.I0(\det_hfp_start_int_reg_n_0_[5] ),
        .I1(\det_hactive_start_int_reg_n_0_[5] ),
        .O(minusOp_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__0_i_4
       (.I0(\det_hfp_start_int_reg_n_0_[4] ),
        .I1(\det_hactive_start_int_reg_n_0_[4] ),
        .O(minusOp_carry__0_i_4_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO(NLW_minusOp_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\det_hfp_start_int_reg_n_0_[10] ,\det_hfp_start_int_reg_n_0_[9] ,\det_hfp_start_int_reg_n_0_[8] }),
        .O({minusOp_carry__1_n_4,minusOp_carry__1_n_5,minusOp_carry__1_n_6,minusOp_carry__1_n_7}),
        .S({minusOp_carry__1_i_1_n_0,minusOp_carry__1_i_2_n_0,minusOp_carry__1_i_3_n_0,minusOp_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_1
       (.I0(\det_hfp_start_int_reg_n_0_[11] ),
        .I1(\det_hactive_start_int_reg_n_0_[11] ),
        .O(minusOp_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_2
       (.I0(\det_hfp_start_int_reg_n_0_[10] ),
        .I1(\det_hactive_start_int_reg_n_0_[10] ),
        .O(minusOp_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_3
       (.I0(\det_hfp_start_int_reg_n_0_[9] ),
        .I1(\det_hactive_start_int_reg_n_0_[9] ),
        .O(minusOp_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry__1_i_4
       (.I0(\det_hfp_start_int_reg_n_0_[8] ),
        .I1(\det_hactive_start_int_reg_n_0_[8] ),
        .O(minusOp_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_1
       (.I0(\det_hfp_start_int_reg_n_0_[3] ),
        .I1(\det_hactive_start_int_reg_n_0_[3] ),
        .O(minusOp_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_2
       (.I0(\det_hfp_start_int_reg_n_0_[2] ),
        .I1(\det_hactive_start_int_reg_n_0_[2] ),
        .O(minusOp_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_3
       (.I0(\det_hfp_start_int_reg_n_0_[1] ),
        .I1(\det_hactive_start_int_reg_n_0_[1] ),
        .O(minusOp_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    minusOp_carry_i_4
       (.I0(\det_hfp_start_int_reg_n_0_[0] ),
        .I1(\det_hactive_start_int_reg_n_0_[0] ),
        .O(minusOp_carry_i_4_n_0));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \minusOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\minusOp_inferred__0/i__carry_n_0 ,\NLW_minusOp_inferred__0/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI(\^Q [3:0]),
        .O(minusOp[3:0]),
        .S({i__carry_i_1__40_n_0,i__carry_i_2__39_n_0,i__carry_i_3__40_n_0,i__carry_i_4__33_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \minusOp_inferred__0/i__carry__0 
       (.CI(\minusOp_inferred__0/i__carry_n_0 ),
        .CO({\minusOp_inferred__0/i__carry__0_n_0 ,\NLW_minusOp_inferred__0/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\^Q [7:4]),
        .O(minusOp[7:4]),
        .S({i__carry__0_i_1__11_n_0,i__carry__0_i_2__11_n_0,i__carry__0_i_3__8_n_0,i__carry__0_i_4__8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \minusOp_inferred__0/i__carry__1 
       (.CI(\minusOp_inferred__0/i__carry__0_n_0 ),
        .CO(\NLW_minusOp_inferred__0/i__carry__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\^Q [10:8]}),
        .O(minusOp[11:8]),
        .S({i__carry__1_i_1__0_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 neqOp_carry
       (.CI(1'b0),
        .CO({neqOp10_out,NLW_neqOp_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_neqOp_carry_O_UNCONNECTED[3:0]),
        .S({neqOp_carry_i_1_n_0,neqOp_carry_i_2_n_0,neqOp_carry_i_3_n_0,neqOp_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    neqOp_carry_i_1
       (.I0(det_hbp_start_last[9]),
        .I1(\DET_HSYNC.det_hbp_start_int_reg_n_0_[9] ),
        .I2(\DET_HSYNC.det_hbp_start_int_reg_n_0_[11] ),
        .I3(det_hbp_start_last[11]),
        .I4(\DET_HSYNC.det_hbp_start_int_reg_n_0_[10] ),
        .I5(det_hbp_start_last[10]),
        .O(neqOp_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    neqOp_carry_i_2
       (.I0(det_hbp_start_last[6]),
        .I1(\DET_HSYNC.det_hbp_start_int_reg_n_0_[6] ),
        .I2(\DET_HSYNC.det_hbp_start_int_reg_n_0_[8] ),
        .I3(det_hbp_start_last[8]),
        .I4(\DET_HSYNC.det_hbp_start_int_reg_n_0_[7] ),
        .I5(det_hbp_start_last[7]),
        .O(neqOp_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    neqOp_carry_i_3
       (.I0(det_hbp_start_last[3]),
        .I1(\DET_HSYNC.det_hbp_start_int_reg_n_0_[3] ),
        .I2(\DET_HSYNC.det_hbp_start_int_reg_n_0_[5] ),
        .I3(det_hbp_start_last[5]),
        .I4(\DET_HSYNC.det_hbp_start_int_reg_n_0_[4] ),
        .I5(det_hbp_start_last[4]),
        .O(neqOp_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    neqOp_carry_i_4
       (.I0(det_hbp_start_last[0]),
        .I1(\DET_HSYNC.det_hbp_start_int_reg_n_0_[0] ),
        .I2(\DET_HSYNC.det_hbp_start_int_reg_n_0_[2] ),
        .I3(det_hbp_start_last[2]),
        .I4(\DET_HSYNC.det_hbp_start_int_reg_n_0_[1] ),
        .I5(det_hbp_start_last[1]),
        .O(neqOp_carry_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \neqOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({neqOp11_out,\NLW_neqOp_inferred__0/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_neqOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__9_n_0,i__carry_i_2__7_n_0,i__carry_i_3__7_n_0,i__carry_i_4__3_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \neqOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({neqOp8_out,\NLW_neqOp_inferred__1/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_neqOp_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__10_n_0,i__carry_i_2__8_n_0,i__carry_i_3__8_n_0,i__carry_i_4__4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \neqOp_inferred__10/i__carry 
       (.CI(1'b0),
        .CO({neqOp2_out,\NLW_neqOp_inferred__10/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_neqOp_inferred__10/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__19_n_0,i__carry_i_2__17_n_0,i__carry_i_3__17_n_0,i__carry_i_4__13_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \neqOp_inferred__11/i__carry 
       (.CI(1'b0),
        .CO({neqOp1_out,\NLW_neqOp_inferred__11/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_neqOp_inferred__11/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__20_n_0,i__carry_i_2__18_n_0,i__carry_i_3__18_n_0,i__carry_i_4__14_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \neqOp_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({neqOp9_out,\NLW_neqOp_inferred__2/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_neqOp_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__11_n_0,i__carry_i_2__9_n_0,i__carry_i_3__9_n_0,i__carry_i_4__5_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \neqOp_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({neqOp3_out,\NLW_neqOp_inferred__3/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_neqOp_inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__12_n_0,i__carry_i_2__10_n_0,i__carry_i_3__10_n_0,i__carry_i_4__6_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \neqOp_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({neqOp4_out,\NLW_neqOp_inferred__4/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_neqOp_inferred__4/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__13_n_0,i__carry_i_2__11_n_0,i__carry_i_3__11_n_0,i__carry_i_4__7_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \neqOp_inferred__5/i__carry 
       (.CI(1'b0),
        .CO({neqOp6_out,\NLW_neqOp_inferred__5/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_neqOp_inferred__5/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__14_n_0,i__carry_i_2__12_n_0,i__carry_i_3__12_n_0,i__carry_i_4__8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \neqOp_inferred__6/i__carry 
       (.CI(1'b0),
        .CO({neqOp5_out,\NLW_neqOp_inferred__6/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_neqOp_inferred__6/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__15_n_0,i__carry_i_2__13_n_0,i__carry_i_3__13_n_0,i__carry_i_4__9_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \neqOp_inferred__7/i__carry 
       (.CI(1'b0),
        .CO({neqOp7_out,\NLW_neqOp_inferred__7/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_neqOp_inferred__7/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__16_n_0,i__carry_i_2__14_n_0,i__carry_i_3__14_n_0,i__carry_i_4__10_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \neqOp_inferred__8/i__carry 
       (.CI(1'b0),
        .CO({neqOp0_out,\NLW_neqOp_inferred__8/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_neqOp_inferred__8/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__17_n_0,i__carry_i_2__15_n_0,i__carry_i_3__15_n_0,i__carry_i_4__11_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \neqOp_inferred__9/i__carry 
       (.CI(1'b0),
        .CO({neqOp,\NLW_neqOp_inferred__9/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_neqOp_inferred__9/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__18_n_0,i__carry_i_2__16_n_0,i__carry_i_3__16_n_0,i__carry_i_4__12_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \plusOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__0/i__carry_n_0 ,\NLW_plusOp_inferred__0/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\^det_hfp_start_int2_reg[11]_0 [3:0]),
        .O({\plusOp_inferred__0/i__carry_n_4 ,\plusOp_inferred__0/i__carry_n_5 ,\plusOp_inferred__0/i__carry_n_6 ,\plusOp_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__36_n_0,i__carry_i_2__35_n_0,i__carry_i_3__35_n_0,i__carry_i_4__29_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \plusOp_inferred__0/i__carry__0 
       (.CI(\plusOp_inferred__0/i__carry_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__0_n_0 ,\NLW_plusOp_inferred__0/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\^det_hfp_start_int2_reg[11]_0 [7:4]),
        .O({\plusOp_inferred__0/i__carry__0_n_4 ,\plusOp_inferred__0/i__carry__0_n_5 ,\plusOp_inferred__0/i__carry__0_n_6 ,\plusOp_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__9_n_0,i__carry__0_i_2__9_n_0,i__carry__0_i_3__7_n_0,i__carry__0_i_4__7_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \plusOp_inferred__0/i__carry__1 
       (.CI(\plusOp_inferred__0/i__carry__0_n_0 ),
        .CO(\NLW_plusOp_inferred__0/i__carry__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\^det_hfp_start_int2_reg[11]_0 [10:8]}),
        .O({\plusOp_inferred__0/i__carry__1_n_4 ,\plusOp_inferred__0/i__carry__1_n_5 ,\plusOp_inferred__0/i__carry__1_n_6 ,\plusOp_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  (* OPT_MODIFIED = "RETARGET PROPCONST" *) 
  LUT4 #(
    .INIT(16'hCF8A)) 
    top_of_frame_i_1
       (.I0(top_of_frame_reg_n_0),
        .I1(active_video_d2),
        .I2(\DET_HACTIVE.active_video_d_reg_n_0 ),
        .I3(found_chroma0__0),
        .O(top_of_frame_i_1_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    top_of_frame_i_2
       (.I0(vblank_d2),
        .I1(vblank_d),
        .I2(vsync_d2),
        .I3(vsync_d),
        .O(found_chroma0__0));
  FDRE #(
    .INIT(1'b1)) 
    top_of_frame_reg
       (.C(clk),
        .CE(1'b1),
        .D(top_of_frame_i_1_n_0),
        .Q(top_of_frame_reg_n_0),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0fp_start0_carry__0_i_1
       (.I0(\^det_v0fp_start_int_reg[11]_0 [8]),
        .O(\det_v0fp_start_int_reg[8]_0 [3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0fp_start0_carry__0_i_2
       (.I0(\^det_v0fp_start_int_reg[11]_0 [7]),
        .O(\det_v0fp_start_int_reg[8]_0 [2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0fp_start0_carry__0_i_3
       (.I0(\^det_v0fp_start_int_reg[11]_0 [6]),
        .O(\det_v0fp_start_int_reg[8]_0 [1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0fp_start0_carry__0_i_4
       (.I0(\^det_v0fp_start_int_reg[11]_0 [5]),
        .O(\det_v0fp_start_int_reg[8]_0 [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0fp_start0_carry__1_i_1
       (.I0(\^det_v0fp_start_int_reg[11]_0 [11]),
        .O(\det_v0fp_start_int_reg[11]_1 [2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0fp_start0_carry__1_i_2
       (.I0(\^det_v0fp_start_int_reg[11]_0 [10]),
        .O(\det_v0fp_start_int_reg[11]_1 [1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0fp_start0_carry__1_i_3
       (.I0(\^det_v0fp_start_int_reg[11]_0 [9]),
        .O(\det_v0fp_start_int_reg[11]_1 [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0fp_start0_carry_i_2
       (.I0(\^det_v0fp_start_int_reg[11]_0 [4]),
        .O(\det_v0fp_start_int_reg[4]_0 [3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0fp_start0_carry_i_3
       (.I0(\^det_v0fp_start_int_reg[11]_0 [3]),
        .O(\det_v0fp_start_int_reg[4]_0 [2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0fp_start0_carry_i_4
       (.I0(\^det_v0fp_start_int_reg[11]_0 [2]),
        .O(\det_v0fp_start_int_reg[4]_0 [1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0fp_start0_carry_i_5
       (.I0(\^det_v0fp_start_int_reg[11]_0 [1]),
        .O(\det_v0fp_start_int_reg[4]_0 [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \v0fp_start[0]_i_1 
       (.I0(\^det_v0fp_start_int_reg[11]_0 [0]),
        .O(\det_v0fp_start_int_reg[0]_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0total0_carry__0_i_1
       (.I0(\^det_v0total_reg[11]_0 [8]),
        .O(\det_v0total_reg[8]_0 [3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0total0_carry__0_i_2
       (.I0(\^det_v0total_reg[11]_0 [7]),
        .O(\det_v0total_reg[8]_0 [2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0total0_carry__0_i_3
       (.I0(\^det_v0total_reg[11]_0 [6]),
        .O(\det_v0total_reg[8]_0 [1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0total0_carry__0_i_4
       (.I0(\^det_v0total_reg[11]_0 [5]),
        .O(\det_v0total_reg[8]_0 [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0total0_carry__1_i_1
       (.I0(\^det_v0total_reg[11]_0 [11]),
        .O(\det_v0total_reg[11]_1 [2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0total0_carry__1_i_2
       (.I0(\^det_v0total_reg[11]_0 [10]),
        .O(\det_v0total_reg[11]_1 [1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0total0_carry__1_i_3
       (.I0(\^det_v0total_reg[11]_0 [9]),
        .O(\det_v0total_reg[11]_1 [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0total0_carry_i_2
       (.I0(\^det_v0total_reg[11]_0 [4]),
        .O(S[3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0total0_carry_i_3
       (.I0(\^det_v0total_reg[11]_0 [3]),
        .O(S[2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0total0_carry_i_4
       (.I0(\^det_v0total_reg[11]_0 [2]),
        .O(S[1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    v0total0_carry_i_5
       (.I0(\^det_v0total_reg[11]_0 [1]),
        .O(S[0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \v0total[0]_i_1 
       (.I0(\^det_v0total_reg[11]_0 [0]),
        .O(D));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT4 #(
    .INIT(16'hEEC0)) 
    \v_count[0]_i_1 
       (.I0(leqOp),
        .I1(found_eof),
        .I2(found_eof_reg_n_0),
        .I3(\v_count[0]_i_3_n_0 ),
        .O(\v_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0090)) 
    \v_count[0]_i_3 
       (.I0(\DET_HACTIVE.det_active_video_pol_int_reg_0 ),
        .I1(active_video_in),
        .I2(top_of_frame_reg_n_0),
        .I3(frame_end_d),
        .O(\v_count[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_count[0]_i_4 
       (.I0(v_count_reg[0]),
        .O(\v_count[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_last_reg[0] 
       (.C(clk),
        .CE(found_eof),
        .D(v_count_reg[0]),
        .Q(v_count_last[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_last_reg[10] 
       (.C(clk),
        .CE(found_eof),
        .D(v_count_reg[10]),
        .Q(v_count_last[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_last_reg[11] 
       (.C(clk),
        .CE(found_eof),
        .D(v_count_reg[11]),
        .Q(v_count_last[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_last_reg[1] 
       (.C(clk),
        .CE(found_eof),
        .D(v_count_reg[1]),
        .Q(v_count_last[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_last_reg[2] 
       (.C(clk),
        .CE(found_eof),
        .D(v_count_reg[2]),
        .Q(v_count_last[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_last_reg[3] 
       (.C(clk),
        .CE(found_eof),
        .D(v_count_reg[3]),
        .Q(v_count_last[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_last_reg[4] 
       (.C(clk),
        .CE(found_eof),
        .D(v_count_reg[4]),
        .Q(v_count_last[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_last_reg[5] 
       (.C(clk),
        .CE(found_eof),
        .D(v_count_reg[5]),
        .Q(v_count_last[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_last_reg[6] 
       (.C(clk),
        .CE(found_eof),
        .D(v_count_reg[6]),
        .Q(v_count_last[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_last_reg[7] 
       (.C(clk),
        .CE(found_eof),
        .D(v_count_reg[7]),
        .Q(v_count_last[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_last_reg[8] 
       (.C(clk),
        .CE(found_eof),
        .D(v_count_reg[8]),
        .Q(v_count_last[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_last_reg[9] 
       (.C(clk),
        .CE(found_eof),
        .D(v_count_reg[9]),
        .Q(v_count_last[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[0] 
       (.C(clk),
        .CE(found_eof),
        .D(\v_count_reg[0]_i_2_n_7 ),
        .Q(v_count_reg[0]),
        .R(\v_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \v_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\v_count_reg[0]_i_2_n_0 ,\NLW_v_count_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\v_count_reg[0]_i_2_n_4 ,\v_count_reg[0]_i_2_n_5 ,\v_count_reg[0]_i_2_n_6 ,\v_count_reg[0]_i_2_n_7 }),
        .S({v_count_reg[3:1],\v_count[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[10] 
       (.C(clk),
        .CE(found_eof),
        .D(\v_count_reg[8]_i_1_n_5 ),
        .Q(v_count_reg[10]),
        .R(\v_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[11] 
       (.C(clk),
        .CE(found_eof),
        .D(\v_count_reg[8]_i_1_n_4 ),
        .Q(v_count_reg[11]),
        .R(\v_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[1] 
       (.C(clk),
        .CE(found_eof),
        .D(\v_count_reg[0]_i_2_n_6 ),
        .Q(v_count_reg[1]),
        .R(\v_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[2] 
       (.C(clk),
        .CE(found_eof),
        .D(\v_count_reg[0]_i_2_n_5 ),
        .Q(v_count_reg[2]),
        .R(\v_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[3] 
       (.C(clk),
        .CE(found_eof),
        .D(\v_count_reg[0]_i_2_n_4 ),
        .Q(v_count_reg[3]),
        .R(\v_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[4] 
       (.C(clk),
        .CE(found_eof),
        .D(\v_count_reg[4]_i_1_n_7 ),
        .Q(v_count_reg[4]),
        .R(\v_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \v_count_reg[4]_i_1 
       (.CI(\v_count_reg[0]_i_2_n_0 ),
        .CO({\v_count_reg[4]_i_1_n_0 ,\NLW_v_count_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\v_count_reg[4]_i_1_n_4 ,\v_count_reg[4]_i_1_n_5 ,\v_count_reg[4]_i_1_n_6 ,\v_count_reg[4]_i_1_n_7 }),
        .S(v_count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[5] 
       (.C(clk),
        .CE(found_eof),
        .D(\v_count_reg[4]_i_1_n_6 ),
        .Q(v_count_reg[5]),
        .R(\v_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[6] 
       (.C(clk),
        .CE(found_eof),
        .D(\v_count_reg[4]_i_1_n_5 ),
        .Q(v_count_reg[6]),
        .R(\v_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[7] 
       (.C(clk),
        .CE(found_eof),
        .D(\v_count_reg[4]_i_1_n_4 ),
        .Q(v_count_reg[7]),
        .R(\v_count[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[8] 
       (.C(clk),
        .CE(found_eof),
        .D(\v_count_reg[8]_i_1_n_7 ),
        .Q(v_count_reg[8]),
        .R(\v_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \v_count_reg[8]_i_1 
       (.CI(\v_count_reg[4]_i_1_n_0 ),
        .CO(\NLW_v_count_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\v_count_reg[8]_i_1_n_4 ,\v_count_reg[8]_i_1_n_5 ,\v_count_reg[8]_i_1_n_6 ,\v_count_reg[8]_i_1_n_7 }),
        .S(v_count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[9] 
       (.C(clk),
        .CE(found_eof),
        .D(\v_count_reg[8]_i_1_n_6 ),
        .Q(v_count_reg[9]),
        .R(\v_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    vblank_i_1
       (.I0(\^DET_VBLANK.det_vblank_pol_int_reg_0 ),
        .I1(vblank_reg),
        .O(vblank0));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    vsync_i_1
       (.I0(\^DET_VSYNC.det_vsync_pol_int_reg_0 ),
        .I1(vsync_reg),
        .O(vsync0));
endmodule

(* ORIG_REF_NAME = "tc_generator" *) 
module design_2_v_tc_0_0_tc_generator
   (fsync_out,
    hsync_out,
    hblank_out,
    vsync_out,
    vblank_reg_0,
    active_video_reg_0,
    active_chroma_out,
    hsync_int_reg_0,
    hblank_int_reg_0,
    vsync_int_reg_0,
    vblank_int_reg_0,
    reg_update,
    \generate_en_d_reg[3] ,
    \generate_en_d_reg[3]_0 ,
    \generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0_i_1_0 ,
    \generate_en_d_reg[3]_1 ,
    clk,
    hsync0,
    hblank0,
    vsync0,
    vblank0,
    D,
    \v0total_reg[4]_0 ,
    S,
    \v0total_reg[8]_0 ,
    \v0total_reg[11]_0 ,
    \v0fp_start_reg[0]_0 ,
    \v0fp_start_reg[4]_0 ,
    \v0fp_start_reg[4]_1 ,
    \v0fp_start_reg[8]_0 ,
    \v0fp_start_reg[11]_0 ,
    gen_clken,
    clken,
    update_reg,
    \genr_control_regs[0] ,
    all_lock_d,
    det_fsync,
    fsync_in,
    \time_status_regs_int_reg[3] ,
    \time_control_regs[19] ,
    \core_control_regs[0] ,
    core_d_out,
    p_5_in,
    gen_active_video_d,
    resetn_out,
    all_cfg_reg_0,
    \intr_status_int_reg[13] ,
    intc_if,
    p_0_in__0,
    \hsync_start_reg[11]_0 ,
    \hbp_start_reg[11]_0 ,
    \hfp_start_reg[11]_0 ,
    \v0bp_start_hori_reg[11]_0 ,
    \v0bp_start_reg[11]_0 ,
    \v0sync_start_hori_reg[11]_0 ,
    \v0sync_start_reg[11]_0 ,
    \v0active_start_hori_reg[11]_0 ,
    \v0fp_start_hori_reg[11]_0 );
  output [0:0]fsync_out;
  output hsync_out;
  output hblank_out;
  output vsync_out;
  output vblank_reg_0;
  output active_video_reg_0;
  output active_chroma_out;
  output hsync_int_reg_0;
  output hblank_int_reg_0;
  output vsync_int_reg_0;
  output vblank_int_reg_0;
  output reg_update;
  output \generate_en_d_reg[3] ;
  output \generate_en_d_reg[3]_0 ;
  output \generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0_i_1_0 ;
  output \generate_en_d_reg[3]_1 ;
  input clk;
  input hsync0;
  input hblank0;
  input vsync0;
  input vblank0;
  input [0:0]D;
  input \v0total_reg[4]_0 ;
  input [3:0]S;
  input [3:0]\v0total_reg[8]_0 ;
  input [2:0]\v0total_reg[11]_0 ;
  input [0:0]\v0fp_start_reg[0]_0 ;
  input \v0fp_start_reg[4]_0 ;
  input [3:0]\v0fp_start_reg[4]_1 ;
  input [3:0]\v0fp_start_reg[8]_0 ;
  input [2:0]\v0fp_start_reg[11]_0 ;
  input gen_clken;
  input clken;
  input update_reg;
  input [14:0]\genr_control_regs[0] ;
  input all_lock_d;
  input det_fsync;
  input fsync_in;
  input [1:0]\time_status_regs_int_reg[3] ;
  input [2:0]\time_control_regs[19] ;
  input [23:0]\core_control_regs[0] ;
  input core_d_out;
  input p_5_in;
  input gen_active_video_d;
  input resetn_out;
  input all_cfg_reg_0;
  input \intr_status_int_reg[13] ;
  input [0:0]intc_if;
  input [11:0]p_0_in__0;
  input [11:0]\hsync_start_reg[11]_0 ;
  input [11:0]\hbp_start_reg[11]_0 ;
  input [11:0]\hfp_start_reg[11]_0 ;
  input [11:0]\v0bp_start_hori_reg[11]_0 ;
  input [11:0]\v0bp_start_reg[11]_0 ;
  input [11:0]\v0sync_start_hori_reg[11]_0 ;
  input [11:0]\v0sync_start_reg[11]_0 ;
  input [11:0]\v0active_start_hori_reg[11]_0 ;
  input [11:0]\v0fp_start_hori_reg[11]_0 ;

  wire [0:0]D;
  wire [3:0]S;
  wire active_video0;
  wire active_video_int_i_1_n_0;
  wire active_video_int_reg_n_0;
  wire active_video_reg_0;
  wire all_cfg_i_1_n_0;
  wire all_cfg_i_4_n_0;
  wire all_cfg_reg_n_0;
  wire clk;
  wire eqOp10_out;
  wire eqOp11_out;
  wire eqOp12_out;
  wire eqOp13_out;
  wire eqOp14_out;
  wire eqOp1_out;
  wire eqOp25_in;
  wire eqOp2_out;
  wire eqOp3_out;
  wire eqOp4_out;
  wire eqOp5_out;
  wire eqOp6_out;
  wire eqOp7_out;
  wire eqOp8_out;
  wire eqOp9_out;
  wire eqOp_carry_i_1__0_n_0;
  wire eqOp_carry_i_2__0_n_0;
  wire eqOp_carry_i_3__0_n_0;
  wire eqOp_carry_i_4__0_n_0;
  wire gen_clken;
  wire h_count1__1;
  wire \h_count[0]_i_1_n_0 ;
  wire \h_count[0]_i_4_n_0 ;
  wire [11:0]h_count_reg;
  wire \h_count_reg[0]_i_2_n_0 ;
  wire \h_count_reg[0]_i_2_n_4 ;
  wire \h_count_reg[0]_i_2_n_5 ;
  wire \h_count_reg[0]_i_2_n_6 ;
  wire \h_count_reg[0]_i_2_n_7 ;
  wire \h_count_reg[4]_i_1__0_n_0 ;
  wire \h_count_reg[4]_i_1__0_n_4 ;
  wire \h_count_reg[4]_i_1__0_n_5 ;
  wire \h_count_reg[4]_i_1__0_n_6 ;
  wire \h_count_reg[4]_i_1__0_n_7 ;
  wire \h_count_reg[8]_i_1__0_n_4 ;
  wire \h_count_reg[8]_i_1__0_n_5 ;
  wire \h_count_reg[8]_i_1__0_n_6 ;
  wire \h_count_reg[8]_i_1__0_n_7 ;
  wire hblank_int_i_1_n_0;
  wire \^hblank_int_reg_0 ;
  wire [11:0]\hbp_start_reg[11]_0 ;
  wire \hbp_start_reg_n_0_[0] ;
  wire \hbp_start_reg_n_0_[10] ;
  wire \hbp_start_reg_n_0_[11] ;
  wire \hbp_start_reg_n_0_[1] ;
  wire \hbp_start_reg_n_0_[2] ;
  wire \hbp_start_reg_n_0_[3] ;
  wire \hbp_start_reg_n_0_[4] ;
  wire \hbp_start_reg_n_0_[5] ;
  wire \hbp_start_reg_n_0_[6] ;
  wire \hbp_start_reg_n_0_[7] ;
  wire \hbp_start_reg_n_0_[8] ;
  wire \hbp_start_reg_n_0_[9] ;
  wire [11:0]\hfp_start_reg[11]_0 ;
  wire \hfp_start_reg_n_0_[0] ;
  wire \hfp_start_reg_n_0_[10] ;
  wire \hfp_start_reg_n_0_[11] ;
  wire \hfp_start_reg_n_0_[1] ;
  wire \hfp_start_reg_n_0_[2] ;
  wire \hfp_start_reg_n_0_[3] ;
  wire \hfp_start_reg_n_0_[4] ;
  wire \hfp_start_reg_n_0_[5] ;
  wire \hfp_start_reg_n_0_[6] ;
  wire \hfp_start_reg_n_0_[7] ;
  wire \hfp_start_reg_n_0_[8] ;
  wire \hfp_start_reg_n_0_[9] ;
  wire hsync0;
  wire hsync_int_i_1_n_0;
  wire hsync_int_reg_0;
  wire hsync_out;
  wire [11:0]\hsync_start_reg[11]_0 ;
  wire \hsync_start_reg_n_0_[0] ;
  wire \hsync_start_reg_n_0_[10] ;
  wire \hsync_start_reg_n_0_[11] ;
  wire \hsync_start_reg_n_0_[1] ;
  wire \hsync_start_reg_n_0_[2] ;
  wire \hsync_start_reg_n_0_[3] ;
  wire \hsync_start_reg_n_0_[4] ;
  wire \hsync_start_reg_n_0_[5] ;
  wire \hsync_start_reg_n_0_[6] ;
  wire \hsync_start_reg_n_0_[7] ;
  wire \hsync_start_reg_n_0_[8] ;
  wire \hsync_start_reg_n_0_[9] ;
  wire \htotal[10]_i_1_n_0 ;
  wire [11:0]htotal_1;
  wire \htotal_1[11]_i_2_n_0 ;
  wire \htotal_1[11]_i_3_n_0 ;
  wire \htotal_1[11]_i_4_n_0 ;
  wire \htotal_1[3]_i_2_n_0 ;
  wire \htotal_1[3]_i_3_n_0 ;
  wire \htotal_1[3]_i_4_n_0 ;
  wire \htotal_1[7]_i_2_n_0 ;
  wire \htotal_1[7]_i_3_n_0 ;
  wire \htotal_1[7]_i_4_n_0 ;
  wire \htotal_1[7]_i_5_n_0 ;
  wire \htotal_1_reg[3]_i_1_n_0 ;
  wire \htotal_1_reg[7]_i_1_n_0 ;
  wire \htotal_reg[11]_inv_n_0 ;
  wire \htotal_reg_n_0_[0] ;
  wire \htotal_reg_n_0_[10] ;
  wire \htotal_reg_n_0_[1] ;
  wire \htotal_reg_n_0_[2] ;
  wire \htotal_reg_n_0_[3] ;
  wire \htotal_reg_n_0_[4] ;
  wire \htotal_reg_n_0_[5] ;
  wire \htotal_reg_n_0_[6] ;
  wire \htotal_reg_n_0_[7] ;
  wire \htotal_reg_n_0_[8] ;
  wire \htotal_reg_n_0_[9] ;
  wire i__carry_i_1__23_n_0;
  wire i__carry_i_1__26_n_0;
  wire i__carry_i_1__27_n_0;
  wire i__carry_i_1__28_n_0;
  wire i__carry_i_1__29_n_0;
  wire i__carry_i_1__30_n_0;
  wire i__carry_i_1__31_n_0;
  wire i__carry_i_1__32_n_0;
  wire i__carry_i_1__33_n_0;
  wire i__carry_i_1__34_n_0;
  wire i__carry_i_1__35_n_0;
  wire i__carry_i_1__38_n_0;
  wire i__carry_i_1__39_n_0;
  wire i__carry_i_2__20_n_0;
  wire i__carry_i_2__23_n_0;
  wire i__carry_i_2__24_n_0;
  wire i__carry_i_2__25_n_0;
  wire i__carry_i_2__26_n_0;
  wire i__carry_i_2__27_n_0;
  wire i__carry_i_2__28_n_0;
  wire i__carry_i_2__29_n_0;
  wire i__carry_i_2__30_n_0;
  wire i__carry_i_2__31_n_0;
  wire i__carry_i_2__32_n_0;
  wire i__carry_i_2__37_n_0;
  wire i__carry_i_2__38_n_0;
  wire i__carry_i_3__20_n_0;
  wire i__carry_i_3__23_n_0;
  wire i__carry_i_3__24_n_0;
  wire i__carry_i_3__25_n_0;
  wire i__carry_i_3__26_n_0;
  wire i__carry_i_3__27_n_0;
  wire i__carry_i_3__28_n_0;
  wire i__carry_i_3__29_n_0;
  wire i__carry_i_3__30_n_0;
  wire i__carry_i_3__31_n_0;
  wire i__carry_i_3__32_n_0;
  wire i__carry_i_3__38_n_0;
  wire i__carry_i_3__39_n_0;
  wire i__carry_i_4__16_n_0;
  wire i__carry_i_4__19_n_0;
  wire i__carry_i_4__20_n_0;
  wire i__carry_i_4__21_n_0;
  wire i__carry_i_4__22_n_0;
  wire i__carry_i_4__23_n_0;
  wire i__carry_i_4__24_n_0;
  wire i__carry_i_4__25_n_0;
  wire i__carry_i_4__26_n_0;
  wire i__carry_i_4__27_n_0;
  wire i__carry_i_4__28_n_0;
  wire i__carry_i_4__31_n_0;
  wire i__carry_i_4__32_n_0;
  wire last_line;
  wire last_line_i_1_n_0;
  wire line_end;
  wire line_end_i_1_n_0;
  wire line_end_v;
  wire line_end_v_i_1_n_0;
  wire [11:0]minusOp;
  wire [11:0]p_0_in__0;
  wire p_3_in;
  wire [9:0]param_cfg;
  wire \param_cfg[0]_i_1_n_0 ;
  wire \param_cfg[10]_i_1_n_0 ;
  wire \param_cfg[1]_i_1_n_0 ;
  wire \param_cfg[2]_i_1_n_0 ;
  wire \param_cfg[3]_i_1_n_0 ;
  wire \param_cfg[4]_i_1_n_0 ;
  wire \param_cfg[5]_i_1_n_0 ;
  wire \param_cfg[6]_i_1_n_0 ;
  wire \param_cfg[7]_i_1_n_0 ;
  wire \param_cfg[8]_i_1_n_0 ;
  wire \param_cfg[9]_i_1_n_0 ;
  wire \param_cfg_reg_n_0_[0] ;
  wire \param_cfg_reg_n_0_[10] ;
  wire \param_cfg_reg_n_0_[1] ;
  wire \param_cfg_reg_n_0_[2] ;
  wire \param_cfg_reg_n_0_[3] ;
  wire \param_cfg_reg_n_0_[4] ;
  wire \param_cfg_reg_n_0_[5] ;
  wire \param_cfg_reg_n_0_[6] ;
  wire \param_cfg_reg_n_0_[7] ;
  wire \param_cfg_reg_n_0_[8] ;
  wire \param_cfg_reg_n_0_[9] ;
  wire sw_enable_d;
  wire [1:0]\time_status_regs_int_reg[3] ;
  wire update_reg;
  wire [11:0]v0active_start_hori__0;
  wire [11:0]\v0active_start_hori_reg[11]_0 ;
  wire [11:0]v0bp_start_hori__0;
  wire [11:0]\v0bp_start_hori_reg[11]_0 ;
  wire [11:0]\v0bp_start_reg[11]_0 ;
  wire \v0bp_start_reg_n_0_[0] ;
  wire \v0bp_start_reg_n_0_[10] ;
  wire \v0bp_start_reg_n_0_[11] ;
  wire \v0bp_start_reg_n_0_[1] ;
  wire \v0bp_start_reg_n_0_[2] ;
  wire \v0bp_start_reg_n_0_[3] ;
  wire \v0bp_start_reg_n_0_[4] ;
  wire \v0bp_start_reg_n_0_[5] ;
  wire \v0bp_start_reg_n_0_[6] ;
  wire \v0bp_start_reg_n_0_[7] ;
  wire \v0bp_start_reg_n_0_[8] ;
  wire \v0bp_start_reg_n_0_[9] ;
  wire [11:0]v0fp_start;
  wire v0fp_start0_carry__0_n_0;
  wire v0fp_start0_carry_n_0;
  wire [11:1]v0fp_start0_in;
  wire [11:0]v0fp_start_hori__0;
  wire [11:0]\v0fp_start_hori_reg[11]_0 ;
  wire [0:0]\v0fp_start_reg[0]_0 ;
  wire [2:0]\v0fp_start_reg[11]_0 ;
  wire \v0fp_start_reg[4]_0 ;
  wire [3:0]\v0fp_start_reg[4]_1 ;
  wire [3:0]\v0fp_start_reg[8]_0 ;
  wire [11:0]v0sync_start_hori__0;
  wire [11:0]\v0sync_start_hori_reg[11]_0 ;
  wire [11:0]\v0sync_start_reg[11]_0 ;
  wire \v0sync_start_reg_n_0_[0] ;
  wire \v0sync_start_reg_n_0_[10] ;
  wire \v0sync_start_reg_n_0_[11] ;
  wire \v0sync_start_reg_n_0_[1] ;
  wire \v0sync_start_reg_n_0_[2] ;
  wire \v0sync_start_reg_n_0_[3] ;
  wire \v0sync_start_reg_n_0_[4] ;
  wire \v0sync_start_reg_n_0_[5] ;
  wire \v0sync_start_reg_n_0_[6] ;
  wire \v0sync_start_reg_n_0_[7] ;
  wire \v0sync_start_reg_n_0_[8] ;
  wire \v0sync_start_reg_n_0_[9] ;
  wire [11:0]v0total;
  wire v0total0_carry__0_n_0;
  wire v0total0_carry_n_0;
  wire [11:1]v0total0_in;
  wire [2:0]\v0total_reg[11]_0 ;
  wire \v0total_reg[4]_0 ;
  wire [3:0]\v0total_reg[8]_0 ;
  wire v_count058_out;
  wire \v_count[0]_i_1__0_n_0 ;
  wire \v_count[0]_i_4__0_n_0 ;
  wire [11:0]v_count_reg;
  wire \v_count_reg[0]_i_3_n_0 ;
  wire \v_count_reg[0]_i_3_n_4 ;
  wire \v_count_reg[0]_i_3_n_5 ;
  wire \v_count_reg[0]_i_3_n_6 ;
  wire \v_count_reg[0]_i_3_n_7 ;
  wire \v_count_reg[4]_i_1__0_n_0 ;
  wire \v_count_reg[4]_i_1__0_n_4 ;
  wire \v_count_reg[4]_i_1__0_n_5 ;
  wire \v_count_reg[4]_i_1__0_n_6 ;
  wire \v_count_reg[4]_i_1__0_n_7 ;
  wire \v_count_reg[8]_i_1__0_n_4 ;
  wire \v_count_reg[8]_i_1__0_n_5 ;
  wire \v_count_reg[8]_i_1__0_n_6 ;
  wire \v_count_reg[8]_i_1__0_n_7 ;
  wire vblank0;
  wire vblank_int_i_1_n_0;
  wire vblank_int_reg_0;
  wire vblank_reg_0;
  wire vsync0;
  wire vsync_int_i_1_n_0;
  wire vsync_int_reg_0;
  wire vsync_out;
  wire [2:0]NLW_eqOp_carry_CO_UNCONNECTED;
  wire [3:0]NLW_eqOp_carry_O_UNCONNECTED;
  wire [2:0]\NLW_eqOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_eqOp_inferred__10/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__10/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_eqOp_inferred__11/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__11/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_eqOp_inferred__12/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__12/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_eqOp_inferred__13/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__13/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_eqOp_inferred__14/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__14/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_eqOp_inferred__15/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__15/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_eqOp_inferred__16/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__16/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_eqOp_inferred__4/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__4/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_eqOp_inferred__5/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__5/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_eqOp_inferred__6/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__6/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_eqOp_inferred__7/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__7/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_eqOp_inferred__9/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__9/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_h_count_reg[0]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_h_count_reg[4]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_h_count_reg[8]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_htotal_1_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_htotal_1_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_htotal_1_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]NLW_v0fp_start0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_v0fp_start0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_v0fp_start0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_v0fp_start0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_v0total0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_v0total0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_v0total0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_v0total0_carry__1_O_UNCONNECTED;
  wire [2:0]\NLW_v_count_reg[0]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_v_count_reg[4]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_v_count_reg[8]_i_1__0_CO_UNCONNECTED ;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h59)) 
    active_video_i_1
       (.I0(\time_status_regs_int_reg[3] [1]),
        .I1(\^hblank_int_reg_0 ),
        .I2(active_video_int_reg_n_0),
        .O(active_video0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFF7F7F7FAA000000)) 
    active_video_int_i_1
       (.I0(gen_clken),
        .I1(eqOp9_out),
        .I2(eqOp1_out),
        .I3(eqOp4_out),
        .I4(eqOp10_out),
        .I5(active_video_int_reg_n_0),
        .O(active_video_int_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    active_video_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(active_video_int_i_1_n_0),
        .Q(active_video_int_reg_n_0),
        .S(p_3_in));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    active_video_reg
       (.C(clk),
        .CE(gen_clken),
        .D(active_video0),
        .Q(active_video_reg_0),
        .R(p_3_in));
  (* OPT_MODIFIED = "RETARGET PROPCONST" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    all_cfg_i_1
       (.I0(eqOp25_in),
        .I1(gen_clken),
        .I2(all_cfg_reg_n_0),
        .O(all_cfg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    all_cfg_i_2
       (.I0(\param_cfg_reg_n_0_[10] ),
        .I1(\param_cfg_reg_n_0_[9] ),
        .I2(\param_cfg_reg_n_0_[8] ),
        .I3(\param_cfg_reg_n_0_[7] ),
        .I4(\param_cfg_reg_n_0_[6] ),
        .I5(all_cfg_i_4_n_0),
        .O(eqOp25_in));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    all_cfg_i_4
       (.I0(\param_cfg_reg_n_0_[0] ),
        .I1(\param_cfg_reg_n_0_[1] ),
        .I2(\param_cfg_reg_n_0_[2] ),
        .I3(\param_cfg_reg_n_0_[3] ),
        .I4(\param_cfg_reg_n_0_[4] ),
        .I5(\param_cfg_reg_n_0_[5] ),
        .O(all_cfg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    all_cfg_reg
       (.C(clk),
        .CE(1'b1),
        .D(all_cfg_i_1_n_0),
        .Q(all_cfg_reg_n_0),
        .R(\htotal[10]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 eqOp_carry
       (.CI(1'b0),
        .CO({eqOp14_out,NLW_eqOp_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eqOp_carry_O_UNCONNECTED[3:0]),
        .S({eqOp_carry_i_1__0_n_0,eqOp_carry_i_2__0_n_0,eqOp_carry_i_3__0_n_0,eqOp_carry_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_1__0
       (.I0(h_count_reg[9]),
        .I1(htotal_1[9]),
        .I2(htotal_1[11]),
        .I3(h_count_reg[11]),
        .I4(htotal_1[10]),
        .I5(h_count_reg[10]),
        .O(eqOp_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_2__0
       (.I0(h_count_reg[6]),
        .I1(htotal_1[6]),
        .I2(htotal_1[8]),
        .I3(h_count_reg[8]),
        .I4(htotal_1[7]),
        .I5(h_count_reg[7]),
        .O(eqOp_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_3__0
       (.I0(h_count_reg[3]),
        .I1(htotal_1[3]),
        .I2(htotal_1[5]),
        .I3(h_count_reg[5]),
        .I4(htotal_1[4]),
        .I5(h_count_reg[4]),
        .O(eqOp_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_4__0
       (.I0(h_count_reg[0]),
        .I1(htotal_1[0]),
        .I2(htotal_1[2]),
        .I3(h_count_reg[2]),
        .I4(htotal_1[1]),
        .I5(h_count_reg[1]),
        .O(eqOp_carry_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \eqOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({eqOp13_out,\NLW_eqOp_inferred__0/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__23_n_0,i__carry_i_2__20_n_0,i__carry_i_3__20_n_0,i__carry_i_4__16_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \eqOp_inferred__10/i__carry 
       (.CI(1'b0),
        .CO({eqOp6_out,\NLW_eqOp_inferred__10/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__10/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__30_n_0,i__carry_i_2__27_n_0,i__carry_i_3__27_n_0,i__carry_i_4__23_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \eqOp_inferred__11/i__carry 
       (.CI(1'b0),
        .CO({eqOp7_out,\NLW_eqOp_inferred__11/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__11/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__31_n_0,i__carry_i_2__28_n_0,i__carry_i_3__28_n_0,i__carry_i_4__24_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \eqOp_inferred__12/i__carry 
       (.CI(1'b0),
        .CO({eqOp8_out,\NLW_eqOp_inferred__12/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__12/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__32_n_0,i__carry_i_2__29_n_0,i__carry_i_3__29_n_0,i__carry_i_4__25_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \eqOp_inferred__13/i__carry 
       (.CI(1'b0),
        .CO({eqOp2_out,\NLW_eqOp_inferred__13/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__13/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__33_n_0,i__carry_i_2__30_n_0,i__carry_i_3__30_n_0,i__carry_i_4__26_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \eqOp_inferred__14/i__carry 
       (.CI(1'b0),
        .CO({eqOp4_out,\NLW_eqOp_inferred__14/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__14/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__34_n_0,i__carry_i_2__31_n_0,i__carry_i_3__31_n_0,i__carry_i_4__27_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \eqOp_inferred__15/i__carry 
       (.CI(1'b0),
        .CO({eqOp3_out,\NLW_eqOp_inferred__15/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__15/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__35_n_0,i__carry_i_2__32_n_0,i__carry_i_3__32_n_0,i__carry_i_4__28_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \eqOp_inferred__16/i__carry 
       (.CI(1'b0),
        .CO({eqOp1_out,\NLW_eqOp_inferred__16/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__16/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__39_n_0,i__carry_i_2__38_n_0,i__carry_i_3__39_n_0,i__carry_i_4__32_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \eqOp_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({eqOp12_out,\NLW_eqOp_inferred__4/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__4/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__26_n_0,i__carry_i_2__23_n_0,i__carry_i_3__23_n_0,i__carry_i_4__19_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \eqOp_inferred__5/i__carry 
       (.CI(1'b0),
        .CO({eqOp11_out,\NLW_eqOp_inferred__5/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__5/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__27_n_0,i__carry_i_2__24_n_0,i__carry_i_3__24_n_0,i__carry_i_4__20_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \eqOp_inferred__6/i__carry 
       (.CI(1'b0),
        .CO({eqOp9_out,\NLW_eqOp_inferred__6/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__6/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__38_n_0,i__carry_i_2__37_n_0,i__carry_i_3__38_n_0,i__carry_i_4__31_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \eqOp_inferred__7/i__carry 
       (.CI(1'b0),
        .CO({eqOp10_out,\NLW_eqOp_inferred__7/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__7/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__28_n_0,i__carry_i_2__25_n_0,i__carry_i_3__25_n_0,i__carry_i_4__21_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \eqOp_inferred__9/i__carry 
       (.CI(1'b0),
        .CO({eqOp5_out,\NLW_eqOp_inferred__9/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__9/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__29_n_0,i__carry_i_2__26_n_0,i__carry_i_3__26_n_0,i__carry_i_4__22_n_0}));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \fsync_out[0]_i_1 
       (.I0(sw_enable_d),
        .I1(all_cfg_reg_n_0),
        .O(p_3_in));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \h_count[0]_i_1 
       (.I0(h_count1__1),
        .I1(gen_clken),
        .I2(line_end),
        .O(\h_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \h_count[0]_i_3 
       (.I0(all_cfg_reg_n_0),
        .I1(sw_enable_d),
        .O(h_count1__1));
  LUT1 #(
    .INIT(2'h1)) 
    \h_count[0]_i_4 
       (.I0(h_count_reg[0]),
        .O(\h_count[0]_i_4_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[0] 
       (.C(clk),
        .CE(gen_clken),
        .D(\h_count_reg[0]_i_2_n_7 ),
        .Q(h_count_reg[0]),
        .R(\h_count[0]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \h_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\h_count_reg[0]_i_2_n_0 ,\NLW_h_count_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\h_count_reg[0]_i_2_n_4 ,\h_count_reg[0]_i_2_n_5 ,\h_count_reg[0]_i_2_n_6 ,\h_count_reg[0]_i_2_n_7 }),
        .S({h_count_reg[3:1],\h_count[0]_i_4_n_0 }));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[10] 
       (.C(clk),
        .CE(gen_clken),
        .D(\h_count_reg[8]_i_1__0_n_5 ),
        .Q(h_count_reg[10]),
        .R(\h_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[11] 
       (.C(clk),
        .CE(gen_clken),
        .D(\h_count_reg[8]_i_1__0_n_4 ),
        .Q(h_count_reg[11]),
        .R(\h_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[1] 
       (.C(clk),
        .CE(gen_clken),
        .D(\h_count_reg[0]_i_2_n_6 ),
        .Q(h_count_reg[1]),
        .R(\h_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[2] 
       (.C(clk),
        .CE(gen_clken),
        .D(\h_count_reg[0]_i_2_n_5 ),
        .Q(h_count_reg[2]),
        .R(\h_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[3] 
       (.C(clk),
        .CE(gen_clken),
        .D(\h_count_reg[0]_i_2_n_4 ),
        .Q(h_count_reg[3]),
        .R(\h_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[4] 
       (.C(clk),
        .CE(gen_clken),
        .D(\h_count_reg[4]_i_1__0_n_7 ),
        .Q(h_count_reg[4]),
        .R(\h_count[0]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \h_count_reg[4]_i_1__0 
       (.CI(\h_count_reg[0]_i_2_n_0 ),
        .CO({\h_count_reg[4]_i_1__0_n_0 ,\NLW_h_count_reg[4]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\h_count_reg[4]_i_1__0_n_4 ,\h_count_reg[4]_i_1__0_n_5 ,\h_count_reg[4]_i_1__0_n_6 ,\h_count_reg[4]_i_1__0_n_7 }),
        .S(h_count_reg[7:4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[5] 
       (.C(clk),
        .CE(gen_clken),
        .D(\h_count_reg[4]_i_1__0_n_6 ),
        .Q(h_count_reg[5]),
        .R(\h_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[6] 
       (.C(clk),
        .CE(gen_clken),
        .D(\h_count_reg[4]_i_1__0_n_5 ),
        .Q(h_count_reg[6]),
        .R(\h_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[7] 
       (.C(clk),
        .CE(gen_clken),
        .D(\h_count_reg[4]_i_1__0_n_4 ),
        .Q(h_count_reg[7]),
        .R(\h_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[8] 
       (.C(clk),
        .CE(gen_clken),
        .D(\h_count_reg[8]_i_1__0_n_7 ),
        .Q(h_count_reg[8]),
        .R(\h_count[0]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \h_count_reg[8]_i_1__0 
       (.CI(\h_count_reg[4]_i_1__0_n_0 ),
        .CO(\NLW_h_count_reg[8]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\h_count_reg[8]_i_1__0_n_4 ,\h_count_reg[8]_i_1__0_n_5 ,\h_count_reg[8]_i_1__0_n_6 ,\h_count_reg[8]_i_1__0_n_7 }),
        .S(h_count_reg[11:8]));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    \h_count_reg[9] 
       (.C(clk),
        .CE(gen_clken),
        .D(\h_count_reg[8]_i_1__0_n_6 ),
        .Q(h_count_reg[9]),
        .R(\h_count[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hDFC0)) 
    hblank_int_i_1
       (.I0(eqOp10_out),
        .I1(eqOp9_out),
        .I2(gen_clken),
        .I3(\^hblank_int_reg_0 ),
        .O(hblank_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hblank_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(hblank_int_i_1_n_0),
        .Q(\^hblank_int_reg_0 ),
        .R(p_3_in));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \hbp_start[11]_i_1 
       (.I0(gen_clken),
        .I1(update_reg),
        .O(param_cfg[3]));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[0] 
       (.C(clk),
        .CE(param_cfg[3]),
        .D(\hbp_start_reg[11]_0 [0]),
        .Q(\hbp_start_reg_n_0_[0] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[10] 
       (.C(clk),
        .CE(param_cfg[3]),
        .D(\hbp_start_reg[11]_0 [10]),
        .Q(\hbp_start_reg_n_0_[10] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[11] 
       (.C(clk),
        .CE(param_cfg[3]),
        .D(\hbp_start_reg[11]_0 [11]),
        .Q(\hbp_start_reg_n_0_[11] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[1] 
       (.C(clk),
        .CE(param_cfg[3]),
        .D(\hbp_start_reg[11]_0 [1]),
        .Q(\hbp_start_reg_n_0_[1] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[2] 
       (.C(clk),
        .CE(param_cfg[3]),
        .D(\hbp_start_reg[11]_0 [2]),
        .Q(\hbp_start_reg_n_0_[2] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[3] 
       (.C(clk),
        .CE(param_cfg[3]),
        .D(\hbp_start_reg[11]_0 [3]),
        .Q(\hbp_start_reg_n_0_[3] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[4] 
       (.C(clk),
        .CE(param_cfg[3]),
        .D(\hbp_start_reg[11]_0 [4]),
        .Q(\hbp_start_reg_n_0_[4] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[5] 
       (.C(clk),
        .CE(param_cfg[3]),
        .D(\hbp_start_reg[11]_0 [5]),
        .Q(\hbp_start_reg_n_0_[5] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[6] 
       (.C(clk),
        .CE(param_cfg[3]),
        .D(\hbp_start_reg[11]_0 [6]),
        .Q(\hbp_start_reg_n_0_[6] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[7] 
       (.C(clk),
        .CE(param_cfg[3]),
        .D(\hbp_start_reg[11]_0 [7]),
        .Q(\hbp_start_reg_n_0_[7] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[8] 
       (.C(clk),
        .CE(param_cfg[3]),
        .D(\hbp_start_reg[11]_0 [8]),
        .Q(\hbp_start_reg_n_0_[8] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hbp_start_reg[9] 
       (.C(clk),
        .CE(param_cfg[3]),
        .D(\hbp_start_reg[11]_0 [9]),
        .Q(\hbp_start_reg_n_0_[9] ),
        .R(\htotal[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \hfp_start[11]_i_1 
       (.I0(gen_clken),
        .I1(update_reg),
        .O(param_cfg[1]));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[0] 
       (.C(clk),
        .CE(param_cfg[1]),
        .D(\hfp_start_reg[11]_0 [0]),
        .Q(\hfp_start_reg_n_0_[0] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[10] 
       (.C(clk),
        .CE(param_cfg[1]),
        .D(\hfp_start_reg[11]_0 [10]),
        .Q(\hfp_start_reg_n_0_[10] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[11] 
       (.C(clk),
        .CE(param_cfg[1]),
        .D(\hfp_start_reg[11]_0 [11]),
        .Q(\hfp_start_reg_n_0_[11] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[1] 
       (.C(clk),
        .CE(param_cfg[1]),
        .D(\hfp_start_reg[11]_0 [1]),
        .Q(\hfp_start_reg_n_0_[1] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[2] 
       (.C(clk),
        .CE(param_cfg[1]),
        .D(\hfp_start_reg[11]_0 [2]),
        .Q(\hfp_start_reg_n_0_[2] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[3] 
       (.C(clk),
        .CE(param_cfg[1]),
        .D(\hfp_start_reg[11]_0 [3]),
        .Q(\hfp_start_reg_n_0_[3] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[4] 
       (.C(clk),
        .CE(param_cfg[1]),
        .D(\hfp_start_reg[11]_0 [4]),
        .Q(\hfp_start_reg_n_0_[4] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[5] 
       (.C(clk),
        .CE(param_cfg[1]),
        .D(\hfp_start_reg[11]_0 [5]),
        .Q(\hfp_start_reg_n_0_[5] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[6] 
       (.C(clk),
        .CE(param_cfg[1]),
        .D(\hfp_start_reg[11]_0 [6]),
        .Q(\hfp_start_reg_n_0_[6] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[7] 
       (.C(clk),
        .CE(param_cfg[1]),
        .D(\hfp_start_reg[11]_0 [7]),
        .Q(\hfp_start_reg_n_0_[7] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[8] 
       (.C(clk),
        .CE(param_cfg[1]),
        .D(\hfp_start_reg[11]_0 [8]),
        .Q(\hfp_start_reg_n_0_[8] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hfp_start_reg[9] 
       (.C(clk),
        .CE(param_cfg[1]),
        .D(\hfp_start_reg[11]_0 [9]),
        .Q(\hfp_start_reg_n_0_[9] ),
        .R(\htotal[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hF4CCFFFFFFFFFFFF)) 
    hsync_int_i_1
       (.I0(eqOp12_out),
        .I1(hsync_int_reg_0),
        .I2(eqOp11_out),
        .I3(gen_clken),
        .I4(sw_enable_d),
        .I5(all_cfg_reg_n_0),
        .O(hsync_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hsync_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(hsync_int_i_1_n_0),
        .Q(hsync_int_reg_0),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    hsync_reg
       (.C(clk),
        .CE(gen_clken),
        .D(hsync0),
        .Q(hsync_out),
        .R(p_3_in));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \hsync_start[11]_i_1 
       (.I0(gen_clken),
        .I1(update_reg),
        .O(param_cfg[2]));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[0] 
       (.C(clk),
        .CE(param_cfg[2]),
        .D(\hsync_start_reg[11]_0 [0]),
        .Q(\hsync_start_reg_n_0_[0] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[10] 
       (.C(clk),
        .CE(param_cfg[2]),
        .D(\hsync_start_reg[11]_0 [10]),
        .Q(\hsync_start_reg_n_0_[10] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[11] 
       (.C(clk),
        .CE(param_cfg[2]),
        .D(\hsync_start_reg[11]_0 [11]),
        .Q(\hsync_start_reg_n_0_[11] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[1] 
       (.C(clk),
        .CE(param_cfg[2]),
        .D(\hsync_start_reg[11]_0 [1]),
        .Q(\hsync_start_reg_n_0_[1] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[2] 
       (.C(clk),
        .CE(param_cfg[2]),
        .D(\hsync_start_reg[11]_0 [2]),
        .Q(\hsync_start_reg_n_0_[2] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[3] 
       (.C(clk),
        .CE(param_cfg[2]),
        .D(\hsync_start_reg[11]_0 [3]),
        .Q(\hsync_start_reg_n_0_[3] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[4] 
       (.C(clk),
        .CE(param_cfg[2]),
        .D(\hsync_start_reg[11]_0 [4]),
        .Q(\hsync_start_reg_n_0_[4] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[5] 
       (.C(clk),
        .CE(param_cfg[2]),
        .D(\hsync_start_reg[11]_0 [5]),
        .Q(\hsync_start_reg_n_0_[5] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[6] 
       (.C(clk),
        .CE(param_cfg[2]),
        .D(\hsync_start_reg[11]_0 [6]),
        .Q(\hsync_start_reg_n_0_[6] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[7] 
       (.C(clk),
        .CE(param_cfg[2]),
        .D(\hsync_start_reg[11]_0 [7]),
        .Q(\hsync_start_reg_n_0_[7] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[8] 
       (.C(clk),
        .CE(param_cfg[2]),
        .D(\hsync_start_reg[11]_0 [8]),
        .Q(\hsync_start_reg_n_0_[8] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hsync_start_reg[9] 
       (.C(clk),
        .CE(param_cfg[2]),
        .D(\hsync_start_reg[11]_0 [9]),
        .Q(\hsync_start_reg_n_0_[9] ),
        .R(\htotal[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \htotal[10]_i_1 
       (.I0(sw_enable_d),
        .O(\htotal[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \htotal[10]_i_2 
       (.I0(gen_clken),
        .I1(update_reg),
        .O(param_cfg[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[11]_i_2 
       (.I0(\htotal_reg_n_0_[10] ),
        .O(\htotal_1[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[11]_i_3 
       (.I0(\htotal_reg_n_0_[9] ),
        .O(\htotal_1[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[11]_i_4 
       (.I0(\htotal_reg_n_0_[8] ),
        .O(\htotal_1[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[3]_i_2 
       (.I0(\htotal_reg_n_0_[3] ),
        .O(\htotal_1[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[3]_i_3 
       (.I0(\htotal_reg_n_0_[2] ),
        .O(\htotal_1[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[3]_i_4 
       (.I0(\htotal_reg_n_0_[1] ),
        .O(\htotal_1[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[7]_i_2 
       (.I0(\htotal_reg_n_0_[7] ),
        .O(\htotal_1[7]_i_2_n_0 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "160" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[7]_i_3 
       (.I0(\htotal_reg_n_0_[6] ),
        .O(\htotal_1[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[7]_i_4 
       (.I0(\htotal_reg_n_0_[5] ),
        .O(\htotal_1[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \htotal_1[7]_i_5 
       (.I0(\htotal_reg_n_0_[4] ),
        .O(\htotal_1[7]_i_5_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[0] 
       (.C(clk),
        .CE(gen_clken),
        .D(minusOp[0]),
        .Q(htotal_1[0]),
        .S(p_3_in));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[10] 
       (.C(clk),
        .CE(gen_clken),
        .D(minusOp[10]),
        .Q(htotal_1[10]),
        .S(p_3_in));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[11] 
       (.C(clk),
        .CE(gen_clken),
        .D(minusOp[11]),
        .Q(htotal_1[11]),
        .S(p_3_in));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \htotal_1_reg[11]_i_1 
       (.CI(\htotal_1_reg[7]_i_1_n_0 ),
        .CO(\NLW_htotal_1_reg[11]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\htotal_reg_n_0_[10] ,\htotal_reg_n_0_[9] ,\htotal_reg_n_0_[8] }),
        .O(minusOp[11:8]),
        .S({\htotal_reg[11]_inv_n_0 ,\htotal_1[11]_i_2_n_0 ,\htotal_1[11]_i_3_n_0 ,\htotal_1[11]_i_4_n_0 }));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[1] 
       (.C(clk),
        .CE(gen_clken),
        .D(minusOp[1]),
        .Q(htotal_1[1]),
        .S(p_3_in));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[2] 
       (.C(clk),
        .CE(gen_clken),
        .D(minusOp[2]),
        .Q(htotal_1[2]),
        .S(p_3_in));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[3] 
       (.C(clk),
        .CE(gen_clken),
        .D(minusOp[3]),
        .Q(htotal_1[3]),
        .S(p_3_in));
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \htotal_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\htotal_1_reg[3]_i_1_n_0 ,\NLW_htotal_1_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\htotal_reg_n_0_[3] ,\htotal_reg_n_0_[2] ,\htotal_reg_n_0_[1] ,1'b0}),
        .O(minusOp[3:0]),
        .S({\htotal_1[3]_i_2_n_0 ,\htotal_1[3]_i_3_n_0 ,\htotal_1[3]_i_4_n_0 ,\htotal_reg_n_0_[0] }));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[4] 
       (.C(clk),
        .CE(gen_clken),
        .D(minusOp[4]),
        .Q(htotal_1[4]),
        .S(p_3_in));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[5] 
       (.C(clk),
        .CE(gen_clken),
        .D(minusOp[5]),
        .Q(htotal_1[5]),
        .S(p_3_in));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[6] 
       (.C(clk),
        .CE(gen_clken),
        .D(minusOp[6]),
        .Q(htotal_1[6]),
        .S(p_3_in));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[7] 
       (.C(clk),
        .CE(gen_clken),
        .D(minusOp[7]),
        .Q(htotal_1[7]),
        .S(p_3_in));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \htotal_1_reg[7]_i_1 
       (.CI(\htotal_1_reg[3]_i_1_n_0 ),
        .CO({\htotal_1_reg[7]_i_1_n_0 ,\NLW_htotal_1_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\htotal_reg_n_0_[7] ,\htotal_reg_n_0_[6] ,\htotal_reg_n_0_[5] ,\htotal_reg_n_0_[4] }),
        .O(minusOp[7:4]),
        .S({\htotal_1[7]_i_2_n_0 ,\htotal_1[7]_i_3_n_0 ,\htotal_1[7]_i_4_n_0 ,\htotal_1[7]_i_5_n_0 }));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[8] 
       (.C(clk),
        .CE(gen_clken),
        .D(minusOp[8]),
        .Q(htotal_1[8]),
        .S(p_3_in));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDSE #(
    .INIT(1'b0)) 
    \htotal_1_reg[9] 
       (.C(clk),
        .CE(gen_clken),
        .D(minusOp[9]),
        .Q(htotal_1[9]),
        .S(p_3_in));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[0] 
       (.C(clk),
        .CE(param_cfg[0]),
        .D(p_0_in__0[0]),
        .Q(\htotal_reg_n_0_[0] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[10] 
       (.C(clk),
        .CE(param_cfg[0]),
        .D(p_0_in__0[10]),
        .Q(\htotal_reg_n_0_[10] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \htotal_reg[11]_inv 
       (.C(clk),
        .CE(param_cfg[0]),
        .D(p_0_in__0[11]),
        .Q(\htotal_reg[11]_inv_n_0 ),
        .S(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[1] 
       (.C(clk),
        .CE(param_cfg[0]),
        .D(p_0_in__0[1]),
        .Q(\htotal_reg_n_0_[1] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[2] 
       (.C(clk),
        .CE(param_cfg[0]),
        .D(p_0_in__0[2]),
        .Q(\htotal_reg_n_0_[2] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[3] 
       (.C(clk),
        .CE(param_cfg[0]),
        .D(p_0_in__0[3]),
        .Q(\htotal_reg_n_0_[3] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[4] 
       (.C(clk),
        .CE(param_cfg[0]),
        .D(p_0_in__0[4]),
        .Q(\htotal_reg_n_0_[4] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[5] 
       (.C(clk),
        .CE(param_cfg[0]),
        .D(p_0_in__0[5]),
        .Q(\htotal_reg_n_0_[5] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[6] 
       (.C(clk),
        .CE(param_cfg[0]),
        .D(p_0_in__0[6]),
        .Q(\htotal_reg_n_0_[6] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[7] 
       (.C(clk),
        .CE(param_cfg[0]),
        .D(p_0_in__0[7]),
        .Q(\htotal_reg_n_0_[7] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[8] 
       (.C(clk),
        .CE(param_cfg[0]),
        .D(p_0_in__0[8]),
        .Q(\htotal_reg_n_0_[8] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \htotal_reg[9] 
       (.C(clk),
        .CE(param_cfg[0]),
        .D(p_0_in__0[9]),
        .Q(\htotal_reg_n_0_[9] ),
        .R(\htotal[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__23
       (.I0(v_count_reg[9]),
        .I1(v0total[9]),
        .I2(v0total[11]),
        .I3(v_count_reg[11]),
        .I4(v0total[10]),
        .I5(v_count_reg[10]),
        .O(i__carry_i_1__23_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__26
       (.I0(h_count_reg[9]),
        .I1(\hsync_start_reg_n_0_[9] ),
        .I2(\hsync_start_reg_n_0_[11] ),
        .I3(h_count_reg[11]),
        .I4(\hsync_start_reg_n_0_[10] ),
        .I5(h_count_reg[10]),
        .O(i__carry_i_1__26_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__27
       (.I0(h_count_reg[9]),
        .I1(\hbp_start_reg_n_0_[9] ),
        .I2(\hbp_start_reg_n_0_[11] ),
        .I3(h_count_reg[11]),
        .I4(\hbp_start_reg_n_0_[10] ),
        .I5(h_count_reg[10]),
        .O(i__carry_i_1__27_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__28
       (.I0(h_count_reg[9]),
        .I1(\hfp_start_reg_n_0_[9] ),
        .I2(\hfp_start_reg_n_0_[11] ),
        .I3(h_count_reg[11]),
        .I4(\hfp_start_reg_n_0_[10] ),
        .I5(h_count_reg[10]),
        .O(i__carry_i_1__28_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__29
       (.I0(h_count_reg[9]),
        .I1(v0bp_start_hori__0[9]),
        .I2(v0bp_start_hori__0[11]),
        .I3(h_count_reg[11]),
        .I4(v0bp_start_hori__0[10]),
        .I5(h_count_reg[10]),
        .O(i__carry_i_1__29_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__30
       (.I0(v_count_reg[9]),
        .I1(\v0bp_start_reg_n_0_[9] ),
        .I2(\v0bp_start_reg_n_0_[11] ),
        .I3(v_count_reg[11]),
        .I4(\v0bp_start_reg_n_0_[10] ),
        .I5(v_count_reg[10]),
        .O(i__carry_i_1__30_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__31
       (.I0(h_count_reg[9]),
        .I1(v0sync_start_hori__0[9]),
        .I2(v0sync_start_hori__0[11]),
        .I3(h_count_reg[11]),
        .I4(v0sync_start_hori__0[10]),
        .I5(h_count_reg[10]),
        .O(i__carry_i_1__31_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__32
       (.I0(v_count_reg[9]),
        .I1(\v0sync_start_reg_n_0_[9] ),
        .I2(\v0sync_start_reg_n_0_[11] ),
        .I3(v_count_reg[11]),
        .I4(\v0sync_start_reg_n_0_[10] ),
        .I5(v_count_reg[10]),
        .O(i__carry_i_1__32_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__33
       (.I0(h_count_reg[9]),
        .I1(v0active_start_hori__0[9]),
        .I2(v0active_start_hori__0[11]),
        .I3(h_count_reg[11]),
        .I4(v0active_start_hori__0[10]),
        .I5(h_count_reg[10]),
        .O(i__carry_i_1__33_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__34
       (.I0(v_count_reg[9]),
        .I1(v0fp_start[9]),
        .I2(v0fp_start[11]),
        .I3(v_count_reg[11]),
        .I4(v0fp_start[10]),
        .I5(v_count_reg[10]),
        .O(i__carry_i_1__34_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__35
       (.I0(h_count_reg[9]),
        .I1(v0fp_start_hori__0[9]),
        .I2(v0fp_start_hori__0[11]),
        .I3(h_count_reg[11]),
        .I4(v0fp_start_hori__0[10]),
        .I5(h_count_reg[10]),
        .O(i__carry_i_1__35_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_1__38
       (.I0(h_count_reg[11]),
        .I1(h_count_reg[10]),
        .I2(h_count_reg[9]),
        .O(i__carry_i_1__38_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_1__39
       (.I0(v_count_reg[11]),
        .I1(v_count_reg[10]),
        .I2(v_count_reg[9]),
        .O(i__carry_i_1__39_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__20
       (.I0(v_count_reg[6]),
        .I1(v0total[6]),
        .I2(v0total[8]),
        .I3(v_count_reg[8]),
        .I4(v0total[7]),
        .I5(v_count_reg[7]),
        .O(i__carry_i_2__20_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__23
       (.I0(h_count_reg[6]),
        .I1(\hsync_start_reg_n_0_[6] ),
        .I2(\hsync_start_reg_n_0_[8] ),
        .I3(h_count_reg[8]),
        .I4(\hsync_start_reg_n_0_[7] ),
        .I5(h_count_reg[7]),
        .O(i__carry_i_2__23_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__24
       (.I0(h_count_reg[6]),
        .I1(\hbp_start_reg_n_0_[6] ),
        .I2(\hbp_start_reg_n_0_[8] ),
        .I3(h_count_reg[8]),
        .I4(\hbp_start_reg_n_0_[7] ),
        .I5(h_count_reg[7]),
        .O(i__carry_i_2__24_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__25
       (.I0(h_count_reg[6]),
        .I1(\hfp_start_reg_n_0_[6] ),
        .I2(\hfp_start_reg_n_0_[8] ),
        .I3(h_count_reg[8]),
        .I4(\hfp_start_reg_n_0_[7] ),
        .I5(h_count_reg[7]),
        .O(i__carry_i_2__25_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__26
       (.I0(h_count_reg[6]),
        .I1(v0bp_start_hori__0[6]),
        .I2(v0bp_start_hori__0[8]),
        .I3(h_count_reg[8]),
        .I4(v0bp_start_hori__0[7]),
        .I5(h_count_reg[7]),
        .O(i__carry_i_2__26_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__27
       (.I0(v_count_reg[6]),
        .I1(\v0bp_start_reg_n_0_[6] ),
        .I2(\v0bp_start_reg_n_0_[8] ),
        .I3(v_count_reg[8]),
        .I4(\v0bp_start_reg_n_0_[7] ),
        .I5(v_count_reg[7]),
        .O(i__carry_i_2__27_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__28
       (.I0(h_count_reg[6]),
        .I1(v0sync_start_hori__0[6]),
        .I2(v0sync_start_hori__0[8]),
        .I3(h_count_reg[8]),
        .I4(v0sync_start_hori__0[7]),
        .I5(h_count_reg[7]),
        .O(i__carry_i_2__28_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__29
       (.I0(v_count_reg[6]),
        .I1(\v0sync_start_reg_n_0_[6] ),
        .I2(\v0sync_start_reg_n_0_[8] ),
        .I3(v_count_reg[8]),
        .I4(\v0sync_start_reg_n_0_[7] ),
        .I5(v_count_reg[7]),
        .O(i__carry_i_2__29_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__30
       (.I0(h_count_reg[6]),
        .I1(v0active_start_hori__0[6]),
        .I2(v0active_start_hori__0[8]),
        .I3(h_count_reg[8]),
        .I4(v0active_start_hori__0[7]),
        .I5(h_count_reg[7]),
        .O(i__carry_i_2__30_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__31
       (.I0(v_count_reg[6]),
        .I1(v0fp_start[6]),
        .I2(v0fp_start[8]),
        .I3(v_count_reg[8]),
        .I4(v0fp_start[7]),
        .I5(v_count_reg[7]),
        .O(i__carry_i_2__31_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__32
       (.I0(h_count_reg[6]),
        .I1(v0fp_start_hori__0[6]),
        .I2(v0fp_start_hori__0[8]),
        .I3(h_count_reg[8]),
        .I4(v0fp_start_hori__0[7]),
        .I5(h_count_reg[7]),
        .O(i__carry_i_2__32_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_2__37
       (.I0(h_count_reg[8]),
        .I1(h_count_reg[7]),
        .I2(h_count_reg[6]),
        .O(i__carry_i_2__37_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_2__38
       (.I0(v_count_reg[8]),
        .I1(v_count_reg[7]),
        .I2(v_count_reg[6]),
        .O(i__carry_i_2__38_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__20
       (.I0(v_count_reg[3]),
        .I1(v0total[3]),
        .I2(v0total[5]),
        .I3(v_count_reg[5]),
        .I4(v0total[4]),
        .I5(v_count_reg[4]),
        .O(i__carry_i_3__20_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__23
       (.I0(h_count_reg[3]),
        .I1(\hsync_start_reg_n_0_[3] ),
        .I2(\hsync_start_reg_n_0_[5] ),
        .I3(h_count_reg[5]),
        .I4(\hsync_start_reg_n_0_[4] ),
        .I5(h_count_reg[4]),
        .O(i__carry_i_3__23_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__24
       (.I0(h_count_reg[3]),
        .I1(\hbp_start_reg_n_0_[3] ),
        .I2(\hbp_start_reg_n_0_[5] ),
        .I3(h_count_reg[5]),
        .I4(\hbp_start_reg_n_0_[4] ),
        .I5(h_count_reg[4]),
        .O(i__carry_i_3__24_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__25
       (.I0(h_count_reg[3]),
        .I1(\hfp_start_reg_n_0_[3] ),
        .I2(\hfp_start_reg_n_0_[5] ),
        .I3(h_count_reg[5]),
        .I4(\hfp_start_reg_n_0_[4] ),
        .I5(h_count_reg[4]),
        .O(i__carry_i_3__25_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__26
       (.I0(h_count_reg[3]),
        .I1(v0bp_start_hori__0[3]),
        .I2(v0bp_start_hori__0[5]),
        .I3(h_count_reg[5]),
        .I4(v0bp_start_hori__0[4]),
        .I5(h_count_reg[4]),
        .O(i__carry_i_3__26_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__27
       (.I0(v_count_reg[3]),
        .I1(\v0bp_start_reg_n_0_[3] ),
        .I2(\v0bp_start_reg_n_0_[5] ),
        .I3(v_count_reg[5]),
        .I4(\v0bp_start_reg_n_0_[4] ),
        .I5(v_count_reg[4]),
        .O(i__carry_i_3__27_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__28
       (.I0(h_count_reg[3]),
        .I1(v0sync_start_hori__0[3]),
        .I2(v0sync_start_hori__0[5]),
        .I3(h_count_reg[5]),
        .I4(v0sync_start_hori__0[4]),
        .I5(h_count_reg[4]),
        .O(i__carry_i_3__28_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__29
       (.I0(v_count_reg[3]),
        .I1(\v0sync_start_reg_n_0_[3] ),
        .I2(\v0sync_start_reg_n_0_[5] ),
        .I3(v_count_reg[5]),
        .I4(\v0sync_start_reg_n_0_[4] ),
        .I5(v_count_reg[4]),
        .O(i__carry_i_3__29_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__30
       (.I0(h_count_reg[3]),
        .I1(v0active_start_hori__0[3]),
        .I2(v0active_start_hori__0[5]),
        .I3(h_count_reg[5]),
        .I4(v0active_start_hori__0[4]),
        .I5(h_count_reg[4]),
        .O(i__carry_i_3__30_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__31
       (.I0(v_count_reg[3]),
        .I1(v0fp_start[3]),
        .I2(v0fp_start[5]),
        .I3(v_count_reg[5]),
        .I4(v0fp_start[4]),
        .I5(v_count_reg[4]),
        .O(i__carry_i_3__31_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__32
       (.I0(h_count_reg[3]),
        .I1(v0fp_start_hori__0[3]),
        .I2(v0fp_start_hori__0[5]),
        .I3(h_count_reg[5]),
        .I4(v0fp_start_hori__0[4]),
        .I5(h_count_reg[4]),
        .O(i__carry_i_3__32_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_3__38
       (.I0(h_count_reg[5]),
        .I1(h_count_reg[4]),
        .I2(h_count_reg[3]),
        .O(i__carry_i_3__38_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_3__39
       (.I0(v_count_reg[5]),
        .I1(v_count_reg[4]),
        .I2(v_count_reg[3]),
        .O(i__carry_i_3__39_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__16
       (.I0(v_count_reg[0]),
        .I1(v0total[0]),
        .I2(v0total[2]),
        .I3(v_count_reg[2]),
        .I4(v0total[1]),
        .I5(v_count_reg[1]),
        .O(i__carry_i_4__16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__19
       (.I0(h_count_reg[0]),
        .I1(\hsync_start_reg_n_0_[0] ),
        .I2(\hsync_start_reg_n_0_[2] ),
        .I3(h_count_reg[2]),
        .I4(\hsync_start_reg_n_0_[1] ),
        .I5(h_count_reg[1]),
        .O(i__carry_i_4__19_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__20
       (.I0(h_count_reg[0]),
        .I1(\hbp_start_reg_n_0_[0] ),
        .I2(\hbp_start_reg_n_0_[2] ),
        .I3(h_count_reg[2]),
        .I4(\hbp_start_reg_n_0_[1] ),
        .I5(h_count_reg[1]),
        .O(i__carry_i_4__20_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__21
       (.I0(h_count_reg[0]),
        .I1(\hfp_start_reg_n_0_[0] ),
        .I2(\hfp_start_reg_n_0_[2] ),
        .I3(h_count_reg[2]),
        .I4(\hfp_start_reg_n_0_[1] ),
        .I5(h_count_reg[1]),
        .O(i__carry_i_4__21_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__22
       (.I0(h_count_reg[0]),
        .I1(v0bp_start_hori__0[0]),
        .I2(v0bp_start_hori__0[2]),
        .I3(h_count_reg[2]),
        .I4(v0bp_start_hori__0[1]),
        .I5(h_count_reg[1]),
        .O(i__carry_i_4__22_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__23
       (.I0(v_count_reg[0]),
        .I1(\v0bp_start_reg_n_0_[0] ),
        .I2(\v0bp_start_reg_n_0_[2] ),
        .I3(v_count_reg[2]),
        .I4(\v0bp_start_reg_n_0_[1] ),
        .I5(v_count_reg[1]),
        .O(i__carry_i_4__23_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__24
       (.I0(h_count_reg[0]),
        .I1(v0sync_start_hori__0[0]),
        .I2(v0sync_start_hori__0[2]),
        .I3(h_count_reg[2]),
        .I4(v0sync_start_hori__0[1]),
        .I5(h_count_reg[1]),
        .O(i__carry_i_4__24_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__25
       (.I0(v_count_reg[0]),
        .I1(\v0sync_start_reg_n_0_[0] ),
        .I2(\v0sync_start_reg_n_0_[2] ),
        .I3(v_count_reg[2]),
        .I4(\v0sync_start_reg_n_0_[1] ),
        .I5(v_count_reg[1]),
        .O(i__carry_i_4__25_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__26
       (.I0(h_count_reg[0]),
        .I1(v0active_start_hori__0[0]),
        .I2(v0active_start_hori__0[2]),
        .I3(h_count_reg[2]),
        .I4(v0active_start_hori__0[1]),
        .I5(h_count_reg[1]),
        .O(i__carry_i_4__26_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__27
       (.I0(v_count_reg[0]),
        .I1(v0fp_start[0]),
        .I2(v0fp_start[2]),
        .I3(v_count_reg[2]),
        .I4(v0fp_start[1]),
        .I5(v_count_reg[1]),
        .O(i__carry_i_4__27_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__28
       (.I0(h_count_reg[0]),
        .I1(v0fp_start_hori__0[0]),
        .I2(v0fp_start_hori__0[2]),
        .I3(h_count_reg[2]),
        .I4(v0fp_start_hori__0[1]),
        .I5(h_count_reg[1]),
        .O(i__carry_i_4__28_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_4__31
       (.I0(h_count_reg[2]),
        .I1(h_count_reg[1]),
        .I2(h_count_reg[0]),
        .O(i__carry_i_4__31_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_4__32
       (.I0(v_count_reg[2]),
        .I1(v_count_reg[1]),
        .I2(v_count_reg[0]),
        .O(i__carry_i_4__32_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    last_line_i_1
       (.I0(last_line),
        .I1(gen_clken),
        .I2(eqOp13_out),
        .I3(h_count1__1),
        .O(last_line_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    last_line_reg
       (.C(clk),
        .CE(1'b1),
        .D(last_line_i_1_n_0),
        .Q(last_line),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h1410)) 
    line_end_i_1
       (.I0(h_count1__1),
        .I1(gen_clken),
        .I2(line_end),
        .I3(eqOp14_out),
        .O(line_end_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    line_end_reg
       (.C(clk),
        .CE(1'b1),
        .D(line_end_i_1_n_0),
        .Q(line_end),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'h002C)) 
    line_end_v_i_1
       (.I0(eqOp14_out),
        .I1(line_end_v),
        .I2(gen_clken),
        .I3(h_count1__1),
        .O(line_end_v_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    line_end_v_reg
       (.C(clk),
        .CE(1'b1),
        .D(line_end_v_i_1_n_0),
        .Q(line_end_v),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \param_cfg[0]_i_1 
       (.I0(update_reg),
        .I1(gen_clken),
        .I2(\param_cfg_reg_n_0_[0] ),
        .O(\param_cfg[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \param_cfg[10]_i_1 
       (.I0(update_reg),
        .I1(gen_clken),
        .I2(\param_cfg_reg_n_0_[10] ),
        .O(\param_cfg[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \param_cfg[1]_i_1 
       (.I0(update_reg),
        .I1(gen_clken),
        .I2(\param_cfg_reg_n_0_[1] ),
        .O(\param_cfg[1]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \param_cfg[2]_i_1 
       (.I0(update_reg),
        .I1(gen_clken),
        .I2(\param_cfg_reg_n_0_[2] ),
        .O(\param_cfg[2]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \param_cfg[3]_i_1 
       (.I0(update_reg),
        .I1(gen_clken),
        .I2(\param_cfg_reg_n_0_[3] ),
        .O(\param_cfg[3]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \param_cfg[4]_i_1 
       (.I0(gen_clken),
        .I1(\param_cfg_reg_n_0_[4] ),
        .O(\param_cfg[4]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \param_cfg[5]_i_1 
       (.I0(update_reg),
        .I1(gen_clken),
        .I2(\param_cfg_reg_n_0_[5] ),
        .O(\param_cfg[5]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \param_cfg[6]_i_1 
       (.I0(update_reg),
        .I1(gen_clken),
        .I2(\param_cfg_reg_n_0_[6] ),
        .O(\param_cfg[6]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \param_cfg[7]_i_1 
       (.I0(update_reg),
        .I1(gen_clken),
        .I2(\param_cfg_reg_n_0_[7] ),
        .O(\param_cfg[7]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \param_cfg[8]_i_1 
       (.I0(update_reg),
        .I1(gen_clken),
        .I2(\param_cfg_reg_n_0_[8] ),
        .O(\param_cfg[8]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \param_cfg[9]_i_1 
       (.I0(update_reg),
        .I1(gen_clken),
        .I2(\param_cfg_reg_n_0_[9] ),
        .O(\param_cfg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[0]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[0] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[10]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[10] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[1]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[1] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[2]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[2] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[3]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[3] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[4]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[4] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[5]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[5] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[6]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[6] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[7]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[7] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[8]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[8] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \param_cfg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\param_cfg[9]_i_1_n_0 ),
        .Q(\param_cfg_reg_n_0_[9] ),
        .R(\htotal[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST" *) 
  FDRE #(
    .INIT(1'b0)) 
    sw_enable_d_reg
       (.C(clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sw_enable_d),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v0active_start_hori[11]_i_1 
       (.I0(gen_clken),
        .I1(update_reg),
        .O(param_cfg[9]));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[0] 
       (.C(clk),
        .CE(param_cfg[9]),
        .D(\v0active_start_hori_reg[11]_0 [0]),
        .Q(v0active_start_hori__0[0]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[10] 
       (.C(clk),
        .CE(param_cfg[9]),
        .D(\v0active_start_hori_reg[11]_0 [10]),
        .Q(v0active_start_hori__0[10]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[11] 
       (.C(clk),
        .CE(param_cfg[9]),
        .D(\v0active_start_hori_reg[11]_0 [11]),
        .Q(v0active_start_hori__0[11]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[1] 
       (.C(clk),
        .CE(param_cfg[9]),
        .D(\v0active_start_hori_reg[11]_0 [1]),
        .Q(v0active_start_hori__0[1]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[2] 
       (.C(clk),
        .CE(param_cfg[9]),
        .D(\v0active_start_hori_reg[11]_0 [2]),
        .Q(v0active_start_hori__0[2]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[3] 
       (.C(clk),
        .CE(param_cfg[9]),
        .D(\v0active_start_hori_reg[11]_0 [3]),
        .Q(v0active_start_hori__0[3]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[4] 
       (.C(clk),
        .CE(param_cfg[9]),
        .D(\v0active_start_hori_reg[11]_0 [4]),
        .Q(v0active_start_hori__0[4]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[5] 
       (.C(clk),
        .CE(param_cfg[9]),
        .D(\v0active_start_hori_reg[11]_0 [5]),
        .Q(v0active_start_hori__0[5]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[6] 
       (.C(clk),
        .CE(param_cfg[9]),
        .D(\v0active_start_hori_reg[11]_0 [6]),
        .Q(v0active_start_hori__0[6]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[7] 
       (.C(clk),
        .CE(param_cfg[9]),
        .D(\v0active_start_hori_reg[11]_0 [7]),
        .Q(v0active_start_hori__0[7]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[8] 
       (.C(clk),
        .CE(param_cfg[9]),
        .D(\v0active_start_hori_reg[11]_0 [8]),
        .Q(v0active_start_hori__0[8]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0active_start_hori_reg[9] 
       (.C(clk),
        .CE(param_cfg[9]),
        .D(\v0active_start_hori_reg[11]_0 [9]),
        .Q(v0active_start_hori__0[9]),
        .R(\htotal[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v0bp_start_hori[11]_i_1 
       (.I0(gen_clken),
        .I1(update_reg),
        .O(param_cfg[8]));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[0] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_hori_reg[11]_0 [0]),
        .Q(v0bp_start_hori__0[0]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[10] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_hori_reg[11]_0 [10]),
        .Q(v0bp_start_hori__0[10]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[11] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_hori_reg[11]_0 [11]),
        .Q(v0bp_start_hori__0[11]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[1] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_hori_reg[11]_0 [1]),
        .Q(v0bp_start_hori__0[1]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[2] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_hori_reg[11]_0 [2]),
        .Q(v0bp_start_hori__0[2]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[3] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_hori_reg[11]_0 [3]),
        .Q(v0bp_start_hori__0[3]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[4] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_hori_reg[11]_0 [4]),
        .Q(v0bp_start_hori__0[4]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[5] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_hori_reg[11]_0 [5]),
        .Q(v0bp_start_hori__0[5]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[6] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_hori_reg[11]_0 [6]),
        .Q(v0bp_start_hori__0[6]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[7] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_hori_reg[11]_0 [7]),
        .Q(v0bp_start_hori__0[7]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[8] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_hori_reg[11]_0 [8]),
        .Q(v0bp_start_hori__0[8]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_hori_reg[9] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_hori_reg[11]_0 [9]),
        .Q(v0bp_start_hori__0[9]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[0] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_reg[11]_0 [0]),
        .Q(\v0bp_start_reg_n_0_[0] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[10] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_reg[11]_0 [10]),
        .Q(\v0bp_start_reg_n_0_[10] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[11] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_reg[11]_0 [11]),
        .Q(\v0bp_start_reg_n_0_[11] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[1] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_reg[11]_0 [1]),
        .Q(\v0bp_start_reg_n_0_[1] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[2] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_reg[11]_0 [2]),
        .Q(\v0bp_start_reg_n_0_[2] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[3] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_reg[11]_0 [3]),
        .Q(\v0bp_start_reg_n_0_[3] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[4] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_reg[11]_0 [4]),
        .Q(\v0bp_start_reg_n_0_[4] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[5] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_reg[11]_0 [5]),
        .Q(\v0bp_start_reg_n_0_[5] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[6] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_reg[11]_0 [6]),
        .Q(\v0bp_start_reg_n_0_[6] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[7] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_reg[11]_0 [7]),
        .Q(\v0bp_start_reg_n_0_[7] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[8] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_reg[11]_0 [8]),
        .Q(\v0bp_start_reg_n_0_[8] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0bp_start_reg[9] 
       (.C(clk),
        .CE(param_cfg[8]),
        .D(\v0bp_start_reg[11]_0 [9]),
        .Q(\v0bp_start_reg_n_0_[9] ),
        .R(\htotal[10]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 v0fp_start0_carry
       (.CI(1'b0),
        .CO({v0fp_start0_carry_n_0,NLW_v0fp_start0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\v0fp_start_reg[4]_0 ),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(v0fp_start0_in[4:1]),
        .S(\v0fp_start_reg[4]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 v0fp_start0_carry__0
       (.CI(v0fp_start0_carry_n_0),
        .CO({v0fp_start0_carry__0_n_0,NLW_v0fp_start0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(v0fp_start0_in[8:5]),
        .S(\v0fp_start_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 v0fp_start0_carry__1
       (.CI(v0fp_start0_carry__0_n_0),
        .CO(NLW_v0fp_start0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O({NLW_v0fp_start0_carry__1_O_UNCONNECTED[3],v0fp_start0_in[11:9]}),
        .S({1'b0,\v0fp_start_reg[11]_0 }));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v0fp_start[11]_i_1 
       (.I0(gen_clken),
        .I1(update_reg),
        .O(param_cfg[6]));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[0] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(\v0fp_start_hori_reg[11]_0 [0]),
        .Q(v0fp_start_hori__0[0]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[10] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(\v0fp_start_hori_reg[11]_0 [10]),
        .Q(v0fp_start_hori__0[10]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[11] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(\v0fp_start_hori_reg[11]_0 [11]),
        .Q(v0fp_start_hori__0[11]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[1] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(\v0fp_start_hori_reg[11]_0 [1]),
        .Q(v0fp_start_hori__0[1]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[2] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(\v0fp_start_hori_reg[11]_0 [2]),
        .Q(v0fp_start_hori__0[2]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[3] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(\v0fp_start_hori_reg[11]_0 [3]),
        .Q(v0fp_start_hori__0[3]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[4] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(\v0fp_start_hori_reg[11]_0 [4]),
        .Q(v0fp_start_hori__0[4]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[5] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(\v0fp_start_hori_reg[11]_0 [5]),
        .Q(v0fp_start_hori__0[5]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[6] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(\v0fp_start_hori_reg[11]_0 [6]),
        .Q(v0fp_start_hori__0[6]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[7] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(\v0fp_start_hori_reg[11]_0 [7]),
        .Q(v0fp_start_hori__0[7]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[8] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(\v0fp_start_hori_reg[11]_0 [8]),
        .Q(v0fp_start_hori__0[8]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_hori_reg[9] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(\v0fp_start_hori_reg[11]_0 [9]),
        .Q(v0fp_start_hori__0[9]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[0] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(\v0fp_start_reg[0]_0 ),
        .Q(v0fp_start[0]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[10] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(v0fp_start0_in[10]),
        .Q(v0fp_start[10]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[11] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(v0fp_start0_in[11]),
        .Q(v0fp_start[11]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[1] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(v0fp_start0_in[1]),
        .Q(v0fp_start[1]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[2] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(v0fp_start0_in[2]),
        .Q(v0fp_start[2]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[3] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(v0fp_start0_in[3]),
        .Q(v0fp_start[3]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[4] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(v0fp_start0_in[4]),
        .Q(v0fp_start[4]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[5] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(v0fp_start0_in[5]),
        .Q(v0fp_start[5]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[6] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(v0fp_start0_in[6]),
        .Q(v0fp_start[6]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[7] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(v0fp_start0_in[7]),
        .Q(v0fp_start[7]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[8] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(v0fp_start0_in[8]),
        .Q(v0fp_start[8]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0fp_start_reg[9] 
       (.C(clk),
        .CE(param_cfg[6]),
        .D(v0fp_start0_in[9]),
        .Q(v0fp_start[9]),
        .R(\htotal[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v0sync_start_hori[11]_i_1 
       (.I0(gen_clken),
        .I1(update_reg),
        .O(param_cfg[7]));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[0] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_hori_reg[11]_0 [0]),
        .Q(v0sync_start_hori__0[0]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[10] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_hori_reg[11]_0 [10]),
        .Q(v0sync_start_hori__0[10]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[11] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_hori_reg[11]_0 [11]),
        .Q(v0sync_start_hori__0[11]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[1] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_hori_reg[11]_0 [1]),
        .Q(v0sync_start_hori__0[1]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[2] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_hori_reg[11]_0 [2]),
        .Q(v0sync_start_hori__0[2]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[3] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_hori_reg[11]_0 [3]),
        .Q(v0sync_start_hori__0[3]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[4] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_hori_reg[11]_0 [4]),
        .Q(v0sync_start_hori__0[4]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[5] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_hori_reg[11]_0 [5]),
        .Q(v0sync_start_hori__0[5]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[6] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_hori_reg[11]_0 [6]),
        .Q(v0sync_start_hori__0[6]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[7] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_hori_reg[11]_0 [7]),
        .Q(v0sync_start_hori__0[7]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[8] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_hori_reg[11]_0 [8]),
        .Q(v0sync_start_hori__0[8]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_hori_reg[9] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_hori_reg[11]_0 [9]),
        .Q(v0sync_start_hori__0[9]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[0] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_reg[11]_0 [0]),
        .Q(\v0sync_start_reg_n_0_[0] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[10] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_reg[11]_0 [10]),
        .Q(\v0sync_start_reg_n_0_[10] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[11] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_reg[11]_0 [11]),
        .Q(\v0sync_start_reg_n_0_[11] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[1] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_reg[11]_0 [1]),
        .Q(\v0sync_start_reg_n_0_[1] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[2] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_reg[11]_0 [2]),
        .Q(\v0sync_start_reg_n_0_[2] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[3] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_reg[11]_0 [3]),
        .Q(\v0sync_start_reg_n_0_[3] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[4] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_reg[11]_0 [4]),
        .Q(\v0sync_start_reg_n_0_[4] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[5] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_reg[11]_0 [5]),
        .Q(\v0sync_start_reg_n_0_[5] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[6] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_reg[11]_0 [6]),
        .Q(\v0sync_start_reg_n_0_[6] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[7] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_reg[11]_0 [7]),
        .Q(\v0sync_start_reg_n_0_[7] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[8] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_reg[11]_0 [8]),
        .Q(\v0sync_start_reg_n_0_[8] ),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0sync_start_reg[9] 
       (.C(clk),
        .CE(param_cfg[7]),
        .D(\v0sync_start_reg[11]_0 [9]),
        .Q(\v0sync_start_reg_n_0_[9] ),
        .R(\htotal[10]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 v0total0_carry
       (.CI(1'b0),
        .CO({v0total0_carry_n_0,NLW_v0total0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\v0total_reg[4]_0 ),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(v0total0_in[4:1]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 v0total0_carry__0
       (.CI(v0total0_carry_n_0),
        .CO({v0total0_carry__0_n_0,NLW_v0total0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(v0total0_in[8:5]),
        .S(\v0total_reg[8]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 v0total0_carry__1
       (.CI(v0total0_carry__0_n_0),
        .CO(NLW_v0total0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O({NLW_v0total0_carry__1_O_UNCONNECTED[3],v0total0_in[11:9]}),
        .S({1'b0,\v0total_reg[11]_0 }));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v0total[11]_i_1 
       (.I0(gen_clken),
        .I1(update_reg),
        .O(param_cfg[5]));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[0] 
       (.C(clk),
        .CE(param_cfg[5]),
        .D(D),
        .Q(v0total[0]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[10] 
       (.C(clk),
        .CE(param_cfg[5]),
        .D(v0total0_in[10]),
        .Q(v0total[10]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[11] 
       (.C(clk),
        .CE(param_cfg[5]),
        .D(v0total0_in[11]),
        .Q(v0total[11]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[1] 
       (.C(clk),
        .CE(param_cfg[5]),
        .D(v0total0_in[1]),
        .Q(v0total[1]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[2] 
       (.C(clk),
        .CE(param_cfg[5]),
        .D(v0total0_in[2]),
        .Q(v0total[2]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[3] 
       (.C(clk),
        .CE(param_cfg[5]),
        .D(v0total0_in[3]),
        .Q(v0total[3]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[4] 
       (.C(clk),
        .CE(param_cfg[5]),
        .D(v0total0_in[4]),
        .Q(v0total[4]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[5] 
       (.C(clk),
        .CE(param_cfg[5]),
        .D(v0total0_in[5]),
        .Q(v0total[5]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[6] 
       (.C(clk),
        .CE(param_cfg[5]),
        .D(v0total0_in[6]),
        .Q(v0total[6]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[7] 
       (.C(clk),
        .CE(param_cfg[5]),
        .D(v0total0_in[7]),
        .Q(v0total[7]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[8] 
       (.C(clk),
        .CE(param_cfg[5]),
        .D(v0total0_in[8]),
        .Q(v0total[8]),
        .R(\htotal[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v0total_reg[9] 
       (.C(clk),
        .CE(param_cfg[5]),
        .D(v0total0_in[9]),
        .Q(v0total[9]),
        .R(\htotal[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \v_count[0]_i_1__0 
       (.I0(h_count1__1),
        .I1(gen_clken),
        .I2(line_end_v),
        .I3(last_line),
        .O(\v_count[0]_i_1__0_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \v_count[0]_i_2 
       (.I0(gen_clken),
        .I1(line_end_v),
        .I2(last_line),
        .O(v_count058_out));
  LUT1 #(
    .INIT(2'h1)) 
    \v_count[0]_i_4__0 
       (.I0(v_count_reg[0]),
        .O(\v_count[0]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[0] 
       (.C(clk),
        .CE(v_count058_out),
        .D(\v_count_reg[0]_i_3_n_7 ),
        .Q(v_count_reg[0]),
        .R(\v_count[0]_i_1__0_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \v_count_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\v_count_reg[0]_i_3_n_0 ,\NLW_v_count_reg[0]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\v_count_reg[0]_i_3_n_4 ,\v_count_reg[0]_i_3_n_5 ,\v_count_reg[0]_i_3_n_6 ,\v_count_reg[0]_i_3_n_7 }),
        .S({v_count_reg[3:1],\v_count[0]_i_4__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[10] 
       (.C(clk),
        .CE(v_count058_out),
        .D(\v_count_reg[8]_i_1__0_n_5 ),
        .Q(v_count_reg[10]),
        .R(\v_count[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[11] 
       (.C(clk),
        .CE(v_count058_out),
        .D(\v_count_reg[8]_i_1__0_n_4 ),
        .Q(v_count_reg[11]),
        .R(\v_count[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[1] 
       (.C(clk),
        .CE(v_count058_out),
        .D(\v_count_reg[0]_i_3_n_6 ),
        .Q(v_count_reg[1]),
        .R(\v_count[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[2] 
       (.C(clk),
        .CE(v_count058_out),
        .D(\v_count_reg[0]_i_3_n_5 ),
        .Q(v_count_reg[2]),
        .R(\v_count[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[3] 
       (.C(clk),
        .CE(v_count058_out),
        .D(\v_count_reg[0]_i_3_n_4 ),
        .Q(v_count_reg[3]),
        .R(\v_count[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[4] 
       (.C(clk),
        .CE(v_count058_out),
        .D(\v_count_reg[4]_i_1__0_n_7 ),
        .Q(v_count_reg[4]),
        .R(\v_count[0]_i_1__0_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \v_count_reg[4]_i_1__0 
       (.CI(\v_count_reg[0]_i_3_n_0 ),
        .CO({\v_count_reg[4]_i_1__0_n_0 ,\NLW_v_count_reg[4]_i_1__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\v_count_reg[4]_i_1__0_n_4 ,\v_count_reg[4]_i_1__0_n_5 ,\v_count_reg[4]_i_1__0_n_6 ,\v_count_reg[4]_i_1__0_n_7 }),
        .S(v_count_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[5] 
       (.C(clk),
        .CE(v_count058_out),
        .D(\v_count_reg[4]_i_1__0_n_6 ),
        .Q(v_count_reg[5]),
        .R(\v_count[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[6] 
       (.C(clk),
        .CE(v_count058_out),
        .D(\v_count_reg[4]_i_1__0_n_5 ),
        .Q(v_count_reg[6]),
        .R(\v_count[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[7] 
       (.C(clk),
        .CE(v_count058_out),
        .D(\v_count_reg[4]_i_1__0_n_4 ),
        .Q(v_count_reg[7]),
        .R(\v_count[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[8] 
       (.C(clk),
        .CE(v_count058_out),
        .D(\v_count_reg[8]_i_1__0_n_7 ),
        .Q(v_count_reg[8]),
        .R(\v_count[0]_i_1__0_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \v_count_reg[8]_i_1__0 
       (.CI(\v_count_reg[4]_i_1__0_n_0 ),
        .CO(\NLW_v_count_reg[8]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\v_count_reg[8]_i_1__0_n_4 ,\v_count_reg[8]_i_1__0_n_5 ,\v_count_reg[8]_i_1__0_n_6 ,\v_count_reg[8]_i_1__0_n_7 }),
        .S(v_count_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \v_count_reg[9] 
       (.C(clk),
        .CE(v_count058_out),
        .D(\v_count_reg[8]_i_1__0_n_6 ),
        .Q(v_count_reg[9]),
        .R(\v_count[0]_i_1__0_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hF777FFFFF0000000)) 
    vblank_int_i_1
       (.I0(eqOp3_out),
        .I1(eqOp4_out),
        .I2(last_line),
        .I3(eqOp2_out),
        .I4(gen_clken),
        .I5(vblank_int_reg_0),
        .O(vblank_int_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    vblank_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(vblank_int_i_1_n_0),
        .Q(vblank_int_reg_0),
        .S(p_3_in));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    vblank_reg
       (.C(clk),
        .CE(gen_clken),
        .D(vblank0),
        .Q(vblank_reg_0),
        .R(p_3_in));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hF777FFFFF0000000)) 
    vsync_int_i_1
       (.I0(eqOp8_out),
        .I1(eqOp7_out),
        .I2(eqOp6_out),
        .I3(eqOp5_out),
        .I4(gen_clken),
        .I5(vsync_int_reg_0),
        .O(vsync_int_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    vsync_int_reg
       (.C(clk),
        .CE(1'b1),
        .D(vsync_int_i_1_n_0),
        .Q(vsync_int_reg_0),
        .S(p_3_in));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    vsync_reg
       (.C(clk),
        .CE(gen_clken),
        .D(vsync0),
        .Q(vsync_out),
        .R(p_3_in));
endmodule

(* ORIG_REF_NAME = "tc_top" *) 
module design_2_v_tc_0_0_tc_top
   (fsync_out,
    hsync_out,
    hblank_out,
    vsync_out,
    vblank_reg,
    active_video_reg,
    active_chroma_out,
    Q,
    \time_status_regs_int_reg[0] ,
    \time_status_regs_int_reg[3] ,
    \det_v0total_reg[11] ,
    reg_update,
    \time_status_regs[6] ,
    \time_status_regs[9] ,
    \time_status_regs[8] ,
    \time_status_regs[7] ,
    intc_if,
    clk,
    clken,
    vblank_in,
    active_video_in,
    \core_control_regs[16] ,
    gen_clken,
    hblank_in,
    hsync_in,
    \genr_control_regs[0] ,
    fsync_in,
    \time_control_regs[19] ,
    \time_control_regs[21] ,
    \core_control_regs[0] ,
    \time_control_regs[16] ,
    core_d_out,
    det_clken,
    resetn_out,
    \time_control_regs[20] ,
    \time_control_regs[22] ,
    \time_control_regs[25] ,
    \time_control_regs[24] ,
    \time_control_regs[23] ,
    vsync_in);
  output [0:0]fsync_out;
  output hsync_out;
  output hblank_out;
  output vsync_out;
  output vblank_reg;
  output active_video_reg;
  output active_chroma_out;
  output [11:0]Q;
  output [23:0]\time_status_regs_int_reg[0] ;
  output [4:0]\time_status_regs_int_reg[3] ;
  output [11:0]\det_v0total_reg[11] ;
  output reg_update;
  output [23:0]\time_status_regs[6] ;
  output [23:0]\time_status_regs[9] ;
  output [23:0]\time_status_regs[8] ;
  output [23:0]\time_status_regs[7] ;
  output [12:0]intc_if;
  input clk;
  input clken;
  input vblank_in;
  input active_video_in;
  input [23:0]\core_control_regs[16] ;
  input gen_clken;
  input hblank_in;
  input hsync_in;
  input [18:0]\genr_control_regs[0] ;
  input fsync_in;
  input [5:0]\time_control_regs[19] ;
  input [11:0]\time_control_regs[21] ;
  input [23:0]\core_control_regs[0] ;
  input [23:0]\time_control_regs[16] ;
  input core_d_out;
  input det_clken;
  input resetn_out;
  input [11:0]\time_control_regs[20] ;
  input [23:0]\time_control_regs[22] ;
  input [23:0]\time_control_regs[25] ;
  input [23:0]\time_control_regs[24] ;
  input [23:0]\time_control_regs[23] ;
  input vsync_in;

  wire \GEN_DETECTION.U_tc_DET_n_116 ;
  wire \GEN_DETECTION.U_tc_DET_n_117 ;
  wire \GEN_DETECTION.U_tc_DET_n_118 ;
  wire \GEN_DETECTION.U_tc_DET_n_119 ;
  wire \GEN_DETECTION.U_tc_DET_n_120 ;
  wire \GEN_DETECTION.U_tc_DET_n_121 ;
  wire \GEN_DETECTION.U_tc_DET_n_122 ;
  wire \GEN_DETECTION.U_tc_DET_n_123 ;
  wire \GEN_DETECTION.U_tc_DET_n_124 ;
  wire \GEN_DETECTION.U_tc_DET_n_125 ;
  wire \GEN_DETECTION.U_tc_DET_n_126 ;
  wire \GEN_DETECTION.U_tc_DET_n_127 ;
  wire \GEN_DETECTION.U_tc_DET_n_128 ;
  wire \GEN_DETECTION.U_tc_DET_n_129 ;
  wire \GEN_DETECTION.U_tc_DET_n_130 ;
  wire \GEN_DETECTION.U_tc_DET_n_131 ;
  wire \GEN_DETECTION.U_tc_DET_n_132 ;
  wire \GEN_DETECTION.U_tc_DET_n_133 ;
  wire \GEN_DETECTION.U_tc_DET_n_134 ;
  wire \GEN_DETECTION.U_tc_DET_n_135 ;
  wire \GEN_DETECTION.U_tc_DET_n_136 ;
  wire \GEN_DETECTION.U_tc_DET_n_137 ;
  wire \GEN_DETECTION.U_tc_DET_n_138 ;
  wire \GEN_DETECTION.U_tc_DET_n_139 ;
  wire \GEN_DETECTION.U_tc_DET_n_140 ;
  wire \GEN_DETECTION.U_tc_DET_n_141 ;
  wire \GEN_DETECTION.U_tc_DET_n_142 ;
  wire \GEN_DETECTION.U_tc_DET_n_143 ;
  wire \GEN_DETECTION.U_tc_DET_n_144 ;
  wire \GEN_DETECTION.U_tc_DET_n_145 ;
  wire \GEN_DETECTION.U_tc_DET_n_146 ;
  wire \GEN_DETECTION.U_tc_DET_n_147 ;
  wire \GEN_DETECTION.U_tc_DET_n_148 ;
  wire \GEN_DETECTION.U_tc_DET_n_149 ;
  wire \GEN_DETECTION.U_tc_DET_n_150 ;
  wire \GEN_DETECTION.U_tc_DET_n_151 ;
  wire \GEN_DETECTION.U_tc_DET_n_176 ;
  wire \GEN_DETECTION.U_tc_DET_n_177 ;
  wire \GEN_DETECTION.U_tc_DET_n_178 ;
  wire \GEN_DETECTION.U_tc_DET_n_179 ;
  wire \GEN_DETECTION.U_tc_DET_n_180 ;
  wire \GEN_DETECTION.U_tc_DET_n_181 ;
  wire \GEN_DETECTION.U_tc_DET_n_182 ;
  wire \GEN_DETECTION.U_tc_DET_n_183 ;
  wire \GEN_DETECTION.U_tc_DET_n_184 ;
  wire \GEN_DETECTION.U_tc_DET_n_185 ;
  wire \GEN_DETECTION.U_tc_DET_n_186 ;
  wire \GEN_DETECTION.U_tc_DET_n_187 ;
  wire \GEN_DETECTION.U_tc_DET_n_212 ;
  wire \GEN_DETECTION.U_tc_DET_n_213 ;
  wire \GEN_DETECTION.U_tc_DET_n_214 ;
  wire \GEN_DETECTION.U_tc_DET_n_215 ;
  wire \GEN_DETECTION.U_tc_DET_n_216 ;
  wire \GEN_DETECTION.U_tc_DET_n_217 ;
  wire \GEN_DETECTION.U_tc_DET_n_218 ;
  wire \GEN_DETECTION.U_tc_DET_n_219 ;
  wire \GEN_DETECTION.U_tc_DET_n_220 ;
  wire \GEN_DETECTION.U_tc_DET_n_221 ;
  wire \GEN_DETECTION.U_tc_DET_n_222 ;
  wire \GEN_DETECTION.U_tc_DET_n_223 ;
  wire \GEN_DETECTION.U_tc_DET_n_224 ;
  wire \GEN_DETECTION.U_tc_DET_n_225 ;
  wire \GEN_DETECTION.U_tc_DET_n_226 ;
  wire \GEN_DETECTION.U_tc_DET_n_227 ;
  wire \GEN_DETECTION.U_tc_DET_n_228 ;
  wire \GEN_DETECTION.U_tc_DET_n_229 ;
  wire \GEN_DETECTION.U_tc_DET_n_230 ;
  wire \GEN_DETECTION.U_tc_DET_n_231 ;
  wire \GEN_DETECTION.U_tc_DET_n_232 ;
  wire \GEN_DETECTION.U_tc_DET_n_233 ;
  wire \GEN_DETECTION.U_tc_DET_n_234 ;
  wire \GEN_DETECTION.U_tc_DET_n_235 ;
  wire \GEN_DETECTION.U_tc_DET_n_236 ;
  wire \GEN_DETECTION.U_tc_DET_n_237 ;
  wire \GEN_DETECTION.U_tc_DET_n_238 ;
  wire \GEN_DETECTION.U_tc_DET_n_239 ;
  wire \GEN_DETECTION.U_tc_DET_n_240 ;
  wire \GEN_DETECTION.U_tc_DET_n_241 ;
  wire \GEN_DETECTION.U_tc_DET_n_242 ;
  wire \GEN_DETECTION.U_tc_DET_n_243 ;
  wire \GEN_DETECTION.U_tc_DET_n_244 ;
  wire \GEN_DETECTION.U_tc_DET_n_245 ;
  wire \GEN_DETECTION.U_tc_DET_n_246 ;
  wire \GEN_DETECTION.U_tc_DET_n_247 ;
  wire \GEN_DETECTION.U_tc_DET_n_272 ;
  wire \GEN_DETECTION.U_tc_DET_n_273 ;
  wire \GEN_DETECTION.U_tc_DET_n_274 ;
  wire \GEN_DETECTION.U_tc_DET_n_275 ;
  wire \GEN_DETECTION.U_tc_DET_n_276 ;
  wire \GEN_DETECTION.U_tc_DET_n_277 ;
  wire \GEN_DETECTION.U_tc_DET_n_278 ;
  wire \GEN_DETECTION.U_tc_DET_n_279 ;
  wire \GEN_DETECTION.U_tc_DET_n_280 ;
  wire \GEN_DETECTION.U_tc_DET_n_281 ;
  wire \GEN_DETECTION.U_tc_DET_n_282 ;
  wire \GEN_DETECTION.U_tc_DET_n_283 ;
  wire \GEN_DETECTION.U_tc_DET_n_284 ;
  wire \GEN_DETECTION.U_tc_DET_n_288 ;
  wire \GEN_DETECTION.U_tc_DET_n_289 ;
  wire \GEN_DETECTION.U_tc_DET_n_290 ;
  wire \GEN_DETECTION.U_tc_DET_n_291 ;
  wire \GEN_DETECTION.U_tc_DET_n_292 ;
  wire \GEN_DETECTION.U_tc_DET_n_293 ;
  wire \GEN_DETECTION.U_tc_DET_n_294 ;
  wire \GEN_DETECTION.U_tc_DET_n_295 ;
  wire \GEN_DETECTION.U_tc_DET_n_296 ;
  wire \GEN_DETECTION.U_tc_DET_n_297 ;
  wire \GEN_DETECTION.U_tc_DET_n_298 ;
  wire \GEN_DETECTION.U_tc_DET_n_299 ;
  wire \GEN_DETECTION.U_tc_DET_n_300 ;
  wire \GEN_DETECTION.U_tc_DET_n_301 ;
  wire \GEN_DETECTION.U_tc_DET_n_302 ;
  wire \GEN_DETECTION.U_tc_DET_n_303 ;
  wire \GEN_DETECTION.U_tc_DET_n_304 ;
  wire \GEN_DETECTION.U_tc_DET_n_305 ;
  wire \GEN_DETECTION.U_tc_DET_n_306 ;
  wire \GEN_DETECTION.U_tc_DET_n_307 ;
  wire \GEN_DETECTION.U_tc_DET_n_308 ;
  wire \GEN_DETECTION.U_tc_DET_n_309 ;
  wire \GEN_DETECTION.U_tc_DET_n_79 ;
  wire \GEN_DETECTION.U_tc_DET_n_80 ;
  wire \GEN_DETECTION.U_tc_DET_n_81 ;
  wire \GEN_DETECTION.U_tc_DET_n_82 ;
  wire \GEN_DETECTION.U_tc_DET_n_83 ;
  wire \GEN_DETECTION.U_tc_DET_n_84 ;
  wire \GEN_DETECTION.U_tc_DET_n_85 ;
  wire \GEN_DETECTION.U_tc_DET_n_86 ;
  wire \GEN_DETECTION.U_tc_DET_n_87 ;
  wire \GEN_DETECTION.U_tc_DET_n_88 ;
  wire \GEN_DETECTION.U_tc_DET_n_89 ;
  wire \GEN_DETECTION.U_tc_DET_n_90 ;
  wire \GEN_DETECTION.U_tc_DET_n_91 ;
  wire \GEN_GENERATOR.U_TC_GEN_n_10 ;
  wire \GEN_GENERATOR.U_TC_GEN_n_7 ;
  wire \GEN_GENERATOR.U_TC_GEN_n_9 ;
  wire active_video_in;
  wire active_video_reg;
  wire all_lock;
  wire all_lock_d;
  wire clk;
  wire det_ce;
  wire found_lock_i_1_n_0;
  wire found_lock_reg_n_0;
  wire gen_clken;
  wire hsync0;
  wire hsync_in;
  wire hsync_out;
  wire intr_status_int1;
  wire lost_lock;
  wire lost_lock0;
  wire [11:0]p_0_in__0;
  wire [4:0]\^time_status_regs_int_reg[3] ;
  wire update_reg;
  wire update_reg0;
  wire [0:0]v0fp_start0_in;
  wire [0:0]v0total0_in;
  wire vblank0;
  wire vblank_reg;
  wire vsync0;
  wire vsync_in;
  wire vsync_out;
  wire \NLW_GEN_DETECTION.U_tc_DET_DET_HBLANK.det_hblank_pol_int_reg_0_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_DET_HSYNC.det_hsync_pol_int_reg_0_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_DET_VBLANK.GEN_DET_VBLANK_LOCK.det_vblank_lock_reg_0_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_DET_VBLANK.det_vblank_pol_int_reg_0_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_DET_VSYNC.det_vsync_pol_int_reg_0_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_active_video_lock_int_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_all_lock_d_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_clken_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_core_d_out_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_det_active_video_d_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_det_clken_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_det_fsync_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_det_vblank_d_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_detect_en_d_reg[3]_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_detect_en_d_reg[3]_0_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_fsync_in_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_fsync_out_reg_0_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_gen_active_video_d_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_gen_vblank_d_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_gen_vblank_d_reg_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_hblank0_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_hblank_in_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_hblank_lock_int_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_hblank_reg_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_hsync_lock_int_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_intr_status_int_reg[11]_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_intr_status_int_reg[13]_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_intr_status_int_reg[13]_0_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_p_0_in_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_reset_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_resetn_out_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_vblank_in_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_vblank_lock_int_UNCONNECTED ;
  wire \NLW_GEN_DETECTION.U_tc_DET_vsync_lock_int_UNCONNECTED ;
  wire [11:0]\NLW_GEN_DETECTION.U_tc_DET_Q_UNCONNECTED ;
  wire [23:0]\NLW_GEN_DETECTION.U_tc_DET_core_control_regs[16]_UNCONNECTED ;
  wire [11:0]\NLW_GEN_DETECTION.U_tc_DET_det_hfp_start_int2_reg[11]_0_UNCONNECTED ;
  wire [11:0]\NLW_GEN_DETECTION.U_tc_DET_det_v0fp_start_int_reg[11]_0_UNCONNECTED ;
  wire [11:0]\NLW_GEN_DETECTION.U_tc_DET_det_v0total_reg[11]_0_UNCONNECTED ;
  wire [16:0]\NLW_GEN_DETECTION.U_tc_DET_genr_control_regs[0]_UNCONNECTED ;
  wire [1:0]\NLW_GEN_DETECTION.U_tc_DET_intc_if_UNCONNECTED ;
  wire [23:0]\NLW_GEN_DETECTION.U_tc_DET_time_control_regs[16]_UNCONNECTED ;
  wire [4:0]\NLW_GEN_DETECTION.U_tc_DET_time_control_regs[19]_UNCONNECTED ;
  wire [11:0]\NLW_GEN_DETECTION.U_tc_DET_time_control_regs[20]_UNCONNECTED ;
  wire [11:0]\NLW_GEN_DETECTION.U_tc_DET_time_control_regs[21]_UNCONNECTED ;
  wire [23:0]\NLW_GEN_DETECTION.U_tc_DET_time_control_regs[22]_UNCONNECTED ;
  wire [23:0]\NLW_GEN_DETECTION.U_tc_DET_time_control_regs[23]_UNCONNECTED ;
  wire [23:0]\NLW_GEN_DETECTION.U_tc_DET_time_control_regs[24]_UNCONNECTED ;
  wire [23:0]\NLW_GEN_DETECTION.U_tc_DET_time_control_regs[25]_UNCONNECTED ;
  wire [23:0]\NLW_GEN_DETECTION.U_tc_DET_time_status_regs[6]_UNCONNECTED ;
  wire [23:0]\NLW_GEN_DETECTION.U_tc_DET_time_status_regs[7]_UNCONNECTED ;
  wire [23:0]\NLW_GEN_DETECTION.U_tc_DET_time_status_regs[8]_UNCONNECTED ;
  wire [23:0]\NLW_GEN_DETECTION.U_tc_DET_time_status_regs[9]_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_active_chroma_out_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_all_cfg_reg_0_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_all_lock_d_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_clken_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_core_d_out_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_det_fsync_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_fsync_in_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_gen_active_video_d_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0_i_1_0_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_generate_en_d_reg[3]_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_generate_en_d_reg[3]_0_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_generate_en_d_reg[3]_1_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_hblank0_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_hblank_int_reg_0_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_hblank_out_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_intr_status_int_reg[13]_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_p_5_in_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_reg_update_UNCONNECTED ;
  wire \NLW_GEN_GENERATOR.U_TC_GEN_resetn_out_UNCONNECTED ;
  wire [23:0]\NLW_GEN_GENERATOR.U_TC_GEN_core_control_regs[0]_UNCONNECTED ;
  wire [0:0]\NLW_GEN_GENERATOR.U_TC_GEN_fsync_out_UNCONNECTED ;
  wire [14:0]\NLW_GEN_GENERATOR.U_TC_GEN_genr_control_regs[0]_UNCONNECTED ;
  wire [0:0]\NLW_GEN_GENERATOR.U_TC_GEN_intc_if_UNCONNECTED ;
  wire [2:0]\NLW_GEN_GENERATOR.U_TC_GEN_time_control_regs[19]_UNCONNECTED ;
  wire [0:0]\NLW_GEN_GENERATOR.U_TC_GEN_time_status_regs_int_reg[3]_UNCONNECTED ;

  design_2_v_tc_0_0_tc_detector \GEN_DETECTION.U_tc_DET 
       (.D(v0total0_in),
        .\DET_HACTIVE.det_active_video_pol_int_reg_0 (\^time_status_regs_int_reg[3] [4]),
        .\DET_HBLANK.det_hblank_pol_int_reg_0 (\NLW_GEN_DETECTION.U_tc_DET_DET_HBLANK.det_hblank_pol_int_reg_0_UNCONNECTED ),
        .\DET_HSYNC.det_hsync_pol_int_reg_0 (\NLW_GEN_DETECTION.U_tc_DET_DET_HSYNC.det_hsync_pol_int_reg_0_UNCONNECTED ),
        .\DET_VBLANK.GEN_DET_VBLANK_LOCK.det_vblank_lock_reg_0 (\NLW_GEN_DETECTION.U_tc_DET_DET_VBLANK.GEN_DET_VBLANK_LOCK.det_vblank_lock_reg_0_UNCONNECTED ),
        .\DET_VBLANK.det_vblank_pol_int_reg_0 (\NLW_GEN_DETECTION.U_tc_DET_DET_VBLANK.det_vblank_pol_int_reg_0_UNCONNECTED ),
        .\DET_VSYNC.det_vsync_pol_int_reg_0 (\NLW_GEN_DETECTION.U_tc_DET_DET_VSYNC.det_vsync_pol_int_reg_0_UNCONNECTED ),
        .Q(\NLW_GEN_DETECTION.U_tc_DET_Q_UNCONNECTED [11:0]),
        .S({\GEN_DETECTION.U_tc_DET_n_288 ,\GEN_DETECTION.U_tc_DET_n_289 ,\GEN_DETECTION.U_tc_DET_n_290 ,\GEN_DETECTION.U_tc_DET_n_291 }),
        .active_video_in(active_video_in),
        .active_video_lock_int(\NLW_GEN_DETECTION.U_tc_DET_active_video_lock_int_UNCONNECTED ),
        .all_lock_d(\NLW_GEN_DETECTION.U_tc_DET_all_lock_d_UNCONNECTED ),
        .clk(clk),
        .clken(\NLW_GEN_DETECTION.U_tc_DET_clken_UNCONNECTED ),
        .\core_control_regs[16] (\NLW_GEN_DETECTION.U_tc_DET_core_control_regs[16]_UNCONNECTED [23:0]),
        .core_d_out(\NLW_GEN_DETECTION.U_tc_DET_core_d_out_UNCONNECTED ),
        .det_active_video_d(\NLW_GEN_DETECTION.U_tc_DET_det_active_video_d_UNCONNECTED ),
        .det_ce(det_ce),
        .det_clken(\NLW_GEN_DETECTION.U_tc_DET_det_clken_UNCONNECTED ),
        .det_fsync(\NLW_GEN_DETECTION.U_tc_DET_det_fsync_UNCONNECTED ),
        .\det_hbp_start_int2_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_116 ,\GEN_DETECTION.U_tc_DET_n_117 ,\GEN_DETECTION.U_tc_DET_n_118 ,\GEN_DETECTION.U_tc_DET_n_119 ,\GEN_DETECTION.U_tc_DET_n_120 ,\GEN_DETECTION.U_tc_DET_n_121 ,\GEN_DETECTION.U_tc_DET_n_122 ,\GEN_DETECTION.U_tc_DET_n_123 ,\GEN_DETECTION.U_tc_DET_n_124 ,\GEN_DETECTION.U_tc_DET_n_125 ,\GEN_DETECTION.U_tc_DET_n_126 ,\GEN_DETECTION.U_tc_DET_n_127 }),
        .\det_hfp_start_int2_reg[11]_0 (\NLW_GEN_DETECTION.U_tc_DET_det_hfp_start_int2_reg[11]_0_UNCONNECTED [11:0]),
        .\det_hfp_start_int2_reg[11]_1 ({\GEN_DETECTION.U_tc_DET_n_128 ,\GEN_DETECTION.U_tc_DET_n_129 ,\GEN_DETECTION.U_tc_DET_n_130 ,\GEN_DETECTION.U_tc_DET_n_131 ,\GEN_DETECTION.U_tc_DET_n_132 ,\GEN_DETECTION.U_tc_DET_n_133 ,\GEN_DETECTION.U_tc_DET_n_134 ,\GEN_DETECTION.U_tc_DET_n_135 ,\GEN_DETECTION.U_tc_DET_n_136 ,\GEN_DETECTION.U_tc_DET_n_137 ,\GEN_DETECTION.U_tc_DET_n_138 ,\GEN_DETECTION.U_tc_DET_n_139 }),
        .\det_hsync_start_int2_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_80 ,\GEN_DETECTION.U_tc_DET_n_81 ,\GEN_DETECTION.U_tc_DET_n_82 ,\GEN_DETECTION.U_tc_DET_n_83 ,\GEN_DETECTION.U_tc_DET_n_84 ,\GEN_DETECTION.U_tc_DET_n_85 ,\GEN_DETECTION.U_tc_DET_n_86 ,\GEN_DETECTION.U_tc_DET_n_87 ,\GEN_DETECTION.U_tc_DET_n_88 ,\GEN_DETECTION.U_tc_DET_n_89 ,\GEN_DETECTION.U_tc_DET_n_90 ,\GEN_DETECTION.U_tc_DET_n_91 }),
        .\det_v0active_start_hori_int2_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_236 ,\GEN_DETECTION.U_tc_DET_n_237 ,\GEN_DETECTION.U_tc_DET_n_238 ,\GEN_DETECTION.U_tc_DET_n_239 ,\GEN_DETECTION.U_tc_DET_n_240 ,\GEN_DETECTION.U_tc_DET_n_241 ,\GEN_DETECTION.U_tc_DET_n_242 ,\GEN_DETECTION.U_tc_DET_n_243 ,\GEN_DETECTION.U_tc_DET_n_244 ,\GEN_DETECTION.U_tc_DET_n_245 ,\GEN_DETECTION.U_tc_DET_n_246 ,\GEN_DETECTION.U_tc_DET_n_247 }),
        .\det_v0bp_start_hori_int2_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_140 ,\GEN_DETECTION.U_tc_DET_n_141 ,\GEN_DETECTION.U_tc_DET_n_142 ,\GEN_DETECTION.U_tc_DET_n_143 ,\GEN_DETECTION.U_tc_DET_n_144 ,\GEN_DETECTION.U_tc_DET_n_145 ,\GEN_DETECTION.U_tc_DET_n_146 ,\GEN_DETECTION.U_tc_DET_n_147 ,\GEN_DETECTION.U_tc_DET_n_148 ,\GEN_DETECTION.U_tc_DET_n_149 ,\GEN_DETECTION.U_tc_DET_n_150 ,\GEN_DETECTION.U_tc_DET_n_151 }),
        .\det_v0bp_start_int2_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_176 ,\GEN_DETECTION.U_tc_DET_n_177 ,\GEN_DETECTION.U_tc_DET_n_178 ,\GEN_DETECTION.U_tc_DET_n_179 ,\GEN_DETECTION.U_tc_DET_n_180 ,\GEN_DETECTION.U_tc_DET_n_181 ,\GEN_DETECTION.U_tc_DET_n_182 ,\GEN_DETECTION.U_tc_DET_n_183 ,\GEN_DETECTION.U_tc_DET_n_184 ,\GEN_DETECTION.U_tc_DET_n_185 ,\GEN_DETECTION.U_tc_DET_n_186 ,\GEN_DETECTION.U_tc_DET_n_187 }),
        .\det_v0fp_start_hori_int2_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_273 ,\GEN_DETECTION.U_tc_DET_n_274 ,\GEN_DETECTION.U_tc_DET_n_275 ,\GEN_DETECTION.U_tc_DET_n_276 ,\GEN_DETECTION.U_tc_DET_n_277 ,\GEN_DETECTION.U_tc_DET_n_278 ,\GEN_DETECTION.U_tc_DET_n_279 ,\GEN_DETECTION.U_tc_DET_n_280 ,\GEN_DETECTION.U_tc_DET_n_281 ,\GEN_DETECTION.U_tc_DET_n_282 ,\GEN_DETECTION.U_tc_DET_n_283 ,\GEN_DETECTION.U_tc_DET_n_284 }),
        .\det_v0fp_start_int_reg[0]_0 (v0fp_start0_in),
        .\det_v0fp_start_int_reg[0]_1 (\GEN_DETECTION.U_tc_DET_n_272 ),
        .\det_v0fp_start_int_reg[11]_0 (\NLW_GEN_DETECTION.U_tc_DET_det_v0fp_start_int_reg[11]_0_UNCONNECTED [11:0]),
        .\det_v0fp_start_int_reg[11]_1 ({\GEN_DETECTION.U_tc_DET_n_307 ,\GEN_DETECTION.U_tc_DET_n_308 ,\GEN_DETECTION.U_tc_DET_n_309 }),
        .\det_v0fp_start_int_reg[4]_0 ({\GEN_DETECTION.U_tc_DET_n_299 ,\GEN_DETECTION.U_tc_DET_n_300 ,\GEN_DETECTION.U_tc_DET_n_301 ,\GEN_DETECTION.U_tc_DET_n_302 }),
        .\det_v0fp_start_int_reg[8]_0 ({\GEN_DETECTION.U_tc_DET_n_303 ,\GEN_DETECTION.U_tc_DET_n_304 ,\GEN_DETECTION.U_tc_DET_n_305 ,\GEN_DETECTION.U_tc_DET_n_306 }),
        .\det_v0sync_start_hori_int2_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_212 ,\GEN_DETECTION.U_tc_DET_n_213 ,\GEN_DETECTION.U_tc_DET_n_214 ,\GEN_DETECTION.U_tc_DET_n_215 ,\GEN_DETECTION.U_tc_DET_n_216 ,\GEN_DETECTION.U_tc_DET_n_217 ,\GEN_DETECTION.U_tc_DET_n_218 ,\GEN_DETECTION.U_tc_DET_n_219 ,\GEN_DETECTION.U_tc_DET_n_220 ,\GEN_DETECTION.U_tc_DET_n_221 ,\GEN_DETECTION.U_tc_DET_n_222 ,\GEN_DETECTION.U_tc_DET_n_223 }),
        .\det_v0sync_start_int2_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_224 ,\GEN_DETECTION.U_tc_DET_n_225 ,\GEN_DETECTION.U_tc_DET_n_226 ,\GEN_DETECTION.U_tc_DET_n_227 ,\GEN_DETECTION.U_tc_DET_n_228 ,\GEN_DETECTION.U_tc_DET_n_229 ,\GEN_DETECTION.U_tc_DET_n_230 ,\GEN_DETECTION.U_tc_DET_n_231 ,\GEN_DETECTION.U_tc_DET_n_232 ,\GEN_DETECTION.U_tc_DET_n_233 ,\GEN_DETECTION.U_tc_DET_n_234 ,\GEN_DETECTION.U_tc_DET_n_235 }),
        .\det_v0total_reg[0]_0 (\GEN_DETECTION.U_tc_DET_n_79 ),
        .\det_v0total_reg[11]_0 (\NLW_GEN_DETECTION.U_tc_DET_det_v0total_reg[11]_0_UNCONNECTED [11:0]),
        .\det_v0total_reg[11]_1 ({\GEN_DETECTION.U_tc_DET_n_296 ,\GEN_DETECTION.U_tc_DET_n_297 ,\GEN_DETECTION.U_tc_DET_n_298 }),
        .\det_v0total_reg[8]_0 ({\GEN_DETECTION.U_tc_DET_n_292 ,\GEN_DETECTION.U_tc_DET_n_293 ,\GEN_DETECTION.U_tc_DET_n_294 ,\GEN_DETECTION.U_tc_DET_n_295 }),
        .det_vblank_d(\NLW_GEN_DETECTION.U_tc_DET_det_vblank_d_UNCONNECTED ),
        .\detect_en_d_reg[3] (\NLW_GEN_DETECTION.U_tc_DET_detect_en_d_reg[3]_UNCONNECTED ),
        .\detect_en_d_reg[3]_0 (\NLW_GEN_DETECTION.U_tc_DET_detect_en_d_reg[3]_0_UNCONNECTED ),
        .fsync_in(\NLW_GEN_DETECTION.U_tc_DET_fsync_in_UNCONNECTED ),
        .fsync_out_reg_0(\NLW_GEN_DETECTION.U_tc_DET_fsync_out_reg_0_UNCONNECTED ),
        .gen_active_video_d(\NLW_GEN_DETECTION.U_tc_DET_gen_active_video_d_UNCONNECTED ),
        .gen_vblank_d(\NLW_GEN_DETECTION.U_tc_DET_gen_vblank_d_UNCONNECTED ),
        .gen_vblank_d_reg(\NLW_GEN_DETECTION.U_tc_DET_gen_vblank_d_reg_UNCONNECTED ),
        .\genr_control_regs[0] (\NLW_GEN_DETECTION.U_tc_DET_genr_control_regs[0]_UNCONNECTED [16:0]),
        .hblank0(\NLW_GEN_DETECTION.U_tc_DET_hblank0_UNCONNECTED ),
        .hblank_in(\NLW_GEN_DETECTION.U_tc_DET_hblank_in_UNCONNECTED ),
        .hblank_lock_int(\NLW_GEN_DETECTION.U_tc_DET_hblank_lock_int_UNCONNECTED ),
        .hblank_reg(\NLW_GEN_DETECTION.U_tc_DET_hblank_reg_UNCONNECTED ),
        .hsync0(hsync0),
        .hsync_in(hsync_in),
        .hsync_lock_int(\NLW_GEN_DETECTION.U_tc_DET_hsync_lock_int_UNCONNECTED ),
        .hsync_reg(\GEN_GENERATOR.U_TC_GEN_n_7 ),
        .intc_if(\NLW_GEN_DETECTION.U_tc_DET_intc_if_UNCONNECTED [1:0]),
        .intr_status_int1(intr_status_int1),
        .\intr_status_int_reg[11] (\NLW_GEN_DETECTION.U_tc_DET_intr_status_int_reg[11]_UNCONNECTED ),
        .\intr_status_int_reg[13] (\NLW_GEN_DETECTION.U_tc_DET_intr_status_int_reg[13]_UNCONNECTED ),
        .\intr_status_int_reg[13]_0 (\NLW_GEN_DETECTION.U_tc_DET_intr_status_int_reg[13]_0_UNCONNECTED ),
        .lost_lock(lost_lock),
        .p_0_in(\NLW_GEN_DETECTION.U_tc_DET_p_0_in_UNCONNECTED ),
        .p_0_in__0(p_0_in__0),
        .reset(\NLW_GEN_DETECTION.U_tc_DET_reset_UNCONNECTED ),
        .resetn_out(\NLW_GEN_DETECTION.U_tc_DET_resetn_out_UNCONNECTED ),
        .\time_control_regs[16] (\NLW_GEN_DETECTION.U_tc_DET_time_control_regs[16]_UNCONNECTED [23:0]),
        .\time_control_regs[19] (\NLW_GEN_DETECTION.U_tc_DET_time_control_regs[19]_UNCONNECTED [4:0]),
        .\time_control_regs[20] (\NLW_GEN_DETECTION.U_tc_DET_time_control_regs[20]_UNCONNECTED [11:0]),
        .\time_control_regs[21] (\NLW_GEN_DETECTION.U_tc_DET_time_control_regs[21]_UNCONNECTED [11:0]),
        .\time_control_regs[22] (\NLW_GEN_DETECTION.U_tc_DET_time_control_regs[22]_UNCONNECTED [23:0]),
        .\time_control_regs[23] (\NLW_GEN_DETECTION.U_tc_DET_time_control_regs[23]_UNCONNECTED [23:0]),
        .\time_control_regs[24] (\NLW_GEN_DETECTION.U_tc_DET_time_control_regs[24]_UNCONNECTED [23:0]),
        .\time_control_regs[25] (\NLW_GEN_DETECTION.U_tc_DET_time_control_regs[25]_UNCONNECTED [23:0]),
        .\time_status_regs[6] (\NLW_GEN_DETECTION.U_tc_DET_time_status_regs[6]_UNCONNECTED [23:0]),
        .\time_status_regs[7] (\NLW_GEN_DETECTION.U_tc_DET_time_status_regs[7]_UNCONNECTED [23:0]),
        .\time_status_regs[8] (\NLW_GEN_DETECTION.U_tc_DET_time_status_regs[8]_UNCONNECTED [23:0]),
        .\time_status_regs[9] (\NLW_GEN_DETECTION.U_tc_DET_time_status_regs[9]_UNCONNECTED [23:0]),
        .vblank0(vblank0),
        .vblank_in(\NLW_GEN_DETECTION.U_tc_DET_vblank_in_UNCONNECTED ),
        .vblank_lock_int(\NLW_GEN_DETECTION.U_tc_DET_vblank_lock_int_UNCONNECTED ),
        .vblank_reg(\GEN_GENERATOR.U_TC_GEN_n_10 ),
        .vsync0(vsync0),
        .vsync_in(vsync_in),
        .vsync_lock_int(\NLW_GEN_DETECTION.U_tc_DET_vsync_lock_int_UNCONNECTED ),
        .vsync_reg(\GEN_GENERATOR.U_TC_GEN_n_9 ));
  design_2_v_tc_0_0_tc_generator \GEN_GENERATOR.U_TC_GEN 
       (.D(v0total0_in),
        .S({\GEN_DETECTION.U_tc_DET_n_288 ,\GEN_DETECTION.U_tc_DET_n_289 ,\GEN_DETECTION.U_tc_DET_n_290 ,\GEN_DETECTION.U_tc_DET_n_291 }),
        .active_chroma_out(\NLW_GEN_GENERATOR.U_TC_GEN_active_chroma_out_UNCONNECTED ),
        .active_video_reg_0(active_video_reg),
        .all_cfg_reg_0(\NLW_GEN_GENERATOR.U_TC_GEN_all_cfg_reg_0_UNCONNECTED ),
        .all_lock_d(\NLW_GEN_GENERATOR.U_TC_GEN_all_lock_d_UNCONNECTED ),
        .clk(clk),
        .clken(\NLW_GEN_GENERATOR.U_TC_GEN_clken_UNCONNECTED ),
        .\core_control_regs[0] (\NLW_GEN_GENERATOR.U_TC_GEN_core_control_regs[0]_UNCONNECTED [23:0]),
        .core_d_out(\NLW_GEN_GENERATOR.U_TC_GEN_core_d_out_UNCONNECTED ),
        .det_fsync(\NLW_GEN_GENERATOR.U_TC_GEN_det_fsync_UNCONNECTED ),
        .fsync_in(\NLW_GEN_GENERATOR.U_TC_GEN_fsync_in_UNCONNECTED ),
        .fsync_out(\NLW_GEN_GENERATOR.U_TC_GEN_fsync_out_UNCONNECTED [0]),
        .gen_active_video_d(\NLW_GEN_GENERATOR.U_TC_GEN_gen_active_video_d_UNCONNECTED ),
        .gen_clken(gen_clken),
        .\generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0_i_1_0 (\NLW_GEN_GENERATOR.U_TC_GEN_generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0_i_1_0_UNCONNECTED ),
        .\generate_en_d_reg[3] (\NLW_GEN_GENERATOR.U_TC_GEN_generate_en_d_reg[3]_UNCONNECTED ),
        .\generate_en_d_reg[3]_0 (\NLW_GEN_GENERATOR.U_TC_GEN_generate_en_d_reg[3]_0_UNCONNECTED ),
        .\generate_en_d_reg[3]_1 (\NLW_GEN_GENERATOR.U_TC_GEN_generate_en_d_reg[3]_1_UNCONNECTED ),
        .\genr_control_regs[0] (\NLW_GEN_GENERATOR.U_TC_GEN_genr_control_regs[0]_UNCONNECTED [14:0]),
        .hblank0(\NLW_GEN_GENERATOR.U_TC_GEN_hblank0_UNCONNECTED ),
        .hblank_int_reg_0(\NLW_GEN_GENERATOR.U_TC_GEN_hblank_int_reg_0_UNCONNECTED ),
        .hblank_out(\NLW_GEN_GENERATOR.U_TC_GEN_hblank_out_UNCONNECTED ),
        .\hbp_start_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_116 ,\GEN_DETECTION.U_tc_DET_n_117 ,\GEN_DETECTION.U_tc_DET_n_118 ,\GEN_DETECTION.U_tc_DET_n_119 ,\GEN_DETECTION.U_tc_DET_n_120 ,\GEN_DETECTION.U_tc_DET_n_121 ,\GEN_DETECTION.U_tc_DET_n_122 ,\GEN_DETECTION.U_tc_DET_n_123 ,\GEN_DETECTION.U_tc_DET_n_124 ,\GEN_DETECTION.U_tc_DET_n_125 ,\GEN_DETECTION.U_tc_DET_n_126 ,\GEN_DETECTION.U_tc_DET_n_127 }),
        .\hfp_start_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_128 ,\GEN_DETECTION.U_tc_DET_n_129 ,\GEN_DETECTION.U_tc_DET_n_130 ,\GEN_DETECTION.U_tc_DET_n_131 ,\GEN_DETECTION.U_tc_DET_n_132 ,\GEN_DETECTION.U_tc_DET_n_133 ,\GEN_DETECTION.U_tc_DET_n_134 ,\GEN_DETECTION.U_tc_DET_n_135 ,\GEN_DETECTION.U_tc_DET_n_136 ,\GEN_DETECTION.U_tc_DET_n_137 ,\GEN_DETECTION.U_tc_DET_n_138 ,\GEN_DETECTION.U_tc_DET_n_139 }),
        .hsync0(hsync0),
        .hsync_int_reg_0(\GEN_GENERATOR.U_TC_GEN_n_7 ),
        .hsync_out(hsync_out),
        .\hsync_start_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_80 ,\GEN_DETECTION.U_tc_DET_n_81 ,\GEN_DETECTION.U_tc_DET_n_82 ,\GEN_DETECTION.U_tc_DET_n_83 ,\GEN_DETECTION.U_tc_DET_n_84 ,\GEN_DETECTION.U_tc_DET_n_85 ,\GEN_DETECTION.U_tc_DET_n_86 ,\GEN_DETECTION.U_tc_DET_n_87 ,\GEN_DETECTION.U_tc_DET_n_88 ,\GEN_DETECTION.U_tc_DET_n_89 ,\GEN_DETECTION.U_tc_DET_n_90 ,\GEN_DETECTION.U_tc_DET_n_91 }),
        .intc_if(\NLW_GEN_GENERATOR.U_TC_GEN_intc_if_UNCONNECTED [0]),
        .\intr_status_int_reg[13] (\NLW_GEN_GENERATOR.U_TC_GEN_intr_status_int_reg[13]_UNCONNECTED ),
        .p_0_in__0(p_0_in__0),
        .p_5_in(\NLW_GEN_GENERATOR.U_TC_GEN_p_5_in_UNCONNECTED ),
        .reg_update(\NLW_GEN_GENERATOR.U_TC_GEN_reg_update_UNCONNECTED ),
        .resetn_out(\NLW_GEN_GENERATOR.U_TC_GEN_resetn_out_UNCONNECTED ),
        .\time_control_regs[19] (\NLW_GEN_GENERATOR.U_TC_GEN_time_control_regs[19]_UNCONNECTED [2:0]),
        .\time_status_regs_int_reg[3] ({\^time_status_regs_int_reg[3] [4],\NLW_GEN_GENERATOR.U_TC_GEN_time_status_regs_int_reg[3]_UNCONNECTED [0]}),
        .update_reg(update_reg),
        .\v0active_start_hori_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_236 ,\GEN_DETECTION.U_tc_DET_n_237 ,\GEN_DETECTION.U_tc_DET_n_238 ,\GEN_DETECTION.U_tc_DET_n_239 ,\GEN_DETECTION.U_tc_DET_n_240 ,\GEN_DETECTION.U_tc_DET_n_241 ,\GEN_DETECTION.U_tc_DET_n_242 ,\GEN_DETECTION.U_tc_DET_n_243 ,\GEN_DETECTION.U_tc_DET_n_244 ,\GEN_DETECTION.U_tc_DET_n_245 ,\GEN_DETECTION.U_tc_DET_n_246 ,\GEN_DETECTION.U_tc_DET_n_247 }),
        .\v0bp_start_hori_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_140 ,\GEN_DETECTION.U_tc_DET_n_141 ,\GEN_DETECTION.U_tc_DET_n_142 ,\GEN_DETECTION.U_tc_DET_n_143 ,\GEN_DETECTION.U_tc_DET_n_144 ,\GEN_DETECTION.U_tc_DET_n_145 ,\GEN_DETECTION.U_tc_DET_n_146 ,\GEN_DETECTION.U_tc_DET_n_147 ,\GEN_DETECTION.U_tc_DET_n_148 ,\GEN_DETECTION.U_tc_DET_n_149 ,\GEN_DETECTION.U_tc_DET_n_150 ,\GEN_DETECTION.U_tc_DET_n_151 }),
        .\v0bp_start_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_176 ,\GEN_DETECTION.U_tc_DET_n_177 ,\GEN_DETECTION.U_tc_DET_n_178 ,\GEN_DETECTION.U_tc_DET_n_179 ,\GEN_DETECTION.U_tc_DET_n_180 ,\GEN_DETECTION.U_tc_DET_n_181 ,\GEN_DETECTION.U_tc_DET_n_182 ,\GEN_DETECTION.U_tc_DET_n_183 ,\GEN_DETECTION.U_tc_DET_n_184 ,\GEN_DETECTION.U_tc_DET_n_185 ,\GEN_DETECTION.U_tc_DET_n_186 ,\GEN_DETECTION.U_tc_DET_n_187 }),
        .\v0fp_start_hori_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_273 ,\GEN_DETECTION.U_tc_DET_n_274 ,\GEN_DETECTION.U_tc_DET_n_275 ,\GEN_DETECTION.U_tc_DET_n_276 ,\GEN_DETECTION.U_tc_DET_n_277 ,\GEN_DETECTION.U_tc_DET_n_278 ,\GEN_DETECTION.U_tc_DET_n_279 ,\GEN_DETECTION.U_tc_DET_n_280 ,\GEN_DETECTION.U_tc_DET_n_281 ,\GEN_DETECTION.U_tc_DET_n_282 ,\GEN_DETECTION.U_tc_DET_n_283 ,\GEN_DETECTION.U_tc_DET_n_284 }),
        .\v0fp_start_reg[0]_0 (v0fp_start0_in),
        .\v0fp_start_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_307 ,\GEN_DETECTION.U_tc_DET_n_308 ,\GEN_DETECTION.U_tc_DET_n_309 }),
        .\v0fp_start_reg[4]_0 (\GEN_DETECTION.U_tc_DET_n_272 ),
        .\v0fp_start_reg[4]_1 ({\GEN_DETECTION.U_tc_DET_n_299 ,\GEN_DETECTION.U_tc_DET_n_300 ,\GEN_DETECTION.U_tc_DET_n_301 ,\GEN_DETECTION.U_tc_DET_n_302 }),
        .\v0fp_start_reg[8]_0 ({\GEN_DETECTION.U_tc_DET_n_303 ,\GEN_DETECTION.U_tc_DET_n_304 ,\GEN_DETECTION.U_tc_DET_n_305 ,\GEN_DETECTION.U_tc_DET_n_306 }),
        .\v0sync_start_hori_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_212 ,\GEN_DETECTION.U_tc_DET_n_213 ,\GEN_DETECTION.U_tc_DET_n_214 ,\GEN_DETECTION.U_tc_DET_n_215 ,\GEN_DETECTION.U_tc_DET_n_216 ,\GEN_DETECTION.U_tc_DET_n_217 ,\GEN_DETECTION.U_tc_DET_n_218 ,\GEN_DETECTION.U_tc_DET_n_219 ,\GEN_DETECTION.U_tc_DET_n_220 ,\GEN_DETECTION.U_tc_DET_n_221 ,\GEN_DETECTION.U_tc_DET_n_222 ,\GEN_DETECTION.U_tc_DET_n_223 }),
        .\v0sync_start_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_224 ,\GEN_DETECTION.U_tc_DET_n_225 ,\GEN_DETECTION.U_tc_DET_n_226 ,\GEN_DETECTION.U_tc_DET_n_227 ,\GEN_DETECTION.U_tc_DET_n_228 ,\GEN_DETECTION.U_tc_DET_n_229 ,\GEN_DETECTION.U_tc_DET_n_230 ,\GEN_DETECTION.U_tc_DET_n_231 ,\GEN_DETECTION.U_tc_DET_n_232 ,\GEN_DETECTION.U_tc_DET_n_233 ,\GEN_DETECTION.U_tc_DET_n_234 ,\GEN_DETECTION.U_tc_DET_n_235 }),
        .\v0total_reg[11]_0 ({\GEN_DETECTION.U_tc_DET_n_296 ,\GEN_DETECTION.U_tc_DET_n_297 ,\GEN_DETECTION.U_tc_DET_n_298 }),
        .\v0total_reg[4]_0 (\GEN_DETECTION.U_tc_DET_n_79 ),
        .\v0total_reg[8]_0 ({\GEN_DETECTION.U_tc_DET_n_292 ,\GEN_DETECTION.U_tc_DET_n_293 ,\GEN_DETECTION.U_tc_DET_n_294 ,\GEN_DETECTION.U_tc_DET_n_295 }),
        .vblank0(vblank0),
        .vblank_int_reg_0(\GEN_GENERATOR.U_TC_GEN_n_10 ),
        .vblank_reg_0(vblank_reg),
        .vsync0(vsync0),
        .vsync_int_reg_0(\GEN_GENERATOR.U_TC_GEN_n_9 ),
        .vsync_out(vsync_out));
  FDSE #(
    .INIT(1'b1)) 
    all_lock_d_reg
       (.C(clk),
        .CE(det_ce),
        .D(all_lock),
        .Q(all_lock_d),
        .S(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    all_lock_reg
       (.C(clk),
        .CE(det_ce),
        .D(intr_status_int1),
        .Q(all_lock),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    found_lock_i_1
       (.I0(found_lock_reg_n_0),
        .I1(all_lock_d),
        .I2(all_lock),
        .O(found_lock_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    found_lock_reg
       (.C(clk),
        .CE(1'b1),
        .D(found_lock_i_1_n_0),
        .Q(found_lock_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    lost_lock_i_1
       (.I0(all_lock_d),
        .I1(all_lock),
        .O(lost_lock0));
  FDRE #(
    .INIT(1'b0)) 
    lost_lock_reg
       (.C(clk),
        .CE(det_ce),
        .D(lost_lock0),
        .Q(lost_lock),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h005D)) 
    update_reg_i_1
       (.I0(gen_clken),
        .I1(all_lock),
        .I2(all_lock_d),
        .I3(found_lock_reg_n_0),
        .O(update_reg0));
  FDRE #(
    .INIT(1'b0)) 
    update_reg_reg
       (.C(clk),
        .CE(det_ce),
        .D(update_reg0),
        .Q(update_reg),
        .R(1'b0));
endmodule

(* C_CONTROL = "0" *) (* C_DETECT_EN = "1" *) (* C_DET_ACHROMA_EN = "0" *) 
(* C_DET_AVIDEO_EN = "1" *) (* C_DET_FIELDID_EN = "0" *) (* C_DET_HBLANK_EN = "1" *) 
(* C_DET_HSYNC_EN = "1" *) (* C_DET_VBLANK_EN = "1" *) (* C_DET_VSYNC_EN = "1" *) 
(* C_FAMILY = "virtex5" *) (* C_FSYNC_HSTART0 = "0" *) (* C_FSYNC_HSTART1 = "0" *) 
(* C_FSYNC_HSTART10 = "0" *) (* C_FSYNC_HSTART11 = "0" *) (* C_FSYNC_HSTART12 = "0" *) 
(* C_FSYNC_HSTART13 = "0" *) (* C_FSYNC_HSTART14 = "0" *) (* C_FSYNC_HSTART15 = "0" *) 
(* C_FSYNC_HSTART2 = "0" *) (* C_FSYNC_HSTART3 = "0" *) (* C_FSYNC_HSTART4 = "0" *) 
(* C_FSYNC_HSTART5 = "0" *) (* C_FSYNC_HSTART6 = "0" *) (* C_FSYNC_HSTART7 = "0" *) 
(* C_FSYNC_HSTART8 = "0" *) (* C_FSYNC_HSTART9 = "0" *) (* C_FSYNC_VSTART0 = "0" *) 
(* C_FSYNC_VSTART1 = "0" *) (* C_FSYNC_VSTART10 = "0" *) (* C_FSYNC_VSTART11 = "0" *) 
(* C_FSYNC_VSTART12 = "0" *) (* C_FSYNC_VSTART13 = "0" *) (* C_FSYNC_VSTART14 = "0" *) 
(* C_FSYNC_VSTART15 = "0" *) (* C_FSYNC_VSTART2 = "0" *) (* C_FSYNC_VSTART3 = "0" *) 
(* C_FSYNC_VSTART4 = "0" *) (* C_FSYNC_VSTART5 = "0" *) (* C_FSYNC_VSTART6 = "0" *) 
(* C_FSYNC_VSTART7 = "0" *) (* C_FSYNC_VSTART8 = "0" *) (* C_FSYNC_VSTART9 = "0" *) 
(* C_GENERATE_EN = "1" *) (* C_GEN_ACHROMA_EN = "0" *) (* C_GEN_ACHROMA_POLARITY = "1" *) 
(* C_GEN_AUTO_SWITCH = "0" *) (* C_GEN_AVIDEO_EN = "1" *) (* C_GEN_AVIDEO_POLARITY = "1" *) 
(* C_GEN_CPARITY = "0" *) (* C_GEN_F0_VBLANK_HEND = "1280" *) (* C_GEN_F0_VBLANK_HSTART = "1280" *) 
(* C_GEN_F0_VFRAME_SIZE = "750" *) (* C_GEN_F0_VSYNC_HEND = "1280" *) (* C_GEN_F0_VSYNC_HSTART = "1280" *) 
(* C_GEN_F0_VSYNC_VEND = "729" *) (* C_GEN_F0_VSYNC_VSTART = "724" *) (* C_GEN_F1_VBLANK_HEND = "1280" *) 
(* C_GEN_F1_VBLANK_HSTART = "1280" *) (* C_GEN_F1_VFRAME_SIZE = "750" *) (* C_GEN_F1_VSYNC_HEND = "1280" *) 
(* C_GEN_F1_VSYNC_HSTART = "1280" *) (* C_GEN_F1_VSYNC_VEND = "729" *) (* C_GEN_F1_VSYNC_VSTART = "724" *) 
(* C_GEN_FIELDID_EN = "0" *) (* C_GEN_FIELDID_POLARITY = "1" *) (* C_GEN_HACTIVE_SIZE = "1280" *) 
(* C_GEN_HBLANK_EN = "1" *) (* C_GEN_HBLANK_POLARITY = "1" *) (* C_GEN_HFRAME_SIZE = "1650" *) 
(* C_GEN_HSYNC_EN = "1" *) (* C_GEN_HSYNC_END = "1430" *) (* C_GEN_HSYNC_POLARITY = "1" *) 
(* C_GEN_HSYNC_START = "1390" *) (* C_GEN_INTERLACED = "0" *) (* C_GEN_VACTIVE_SIZE = "720" *) 
(* C_GEN_VBLANK_EN = "1" *) (* C_GEN_VBLANK_POLARITY = "1" *) (* C_GEN_VIDEO_FORMAT = "2" *) 
(* C_GEN_VSYNC_EN = "1" *) (* C_GEN_VSYNC_POLARITY = "1" *) (* C_HAS_AXI4_LITE = "0" *) 
(* C_HAS_INTC_IF = "0" *) (* C_INTERLACE_EN = "0" *) (* C_IRQEN = "0" *) 
(* C_LINE_DELAY = "0" *) (* C_MAX_LINES = "4096" *) (* C_MAX_PIXELS = "4096" *) 
(* C_NUM_FSYNCS = "1" *) (* C_PIXEL_DELAY = "0" *) (* C_SYNC_EN = "0" *) 
(* C_S_AXI_ADDR_WIDTH = "9" *) (* C_S_AXI_CLK_FREQ_HZ = "100000000" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "v_tc" *) 
module design_2_v_tc_0_0_v_tc
   (s_axi_aclk,
    s_axi_aclken,
    s_axi_aresetn,
    clk,
    clken,
    resetn,
    det_clken,
    gen_clken,
    intc_if,
    hsync_in,
    hblank_in,
    vsync_in,
    vblank_in,
    field_id_in,
    active_video_in,
    active_chroma_in,
    fsync_in,
    fsync_out,
    hsync_out,
    hblank_out,
    vsync_out,
    vblank_out,
    field_id_out,
    active_video_out,
    active_chroma_out,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    irq);
  (* sigis = "CLK" *) input s_axi_aclk;
  input s_axi_aclken;
  (* sigis = "RST" *) input s_axi_aresetn;
  (* sigis = "CLK" *) input clk;
  input clken;
  (* sigis = "RST" *) input resetn;
  input det_clken;
  input gen_clken;
  output [31:0]intc_if;
  input hsync_in;
  input hblank_in;
  input vsync_in;
  input vblank_in;
  input field_id_in;
  input active_video_in;
  input active_chroma_in;
  input fsync_in;
  output [0:0]fsync_out;
  output hsync_out;
  output hblank_out;
  output vsync_out;
  output vblank_out;
  output field_id_out;
  output active_video_out;
  output active_chroma_out;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  (* sigis = "INTR_LEVEL_HIGH" *) output irq;

  wire active_video_in;
  wire active_video_out;
  wire clk;
  wire gen_clken;
  wire hsync_in;
  wire hsync_out;
  wire vblank_out;
  wire vsync_in;
  wire vsync_out;
  wire NLW_U_TC_TOP_active_chroma_out_UNCONNECTED;
  wire NLW_U_TC_TOP_clken_UNCONNECTED;
  wire NLW_U_TC_TOP_core_d_out_UNCONNECTED;
  wire NLW_U_TC_TOP_det_clken_UNCONNECTED;
  wire NLW_U_TC_TOP_fsync_in_UNCONNECTED;
  wire NLW_U_TC_TOP_hblank_in_UNCONNECTED;
  wire NLW_U_TC_TOP_hblank_out_UNCONNECTED;
  wire NLW_U_TC_TOP_reg_update_UNCONNECTED;
  wire NLW_U_TC_TOP_resetn_out_UNCONNECTED;
  wire NLW_U_TC_TOP_vblank_in_UNCONNECTED;
  wire [11:0]NLW_U_TC_TOP_Q_UNCONNECTED;
  wire [23:0]\NLW_U_TC_TOP_core_control_regs[0]_UNCONNECTED ;
  wire [23:0]\NLW_U_TC_TOP_core_control_regs[16]_UNCONNECTED ;
  wire [11:0]\NLW_U_TC_TOP_det_v0total_reg[11]_UNCONNECTED ;
  wire [0:0]NLW_U_TC_TOP_fsync_out_UNCONNECTED;
  wire [18:0]\NLW_U_TC_TOP_genr_control_regs[0]_UNCONNECTED ;
  wire [12:0]NLW_U_TC_TOP_intc_if_UNCONNECTED;
  wire [23:0]\NLW_U_TC_TOP_time_control_regs[16]_UNCONNECTED ;
  wire [5:0]\NLW_U_TC_TOP_time_control_regs[19]_UNCONNECTED ;
  wire [11:0]\NLW_U_TC_TOP_time_control_regs[20]_UNCONNECTED ;
  wire [11:0]\NLW_U_TC_TOP_time_control_regs[21]_UNCONNECTED ;
  wire [23:0]\NLW_U_TC_TOP_time_control_regs[22]_UNCONNECTED ;
  wire [23:0]\NLW_U_TC_TOP_time_control_regs[23]_UNCONNECTED ;
  wire [23:0]\NLW_U_TC_TOP_time_control_regs[24]_UNCONNECTED ;
  wire [23:0]\NLW_U_TC_TOP_time_control_regs[25]_UNCONNECTED ;
  wire [23:0]\NLW_U_TC_TOP_time_status_regs[6]_UNCONNECTED ;
  wire [23:0]\NLW_U_TC_TOP_time_status_regs[7]_UNCONNECTED ;
  wire [23:0]\NLW_U_TC_TOP_time_status_regs[8]_UNCONNECTED ;
  wire [23:0]\NLW_U_TC_TOP_time_status_regs[9]_UNCONNECTED ;
  wire [23:0]\NLW_U_TC_TOP_time_status_regs_int_reg[0]_UNCONNECTED ;
  wire [4:0]\NLW_U_TC_TOP_time_status_regs_int_reg[3]_UNCONNECTED ;

  design_2_v_tc_0_0_tc_top U_TC_TOP
       (.Q(NLW_U_TC_TOP_Q_UNCONNECTED[11:0]),
        .active_chroma_out(NLW_U_TC_TOP_active_chroma_out_UNCONNECTED),
        .active_video_in(active_video_in),
        .active_video_reg(active_video_out),
        .clk(clk),
        .clken(NLW_U_TC_TOP_clken_UNCONNECTED),
        .\core_control_regs[0] (\NLW_U_TC_TOP_core_control_regs[0]_UNCONNECTED [23:0]),
        .\core_control_regs[16] (\NLW_U_TC_TOP_core_control_regs[16]_UNCONNECTED [23:0]),
        .core_d_out(NLW_U_TC_TOP_core_d_out_UNCONNECTED),
        .det_clken(NLW_U_TC_TOP_det_clken_UNCONNECTED),
        .\det_v0total_reg[11] (\NLW_U_TC_TOP_det_v0total_reg[11]_UNCONNECTED [11:0]),
        .fsync_in(NLW_U_TC_TOP_fsync_in_UNCONNECTED),
        .fsync_out(NLW_U_TC_TOP_fsync_out_UNCONNECTED[0]),
        .gen_clken(gen_clken),
        .\genr_control_regs[0] (\NLW_U_TC_TOP_genr_control_regs[0]_UNCONNECTED [18:0]),
        .hblank_in(NLW_U_TC_TOP_hblank_in_UNCONNECTED),
        .hblank_out(NLW_U_TC_TOP_hblank_out_UNCONNECTED),
        .hsync_in(hsync_in),
        .hsync_out(hsync_out),
        .intc_if(NLW_U_TC_TOP_intc_if_UNCONNECTED[12:0]),
        .reg_update(NLW_U_TC_TOP_reg_update_UNCONNECTED),
        .resetn_out(NLW_U_TC_TOP_resetn_out_UNCONNECTED),
        .\time_control_regs[16] (\NLW_U_TC_TOP_time_control_regs[16]_UNCONNECTED [23:0]),
        .\time_control_regs[19] (\NLW_U_TC_TOP_time_control_regs[19]_UNCONNECTED [5:0]),
        .\time_control_regs[20] (\NLW_U_TC_TOP_time_control_regs[20]_UNCONNECTED [11:0]),
        .\time_control_regs[21] (\NLW_U_TC_TOP_time_control_regs[21]_UNCONNECTED [11:0]),
        .\time_control_regs[22] (\NLW_U_TC_TOP_time_control_regs[22]_UNCONNECTED [23:0]),
        .\time_control_regs[23] (\NLW_U_TC_TOP_time_control_regs[23]_UNCONNECTED [23:0]),
        .\time_control_regs[24] (\NLW_U_TC_TOP_time_control_regs[24]_UNCONNECTED [23:0]),
        .\time_control_regs[25] (\NLW_U_TC_TOP_time_control_regs[25]_UNCONNECTED [23:0]),
        .\time_status_regs[6] (\NLW_U_TC_TOP_time_status_regs[6]_UNCONNECTED [23:0]),
        .\time_status_regs[7] (\NLW_U_TC_TOP_time_status_regs[7]_UNCONNECTED [23:0]),
        .\time_status_regs[8] (\NLW_U_TC_TOP_time_status_regs[8]_UNCONNECTED [23:0]),
        .\time_status_regs[9] (\NLW_U_TC_TOP_time_status_regs[9]_UNCONNECTED [23:0]),
        .\time_status_regs_int_reg[0] (\NLW_U_TC_TOP_time_status_regs_int_reg[0]_UNCONNECTED [23:0]),
        .\time_status_regs_int_reg[3] (\NLW_U_TC_TOP_time_status_regs_int_reg[3]_UNCONNECTED [4:0]),
        .vblank_in(NLW_U_TC_TOP_vblank_in_UNCONNECTED),
        .vblank_reg(vblank_out),
        .vsync_in(vsync_in),
        .vsync_out(vsync_out));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
