*.o
risc_v_sim
states/*
!states/test.state