// Seed: 322924933
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output wire id_3
);
  uwire id_5;
  assign id_5 = id_0;
  uwire id_6 = 1;
  tri   id_7 = 1;
  wire  id_8;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    inout logic id_2
    , id_10,
    input logic id_3,
    input wire id_4,
    input wire id_5,
    output wire id_6,
    output supply0 id_7,
    input tri1 id_8
);
  always id_2 <= (id_3);
  assign id_7 = {id_10} - 1;
  module_0(
      id_1, id_7, id_7, id_6
  );
  assign id_2 = (1);
  wire id_11;
endmodule
