<profile>

<section name = "Vitis HLS Report for 'uart_data_read_1'" level="0">
<item name = "Date">Thu Dec 15 12:14:17 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">clu</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 387, 10.000 ns, 3.870 us, 1, 387, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_ddr_write_1_fu_381">ddr_write_1, 138, 359, 1.380 us, 3.590 us, 138, 359, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 451, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 1, 845, 1467, 0</column>
<column name="Memory">1, -, 92, 13, 0</column>
<column name="Multiplexer">-, -, -, 586, -</column>
<column name="Register">-, -, 318, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, 1, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_ddr_write_1_fu_381">ddr_write_1, 0, 1, 845, 1417, 0</column>
<column name="mul_3ns_9ns_11_1_1_U28">mul_3ns_9ns_11_1_1, 0, 0, 0, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="PL_Ctrl_fifo_index_U">uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W, 0, 11, 2, 0, 8, 11, 1, 88</column>
<column name="PL_Ctrl_first_time_U">uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W, 0, 1, 1, 0, 8, 1, 1, 8</column>
<column name="PL_Ctrl_first_timestamp_U">uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W, 0, 64, 8, 0, 8, 64, 1, 512</column>
<column name="PL_Header_pkt_len_bytes_U">uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W, 0, 16, 2, 0, 8, 16, 1, 128</column>
<column name="uart_fifo_U">uart_data_read_1_uart_fifo_RAM_AUTO_1R1W, 1, 0, 0, 0, 1632, 8, 1, 13056</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln176_fu_581_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln192_fu_457_p2">+, 0, 0, 11, 11, 3</column>
<column name="add_ln193_fu_468_p2">+, 0, 0, 11, 11, 3</column>
<column name="add_ln194_fu_479_p2">+, 0, 0, 11, 11, 3</column>
<column name="add_ln195_fu_490_p2">+, 0, 0, 11, 11, 3</column>
<column name="add_ln196_fu_501_p2">+, 0, 0, 11, 11, 4</column>
<column name="add_ln197_fu_512_p2">+, 0, 0, 11, 11, 4</column>
<column name="add_ln200_fu_726_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln203_fu_633_p2">+, 0, 0, 11, 11, 11</column>
<column name="add_ln204_fu_741_p2">+, 0, 0, 11, 11, 1</column>
<column name="add_ln205_fu_765_p2">+, 0, 0, 16, 16, 1</column>
<column name="add_ln206_fu_523_p2">+, 0, 0, 11, 11, 4</column>
<column name="add_ln207_1_fu_534_p2">+, 0, 0, 11, 11, 4</column>
<column name="add_ln207_fu_783_p2">+, 0, 0, 8, 8, 1</column>
<column name="add_ln211_fu_826_p2">+, 0, 0, 32, 32, 1</column>
<column name="sub_ln209_fu_790_p2">-, 0, 0, 64, 64, 64</column>
<column name="and_ln173_fu_551_p2">and, 0, 0, 8, 8, 8</column>
<column name="and_ln210_fu_813_p2">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state29_on_subcall_done">and, 0, 0, 1, 1, 1</column>
<column name="ap_predicate_op178_call_state29">and, 0, 0, 1, 1, 1</column>
<column name="icmp_ln173_fu_557_p2">icmp, 0, 0, 4, 8, 1</column>
<column name="icmp_ln177_fu_627_p2">icmp, 0, 0, 2, 5, 1</column>
<column name="icmp_ln210_1_fu_801_p2">icmp, 0, 0, 23, 64, 20</column>
<column name="icmp_ln210_2_fu_807_p2">icmp, 0, 0, 23, 64, 1</column>
<column name="icmp_ln210_fu_795_p2">icmp, 0, 0, 5, 11, 8</column>
<column name="or_ln176_fu_571_p2">or, 0, 0, 19, 19, 13</column>
<column name="or_ln189_fu_424_p2">or, 0, 0, 11, 11, 1</column>
<column name="or_ln190_fu_435_p2">or, 0, 0, 11, 11, 2</column>
<column name="or_ln191_fu_446_p2">or, 0, 0, 11, 11, 2</column>
<column name="or_ln200_fu_717_p2">or, 0, 0, 19, 19, 15</column>
<column name="or_ln210_fu_817_p2">or, 0, 0, 1, 1, 1</column>
<column name="enable_fu_545_p2">shl, 0, 0, 17, 1, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="PL_Ctrl_fifo_index_address0">17, 4, 3, 12</column>
<column name="PL_Ctrl_fifo_index_ce0">13, 3, 1, 3</column>
<column name="PL_Ctrl_fifo_index_d0">13, 3, 11, 33</column>
<column name="PL_Ctrl_fifo_index_we0">13, 3, 1, 3</column>
<column name="PL_Ctrl_first_time_address0">17, 4, 3, 12</column>
<column name="PL_Ctrl_first_time_ce0">13, 3, 1, 3</column>
<column name="PL_Ctrl_first_time_d0">13, 3, 1, 3</column>
<column name="PL_Ctrl_first_time_we0">13, 3, 1, 3</column>
<column name="PL_Ctrl_first_timestamp_address0">17, 4, 3, 12</column>
<column name="PL_Ctrl_first_timestamp_ce0">13, 3, 1, 3</column>
<column name="PL_Ctrl_first_timestamp_d0">13, 3, 64, 192</column>
<column name="PL_Ctrl_first_timestamp_we0">13, 3, 1, 3</column>
<column name="PL_Header_pkt_len_bytes_address0">17, 4, 3, 12</column>
<column name="PL_Header_pkt_len_bytes_ce0">13, 3, 1, 3</column>
<column name="PL_Header_pkt_len_bytes_d0">13, 3, 16, 48</column>
<column name="PL_Header_pkt_len_bytes_we0">13, 3, 1, 3</column>
<column name="ap_NS_fsm">145, 30, 1, 30</column>
<column name="clu_addr_blk_n_AR">9, 2, 1, 2</column>
<column name="clu_addr_blk_n_R">9, 2, 1, 2</column>
<column name="m_axi_clu_addr_ARADDR">13, 3, 32, 96</column>
<column name="m_axi_ps_ddr_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_ps_ddr_AWVALID">9, 2, 1, 2</column>
<column name="m_axi_ps_ddr_BREADY">9, 2, 1, 2</column>
<column name="m_axi_ps_ddr_RREADY">9, 2, 1, 2</column>
<column name="m_axi_ps_ddr_WVALID">9, 2, 1, 2</column>
<column name="uart_fifo_address0">37, 9, 11, 99</column>
<column name="uart_fifo_address1">29, 7, 11, 77</column>
<column name="uart_fifo_ce0">13, 3, 1, 3</column>
<column name="uart_fifo_d0">33, 8, 8, 64</column>
<column name="uart_fifo_d1">29, 7, 8, 56</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="EN_cast8_reg_868">3, 0, 8, 5</column>
<column name="PL_Ctrl_fifo_index_addr_reg_981">3, 0, 3, 0</column>
<column name="PL_Ctrl_first_time_addr_reg_986">3, 0, 3, 0</column>
<column name="PL_Ctrl_first_time_load_reg_1001">1, 0, 1, 0</column>
<column name="PL_Header_pkt_len_bytes_addr_reg_1021">3, 0, 3, 0</column>
<column name="ap_CS_fsm">29, 0, 29, 0</column>
<column name="grp_ddr_write_1_fu_381_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln173_reg_947">1, 0, 1, 0</column>
<column name="icmp_ln177_reg_977">1, 0, 1, 0</column>
<column name="icmp_ln210_1_reg_1036">1, 0, 1, 0</column>
<column name="icmp_ln210_2_reg_1041">1, 0, 1, 0</column>
<column name="icmp_ln210_reg_1031">1, 0, 1, 0</column>
<column name="internal_uart_counter">32, 0, 32, 0</column>
<column name="mul_ln188_reg_882">11, 0, 11, 0</column>
<column name="or_ln210_reg_1046">1, 0, 1, 0</column>
<column name="rxData_reg_1016">8, 0, 8, 0</column>
<column name="shl_ln_reg_951">3, 0, 19, 16</column>
<column name="single_index_reg_991">11, 0, 11, 0</column>
<column name="tmp_reg_967">1, 0, 1, 0</column>
<column name="trunc_ln177_reg_972">1, 0, 1, 0</column>
<column name="trunc_ln9_reg_1005">30, 0, 30, 0</column>
<column name="trunc_ln_reg_956">30, 0, 30, 0</column>
<column name="uart_fifo_addr_10_reg_996">11, 0, 11, 0</column>
<column name="uart_fifo_addr_11_reg_937">11, 0, 11, 0</column>
<column name="uart_fifo_addr_12_reg_942">11, 0, 11, 0</column>
<column name="uart_fifo_addr_1_reg_892">10, 0, 11, 1</column>
<column name="uart_fifo_addr_2_reg_897">10, 0, 11, 1</column>
<column name="uart_fifo_addr_3_reg_902">9, 0, 11, 2</column>
<column name="uart_fifo_addr_4_reg_907">11, 0, 11, 0</column>
<column name="uart_fifo_addr_5_reg_912">11, 0, 11, 0</column>
<column name="uart_fifo_addr_6_reg_917">11, 0, 11, 0</column>
<column name="uart_fifo_addr_7_reg_922">11, 0, 11, 0</column>
<column name="uart_fifo_addr_8_reg_927">11, 0, 11, 0</column>
<column name="uart_fifo_addr_9_reg_932">11, 0, 11, 0</column>
<column name="uart_fifo_addr_reg_887">11, 0, 11, 0</column>
<column name="zext_ln171_reg_873">3, 0, 32, 29</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, uart_data_read.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, uart_data_read.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, uart_data_read.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, uart_data_read.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, uart_data_read.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, uart_data_read.1, return value</column>
<column name="m_axi_ps_ddr_AWVALID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWREADY">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWADDR">out, 32, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWLEN">out, 32, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWSIZE">out, 3, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWBURST">out, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWLOCK">out, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWCACHE">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWPROT">out, 3, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWQOS">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWREGION">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWUSER">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WVALID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WREADY">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WDATA">out, 8, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WSTRB">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WLAST">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WUSER">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARVALID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARREADY">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARADDR">out, 32, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARLEN">out, 32, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARSIZE">out, 3, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARBURST">out, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARLOCK">out, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARCACHE">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARPROT">out, 3, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARQOS">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARREGION">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARUSER">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RVALID">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RREADY">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RDATA">in, 8, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RLAST">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RID">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RFIFONUM">in, 11, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RUSER">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RRESP">in, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BVALID">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BREADY">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BRESP">in, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BID">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BUSER">in, 1, m_axi, ps_ddr, pointer</column>
<column name="ddr">in, 32, ap_none, ddr, scalar</column>
<column name="m_axi_clu_addr_AWVALID">out, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_AWREADY">in, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_AWADDR">out, 32, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_AWID">out, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_AWLEN">out, 32, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_AWSIZE">out, 3, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_AWBURST">out, 2, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_AWLOCK">out, 2, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_AWCACHE">out, 4, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_AWPROT">out, 3, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_AWQOS">out, 4, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_AWREGION">out, 4, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_AWUSER">out, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_WVALID">out, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_WREADY">in, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_WDATA">out, 32, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_WSTRB">out, 4, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_WLAST">out, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_WID">out, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_WUSER">out, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_ARVALID">out, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_ARREADY">in, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_ARADDR">out, 32, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_ARID">out, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_ARLEN">out, 32, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_ARSIZE">out, 3, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_ARBURST">out, 2, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_ARLOCK">out, 2, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_ARCACHE">out, 4, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_ARPROT">out, 3, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_ARQOS">out, 4, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_ARREGION">out, 4, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_ARUSER">out, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_RVALID">in, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_RREADY">out, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_RDATA">in, 32, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_RLAST">in, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_RID">in, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_RFIFONUM">in, 9, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_RUSER">in, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_RRESP">in, 2, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_BVALID">in, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_BREADY">out, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_BRESP">in, 2, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_BID">in, 1, m_axi, clu_addr, pointer</column>
<column name="m_axi_clu_addr_BUSER">in, 1, m_axi, clu_addr, pointer</column>
<column name="uartbase">in, 32, ap_none, uartbase, scalar</column>
<column name="ts_in">in, 64, ap_none, ts_in, scalar</column>
<column name="init_device_read">in, 8, ap_none, init_device_read, scalar</column>
<column name="EN">in, 3, ap_none, EN, scalar</column>
<column name="received_uart">out, 32, ap_vld, received_uart, pointer</column>
<column name="received_uart_ap_vld">out, 1, ap_vld, received_uart, pointer</column>
</table>
</item>
</section>
</profile>
