

================================================================
== Vitis HLS Report for 'aes_invMain'
================================================================
* Date:           Thu Apr 25 11:55:53 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_PM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.867 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      513|      697|  5.130 us|  6.970 us|  513|  697|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                          |                                                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                 Instance                                 |                             Module                            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2_fu_402   |aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2   |       18|       18|   0.180 us|   0.180 us|   18|   18|       no|
        |grp_aes_invMain_Pipeline_addRoundKeyLoop_fu_414                           |aes_invMain_Pipeline_addRoundKeyLoop                           |       18|       18|   0.180 us|   0.180 us|   18|   18|       no|
        |grp_aes_invMain_Pipeline_aesInvMainLoop_fu_421                            |aes_invMain_Pipeline_aesInvMainLoop                            |      416|      600|   4.160 us|   6.000 us|  416|  600|       no|
        |grp_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24_fu_435  |aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24  |       18|       18|   0.180 us|   0.180 us|   18|   18|       no|
        |grp_aes_invMain_Pipeline_invShiftRowLoop1_fu_444                          |aes_invMain_Pipeline_invShiftRowLoop1                          |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_aes_invMain_Pipeline_invShiftRowLoop15_fu_456                         |aes_invMain_Pipeline_invShiftRowLoop15                         |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_aes_invMain_Pipeline_addRoundKeyLoop6_fu_470                          |aes_invMain_Pipeline_addRoundKeyLoop6                          |       18|       18|   0.180 us|   0.180 us|   18|   18|       no|
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     15|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    -|     670|   2756|    -|
|Memory           |        1|    -|      16|      2|    0|
|Multiplexer      |        -|    -|       -|    807|    -|
|Register         |        -|    -|     149|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     835|   3580|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+------+-----+
    |                                 Instance                                 |                             Module                            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_aes_invMain_Pipeline_addRoundKeyLoop_fu_414                           |aes_invMain_Pipeline_addRoundKeyLoop                           |        0|   0|   12|    69|    0|
    |grp_aes_invMain_Pipeline_addRoundKeyLoop6_fu_470                          |aes_invMain_Pipeline_addRoundKeyLoop6                          |        0|   0|   12|    69|    0|
    |grp_aes_invMain_Pipeline_aesInvMainLoop_fu_421                            |aes_invMain_Pipeline_aesInvMainLoop                            |        1|   0|  534|  2114|    0|
    |grp_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2_fu_402   |aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2   |        0|   0|   19|   171|    0|
    |grp_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24_fu_435  |aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24  |        0|   0|   19|   167|    0|
    |grp_aes_invMain_Pipeline_invShiftRowLoop1_fu_444                          |aes_invMain_Pipeline_invShiftRowLoop1                          |        0|   0|   37|    83|    0|
    |grp_aes_invMain_Pipeline_invShiftRowLoop15_fu_456                         |aes_invMain_Pipeline_invShiftRowLoop15                         |        0|   0|   37|    83|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                     |                                                               |        1|   0|  670|  2756|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |roundKey_U  |aes_invMain_roundKey_RAM_AUTO_1R1W  |        0|  16|   2|    0|    16|    8|     1|          128|
    |rsbox_U     |aes_invRound_rsbox_ROM_2P_AUTO_1R   |        1|   0|   0|    0|   256|    8|     1|         2048|
    +------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                    |        1|  16|   2|    0|   272|   16|     2|         2176|
    +------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln660_fu_477_p2               |         +|   0|  0|  13|           4|           2|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  15|           5|           3|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  121|         27|    1|         27|
    |expandedKey_0_address0  |   20|          4|    7|         28|
    |expandedKey_0_ce0       |   20|          4|    1|          4|
    |expandedKey_0_ce1       |    9|          2|    1|          2|
    |expandedKey_1_address0  |   20|          4|    7|         28|
    |expandedKey_1_ce0       |   20|          4|    1|          4|
    |expandedKey_1_ce1       |    9|          2|    1|          2|
    |roundKey_address0       |   31|          6|    4|         24|
    |roundKey_ce0            |   31|          6|    1|          6|
    |roundKey_ce1            |    9|          2|    1|          2|
    |roundKey_d0             |   20|          4|    8|         32|
    |roundKey_we0            |   20|          4|    1|          4|
    |roundKey_we1            |    9|          2|    1|          2|
    |rsbox_address0          |   53|         10|    8|         80|
    |rsbox_address1          |   53|         10|    8|         80|
    |state_address0          |  100|         20|    4|         80|
    |state_address1          |  100|         20|    4|         80|
    |state_ce0               |   25|          5|    1|          5|
    |state_ce1               |   25|          5|    1|          5|
    |state_d0                |   42|          8|    8|         64|
    |state_d1                |   31|          6|    8|         48|
    |state_we0               |   25|          5|    1|          5|
    |state_we1               |   14|          3|    1|          3|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  807|        163|   79|        615|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                         | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln660_reg_641                                                                      |   4|   0|    4|          0|
    |ap_CS_fsm                                                                              |  26|   0|   26|          0|
    |grp_aes_invMain_Pipeline_addRoundKeyLoop6_fu_470_ap_start_reg                          |   1|   0|    1|          0|
    |grp_aes_invMain_Pipeline_addRoundKeyLoop_fu_414_ap_start_reg                           |   1|   0|    1|          0|
    |grp_aes_invMain_Pipeline_aesInvMainLoop_fu_421_ap_start_reg                            |   1|   0|    1|          0|
    |grp_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24_fu_435_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop2_fu_402_ap_start_reg   |   1|   0|    1|          0|
    |grp_aes_invMain_Pipeline_invShiftRowLoop15_fu_456_ap_start_reg                         |   1|   0|    1|          0|
    |grp_aes_invMain_Pipeline_invShiftRowLoop1_fu_444_ap_start_reg                          |   1|   0|    1|          0|
    |rsbox_load_19_reg_798                                                                  |   8|   0|    8|          0|
    |rsbox_load_20_reg_838                                                                  |   8|   0|    8|          0|
    |rsbox_load_21_reg_843                                                                  |   8|   0|    8|          0|
    |rsbox_load_22_reg_813                                                                  |   8|   0|    8|          0|
    |rsbox_load_23_reg_778                                                                  |   8|   0|    8|          0|
    |rsbox_load_24_reg_783                                                                  |   8|   0|    8|          0|
    |state_load_27_reg_670                                                                  |   8|   0|    8|          0|
    |state_load_28_reg_675                                                                  |   8|   0|    8|          0|
    |state_load_29_reg_680                                                                  |   8|   0|    8|          0|
    |state_load_30_reg_714                                                                  |   8|   0|    8|          0|
    |state_load_31_reg_719                                                                  |   8|   0|    8|          0|
    |state_load_32_reg_724                                                                  |   8|   0|    8|          0|
    |state_load_49_reg_729                                                                  |   8|   0|    8|          0|
    |state_load_reg_685                                                                     |   8|   0|    8|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                  | 149|   0|  149|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|    aes_invMain|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|    aes_invMain|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|    aes_invMain|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|    aes_invMain|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|    aes_invMain|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|    aes_invMain|  return value|
|state_address0          |  out|    4|   ap_memory|          state|         array|
|state_ce0               |  out|    1|   ap_memory|          state|         array|
|state_we0               |  out|    1|   ap_memory|          state|         array|
|state_d0                |  out|    8|   ap_memory|          state|         array|
|state_q0                |   in|    8|   ap_memory|          state|         array|
|state_address1          |  out|    4|   ap_memory|          state|         array|
|state_ce1               |  out|    1|   ap_memory|          state|         array|
|state_we1               |  out|    1|   ap_memory|          state|         array|
|state_d1                |  out|    8|   ap_memory|          state|         array|
|state_q1                |   in|    8|   ap_memory|          state|         array|
|expandedKey_0_address0  |  out|    7|   ap_memory|  expandedKey_0|         array|
|expandedKey_0_ce0       |  out|    1|   ap_memory|  expandedKey_0|         array|
|expandedKey_0_q0        |   in|    8|   ap_memory|  expandedKey_0|         array|
|expandedKey_0_address1  |  out|    7|   ap_memory|  expandedKey_0|         array|
|expandedKey_0_ce1       |  out|    1|   ap_memory|  expandedKey_0|         array|
|expandedKey_0_q1        |   in|    8|   ap_memory|  expandedKey_0|         array|
|expandedKey_1_address0  |  out|    7|   ap_memory|  expandedKey_1|         array|
|expandedKey_1_ce0       |  out|    1|   ap_memory|  expandedKey_1|         array|
|expandedKey_1_q0        |   in|    8|   ap_memory|  expandedKey_1|         array|
|expandedKey_1_address1  |  out|    7|   ap_memory|  expandedKey_1|         array|
|expandedKey_1_ce1       |  out|    1|   ap_memory|  expandedKey_1|         array|
|expandedKey_1_q1        |   in|    8|   ap_memory|  expandedKey_1|         array|
|nbrRounds               |   in|    4|     ap_none|      nbrRounds|        scalar|
+------------------------+-----+-----+------------+---------------+--------------+

