
TEST_CAR.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001ed6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000122  00800060  00001ed6  00001f6a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000002  00800182  00800182  0000208c  2**0
                  ALLOC
  3 .stab         00003af8  00000000  00000000  0000208c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000142c  00000000  00000000  00005b84  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00006fb0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000197  00000000  00000000  000070f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001a88  00000000  00000000  00007287  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eb7  00000000  00000000  00008d0f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000df7  00000000  00000000  00009bc6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000a9c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002bf  00000000  00000000  0000ab20  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007f2  00000000  00000000  0000addf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 ec 0d 	jmp	0x1bd8	; 0x1bd8 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 ed       	ldi	r30, 0xD6	; 214
      68:	fe e1       	ldi	r31, 0x1E	; 30
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 38       	cpi	r26, 0x82	; 130
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a2 e8       	ldi	r26, 0x82	; 130
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a4 38       	cpi	r26, 0x84	; 132
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 5c 0e 	call	0x1cb8	; 0x1cb8 <main>
      8a:	0c 94 69 0f 	jmp	0x1ed2	; 0x1ed2 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 cb 02 	call	0x596	; 0x596 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 32 0f 	jmp	0x1e64	; 0x1e64 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 4e 0f 	jmp	0x1e9c	; 0x1e9c <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 3e 0f 	jmp	0x1e7c	; 0x1e7c <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 ec 04 	call	0x9d8	; 0x9d8 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 ec 04 	call	0x9d8	; 0x9d8 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 17 04 	call	0x82e	; 0x82e <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 5a 0f 	jmp	0x1eb4	; 0x1eb4 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 3e 0f 	jmp	0x1e7c	; 0x1e7c <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 ec 04 	call	0x9d8	; 0x9d8 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 ec 04 	call	0x9d8	; 0x9d8 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 17 04 	call	0x82e	; 0x82e <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 5a 0f 	jmp	0x1eb4	; 0x1eb4 <__epilogue_restores__+0x18>

0000043e <__divsf3>:
     43e:	a8 e1       	ldi	r26, 0x18	; 24
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 3a 0f 	jmp	0x1e74	; 0x1e74 <__prologue_saves__+0x10>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	b9 e0       	ldi	r27, 0x09	; 9
     45c:	eb 2e       	mov	r14, r27
     45e:	f1 2c       	mov	r15, r1
     460:	ec 0e       	add	r14, r28
     462:	fd 1e       	adc	r15, r29
     464:	ce 01       	movw	r24, r28
     466:	01 96       	adiw	r24, 0x01	; 1
     468:	b7 01       	movw	r22, r14
     46a:	0e 94 ec 04 	call	0x9d8	; 0x9d8 <__unpack_f>
     46e:	8e 01       	movw	r16, r28
     470:	0f 5e       	subi	r16, 0xEF	; 239
     472:	1f 4f       	sbci	r17, 0xFF	; 255
     474:	ce 01       	movw	r24, r28
     476:	05 96       	adiw	r24, 0x05	; 5
     478:	b8 01       	movw	r22, r16
     47a:	0e 94 ec 04 	call	0x9d8	; 0x9d8 <__unpack_f>
     47e:	29 85       	ldd	r18, Y+9	; 0x09
     480:	22 30       	cpi	r18, 0x02	; 2
     482:	08 f4       	brcc	.+2      	; 0x486 <__divsf3+0x48>
     484:	7e c0       	rjmp	.+252    	; 0x582 <__divsf3+0x144>
     486:	39 89       	ldd	r19, Y+17	; 0x11
     488:	32 30       	cpi	r19, 0x02	; 2
     48a:	10 f4       	brcc	.+4      	; 0x490 <__divsf3+0x52>
     48c:	b8 01       	movw	r22, r16
     48e:	7c c0       	rjmp	.+248    	; 0x588 <__divsf3+0x14a>
     490:	8a 85       	ldd	r24, Y+10	; 0x0a
     492:	9a 89       	ldd	r25, Y+18	; 0x12
     494:	89 27       	eor	r24, r25
     496:	8a 87       	std	Y+10, r24	; 0x0a
     498:	24 30       	cpi	r18, 0x04	; 4
     49a:	11 f0       	breq	.+4      	; 0x4a0 <__divsf3+0x62>
     49c:	22 30       	cpi	r18, 0x02	; 2
     49e:	31 f4       	brne	.+12     	; 0x4ac <__divsf3+0x6e>
     4a0:	23 17       	cp	r18, r19
     4a2:	09 f0       	breq	.+2      	; 0x4a6 <__divsf3+0x68>
     4a4:	6e c0       	rjmp	.+220    	; 0x582 <__divsf3+0x144>
     4a6:	60 e6       	ldi	r22, 0x60	; 96
     4a8:	70 e0       	ldi	r23, 0x00	; 0
     4aa:	6e c0       	rjmp	.+220    	; 0x588 <__divsf3+0x14a>
     4ac:	34 30       	cpi	r19, 0x04	; 4
     4ae:	39 f4       	brne	.+14     	; 0x4be <__divsf3+0x80>
     4b0:	1d 86       	std	Y+13, r1	; 0x0d
     4b2:	1e 86       	std	Y+14, r1	; 0x0e
     4b4:	1f 86       	std	Y+15, r1	; 0x0f
     4b6:	18 8a       	std	Y+16, r1	; 0x10
     4b8:	1c 86       	std	Y+12, r1	; 0x0c
     4ba:	1b 86       	std	Y+11, r1	; 0x0b
     4bc:	04 c0       	rjmp	.+8      	; 0x4c6 <__divsf3+0x88>
     4be:	32 30       	cpi	r19, 0x02	; 2
     4c0:	21 f4       	brne	.+8      	; 0x4ca <__divsf3+0x8c>
     4c2:	84 e0       	ldi	r24, 0x04	; 4
     4c4:	89 87       	std	Y+9, r24	; 0x09
     4c6:	b7 01       	movw	r22, r14
     4c8:	5f c0       	rjmp	.+190    	; 0x588 <__divsf3+0x14a>
     4ca:	2b 85       	ldd	r18, Y+11	; 0x0b
     4cc:	3c 85       	ldd	r19, Y+12	; 0x0c
     4ce:	8b 89       	ldd	r24, Y+19	; 0x13
     4d0:	9c 89       	ldd	r25, Y+20	; 0x14
     4d2:	28 1b       	sub	r18, r24
     4d4:	39 0b       	sbc	r19, r25
     4d6:	3c 87       	std	Y+12, r19	; 0x0c
     4d8:	2b 87       	std	Y+11, r18	; 0x0b
     4da:	ed 84       	ldd	r14, Y+13	; 0x0d
     4dc:	fe 84       	ldd	r15, Y+14	; 0x0e
     4de:	0f 85       	ldd	r16, Y+15	; 0x0f
     4e0:	18 89       	ldd	r17, Y+16	; 0x10
     4e2:	ad 88       	ldd	r10, Y+21	; 0x15
     4e4:	be 88       	ldd	r11, Y+22	; 0x16
     4e6:	cf 88       	ldd	r12, Y+23	; 0x17
     4e8:	d8 8c       	ldd	r13, Y+24	; 0x18
     4ea:	ea 14       	cp	r14, r10
     4ec:	fb 04       	cpc	r15, r11
     4ee:	0c 05       	cpc	r16, r12
     4f0:	1d 05       	cpc	r17, r13
     4f2:	40 f4       	brcc	.+16     	; 0x504 <__divsf3+0xc6>
     4f4:	ee 0c       	add	r14, r14
     4f6:	ff 1c       	adc	r15, r15
     4f8:	00 1f       	adc	r16, r16
     4fa:	11 1f       	adc	r17, r17
     4fc:	21 50       	subi	r18, 0x01	; 1
     4fe:	30 40       	sbci	r19, 0x00	; 0
     500:	3c 87       	std	Y+12, r19	; 0x0c
     502:	2b 87       	std	Y+11, r18	; 0x0b
     504:	20 e0       	ldi	r18, 0x00	; 0
     506:	30 e0       	ldi	r19, 0x00	; 0
     508:	40 e0       	ldi	r20, 0x00	; 0
     50a:	50 e0       	ldi	r21, 0x00	; 0
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e4       	ldi	r27, 0x40	; 64
     514:	60 e0       	ldi	r22, 0x00	; 0
     516:	70 e0       	ldi	r23, 0x00	; 0
     518:	ea 14       	cp	r14, r10
     51a:	fb 04       	cpc	r15, r11
     51c:	0c 05       	cpc	r16, r12
     51e:	1d 05       	cpc	r17, r13
     520:	40 f0       	brcs	.+16     	; 0x532 <__divsf3+0xf4>
     522:	28 2b       	or	r18, r24
     524:	39 2b       	or	r19, r25
     526:	4a 2b       	or	r20, r26
     528:	5b 2b       	or	r21, r27
     52a:	ea 18       	sub	r14, r10
     52c:	fb 08       	sbc	r15, r11
     52e:	0c 09       	sbc	r16, r12
     530:	1d 09       	sbc	r17, r13
     532:	b6 95       	lsr	r27
     534:	a7 95       	ror	r26
     536:	97 95       	ror	r25
     538:	87 95       	ror	r24
     53a:	ee 0c       	add	r14, r14
     53c:	ff 1c       	adc	r15, r15
     53e:	00 1f       	adc	r16, r16
     540:	11 1f       	adc	r17, r17
     542:	6f 5f       	subi	r22, 0xFF	; 255
     544:	7f 4f       	sbci	r23, 0xFF	; 255
     546:	6f 31       	cpi	r22, 0x1F	; 31
     548:	71 05       	cpc	r23, r1
     54a:	31 f7       	brne	.-52     	; 0x518 <__divsf3+0xda>
     54c:	da 01       	movw	r26, r20
     54e:	c9 01       	movw	r24, r18
     550:	8f 77       	andi	r24, 0x7F	; 127
     552:	90 70       	andi	r25, 0x00	; 0
     554:	a0 70       	andi	r26, 0x00	; 0
     556:	b0 70       	andi	r27, 0x00	; 0
     558:	80 34       	cpi	r24, 0x40	; 64
     55a:	91 05       	cpc	r25, r1
     55c:	a1 05       	cpc	r26, r1
     55e:	b1 05       	cpc	r27, r1
     560:	61 f4       	brne	.+24     	; 0x57a <__divsf3+0x13c>
     562:	27 fd       	sbrc	r18, 7
     564:	0a c0       	rjmp	.+20     	; 0x57a <__divsf3+0x13c>
     566:	e1 14       	cp	r14, r1
     568:	f1 04       	cpc	r15, r1
     56a:	01 05       	cpc	r16, r1
     56c:	11 05       	cpc	r17, r1
     56e:	29 f0       	breq	.+10     	; 0x57a <__divsf3+0x13c>
     570:	20 5c       	subi	r18, 0xC0	; 192
     572:	3f 4f       	sbci	r19, 0xFF	; 255
     574:	4f 4f       	sbci	r20, 0xFF	; 255
     576:	5f 4f       	sbci	r21, 0xFF	; 255
     578:	20 78       	andi	r18, 0x80	; 128
     57a:	2d 87       	std	Y+13, r18	; 0x0d
     57c:	3e 87       	std	Y+14, r19	; 0x0e
     57e:	4f 87       	std	Y+15, r20	; 0x0f
     580:	58 8b       	std	Y+16, r21	; 0x10
     582:	be 01       	movw	r22, r28
     584:	67 5f       	subi	r22, 0xF7	; 247
     586:	7f 4f       	sbci	r23, 0xFF	; 255
     588:	cb 01       	movw	r24, r22
     58a:	0e 94 17 04 	call	0x82e	; 0x82e <__pack_f>
     58e:	68 96       	adiw	r28, 0x18	; 24
     590:	ea e0       	ldi	r30, 0x0A	; 10
     592:	0c 94 56 0f 	jmp	0x1eac	; 0x1eac <__epilogue_restores__+0x10>

00000596 <__gesf2>:
     596:	a8 e1       	ldi	r26, 0x18	; 24
     598:	b0 e0       	ldi	r27, 0x00	; 0
     59a:	e1 ed       	ldi	r30, 0xD1	; 209
     59c:	f2 e0       	ldi	r31, 0x02	; 2
     59e:	0c 94 3e 0f 	jmp	0x1e7c	; 0x1e7c <__prologue_saves__+0x18>
     5a2:	69 83       	std	Y+1, r22	; 0x01
     5a4:	7a 83       	std	Y+2, r23	; 0x02
     5a6:	8b 83       	std	Y+3, r24	; 0x03
     5a8:	9c 83       	std	Y+4, r25	; 0x04
     5aa:	2d 83       	std	Y+5, r18	; 0x05
     5ac:	3e 83       	std	Y+6, r19	; 0x06
     5ae:	4f 83       	std	Y+7, r20	; 0x07
     5b0:	58 87       	std	Y+8, r21	; 0x08
     5b2:	89 e0       	ldi	r24, 0x09	; 9
     5b4:	e8 2e       	mov	r14, r24
     5b6:	f1 2c       	mov	r15, r1
     5b8:	ec 0e       	add	r14, r28
     5ba:	fd 1e       	adc	r15, r29
     5bc:	ce 01       	movw	r24, r28
     5be:	01 96       	adiw	r24, 0x01	; 1
     5c0:	b7 01       	movw	r22, r14
     5c2:	0e 94 ec 04 	call	0x9d8	; 0x9d8 <__unpack_f>
     5c6:	8e 01       	movw	r16, r28
     5c8:	0f 5e       	subi	r16, 0xEF	; 239
     5ca:	1f 4f       	sbci	r17, 0xFF	; 255
     5cc:	ce 01       	movw	r24, r28
     5ce:	05 96       	adiw	r24, 0x05	; 5
     5d0:	b8 01       	movw	r22, r16
     5d2:	0e 94 ec 04 	call	0x9d8	; 0x9d8 <__unpack_f>
     5d6:	89 85       	ldd	r24, Y+9	; 0x09
     5d8:	82 30       	cpi	r24, 0x02	; 2
     5da:	40 f0       	brcs	.+16     	; 0x5ec <__gesf2+0x56>
     5dc:	89 89       	ldd	r24, Y+17	; 0x11
     5de:	82 30       	cpi	r24, 0x02	; 2
     5e0:	28 f0       	brcs	.+10     	; 0x5ec <__gesf2+0x56>
     5e2:	c7 01       	movw	r24, r14
     5e4:	b8 01       	movw	r22, r16
     5e6:	0e 94 64 05 	call	0xac8	; 0xac8 <__fpcmp_parts_f>
     5ea:	01 c0       	rjmp	.+2      	; 0x5ee <__gesf2+0x58>
     5ec:	8f ef       	ldi	r24, 0xFF	; 255
     5ee:	68 96       	adiw	r28, 0x18	; 24
     5f0:	e6 e0       	ldi	r30, 0x06	; 6
     5f2:	0c 94 5a 0f 	jmp	0x1eb4	; 0x1eb4 <__epilogue_restores__+0x18>

000005f6 <__fixsfsi>:
     5f6:	ac e0       	ldi	r26, 0x0C	; 12
     5f8:	b0 e0       	ldi	r27, 0x00	; 0
     5fa:	e1 e0       	ldi	r30, 0x01	; 1
     5fc:	f3 e0       	ldi	r31, 0x03	; 3
     5fe:	0c 94 42 0f 	jmp	0x1e84	; 0x1e84 <__prologue_saves__+0x20>
     602:	69 83       	std	Y+1, r22	; 0x01
     604:	7a 83       	std	Y+2, r23	; 0x02
     606:	8b 83       	std	Y+3, r24	; 0x03
     608:	9c 83       	std	Y+4, r25	; 0x04
     60a:	ce 01       	movw	r24, r28
     60c:	01 96       	adiw	r24, 0x01	; 1
     60e:	be 01       	movw	r22, r28
     610:	6b 5f       	subi	r22, 0xFB	; 251
     612:	7f 4f       	sbci	r23, 0xFF	; 255
     614:	0e 94 ec 04 	call	0x9d8	; 0x9d8 <__unpack_f>
     618:	8d 81       	ldd	r24, Y+5	; 0x05
     61a:	82 30       	cpi	r24, 0x02	; 2
     61c:	61 f1       	breq	.+88     	; 0x676 <__fixsfsi+0x80>
     61e:	82 30       	cpi	r24, 0x02	; 2
     620:	50 f1       	brcs	.+84     	; 0x676 <__fixsfsi+0x80>
     622:	84 30       	cpi	r24, 0x04	; 4
     624:	21 f4       	brne	.+8      	; 0x62e <__fixsfsi+0x38>
     626:	8e 81       	ldd	r24, Y+6	; 0x06
     628:	88 23       	and	r24, r24
     62a:	51 f1       	breq	.+84     	; 0x680 <__fixsfsi+0x8a>
     62c:	2e c0       	rjmp	.+92     	; 0x68a <__fixsfsi+0x94>
     62e:	2f 81       	ldd	r18, Y+7	; 0x07
     630:	38 85       	ldd	r19, Y+8	; 0x08
     632:	37 fd       	sbrc	r19, 7
     634:	20 c0       	rjmp	.+64     	; 0x676 <__fixsfsi+0x80>
     636:	6e 81       	ldd	r22, Y+6	; 0x06
     638:	2f 31       	cpi	r18, 0x1F	; 31
     63a:	31 05       	cpc	r19, r1
     63c:	1c f0       	brlt	.+6      	; 0x644 <__fixsfsi+0x4e>
     63e:	66 23       	and	r22, r22
     640:	f9 f0       	breq	.+62     	; 0x680 <__fixsfsi+0x8a>
     642:	23 c0       	rjmp	.+70     	; 0x68a <__fixsfsi+0x94>
     644:	8e e1       	ldi	r24, 0x1E	; 30
     646:	90 e0       	ldi	r25, 0x00	; 0
     648:	82 1b       	sub	r24, r18
     64a:	93 0b       	sbc	r25, r19
     64c:	29 85       	ldd	r18, Y+9	; 0x09
     64e:	3a 85       	ldd	r19, Y+10	; 0x0a
     650:	4b 85       	ldd	r20, Y+11	; 0x0b
     652:	5c 85       	ldd	r21, Y+12	; 0x0c
     654:	04 c0       	rjmp	.+8      	; 0x65e <__fixsfsi+0x68>
     656:	56 95       	lsr	r21
     658:	47 95       	ror	r20
     65a:	37 95       	ror	r19
     65c:	27 95       	ror	r18
     65e:	8a 95       	dec	r24
     660:	d2 f7       	brpl	.-12     	; 0x656 <__fixsfsi+0x60>
     662:	66 23       	and	r22, r22
     664:	b1 f0       	breq	.+44     	; 0x692 <__fixsfsi+0x9c>
     666:	50 95       	com	r21
     668:	40 95       	com	r20
     66a:	30 95       	com	r19
     66c:	21 95       	neg	r18
     66e:	3f 4f       	sbci	r19, 0xFF	; 255
     670:	4f 4f       	sbci	r20, 0xFF	; 255
     672:	5f 4f       	sbci	r21, 0xFF	; 255
     674:	0e c0       	rjmp	.+28     	; 0x692 <__fixsfsi+0x9c>
     676:	20 e0       	ldi	r18, 0x00	; 0
     678:	30 e0       	ldi	r19, 0x00	; 0
     67a:	40 e0       	ldi	r20, 0x00	; 0
     67c:	50 e0       	ldi	r21, 0x00	; 0
     67e:	09 c0       	rjmp	.+18     	; 0x692 <__fixsfsi+0x9c>
     680:	2f ef       	ldi	r18, 0xFF	; 255
     682:	3f ef       	ldi	r19, 0xFF	; 255
     684:	4f ef       	ldi	r20, 0xFF	; 255
     686:	5f e7       	ldi	r21, 0x7F	; 127
     688:	04 c0       	rjmp	.+8      	; 0x692 <__fixsfsi+0x9c>
     68a:	20 e0       	ldi	r18, 0x00	; 0
     68c:	30 e0       	ldi	r19, 0x00	; 0
     68e:	40 e0       	ldi	r20, 0x00	; 0
     690:	50 e8       	ldi	r21, 0x80	; 128
     692:	b9 01       	movw	r22, r18
     694:	ca 01       	movw	r24, r20
     696:	2c 96       	adiw	r28, 0x0c	; 12
     698:	e2 e0       	ldi	r30, 0x02	; 2
     69a:	0c 94 5e 0f 	jmp	0x1ebc	; 0x1ebc <__epilogue_restores__+0x20>

0000069e <__floatunsisf>:
     69e:	a8 e0       	ldi	r26, 0x08	; 8
     6a0:	b0 e0       	ldi	r27, 0x00	; 0
     6a2:	e5 e5       	ldi	r30, 0x55	; 85
     6a4:	f3 e0       	ldi	r31, 0x03	; 3
     6a6:	0c 94 3a 0f 	jmp	0x1e74	; 0x1e74 <__prologue_saves__+0x10>
     6aa:	7b 01       	movw	r14, r22
     6ac:	8c 01       	movw	r16, r24
     6ae:	61 15       	cp	r22, r1
     6b0:	71 05       	cpc	r23, r1
     6b2:	81 05       	cpc	r24, r1
     6b4:	91 05       	cpc	r25, r1
     6b6:	19 f4       	brne	.+6      	; 0x6be <__floatunsisf+0x20>
     6b8:	82 e0       	ldi	r24, 0x02	; 2
     6ba:	89 83       	std	Y+1, r24	; 0x01
     6bc:	60 c0       	rjmp	.+192    	; 0x77e <__floatunsisf+0xe0>
     6be:	83 e0       	ldi	r24, 0x03	; 3
     6c0:	89 83       	std	Y+1, r24	; 0x01
     6c2:	8e e1       	ldi	r24, 0x1E	; 30
     6c4:	c8 2e       	mov	r12, r24
     6c6:	d1 2c       	mov	r13, r1
     6c8:	dc 82       	std	Y+4, r13	; 0x04
     6ca:	cb 82       	std	Y+3, r12	; 0x03
     6cc:	ed 82       	std	Y+5, r14	; 0x05
     6ce:	fe 82       	std	Y+6, r15	; 0x06
     6d0:	0f 83       	std	Y+7, r16	; 0x07
     6d2:	18 87       	std	Y+8, r17	; 0x08
     6d4:	c8 01       	movw	r24, r16
     6d6:	b7 01       	movw	r22, r14
     6d8:	0e 94 c8 03 	call	0x790	; 0x790 <__clzsi2>
     6dc:	fc 01       	movw	r30, r24
     6de:	31 97       	sbiw	r30, 0x01	; 1
     6e0:	f7 ff       	sbrs	r31, 7
     6e2:	3b c0       	rjmp	.+118    	; 0x75a <__floatunsisf+0xbc>
     6e4:	22 27       	eor	r18, r18
     6e6:	33 27       	eor	r19, r19
     6e8:	2e 1b       	sub	r18, r30
     6ea:	3f 0b       	sbc	r19, r31
     6ec:	57 01       	movw	r10, r14
     6ee:	68 01       	movw	r12, r16
     6f0:	02 2e       	mov	r0, r18
     6f2:	04 c0       	rjmp	.+8      	; 0x6fc <__floatunsisf+0x5e>
     6f4:	d6 94       	lsr	r13
     6f6:	c7 94       	ror	r12
     6f8:	b7 94       	ror	r11
     6fa:	a7 94       	ror	r10
     6fc:	0a 94       	dec	r0
     6fe:	d2 f7       	brpl	.-12     	; 0x6f4 <__floatunsisf+0x56>
     700:	40 e0       	ldi	r20, 0x00	; 0
     702:	50 e0       	ldi	r21, 0x00	; 0
     704:	60 e0       	ldi	r22, 0x00	; 0
     706:	70 e0       	ldi	r23, 0x00	; 0
     708:	81 e0       	ldi	r24, 0x01	; 1
     70a:	90 e0       	ldi	r25, 0x00	; 0
     70c:	a0 e0       	ldi	r26, 0x00	; 0
     70e:	b0 e0       	ldi	r27, 0x00	; 0
     710:	04 c0       	rjmp	.+8      	; 0x71a <__floatunsisf+0x7c>
     712:	88 0f       	add	r24, r24
     714:	99 1f       	adc	r25, r25
     716:	aa 1f       	adc	r26, r26
     718:	bb 1f       	adc	r27, r27
     71a:	2a 95       	dec	r18
     71c:	d2 f7       	brpl	.-12     	; 0x712 <__floatunsisf+0x74>
     71e:	01 97       	sbiw	r24, 0x01	; 1
     720:	a1 09       	sbc	r26, r1
     722:	b1 09       	sbc	r27, r1
     724:	8e 21       	and	r24, r14
     726:	9f 21       	and	r25, r15
     728:	a0 23       	and	r26, r16
     72a:	b1 23       	and	r27, r17
     72c:	00 97       	sbiw	r24, 0x00	; 0
     72e:	a1 05       	cpc	r26, r1
     730:	b1 05       	cpc	r27, r1
     732:	21 f0       	breq	.+8      	; 0x73c <__floatunsisf+0x9e>
     734:	41 e0       	ldi	r20, 0x01	; 1
     736:	50 e0       	ldi	r21, 0x00	; 0
     738:	60 e0       	ldi	r22, 0x00	; 0
     73a:	70 e0       	ldi	r23, 0x00	; 0
     73c:	4a 29       	or	r20, r10
     73e:	5b 29       	or	r21, r11
     740:	6c 29       	or	r22, r12
     742:	7d 29       	or	r23, r13
     744:	4d 83       	std	Y+5, r20	; 0x05
     746:	5e 83       	std	Y+6, r21	; 0x06
     748:	6f 83       	std	Y+7, r22	; 0x07
     74a:	78 87       	std	Y+8, r23	; 0x08
     74c:	8e e1       	ldi	r24, 0x1E	; 30
     74e:	90 e0       	ldi	r25, 0x00	; 0
     750:	8e 1b       	sub	r24, r30
     752:	9f 0b       	sbc	r25, r31
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	8b 83       	std	Y+3, r24	; 0x03
     758:	12 c0       	rjmp	.+36     	; 0x77e <__floatunsisf+0xe0>
     75a:	30 97       	sbiw	r30, 0x00	; 0
     75c:	81 f0       	breq	.+32     	; 0x77e <__floatunsisf+0xe0>
     75e:	0e 2e       	mov	r0, r30
     760:	04 c0       	rjmp	.+8      	; 0x76a <__floatunsisf+0xcc>
     762:	ee 0c       	add	r14, r14
     764:	ff 1c       	adc	r15, r15
     766:	00 1f       	adc	r16, r16
     768:	11 1f       	adc	r17, r17
     76a:	0a 94       	dec	r0
     76c:	d2 f7       	brpl	.-12     	; 0x762 <__floatunsisf+0xc4>
     76e:	ed 82       	std	Y+5, r14	; 0x05
     770:	fe 82       	std	Y+6, r15	; 0x06
     772:	0f 83       	std	Y+7, r16	; 0x07
     774:	18 87       	std	Y+8, r17	; 0x08
     776:	ce 1a       	sub	r12, r30
     778:	df 0a       	sbc	r13, r31
     77a:	dc 82       	std	Y+4, r13	; 0x04
     77c:	cb 82       	std	Y+3, r12	; 0x03
     77e:	1a 82       	std	Y+2, r1	; 0x02
     780:	ce 01       	movw	r24, r28
     782:	01 96       	adiw	r24, 0x01	; 1
     784:	0e 94 17 04 	call	0x82e	; 0x82e <__pack_f>
     788:	28 96       	adiw	r28, 0x08	; 8
     78a:	ea e0       	ldi	r30, 0x0A	; 10
     78c:	0c 94 56 0f 	jmp	0x1eac	; 0x1eac <__epilogue_restores__+0x10>

00000790 <__clzsi2>:
     790:	ef 92       	push	r14
     792:	ff 92       	push	r15
     794:	0f 93       	push	r16
     796:	1f 93       	push	r17
     798:	7b 01       	movw	r14, r22
     79a:	8c 01       	movw	r16, r24
     79c:	80 e0       	ldi	r24, 0x00	; 0
     79e:	e8 16       	cp	r14, r24
     7a0:	80 e0       	ldi	r24, 0x00	; 0
     7a2:	f8 06       	cpc	r15, r24
     7a4:	81 e0       	ldi	r24, 0x01	; 1
     7a6:	08 07       	cpc	r16, r24
     7a8:	80 e0       	ldi	r24, 0x00	; 0
     7aa:	18 07       	cpc	r17, r24
     7ac:	88 f4       	brcc	.+34     	; 0x7d0 <__clzsi2+0x40>
     7ae:	8f ef       	ldi	r24, 0xFF	; 255
     7b0:	e8 16       	cp	r14, r24
     7b2:	f1 04       	cpc	r15, r1
     7b4:	01 05       	cpc	r16, r1
     7b6:	11 05       	cpc	r17, r1
     7b8:	31 f0       	breq	.+12     	; 0x7c6 <__clzsi2+0x36>
     7ba:	28 f0       	brcs	.+10     	; 0x7c6 <__clzsi2+0x36>
     7bc:	88 e0       	ldi	r24, 0x08	; 8
     7be:	90 e0       	ldi	r25, 0x00	; 0
     7c0:	a0 e0       	ldi	r26, 0x00	; 0
     7c2:	b0 e0       	ldi	r27, 0x00	; 0
     7c4:	17 c0       	rjmp	.+46     	; 0x7f4 <__clzsi2+0x64>
     7c6:	80 e0       	ldi	r24, 0x00	; 0
     7c8:	90 e0       	ldi	r25, 0x00	; 0
     7ca:	a0 e0       	ldi	r26, 0x00	; 0
     7cc:	b0 e0       	ldi	r27, 0x00	; 0
     7ce:	12 c0       	rjmp	.+36     	; 0x7f4 <__clzsi2+0x64>
     7d0:	80 e0       	ldi	r24, 0x00	; 0
     7d2:	e8 16       	cp	r14, r24
     7d4:	80 e0       	ldi	r24, 0x00	; 0
     7d6:	f8 06       	cpc	r15, r24
     7d8:	80 e0       	ldi	r24, 0x00	; 0
     7da:	08 07       	cpc	r16, r24
     7dc:	81 e0       	ldi	r24, 0x01	; 1
     7de:	18 07       	cpc	r17, r24
     7e0:	28 f0       	brcs	.+10     	; 0x7ec <__clzsi2+0x5c>
     7e2:	88 e1       	ldi	r24, 0x18	; 24
     7e4:	90 e0       	ldi	r25, 0x00	; 0
     7e6:	a0 e0       	ldi	r26, 0x00	; 0
     7e8:	b0 e0       	ldi	r27, 0x00	; 0
     7ea:	04 c0       	rjmp	.+8      	; 0x7f4 <__clzsi2+0x64>
     7ec:	80 e1       	ldi	r24, 0x10	; 16
     7ee:	90 e0       	ldi	r25, 0x00	; 0
     7f0:	a0 e0       	ldi	r26, 0x00	; 0
     7f2:	b0 e0       	ldi	r27, 0x00	; 0
     7f4:	20 e2       	ldi	r18, 0x20	; 32
     7f6:	30 e0       	ldi	r19, 0x00	; 0
     7f8:	40 e0       	ldi	r20, 0x00	; 0
     7fa:	50 e0       	ldi	r21, 0x00	; 0
     7fc:	28 1b       	sub	r18, r24
     7fe:	39 0b       	sbc	r19, r25
     800:	4a 0b       	sbc	r20, r26
     802:	5b 0b       	sbc	r21, r27
     804:	04 c0       	rjmp	.+8      	; 0x80e <__clzsi2+0x7e>
     806:	16 95       	lsr	r17
     808:	07 95       	ror	r16
     80a:	f7 94       	ror	r15
     80c:	e7 94       	ror	r14
     80e:	8a 95       	dec	r24
     810:	d2 f7       	brpl	.-12     	; 0x806 <__clzsi2+0x76>
     812:	f7 01       	movw	r30, r14
     814:	e8 59       	subi	r30, 0x98	; 152
     816:	ff 4f       	sbci	r31, 0xFF	; 255
     818:	80 81       	ld	r24, Z
     81a:	28 1b       	sub	r18, r24
     81c:	31 09       	sbc	r19, r1
     81e:	41 09       	sbc	r20, r1
     820:	51 09       	sbc	r21, r1
     822:	c9 01       	movw	r24, r18
     824:	1f 91       	pop	r17
     826:	0f 91       	pop	r16
     828:	ff 90       	pop	r15
     82a:	ef 90       	pop	r14
     82c:	08 95       	ret

0000082e <__pack_f>:
     82e:	df 92       	push	r13
     830:	ef 92       	push	r14
     832:	ff 92       	push	r15
     834:	0f 93       	push	r16
     836:	1f 93       	push	r17
     838:	fc 01       	movw	r30, r24
     83a:	e4 80       	ldd	r14, Z+4	; 0x04
     83c:	f5 80       	ldd	r15, Z+5	; 0x05
     83e:	06 81       	ldd	r16, Z+6	; 0x06
     840:	17 81       	ldd	r17, Z+7	; 0x07
     842:	d1 80       	ldd	r13, Z+1	; 0x01
     844:	80 81       	ld	r24, Z
     846:	82 30       	cpi	r24, 0x02	; 2
     848:	48 f4       	brcc	.+18     	; 0x85c <__pack_f+0x2e>
     84a:	80 e0       	ldi	r24, 0x00	; 0
     84c:	90 e0       	ldi	r25, 0x00	; 0
     84e:	a0 e1       	ldi	r26, 0x10	; 16
     850:	b0 e0       	ldi	r27, 0x00	; 0
     852:	e8 2a       	or	r14, r24
     854:	f9 2a       	or	r15, r25
     856:	0a 2b       	or	r16, r26
     858:	1b 2b       	or	r17, r27
     85a:	a5 c0       	rjmp	.+330    	; 0x9a6 <__stack+0x147>
     85c:	84 30       	cpi	r24, 0x04	; 4
     85e:	09 f4       	brne	.+2      	; 0x862 <__stack+0x3>
     860:	9f c0       	rjmp	.+318    	; 0x9a0 <__stack+0x141>
     862:	82 30       	cpi	r24, 0x02	; 2
     864:	21 f4       	brne	.+8      	; 0x86e <__stack+0xf>
     866:	ee 24       	eor	r14, r14
     868:	ff 24       	eor	r15, r15
     86a:	87 01       	movw	r16, r14
     86c:	05 c0       	rjmp	.+10     	; 0x878 <__stack+0x19>
     86e:	e1 14       	cp	r14, r1
     870:	f1 04       	cpc	r15, r1
     872:	01 05       	cpc	r16, r1
     874:	11 05       	cpc	r17, r1
     876:	19 f4       	brne	.+6      	; 0x87e <__stack+0x1f>
     878:	e0 e0       	ldi	r30, 0x00	; 0
     87a:	f0 e0       	ldi	r31, 0x00	; 0
     87c:	96 c0       	rjmp	.+300    	; 0x9aa <__stack+0x14b>
     87e:	62 81       	ldd	r22, Z+2	; 0x02
     880:	73 81       	ldd	r23, Z+3	; 0x03
     882:	9f ef       	ldi	r25, 0xFF	; 255
     884:	62 38       	cpi	r22, 0x82	; 130
     886:	79 07       	cpc	r23, r25
     888:	0c f0       	brlt	.+2      	; 0x88c <__stack+0x2d>
     88a:	5b c0       	rjmp	.+182    	; 0x942 <__stack+0xe3>
     88c:	22 e8       	ldi	r18, 0x82	; 130
     88e:	3f ef       	ldi	r19, 0xFF	; 255
     890:	26 1b       	sub	r18, r22
     892:	37 0b       	sbc	r19, r23
     894:	2a 31       	cpi	r18, 0x1A	; 26
     896:	31 05       	cpc	r19, r1
     898:	2c f0       	brlt	.+10     	; 0x8a4 <__stack+0x45>
     89a:	20 e0       	ldi	r18, 0x00	; 0
     89c:	30 e0       	ldi	r19, 0x00	; 0
     89e:	40 e0       	ldi	r20, 0x00	; 0
     8a0:	50 e0       	ldi	r21, 0x00	; 0
     8a2:	2a c0       	rjmp	.+84     	; 0x8f8 <__stack+0x99>
     8a4:	b8 01       	movw	r22, r16
     8a6:	a7 01       	movw	r20, r14
     8a8:	02 2e       	mov	r0, r18
     8aa:	04 c0       	rjmp	.+8      	; 0x8b4 <__stack+0x55>
     8ac:	76 95       	lsr	r23
     8ae:	67 95       	ror	r22
     8b0:	57 95       	ror	r21
     8b2:	47 95       	ror	r20
     8b4:	0a 94       	dec	r0
     8b6:	d2 f7       	brpl	.-12     	; 0x8ac <__stack+0x4d>
     8b8:	81 e0       	ldi	r24, 0x01	; 1
     8ba:	90 e0       	ldi	r25, 0x00	; 0
     8bc:	a0 e0       	ldi	r26, 0x00	; 0
     8be:	b0 e0       	ldi	r27, 0x00	; 0
     8c0:	04 c0       	rjmp	.+8      	; 0x8ca <__stack+0x6b>
     8c2:	88 0f       	add	r24, r24
     8c4:	99 1f       	adc	r25, r25
     8c6:	aa 1f       	adc	r26, r26
     8c8:	bb 1f       	adc	r27, r27
     8ca:	2a 95       	dec	r18
     8cc:	d2 f7       	brpl	.-12     	; 0x8c2 <__stack+0x63>
     8ce:	01 97       	sbiw	r24, 0x01	; 1
     8d0:	a1 09       	sbc	r26, r1
     8d2:	b1 09       	sbc	r27, r1
     8d4:	8e 21       	and	r24, r14
     8d6:	9f 21       	and	r25, r15
     8d8:	a0 23       	and	r26, r16
     8da:	b1 23       	and	r27, r17
     8dc:	00 97       	sbiw	r24, 0x00	; 0
     8de:	a1 05       	cpc	r26, r1
     8e0:	b1 05       	cpc	r27, r1
     8e2:	21 f0       	breq	.+8      	; 0x8ec <__stack+0x8d>
     8e4:	81 e0       	ldi	r24, 0x01	; 1
     8e6:	90 e0       	ldi	r25, 0x00	; 0
     8e8:	a0 e0       	ldi	r26, 0x00	; 0
     8ea:	b0 e0       	ldi	r27, 0x00	; 0
     8ec:	9a 01       	movw	r18, r20
     8ee:	ab 01       	movw	r20, r22
     8f0:	28 2b       	or	r18, r24
     8f2:	39 2b       	or	r19, r25
     8f4:	4a 2b       	or	r20, r26
     8f6:	5b 2b       	or	r21, r27
     8f8:	da 01       	movw	r26, r20
     8fa:	c9 01       	movw	r24, r18
     8fc:	8f 77       	andi	r24, 0x7F	; 127
     8fe:	90 70       	andi	r25, 0x00	; 0
     900:	a0 70       	andi	r26, 0x00	; 0
     902:	b0 70       	andi	r27, 0x00	; 0
     904:	80 34       	cpi	r24, 0x40	; 64
     906:	91 05       	cpc	r25, r1
     908:	a1 05       	cpc	r26, r1
     90a:	b1 05       	cpc	r27, r1
     90c:	39 f4       	brne	.+14     	; 0x91c <__stack+0xbd>
     90e:	27 ff       	sbrs	r18, 7
     910:	09 c0       	rjmp	.+18     	; 0x924 <__stack+0xc5>
     912:	20 5c       	subi	r18, 0xC0	; 192
     914:	3f 4f       	sbci	r19, 0xFF	; 255
     916:	4f 4f       	sbci	r20, 0xFF	; 255
     918:	5f 4f       	sbci	r21, 0xFF	; 255
     91a:	04 c0       	rjmp	.+8      	; 0x924 <__stack+0xc5>
     91c:	21 5c       	subi	r18, 0xC1	; 193
     91e:	3f 4f       	sbci	r19, 0xFF	; 255
     920:	4f 4f       	sbci	r20, 0xFF	; 255
     922:	5f 4f       	sbci	r21, 0xFF	; 255
     924:	e0 e0       	ldi	r30, 0x00	; 0
     926:	f0 e0       	ldi	r31, 0x00	; 0
     928:	20 30       	cpi	r18, 0x00	; 0
     92a:	a0 e0       	ldi	r26, 0x00	; 0
     92c:	3a 07       	cpc	r19, r26
     92e:	a0 e0       	ldi	r26, 0x00	; 0
     930:	4a 07       	cpc	r20, r26
     932:	a0 e4       	ldi	r26, 0x40	; 64
     934:	5a 07       	cpc	r21, r26
     936:	10 f0       	brcs	.+4      	; 0x93c <__stack+0xdd>
     938:	e1 e0       	ldi	r30, 0x01	; 1
     93a:	f0 e0       	ldi	r31, 0x00	; 0
     93c:	79 01       	movw	r14, r18
     93e:	8a 01       	movw	r16, r20
     940:	27 c0       	rjmp	.+78     	; 0x990 <__stack+0x131>
     942:	60 38       	cpi	r22, 0x80	; 128
     944:	71 05       	cpc	r23, r1
     946:	64 f5       	brge	.+88     	; 0x9a0 <__stack+0x141>
     948:	fb 01       	movw	r30, r22
     94a:	e1 58       	subi	r30, 0x81	; 129
     94c:	ff 4f       	sbci	r31, 0xFF	; 255
     94e:	d8 01       	movw	r26, r16
     950:	c7 01       	movw	r24, r14
     952:	8f 77       	andi	r24, 0x7F	; 127
     954:	90 70       	andi	r25, 0x00	; 0
     956:	a0 70       	andi	r26, 0x00	; 0
     958:	b0 70       	andi	r27, 0x00	; 0
     95a:	80 34       	cpi	r24, 0x40	; 64
     95c:	91 05       	cpc	r25, r1
     95e:	a1 05       	cpc	r26, r1
     960:	b1 05       	cpc	r27, r1
     962:	39 f4       	brne	.+14     	; 0x972 <__stack+0x113>
     964:	e7 fe       	sbrs	r14, 7
     966:	0d c0       	rjmp	.+26     	; 0x982 <__stack+0x123>
     968:	80 e4       	ldi	r24, 0x40	; 64
     96a:	90 e0       	ldi	r25, 0x00	; 0
     96c:	a0 e0       	ldi	r26, 0x00	; 0
     96e:	b0 e0       	ldi	r27, 0x00	; 0
     970:	04 c0       	rjmp	.+8      	; 0x97a <__stack+0x11b>
     972:	8f e3       	ldi	r24, 0x3F	; 63
     974:	90 e0       	ldi	r25, 0x00	; 0
     976:	a0 e0       	ldi	r26, 0x00	; 0
     978:	b0 e0       	ldi	r27, 0x00	; 0
     97a:	e8 0e       	add	r14, r24
     97c:	f9 1e       	adc	r15, r25
     97e:	0a 1f       	adc	r16, r26
     980:	1b 1f       	adc	r17, r27
     982:	17 ff       	sbrs	r17, 7
     984:	05 c0       	rjmp	.+10     	; 0x990 <__stack+0x131>
     986:	16 95       	lsr	r17
     988:	07 95       	ror	r16
     98a:	f7 94       	ror	r15
     98c:	e7 94       	ror	r14
     98e:	31 96       	adiw	r30, 0x01	; 1
     990:	87 e0       	ldi	r24, 0x07	; 7
     992:	16 95       	lsr	r17
     994:	07 95       	ror	r16
     996:	f7 94       	ror	r15
     998:	e7 94       	ror	r14
     99a:	8a 95       	dec	r24
     99c:	d1 f7       	brne	.-12     	; 0x992 <__stack+0x133>
     99e:	05 c0       	rjmp	.+10     	; 0x9aa <__stack+0x14b>
     9a0:	ee 24       	eor	r14, r14
     9a2:	ff 24       	eor	r15, r15
     9a4:	87 01       	movw	r16, r14
     9a6:	ef ef       	ldi	r30, 0xFF	; 255
     9a8:	f0 e0       	ldi	r31, 0x00	; 0
     9aa:	6e 2f       	mov	r22, r30
     9ac:	67 95       	ror	r22
     9ae:	66 27       	eor	r22, r22
     9b0:	67 95       	ror	r22
     9b2:	90 2f       	mov	r25, r16
     9b4:	9f 77       	andi	r25, 0x7F	; 127
     9b6:	d7 94       	ror	r13
     9b8:	dd 24       	eor	r13, r13
     9ba:	d7 94       	ror	r13
     9bc:	8e 2f       	mov	r24, r30
     9be:	86 95       	lsr	r24
     9c0:	49 2f       	mov	r20, r25
     9c2:	46 2b       	or	r20, r22
     9c4:	58 2f       	mov	r21, r24
     9c6:	5d 29       	or	r21, r13
     9c8:	b7 01       	movw	r22, r14
     9ca:	ca 01       	movw	r24, r20
     9cc:	1f 91       	pop	r17
     9ce:	0f 91       	pop	r16
     9d0:	ff 90       	pop	r15
     9d2:	ef 90       	pop	r14
     9d4:	df 90       	pop	r13
     9d6:	08 95       	ret

000009d8 <__unpack_f>:
     9d8:	fc 01       	movw	r30, r24
     9da:	db 01       	movw	r26, r22
     9dc:	40 81       	ld	r20, Z
     9de:	51 81       	ldd	r21, Z+1	; 0x01
     9e0:	22 81       	ldd	r18, Z+2	; 0x02
     9e2:	62 2f       	mov	r22, r18
     9e4:	6f 77       	andi	r22, 0x7F	; 127
     9e6:	70 e0       	ldi	r23, 0x00	; 0
     9e8:	22 1f       	adc	r18, r18
     9ea:	22 27       	eor	r18, r18
     9ec:	22 1f       	adc	r18, r18
     9ee:	93 81       	ldd	r25, Z+3	; 0x03
     9f0:	89 2f       	mov	r24, r25
     9f2:	88 0f       	add	r24, r24
     9f4:	82 2b       	or	r24, r18
     9f6:	28 2f       	mov	r18, r24
     9f8:	30 e0       	ldi	r19, 0x00	; 0
     9fa:	99 1f       	adc	r25, r25
     9fc:	99 27       	eor	r25, r25
     9fe:	99 1f       	adc	r25, r25
     a00:	11 96       	adiw	r26, 0x01	; 1
     a02:	9c 93       	st	X, r25
     a04:	11 97       	sbiw	r26, 0x01	; 1
     a06:	21 15       	cp	r18, r1
     a08:	31 05       	cpc	r19, r1
     a0a:	a9 f5       	brne	.+106    	; 0xa76 <__unpack_f+0x9e>
     a0c:	41 15       	cp	r20, r1
     a0e:	51 05       	cpc	r21, r1
     a10:	61 05       	cpc	r22, r1
     a12:	71 05       	cpc	r23, r1
     a14:	11 f4       	brne	.+4      	; 0xa1a <__unpack_f+0x42>
     a16:	82 e0       	ldi	r24, 0x02	; 2
     a18:	37 c0       	rjmp	.+110    	; 0xa88 <__unpack_f+0xb0>
     a1a:	82 e8       	ldi	r24, 0x82	; 130
     a1c:	9f ef       	ldi	r25, 0xFF	; 255
     a1e:	13 96       	adiw	r26, 0x03	; 3
     a20:	9c 93       	st	X, r25
     a22:	8e 93       	st	-X, r24
     a24:	12 97       	sbiw	r26, 0x02	; 2
     a26:	9a 01       	movw	r18, r20
     a28:	ab 01       	movw	r20, r22
     a2a:	67 e0       	ldi	r22, 0x07	; 7
     a2c:	22 0f       	add	r18, r18
     a2e:	33 1f       	adc	r19, r19
     a30:	44 1f       	adc	r20, r20
     a32:	55 1f       	adc	r21, r21
     a34:	6a 95       	dec	r22
     a36:	d1 f7       	brne	.-12     	; 0xa2c <__unpack_f+0x54>
     a38:	83 e0       	ldi	r24, 0x03	; 3
     a3a:	8c 93       	st	X, r24
     a3c:	0d c0       	rjmp	.+26     	; 0xa58 <__unpack_f+0x80>
     a3e:	22 0f       	add	r18, r18
     a40:	33 1f       	adc	r19, r19
     a42:	44 1f       	adc	r20, r20
     a44:	55 1f       	adc	r21, r21
     a46:	12 96       	adiw	r26, 0x02	; 2
     a48:	8d 91       	ld	r24, X+
     a4a:	9c 91       	ld	r25, X
     a4c:	13 97       	sbiw	r26, 0x03	; 3
     a4e:	01 97       	sbiw	r24, 0x01	; 1
     a50:	13 96       	adiw	r26, 0x03	; 3
     a52:	9c 93       	st	X, r25
     a54:	8e 93       	st	-X, r24
     a56:	12 97       	sbiw	r26, 0x02	; 2
     a58:	20 30       	cpi	r18, 0x00	; 0
     a5a:	80 e0       	ldi	r24, 0x00	; 0
     a5c:	38 07       	cpc	r19, r24
     a5e:	80 e0       	ldi	r24, 0x00	; 0
     a60:	48 07       	cpc	r20, r24
     a62:	80 e4       	ldi	r24, 0x40	; 64
     a64:	58 07       	cpc	r21, r24
     a66:	58 f3       	brcs	.-42     	; 0xa3e <__unpack_f+0x66>
     a68:	14 96       	adiw	r26, 0x04	; 4
     a6a:	2d 93       	st	X+, r18
     a6c:	3d 93       	st	X+, r19
     a6e:	4d 93       	st	X+, r20
     a70:	5c 93       	st	X, r21
     a72:	17 97       	sbiw	r26, 0x07	; 7
     a74:	08 95       	ret
     a76:	2f 3f       	cpi	r18, 0xFF	; 255
     a78:	31 05       	cpc	r19, r1
     a7a:	79 f4       	brne	.+30     	; 0xa9a <__unpack_f+0xc2>
     a7c:	41 15       	cp	r20, r1
     a7e:	51 05       	cpc	r21, r1
     a80:	61 05       	cpc	r22, r1
     a82:	71 05       	cpc	r23, r1
     a84:	19 f4       	brne	.+6      	; 0xa8c <__unpack_f+0xb4>
     a86:	84 e0       	ldi	r24, 0x04	; 4
     a88:	8c 93       	st	X, r24
     a8a:	08 95       	ret
     a8c:	64 ff       	sbrs	r22, 4
     a8e:	03 c0       	rjmp	.+6      	; 0xa96 <__unpack_f+0xbe>
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	8c 93       	st	X, r24
     a94:	12 c0       	rjmp	.+36     	; 0xaba <__unpack_f+0xe2>
     a96:	1c 92       	st	X, r1
     a98:	10 c0       	rjmp	.+32     	; 0xaba <__unpack_f+0xe2>
     a9a:	2f 57       	subi	r18, 0x7F	; 127
     a9c:	30 40       	sbci	r19, 0x00	; 0
     a9e:	13 96       	adiw	r26, 0x03	; 3
     aa0:	3c 93       	st	X, r19
     aa2:	2e 93       	st	-X, r18
     aa4:	12 97       	sbiw	r26, 0x02	; 2
     aa6:	83 e0       	ldi	r24, 0x03	; 3
     aa8:	8c 93       	st	X, r24
     aaa:	87 e0       	ldi	r24, 0x07	; 7
     aac:	44 0f       	add	r20, r20
     aae:	55 1f       	adc	r21, r21
     ab0:	66 1f       	adc	r22, r22
     ab2:	77 1f       	adc	r23, r23
     ab4:	8a 95       	dec	r24
     ab6:	d1 f7       	brne	.-12     	; 0xaac <__unpack_f+0xd4>
     ab8:	70 64       	ori	r23, 0x40	; 64
     aba:	14 96       	adiw	r26, 0x04	; 4
     abc:	4d 93       	st	X+, r20
     abe:	5d 93       	st	X+, r21
     ac0:	6d 93       	st	X+, r22
     ac2:	7c 93       	st	X, r23
     ac4:	17 97       	sbiw	r26, 0x07	; 7
     ac6:	08 95       	ret

00000ac8 <__fpcmp_parts_f>:
     ac8:	1f 93       	push	r17
     aca:	dc 01       	movw	r26, r24
     acc:	fb 01       	movw	r30, r22
     ace:	9c 91       	ld	r25, X
     ad0:	92 30       	cpi	r25, 0x02	; 2
     ad2:	08 f4       	brcc	.+2      	; 0xad6 <__fpcmp_parts_f+0xe>
     ad4:	47 c0       	rjmp	.+142    	; 0xb64 <__fpcmp_parts_f+0x9c>
     ad6:	80 81       	ld	r24, Z
     ad8:	82 30       	cpi	r24, 0x02	; 2
     ada:	08 f4       	brcc	.+2      	; 0xade <__fpcmp_parts_f+0x16>
     adc:	43 c0       	rjmp	.+134    	; 0xb64 <__fpcmp_parts_f+0x9c>
     ade:	94 30       	cpi	r25, 0x04	; 4
     ae0:	51 f4       	brne	.+20     	; 0xaf6 <__fpcmp_parts_f+0x2e>
     ae2:	11 96       	adiw	r26, 0x01	; 1
     ae4:	1c 91       	ld	r17, X
     ae6:	84 30       	cpi	r24, 0x04	; 4
     ae8:	99 f5       	brne	.+102    	; 0xb50 <__fpcmp_parts_f+0x88>
     aea:	81 81       	ldd	r24, Z+1	; 0x01
     aec:	68 2f       	mov	r22, r24
     aee:	70 e0       	ldi	r23, 0x00	; 0
     af0:	61 1b       	sub	r22, r17
     af2:	71 09       	sbc	r23, r1
     af4:	3f c0       	rjmp	.+126    	; 0xb74 <__fpcmp_parts_f+0xac>
     af6:	84 30       	cpi	r24, 0x04	; 4
     af8:	21 f0       	breq	.+8      	; 0xb02 <__fpcmp_parts_f+0x3a>
     afa:	92 30       	cpi	r25, 0x02	; 2
     afc:	31 f4       	brne	.+12     	; 0xb0a <__fpcmp_parts_f+0x42>
     afe:	82 30       	cpi	r24, 0x02	; 2
     b00:	b9 f1       	breq	.+110    	; 0xb70 <__fpcmp_parts_f+0xa8>
     b02:	81 81       	ldd	r24, Z+1	; 0x01
     b04:	88 23       	and	r24, r24
     b06:	89 f1       	breq	.+98     	; 0xb6a <__fpcmp_parts_f+0xa2>
     b08:	2d c0       	rjmp	.+90     	; 0xb64 <__fpcmp_parts_f+0x9c>
     b0a:	11 96       	adiw	r26, 0x01	; 1
     b0c:	1c 91       	ld	r17, X
     b0e:	11 97       	sbiw	r26, 0x01	; 1
     b10:	82 30       	cpi	r24, 0x02	; 2
     b12:	f1 f0       	breq	.+60     	; 0xb50 <__fpcmp_parts_f+0x88>
     b14:	81 81       	ldd	r24, Z+1	; 0x01
     b16:	18 17       	cp	r17, r24
     b18:	d9 f4       	brne	.+54     	; 0xb50 <__fpcmp_parts_f+0x88>
     b1a:	12 96       	adiw	r26, 0x02	; 2
     b1c:	2d 91       	ld	r18, X+
     b1e:	3c 91       	ld	r19, X
     b20:	13 97       	sbiw	r26, 0x03	; 3
     b22:	82 81       	ldd	r24, Z+2	; 0x02
     b24:	93 81       	ldd	r25, Z+3	; 0x03
     b26:	82 17       	cp	r24, r18
     b28:	93 07       	cpc	r25, r19
     b2a:	94 f0       	brlt	.+36     	; 0xb50 <__fpcmp_parts_f+0x88>
     b2c:	28 17       	cp	r18, r24
     b2e:	39 07       	cpc	r19, r25
     b30:	bc f0       	brlt	.+46     	; 0xb60 <__fpcmp_parts_f+0x98>
     b32:	14 96       	adiw	r26, 0x04	; 4
     b34:	8d 91       	ld	r24, X+
     b36:	9d 91       	ld	r25, X+
     b38:	0d 90       	ld	r0, X+
     b3a:	bc 91       	ld	r27, X
     b3c:	a0 2d       	mov	r26, r0
     b3e:	24 81       	ldd	r18, Z+4	; 0x04
     b40:	35 81       	ldd	r19, Z+5	; 0x05
     b42:	46 81       	ldd	r20, Z+6	; 0x06
     b44:	57 81       	ldd	r21, Z+7	; 0x07
     b46:	28 17       	cp	r18, r24
     b48:	39 07       	cpc	r19, r25
     b4a:	4a 07       	cpc	r20, r26
     b4c:	5b 07       	cpc	r21, r27
     b4e:	18 f4       	brcc	.+6      	; 0xb56 <__fpcmp_parts_f+0x8e>
     b50:	11 23       	and	r17, r17
     b52:	41 f0       	breq	.+16     	; 0xb64 <__fpcmp_parts_f+0x9c>
     b54:	0a c0       	rjmp	.+20     	; 0xb6a <__fpcmp_parts_f+0xa2>
     b56:	82 17       	cp	r24, r18
     b58:	93 07       	cpc	r25, r19
     b5a:	a4 07       	cpc	r26, r20
     b5c:	b5 07       	cpc	r27, r21
     b5e:	40 f4       	brcc	.+16     	; 0xb70 <__fpcmp_parts_f+0xa8>
     b60:	11 23       	and	r17, r17
     b62:	19 f0       	breq	.+6      	; 0xb6a <__fpcmp_parts_f+0xa2>
     b64:	61 e0       	ldi	r22, 0x01	; 1
     b66:	70 e0       	ldi	r23, 0x00	; 0
     b68:	05 c0       	rjmp	.+10     	; 0xb74 <__fpcmp_parts_f+0xac>
     b6a:	6f ef       	ldi	r22, 0xFF	; 255
     b6c:	7f ef       	ldi	r23, 0xFF	; 255
     b6e:	02 c0       	rjmp	.+4      	; 0xb74 <__fpcmp_parts_f+0xac>
     b70:	60 e0       	ldi	r22, 0x00	; 0
     b72:	70 e0       	ldi	r23, 0x00	; 0
     b74:	cb 01       	movw	r24, r22
     b76:	1f 91       	pop	r17
     b78:	08 95       	ret

00000b7a <ADC_voidInit>:
#include "../Library/BIT_MATH.h"
#include "ADC_Interface.h"
#include "ADC_Register.h"
void ADC_voidInit(void){
	// select voltage refernce
	CLR_BIT(ADMUX,ADMUX_REFS1);
     b7a:	3f 98       	cbi	0x07, 7	; 7
	SET_BIT(ADMUX,ADMUX_REFS0);
     b7c:	3e 9a       	sbi	0x07, 6	; 7
	// select the right adjustment
	CLR_BIT(ADMUX,ADMUX_ADLAR);
     b7e:	3d 98       	cbi	0x07, 5	; 7
	// Prescaler Select
	SET_BIT(ADCSRA,ADSCRA_ADPS0);
     b80:	30 9a       	sbi	0x06, 0	; 6
	SET_BIT(ADCSRA,ADSCRA_ADPS1);
     b82:	31 9a       	sbi	0x06, 1	; 6
	SET_BIT(ADCSRA,ADSCRA_ADPS2);
     b84:	32 9a       	sbi	0x06, 2	; 6
	//  enables the ADC
	SET_BIT(ADCSRA,ADSCRA_ADEN);
     b86:	37 9a       	sbi	0x06, 7	; 6
}
     b88:	08 95       	ret

00000b8a <ADC_u16GetDigitalValue>:
u16 ADC_u16GetDigitalValue(u8 Copy_u8ChannelNb){
	ADMUX &= ADMUX_CHANNEL_NUM_MASK ;
     b8a:	97 b1       	in	r25, 0x07	; 7
     b8c:	90 77       	andi	r25, 0x70	; 112
     b8e:	97 b9       	out	0x07, r25	; 7
	// select channel number
	ADMUX |= Copy_u8ChannelNb ;
     b90:	97 b1       	in	r25, 0x07	; 7
     b92:	98 2b       	or	r25, r24
     b94:	97 b9       	out	0x07, r25	; 7
	// Start Conversion
	SET_BIT(ADCSRA,ADSCRA_ADSC);
     b96:	36 9a       	sbi	0x06, 6	; 6
	// polling on flag
	while(GET_BIT(ADCSRA,ADSCRA_ADIF) == 0);
     b98:	34 9b       	sbis	0x06, 4	; 6
     b9a:	fe cf       	rjmp	.-4      	; 0xb98 <ADC_u16GetDigitalValue+0xe>
	SET_BIT(ADCSRA,ADSCRA_ADIF);
     b9c:	34 9a       	sbi	0x06, 4	; 6

	return ADC;
     b9e:	24 b1       	in	r18, 0x04	; 4
     ba0:	35 b1       	in	r19, 0x05	; 5

}
     ba2:	c9 01       	movw	r24, r18
     ba4:	08 95       	ret

00000ba6 <DIO_voidSetPortDirection>:
#include "DIO_Register.h"
#include "DIO_Interface.h"
void DIO_voidSetPortDirection(u8 u8PortId, u8 Direction)
{

	switch(u8PortId){
     ba6:	81 30       	cpi	r24, 0x01	; 1
     ba8:	59 f0       	breq	.+22     	; 0xbc0 <DIO_voidSetPortDirection+0x1a>
     baa:	81 30       	cpi	r24, 0x01	; 1
     bac:	28 f0       	brcs	.+10     	; 0xbb8 <DIO_voidSetPortDirection+0x12>
     bae:	82 30       	cpi	r24, 0x02	; 2
     bb0:	49 f0       	breq	.+18     	; 0xbc4 <DIO_voidSetPortDirection+0x1e>
     bb2:	83 30       	cpi	r24, 0x03	; 3
     bb4:	19 f0       	breq	.+6      	; 0xbbc <DIO_voidSetPortDirection+0x16>
     bb6:	08 95       	ret
		case DIO_u8_PORTA : DDRA= Direction; break;
     bb8:	6a bb       	out	0x1a, r22	; 26
     bba:	08 95       	ret
		case DIO_u8_PORTB : DDRB= Direction; break;
		case DIO_u8_PORTC : DDRC= Direction; break;
		case DIO_u8_PORTD : DDRD= Direction; break;
     bbc:	61 bb       	out	0x11, r22	; 17
     bbe:	08 95       	ret
void DIO_voidSetPortDirection(u8 u8PortId, u8 Direction)
{

	switch(u8PortId){
		case DIO_u8_PORTA : DDRA= Direction; break;
		case DIO_u8_PORTB : DDRB= Direction; break;
     bc0:	67 bb       	out	0x17, r22	; 23
     bc2:	08 95       	ret
		case DIO_u8_PORTC : DDRC= Direction; break;
     bc4:	64 bb       	out	0x14, r22	; 20
     bc6:	08 95       	ret

00000bc8 <DIO_voidSetPortValue>:
	}

}
void DIO_voidSetPortValue(u8 u8PortId, u8 u8PortVal){
		
	switch(u8PortId){
     bc8:	81 30       	cpi	r24, 0x01	; 1
     bca:	59 f0       	breq	.+22     	; 0xbe2 <DIO_voidSetPortValue+0x1a>
     bcc:	81 30       	cpi	r24, 0x01	; 1
     bce:	28 f0       	brcs	.+10     	; 0xbda <DIO_voidSetPortValue+0x12>
     bd0:	82 30       	cpi	r24, 0x02	; 2
     bd2:	49 f0       	breq	.+18     	; 0xbe6 <DIO_voidSetPortValue+0x1e>
     bd4:	83 30       	cpi	r24, 0x03	; 3
     bd6:	19 f0       	breq	.+6      	; 0xbde <DIO_voidSetPortValue+0x16>
     bd8:	08 95       	ret
		case DIO_u8_PORTA :PORTA=u8PortVal;  break;
     bda:	6b bb       	out	0x1b, r22	; 27
     bdc:	08 95       	ret
		case DIO_u8_PORTB :PORTB=u8PortVal; break;
		case DIO_u8_PORTC :PORTC=u8PortVal; break;
		case DIO_u8_PORTD :PORTD=u8PortVal;  break;
     bde:	62 bb       	out	0x12, r22	; 18
     be0:	08 95       	ret
}
void DIO_voidSetPortValue(u8 u8PortId, u8 u8PortVal){
		
	switch(u8PortId){
		case DIO_u8_PORTA :PORTA=u8PortVal;  break;
		case DIO_u8_PORTB :PORTB=u8PortVal; break;
     be2:	68 bb       	out	0x18, r22	; 24
     be4:	08 95       	ret
		case DIO_u8_PORTC :PORTC=u8PortVal; break;
     be6:	65 bb       	out	0x15, r22	; 21
     be8:	08 95       	ret

00000bea <DIO_u8GetPinValue>:
		case DIO_u8_PORTD :PORTD=u8PortVal;  break;
	}
}
u8 DIO_u8GetPinValue(u8 u8PortIdCopy, u8 u8PinIdCopy){
	u8 value = 0;
	switch(u8PortIdCopy){
     bea:	81 30       	cpi	r24, 0x01	; 1
     bec:	d1 f0       	breq	.+52     	; 0xc22 <DIO_u8GetPinValue+0x38>
     bee:	81 30       	cpi	r24, 0x01	; 1
     bf0:	30 f0       	brcs	.+12     	; 0xbfe <DIO_u8GetPinValue+0x14>
     bf2:	82 30       	cpi	r24, 0x02	; 2
     bf4:	f9 f0       	breq	.+62     	; 0xc34 <DIO_u8GetPinValue+0x4a>
     bf6:	83 30       	cpi	r24, 0x03	; 3
     bf8:	59 f0       	breq	.+22     	; 0xc10 <DIO_u8GetPinValue+0x26>
     bfa:	80 e0       	ldi	r24, 0x00	; 0
     bfc:	08 95       	ret
		case DIO_u8_PORTA : value = GET_BIT(PINA , u8PinIdCopy); break;
     bfe:	89 b3       	in	r24, 0x19	; 25
     c00:	90 e0       	ldi	r25, 0x00	; 0
     c02:	02 c0       	rjmp	.+4      	; 0xc08 <DIO_u8GetPinValue+0x1e>
     c04:	95 95       	asr	r25
     c06:	87 95       	ror	r24
     c08:	6a 95       	dec	r22
     c0a:	e2 f7       	brpl	.-8      	; 0xc04 <DIO_u8GetPinValue+0x1a>
     c0c:	81 70       	andi	r24, 0x01	; 1
     c0e:	08 95       	ret
		case DIO_u8_PORTB : value = GET_BIT(PINB , u8PinIdCopy); break;
		case DIO_u8_PORTC : value = GET_BIT(PINC , u8PinIdCopy); break;
		case DIO_u8_PORTD : value = GET_BIT(PIND , u8PinIdCopy); break;
     c10:	80 b3       	in	r24, 0x10	; 16
     c12:	90 e0       	ldi	r25, 0x00	; 0
     c14:	02 c0       	rjmp	.+4      	; 0xc1a <DIO_u8GetPinValue+0x30>
     c16:	95 95       	asr	r25
     c18:	87 95       	ror	r24
     c1a:	6a 95       	dec	r22
     c1c:	e2 f7       	brpl	.-8      	; 0xc16 <DIO_u8GetPinValue+0x2c>
     c1e:	81 70       	andi	r24, 0x01	; 1
	}
	return value;
}
     c20:	08 95       	ret
}
u8 DIO_u8GetPinValue(u8 u8PortIdCopy, u8 u8PinIdCopy){
	u8 value = 0;
	switch(u8PortIdCopy){
		case DIO_u8_PORTA : value = GET_BIT(PINA , u8PinIdCopy); break;
		case DIO_u8_PORTB : value = GET_BIT(PINB , u8PinIdCopy); break;
     c22:	86 b3       	in	r24, 0x16	; 22
     c24:	90 e0       	ldi	r25, 0x00	; 0
     c26:	02 c0       	rjmp	.+4      	; 0xc2c <DIO_u8GetPinValue+0x42>
     c28:	95 95       	asr	r25
     c2a:	87 95       	ror	r24
     c2c:	6a 95       	dec	r22
     c2e:	e2 f7       	brpl	.-8      	; 0xc28 <DIO_u8GetPinValue+0x3e>
     c30:	81 70       	andi	r24, 0x01	; 1
     c32:	08 95       	ret
		case DIO_u8_PORTC : value = GET_BIT(PINC , u8PinIdCopy); break;
     c34:	83 b3       	in	r24, 0x13	; 19
     c36:	90 e0       	ldi	r25, 0x00	; 0
     c38:	02 c0       	rjmp	.+4      	; 0xc3e <DIO_u8GetPinValue+0x54>
     c3a:	95 95       	asr	r25
     c3c:	87 95       	ror	r24
     c3e:	6a 95       	dec	r22
     c40:	e2 f7       	brpl	.-8      	; 0xc3a <DIO_u8GetPinValue+0x50>
     c42:	81 70       	andi	r24, 0x01	; 1
     c44:	08 95       	ret

00000c46 <DIO_voidSetPinValue>:
	}
	return value;
}

void DIO_voidSetPinValue(u8 u8PortIdCopy, u8 u8PinIdCopy, u8 u8PinValCopy){
	if(u8PinValCopy == DIO_u8_HIGH)
     c46:	41 30       	cpi	r20, 0x01	; 1
     c48:	81 f0       	breq	.+32     	; 0xc6a <DIO_voidSetPinValue+0x24>
			case DIO_u8_PORTB : SET_BIT(PORTB , u8PinIdCopy); break;
			case DIO_u8_PORTC : SET_BIT(PORTC , u8PinIdCopy); break;
			case DIO_u8_PORTD : SET_BIT(PORTD , u8PinIdCopy); break;
		}
	}else{
		switch(u8PortIdCopy){
     c4a:	81 30       	cpi	r24, 0x01	; 1
     c4c:	49 f1       	breq	.+82     	; 0xca0 <DIO_voidSetPinValue+0x5a>
     c4e:	81 30       	cpi	r24, 0x01	; 1
     c50:	b8 f4       	brcc	.+46     	; 0xc80 <DIO_voidSetPinValue+0x3a>
			case DIO_u8_PORTA : CLR_BIT(PORTA , u8PinIdCopy); break;
     c52:	2b b3       	in	r18, 0x1b	; 27
     c54:	81 e0       	ldi	r24, 0x01	; 1
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	02 c0       	rjmp	.+4      	; 0xc5e <DIO_voidSetPinValue+0x18>
     c5a:	88 0f       	add	r24, r24
     c5c:	99 1f       	adc	r25, r25
     c5e:	6a 95       	dec	r22
     c60:	e2 f7       	brpl	.-8      	; 0xc5a <DIO_voidSetPinValue+0x14>
     c62:	80 95       	com	r24
     c64:	82 23       	and	r24, r18
     c66:	8b bb       	out	0x1b, r24	; 27
     c68:	08 95       	ret
}

void DIO_voidSetPinValue(u8 u8PortIdCopy, u8 u8PinIdCopy, u8 u8PinValCopy){
	if(u8PinValCopy == DIO_u8_HIGH)
	{
		switch(u8PortIdCopy){
     c6a:	81 30       	cpi	r24, 0x01	; 1
     c6c:	09 f4       	brne	.+2      	; 0xc70 <DIO_voidSetPinValue+0x2a>
     c6e:	46 c0       	rjmp	.+140    	; 0xcfc <DIO_voidSetPinValue+0xb6>
     c70:	81 30       	cpi	r24, 0x01	; 1
     c72:	10 f1       	brcs	.+68     	; 0xcb8 <DIO_voidSetPinValue+0x72>
     c74:	82 30       	cpi	r24, 0x02	; 2
     c76:	09 f4       	brne	.+2      	; 0xc7a <DIO_voidSetPinValue+0x34>
     c78:	4c c0       	rjmp	.+152    	; 0xd12 <DIO_voidSetPinValue+0xcc>
     c7a:	83 30       	cpi	r24, 0x03	; 3
     c7c:	a1 f1       	breq	.+104    	; 0xce6 <DIO_voidSetPinValue+0xa0>
     c7e:	08 95       	ret
			case DIO_u8_PORTB : SET_BIT(PORTB , u8PinIdCopy); break;
			case DIO_u8_PORTC : SET_BIT(PORTC , u8PinIdCopy); break;
			case DIO_u8_PORTD : SET_BIT(PORTD , u8PinIdCopy); break;
		}
	}else{
		switch(u8PortIdCopy){
     c80:	82 30       	cpi	r24, 0x02	; 2
     c82:	29 f1       	breq	.+74     	; 0xcce <DIO_voidSetPinValue+0x88>
     c84:	83 30       	cpi	r24, 0x03	; 3
     c86:	d9 f7       	brne	.-10     	; 0xc7e <DIO_voidSetPinValue+0x38>
			case DIO_u8_PORTA : CLR_BIT(PORTA , u8PinIdCopy); break;
			case DIO_u8_PORTB : CLR_BIT(PORTB , u8PinIdCopy); break;
			case DIO_u8_PORTC : CLR_BIT(PORTC , u8PinIdCopy); break;
			case DIO_u8_PORTD : CLR_BIT(PORTD , u8PinIdCopy); break;
     c88:	22 b3       	in	r18, 0x12	; 18
     c8a:	81 e0       	ldi	r24, 0x01	; 1
     c8c:	90 e0       	ldi	r25, 0x00	; 0
     c8e:	02 c0       	rjmp	.+4      	; 0xc94 <DIO_voidSetPinValue+0x4e>
     c90:	88 0f       	add	r24, r24
     c92:	99 1f       	adc	r25, r25
     c94:	6a 95       	dec	r22
     c96:	e2 f7       	brpl	.-8      	; 0xc90 <DIO_voidSetPinValue+0x4a>
     c98:	80 95       	com	r24
     c9a:	82 23       	and	r24, r18
     c9c:	82 bb       	out	0x12, r24	; 18
     c9e:	08 95       	ret
			case DIO_u8_PORTD : SET_BIT(PORTD , u8PinIdCopy); break;
		}
	}else{
		switch(u8PortIdCopy){
			case DIO_u8_PORTA : CLR_BIT(PORTA , u8PinIdCopy); break;
			case DIO_u8_PORTB : CLR_BIT(PORTB , u8PinIdCopy); break;
     ca0:	28 b3       	in	r18, 0x18	; 24
     ca2:	81 e0       	ldi	r24, 0x01	; 1
     ca4:	90 e0       	ldi	r25, 0x00	; 0
     ca6:	02 c0       	rjmp	.+4      	; 0xcac <DIO_voidSetPinValue+0x66>
     ca8:	88 0f       	add	r24, r24
     caa:	99 1f       	adc	r25, r25
     cac:	6a 95       	dec	r22
     cae:	e2 f7       	brpl	.-8      	; 0xca8 <DIO_voidSetPinValue+0x62>
     cb0:	80 95       	com	r24
     cb2:	82 23       	and	r24, r18
     cb4:	88 bb       	out	0x18, r24	; 24
     cb6:	08 95       	ret

void DIO_voidSetPinValue(u8 u8PortIdCopy, u8 u8PinIdCopy, u8 u8PinValCopy){
	if(u8PinValCopy == DIO_u8_HIGH)
	{
		switch(u8PortIdCopy){
			case DIO_u8_PORTA : SET_BIT(PORTA , u8PinIdCopy); break;
     cb8:	2b b3       	in	r18, 0x1b	; 27
     cba:	81 e0       	ldi	r24, 0x01	; 1
     cbc:	90 e0       	ldi	r25, 0x00	; 0
     cbe:	02 c0       	rjmp	.+4      	; 0xcc4 <DIO_voidSetPinValue+0x7e>
     cc0:	88 0f       	add	r24, r24
     cc2:	99 1f       	adc	r25, r25
     cc4:	6a 95       	dec	r22
     cc6:	e2 f7       	brpl	.-8      	; 0xcc0 <DIO_voidSetPinValue+0x7a>
     cc8:	28 2b       	or	r18, r24
     cca:	2b bb       	out	0x1b, r18	; 27
     ccc:	08 95       	ret
		}
	}else{
		switch(u8PortIdCopy){
			case DIO_u8_PORTA : CLR_BIT(PORTA , u8PinIdCopy); break;
			case DIO_u8_PORTB : CLR_BIT(PORTB , u8PinIdCopy); break;
			case DIO_u8_PORTC : CLR_BIT(PORTC , u8PinIdCopy); break;
     cce:	25 b3       	in	r18, 0x15	; 21
     cd0:	81 e0       	ldi	r24, 0x01	; 1
     cd2:	90 e0       	ldi	r25, 0x00	; 0
     cd4:	02 c0       	rjmp	.+4      	; 0xcda <DIO_voidSetPinValue+0x94>
     cd6:	88 0f       	add	r24, r24
     cd8:	99 1f       	adc	r25, r25
     cda:	6a 95       	dec	r22
     cdc:	e2 f7       	brpl	.-8      	; 0xcd6 <DIO_voidSetPinValue+0x90>
     cde:	80 95       	com	r24
     ce0:	82 23       	and	r24, r18
     ce2:	85 bb       	out	0x15, r24	; 21
     ce4:	08 95       	ret
	{
		switch(u8PortIdCopy){
			case DIO_u8_PORTA : SET_BIT(PORTA , u8PinIdCopy); break;
			case DIO_u8_PORTB : SET_BIT(PORTB , u8PinIdCopy); break;
			case DIO_u8_PORTC : SET_BIT(PORTC , u8PinIdCopy); break;
			case DIO_u8_PORTD : SET_BIT(PORTD , u8PinIdCopy); break;
     ce6:	22 b3       	in	r18, 0x12	; 18
     ce8:	81 e0       	ldi	r24, 0x01	; 1
     cea:	90 e0       	ldi	r25, 0x00	; 0
     cec:	02 c0       	rjmp	.+4      	; 0xcf2 <DIO_voidSetPinValue+0xac>
     cee:	88 0f       	add	r24, r24
     cf0:	99 1f       	adc	r25, r25
     cf2:	6a 95       	dec	r22
     cf4:	e2 f7       	brpl	.-8      	; 0xcee <DIO_voidSetPinValue+0xa8>
     cf6:	28 2b       	or	r18, r24
     cf8:	22 bb       	out	0x12, r18	; 18
     cfa:	08 95       	ret
void DIO_voidSetPinValue(u8 u8PortIdCopy, u8 u8PinIdCopy, u8 u8PinValCopy){
	if(u8PinValCopy == DIO_u8_HIGH)
	{
		switch(u8PortIdCopy){
			case DIO_u8_PORTA : SET_BIT(PORTA , u8PinIdCopy); break;
			case DIO_u8_PORTB : SET_BIT(PORTB , u8PinIdCopy); break;
     cfc:	28 b3       	in	r18, 0x18	; 24
     cfe:	81 e0       	ldi	r24, 0x01	; 1
     d00:	90 e0       	ldi	r25, 0x00	; 0
     d02:	02 c0       	rjmp	.+4      	; 0xd08 <DIO_voidSetPinValue+0xc2>
     d04:	88 0f       	add	r24, r24
     d06:	99 1f       	adc	r25, r25
     d08:	6a 95       	dec	r22
     d0a:	e2 f7       	brpl	.-8      	; 0xd04 <DIO_voidSetPinValue+0xbe>
     d0c:	28 2b       	or	r18, r24
     d0e:	28 bb       	out	0x18, r18	; 24
     d10:	08 95       	ret
			case DIO_u8_PORTC : SET_BIT(PORTC , u8PinIdCopy); break;
     d12:	25 b3       	in	r18, 0x15	; 21
     d14:	81 e0       	ldi	r24, 0x01	; 1
     d16:	90 e0       	ldi	r25, 0x00	; 0
     d18:	02 c0       	rjmp	.+4      	; 0xd1e <DIO_voidSetPinValue+0xd8>
     d1a:	88 0f       	add	r24, r24
     d1c:	99 1f       	adc	r25, r25
     d1e:	6a 95       	dec	r22
     d20:	e2 f7       	brpl	.-8      	; 0xd1a <DIO_voidSetPinValue+0xd4>
     d22:	28 2b       	or	r18, r24
     d24:	25 bb       	out	0x15, r18	; 21
     d26:	08 95       	ret

00000d28 <DIO_voidSetPinDirection>:

	}

}
void DIO_voidSetPinDirection(u8 u8PortIdCopy, u8 u8PinIdCopy, u8 u8PinDirCopy){
	if(u8PinDirCopy == DIO_u8_OUTPUT)
     d28:	41 30       	cpi	r20, 0x01	; 1
     d2a:	81 f0       	breq	.+32     	; 0xd4c <DIO_voidSetPinDirection+0x24>
			case DIO_u8_PORTB : SET_BIT(DDRB , u8PinIdCopy); break;
			case DIO_u8_PORTC : SET_BIT(DDRC , u8PinIdCopy); break;
			case DIO_u8_PORTD : SET_BIT(DDRD , u8PinIdCopy); break;
		}
	}else{
		switch(u8PortIdCopy){
     d2c:	81 30       	cpi	r24, 0x01	; 1
     d2e:	49 f1       	breq	.+82     	; 0xd82 <DIO_voidSetPinDirection+0x5a>
     d30:	81 30       	cpi	r24, 0x01	; 1
     d32:	b8 f4       	brcc	.+46     	; 0xd62 <DIO_voidSetPinDirection+0x3a>
			case DIO_u8_PORTA : CLR_BIT(DDRA , u8PinIdCopy); break;
     d34:	2a b3       	in	r18, 0x1a	; 26
     d36:	81 e0       	ldi	r24, 0x01	; 1
     d38:	90 e0       	ldi	r25, 0x00	; 0
     d3a:	02 c0       	rjmp	.+4      	; 0xd40 <DIO_voidSetPinDirection+0x18>
     d3c:	88 0f       	add	r24, r24
     d3e:	99 1f       	adc	r25, r25
     d40:	6a 95       	dec	r22
     d42:	e2 f7       	brpl	.-8      	; 0xd3c <DIO_voidSetPinDirection+0x14>
     d44:	80 95       	com	r24
     d46:	82 23       	and	r24, r18
     d48:	8a bb       	out	0x1a, r24	; 26
     d4a:	08 95       	ret

}
void DIO_voidSetPinDirection(u8 u8PortIdCopy, u8 u8PinIdCopy, u8 u8PinDirCopy){
	if(u8PinDirCopy == DIO_u8_OUTPUT)
	{
		switch(u8PortIdCopy){
     d4c:	81 30       	cpi	r24, 0x01	; 1
     d4e:	09 f4       	brne	.+2      	; 0xd52 <DIO_voidSetPinDirection+0x2a>
     d50:	46 c0       	rjmp	.+140    	; 0xdde <DIO_voidSetPinDirection+0xb6>
     d52:	81 30       	cpi	r24, 0x01	; 1
     d54:	10 f1       	brcs	.+68     	; 0xd9a <DIO_voidSetPinDirection+0x72>
     d56:	82 30       	cpi	r24, 0x02	; 2
     d58:	09 f4       	brne	.+2      	; 0xd5c <DIO_voidSetPinDirection+0x34>
     d5a:	4c c0       	rjmp	.+152    	; 0xdf4 <DIO_voidSetPinDirection+0xcc>
     d5c:	83 30       	cpi	r24, 0x03	; 3
     d5e:	a1 f1       	breq	.+104    	; 0xdc8 <DIO_voidSetPinDirection+0xa0>
     d60:	08 95       	ret
			case DIO_u8_PORTB : SET_BIT(DDRB , u8PinIdCopy); break;
			case DIO_u8_PORTC : SET_BIT(DDRC , u8PinIdCopy); break;
			case DIO_u8_PORTD : SET_BIT(DDRD , u8PinIdCopy); break;
		}
	}else{
		switch(u8PortIdCopy){
     d62:	82 30       	cpi	r24, 0x02	; 2
     d64:	29 f1       	breq	.+74     	; 0xdb0 <DIO_voidSetPinDirection+0x88>
     d66:	83 30       	cpi	r24, 0x03	; 3
     d68:	d9 f7       	brne	.-10     	; 0xd60 <DIO_voidSetPinDirection+0x38>
			case DIO_u8_PORTA : CLR_BIT(DDRA , u8PinIdCopy); break;
			case DIO_u8_PORTB : CLR_BIT(DDRB , u8PinIdCopy); break;
			case DIO_u8_PORTC : CLR_BIT(DDRC , u8PinIdCopy); break;
			case DIO_u8_PORTD : CLR_BIT(DDRD , u8PinIdCopy); break;
     d6a:	21 b3       	in	r18, 0x11	; 17
     d6c:	81 e0       	ldi	r24, 0x01	; 1
     d6e:	90 e0       	ldi	r25, 0x00	; 0
     d70:	02 c0       	rjmp	.+4      	; 0xd76 <DIO_voidSetPinDirection+0x4e>
     d72:	88 0f       	add	r24, r24
     d74:	99 1f       	adc	r25, r25
     d76:	6a 95       	dec	r22
     d78:	e2 f7       	brpl	.-8      	; 0xd72 <DIO_voidSetPinDirection+0x4a>
     d7a:	80 95       	com	r24
     d7c:	82 23       	and	r24, r18
     d7e:	81 bb       	out	0x11, r24	; 17
     d80:	08 95       	ret
			case DIO_u8_PORTD : SET_BIT(DDRD , u8PinIdCopy); break;
		}
	}else{
		switch(u8PortIdCopy){
			case DIO_u8_PORTA : CLR_BIT(DDRA , u8PinIdCopy); break;
			case DIO_u8_PORTB : CLR_BIT(DDRB , u8PinIdCopy); break;
     d82:	27 b3       	in	r18, 0x17	; 23
     d84:	81 e0       	ldi	r24, 0x01	; 1
     d86:	90 e0       	ldi	r25, 0x00	; 0
     d88:	02 c0       	rjmp	.+4      	; 0xd8e <DIO_voidSetPinDirection+0x66>
     d8a:	88 0f       	add	r24, r24
     d8c:	99 1f       	adc	r25, r25
     d8e:	6a 95       	dec	r22
     d90:	e2 f7       	brpl	.-8      	; 0xd8a <DIO_voidSetPinDirection+0x62>
     d92:	80 95       	com	r24
     d94:	82 23       	and	r24, r18
     d96:	87 bb       	out	0x17, r24	; 23
     d98:	08 95       	ret
}
void DIO_voidSetPinDirection(u8 u8PortIdCopy, u8 u8PinIdCopy, u8 u8PinDirCopy){
	if(u8PinDirCopy == DIO_u8_OUTPUT)
	{
		switch(u8PortIdCopy){
			case DIO_u8_PORTA : SET_BIT(DDRA , u8PinIdCopy); break;
     d9a:	2a b3       	in	r18, 0x1a	; 26
     d9c:	81 e0       	ldi	r24, 0x01	; 1
     d9e:	90 e0       	ldi	r25, 0x00	; 0
     da0:	02 c0       	rjmp	.+4      	; 0xda6 <DIO_voidSetPinDirection+0x7e>
     da2:	88 0f       	add	r24, r24
     da4:	99 1f       	adc	r25, r25
     da6:	6a 95       	dec	r22
     da8:	e2 f7       	brpl	.-8      	; 0xda2 <DIO_voidSetPinDirection+0x7a>
     daa:	28 2b       	or	r18, r24
     dac:	2a bb       	out	0x1a, r18	; 26
     dae:	08 95       	ret
		}
	}else{
		switch(u8PortIdCopy){
			case DIO_u8_PORTA : CLR_BIT(DDRA , u8PinIdCopy); break;
			case DIO_u8_PORTB : CLR_BIT(DDRB , u8PinIdCopy); break;
			case DIO_u8_PORTC : CLR_BIT(DDRC , u8PinIdCopy); break;
     db0:	24 b3       	in	r18, 0x14	; 20
     db2:	81 e0       	ldi	r24, 0x01	; 1
     db4:	90 e0       	ldi	r25, 0x00	; 0
     db6:	02 c0       	rjmp	.+4      	; 0xdbc <DIO_voidSetPinDirection+0x94>
     db8:	88 0f       	add	r24, r24
     dba:	99 1f       	adc	r25, r25
     dbc:	6a 95       	dec	r22
     dbe:	e2 f7       	brpl	.-8      	; 0xdb8 <DIO_voidSetPinDirection+0x90>
     dc0:	80 95       	com	r24
     dc2:	82 23       	and	r24, r18
     dc4:	84 bb       	out	0x14, r24	; 20
     dc6:	08 95       	ret
	{
		switch(u8PortIdCopy){
			case DIO_u8_PORTA : SET_BIT(DDRA , u8PinIdCopy); break;
			case DIO_u8_PORTB : SET_BIT(DDRB , u8PinIdCopy); break;
			case DIO_u8_PORTC : SET_BIT(DDRC , u8PinIdCopy); break;
			case DIO_u8_PORTD : SET_BIT(DDRD , u8PinIdCopy); break;
     dc8:	21 b3       	in	r18, 0x11	; 17
     dca:	81 e0       	ldi	r24, 0x01	; 1
     dcc:	90 e0       	ldi	r25, 0x00	; 0
     dce:	02 c0       	rjmp	.+4      	; 0xdd4 <DIO_voidSetPinDirection+0xac>
     dd0:	88 0f       	add	r24, r24
     dd2:	99 1f       	adc	r25, r25
     dd4:	6a 95       	dec	r22
     dd6:	e2 f7       	brpl	.-8      	; 0xdd0 <DIO_voidSetPinDirection+0xa8>
     dd8:	28 2b       	or	r18, r24
     dda:	21 bb       	out	0x11, r18	; 17
     ddc:	08 95       	ret
void DIO_voidSetPinDirection(u8 u8PortIdCopy, u8 u8PinIdCopy, u8 u8PinDirCopy){
	if(u8PinDirCopy == DIO_u8_OUTPUT)
	{
		switch(u8PortIdCopy){
			case DIO_u8_PORTA : SET_BIT(DDRA , u8PinIdCopy); break;
			case DIO_u8_PORTB : SET_BIT(DDRB , u8PinIdCopy); break;
     dde:	27 b3       	in	r18, 0x17	; 23
     de0:	81 e0       	ldi	r24, 0x01	; 1
     de2:	90 e0       	ldi	r25, 0x00	; 0
     de4:	02 c0       	rjmp	.+4      	; 0xdea <DIO_voidSetPinDirection+0xc2>
     de6:	88 0f       	add	r24, r24
     de8:	99 1f       	adc	r25, r25
     dea:	6a 95       	dec	r22
     dec:	e2 f7       	brpl	.-8      	; 0xde6 <DIO_voidSetPinDirection+0xbe>
     dee:	28 2b       	or	r18, r24
     df0:	27 bb       	out	0x17, r18	; 23
     df2:	08 95       	ret
			case DIO_u8_PORTC : SET_BIT(DDRC , u8PinIdCopy); break;
     df4:	24 b3       	in	r18, 0x14	; 20
     df6:	81 e0       	ldi	r24, 0x01	; 1
     df8:	90 e0       	ldi	r25, 0x00	; 0
     dfa:	02 c0       	rjmp	.+4      	; 0xe00 <DIO_voidSetPinDirection+0xd8>
     dfc:	88 0f       	add	r24, r24
     dfe:	99 1f       	adc	r25, r25
     e00:	6a 95       	dec	r22
     e02:	e2 f7       	brpl	.-8      	; 0xdfc <DIO_voidSetPinDirection+0xd4>
     e04:	28 2b       	or	r18, r24
     e06:	24 bb       	out	0x14, r18	; 20
     e08:	08 95       	ret

00000e0a <EXT2_IN_Enable>:
    GICR |=1<<6;
    GICR |=1<<7;
    DIO_voidSetPinDirection(DIO_u8_PORTD,3,0);
    DIO_voidSetPinValue(DIO_u8_PORTD,3,1);
}
void EXT2_IN_Enable(void){}
     e0a:	08 95       	ret

00000e0c <EXT1_IN_Enable>:
#include "GIE_interface.h"
#include "EXT_IN_Interface.h"
#include "EXT_IN_Register.h"
void EXT1_IN_Enable(void){
    // Enable global interrupts
	Global_Interrupt_Enable();
     e0c:	0e 94 29 07 	call	0xe52	; 0xe52 <Global_Interrupt_Enable>

    /*** INT0 Falling Edge ***/
    MCUCR |= (1 << 1);
     e10:	85 b7       	in	r24, 0x35	; 53
     e12:	82 60       	ori	r24, 0x02	; 2
     e14:	85 bf       	out	0x35, r24	; 53
    MCUCR &= ~(1 << 0);
     e16:	85 b7       	in	r24, 0x35	; 53
     e18:	8e 7f       	andi	r24, 0xFE	; 254
     e1a:	85 bf       	out	0x35, r24	; 53
    SET_BIT(MCUCR, 3);   // ISC01 = 1
     e1c:	85 b7       	in	r24, 0x35	; 53
     e1e:	88 60       	ori	r24, 0x08	; 8
     e20:	85 bf       	out	0x35, r24	; 53
    CLR_BIT(MCUCR, 2);   // ISC00 = 0
     e22:	85 b7       	in	r24, 0x35	; 53
     e24:	8b 7f       	andi	r24, 0xFB	; 251
     e26:	85 bf       	out	0x35, r24	; 53
    GICR |=1<<6;
     e28:	8b b7       	in	r24, 0x3b	; 59
     e2a:	80 64       	ori	r24, 0x40	; 64
     e2c:	8b bf       	out	0x3b, r24	; 59
    GICR |=1<<7;
     e2e:	8b b7       	in	r24, 0x3b	; 59
     e30:	80 68       	ori	r24, 0x80	; 128
     e32:	8b bf       	out	0x3b, r24	; 59
    DIO_voidSetPinDirection(DIO_u8_PORTD,3,0);
     e34:	83 e0       	ldi	r24, 0x03	; 3
     e36:	63 e0       	ldi	r22, 0x03	; 3
     e38:	40 e0       	ldi	r20, 0x00	; 0
     e3a:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
    DIO_voidSetPinValue(DIO_u8_PORTD,3,1);
     e3e:	83 e0       	ldi	r24, 0x03	; 3
     e40:	63 e0       	ldi	r22, 0x03	; 3
     e42:	41 e0       	ldi	r20, 0x01	; 1
     e44:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
}
     e48:	08 95       	ret

00000e4a <Global_Interrupt_Disable>:
#include "../Library/BIT_MATH.h"
#include "../Library/STD_TYPES.h"
#include "GIE_Register.h"
#include "GIE_Interface.h"
void Global_Interrupt_Disable(void){
	CLR_BIT(SREG,7);
     e4a:	8f b7       	in	r24, 0x3f	; 63
     e4c:	8f 77       	andi	r24, 0x7F	; 127
     e4e:	8f bf       	out	0x3f, r24	; 63
}
     e50:	08 95       	ret

00000e52 <Global_Interrupt_Enable>:
void Global_Interrupt_Enable(void){
	SET_BIT(SREG,7);
     e52:	8f b7       	in	r24, 0x3f	; 63
     e54:	80 68       	ori	r24, 0x80	; 128
     e56:	8f bf       	out	0x3f, r24	; 63
}
     e58:	08 95       	ret

00000e5a <Timer0_voidSet_CompareMatch_Value>:
	OCR0=255;
	// Timer 0 counter
	SET_BIT(TIMSK,1);
}
void Timer0_voidSet_CompareMatch_Value(u8 u8_local_OCR_Value){
	OCR0 = u8_local_OCR_Value;
     e5a:	8c bf       	out	0x3c, r24	; 60
}
     e5c:	08 95       	ret

00000e5e <Timer0_voidSetDuty>:
    DIO_voidSetPinDirection(DIO_u8_PORTB, DIO_u8_PIN3, DIO_u8_OUTPUT);
}

void Timer0_voidSetDuty(u8 duty)
{
    OCR0 = duty;   // 0  0% speed, 255  100% speed
     e5e:	8c bf       	out	0x3c, r24	; 60
}
     e60:	08 95       	ret

00000e62 <Timer0_voidInit_FastPWM>:
}

void Timer0_voidInit_FastPWM(void)
{
    // Fast PWM Mode
    SET_BIT(TCCR0, 6);
     e62:	83 b7       	in	r24, 0x33	; 51
     e64:	80 64       	ori	r24, 0x40	; 64
     e66:	83 bf       	out	0x33, r24	; 51
    SET_BIT(TCCR0, 3);
     e68:	83 b7       	in	r24, 0x33	; 51
     e6a:	88 60       	ori	r24, 0x08	; 8
     e6c:	83 bf       	out	0x33, r24	; 51

    // Non-Inverting Mode (Clear on compare match, set on TOP)
    CLR_BIT(TCCR0, 4);
     e6e:	83 b7       	in	r24, 0x33	; 51
     e70:	8f 7e       	andi	r24, 0xEF	; 239
     e72:	83 bf       	out	0x33, r24	; 51
    SET_BIT(TCCR0, 5);
     e74:	83 b7       	in	r24, 0x33	; 51
     e76:	80 62       	ori	r24, 0x20	; 32
     e78:	83 bf       	out	0x33, r24	; 51

    // Prescaler = 8
    CLR_BIT(TCCR0, 0);
     e7a:	83 b7       	in	r24, 0x33	; 51
     e7c:	8e 7f       	andi	r24, 0xFE	; 254
     e7e:	83 bf       	out	0x33, r24	; 51
    SET_BIT(TCCR0, 1);
     e80:	83 b7       	in	r24, 0x33	; 51
     e82:	82 60       	ori	r24, 0x02	; 2
     e84:	83 bf       	out	0x33, r24	; 51
    CLR_BIT(TCCR0, 2);
     e86:	83 b7       	in	r24, 0x33	; 51
     e88:	8b 7f       	andi	r24, 0xFB	; 251
     e8a:	83 bf       	out	0x33, r24	; 51

    // Set OC0 (PB3) as output
    DIO_voidSetPinDirection(DIO_u8_PORTB, DIO_u8_PIN3, DIO_u8_OUTPUT);
     e8c:	81 e0       	ldi	r24, 0x01	; 1
     e8e:	63 e0       	ldi	r22, 0x03	; 3
     e90:	41 e0       	ldi	r20, 0x01	; 1
     e92:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
}
     e96:	08 95       	ret

00000e98 <Timer0_Init_Phase_PWM>:
	// set B3 out =1
	DIO_voidSetPinDirection(DIO_u8_PORTB,DIO_u8_PIN3,DIO_u8_OUTPUT);
}
void Timer0_Init_Phase_PWM(void){
	//Waveform Generation Mode fast pwm without ctc
	SET_BIT(TCCR0,6);
     e98:	83 b7       	in	r24, 0x33	; 51
     e9a:	80 64       	ori	r24, 0x40	; 64
     e9c:	83 bf       	out	0x33, r24	; 51
	SET_BIT(TCCR0,3);
     e9e:	83 b7       	in	r24, 0x33	; 51
     ea0:	88 60       	ori	r24, 0x08	; 8
     ea2:	83 bf       	out	0x33, r24	; 51
	//  Clock Select  8
	CLR_BIT(TCCR0,0);
     ea4:	83 b7       	in	r24, 0x33	; 51
     ea6:	8e 7f       	andi	r24, 0xFE	; 254
     ea8:	83 bf       	out	0x33, r24	; 51
	SET_BIT(TCCR0,1);
     eaa:	83 b7       	in	r24, 0x33	; 51
     eac:	82 60       	ori	r24, 0x02	; 2
     eae:	83 bf       	out	0x33, r24	; 51
	CLR_BIT(TCCR0,2);
     eb0:	83 b7       	in	r24, 0x33	; 51
     eb2:	8b 7f       	andi	r24, 0xFB	; 251
     eb4:	83 bf       	out	0x33, r24	; 51
	// set and clear at top
	CLR_BIT(TCCR0,4);
     eb6:	83 b7       	in	r24, 0x33	; 51
     eb8:	8f 7e       	andi	r24, 0xEF	; 239
     eba:	83 bf       	out	0x33, r24	; 51
	SET_BIT(TCCR0,5);
     ebc:	83 b7       	in	r24, 0x33	; 51
     ebe:	80 62       	ori	r24, 0x20	; 32
     ec0:	83 bf       	out	0x33, r24	; 51
	// set B3 out =1
	DIO_voidSetPinDirection(DIO_u8_PORTB,DIO_u8_PIN3,DIO_u8_OUTPUT);
     ec2:	81 e0       	ldi	r24, 0x01	; 1
     ec4:	63 e0       	ldi	r22, 0x03	; 3
     ec6:	41 e0       	ldi	r20, 0x01	; 1
     ec8:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
}
     ecc:	08 95       	ret

00000ece <Timer0_Init_PWM>:
void Timer0_voidSet_CompareMatch_Value(u8 u8_local_OCR_Value){
	OCR0 = u8_local_OCR_Value;
}
void Timer0_Init_PWM(void){
	//Waveform Generation Mode fast pwm without ctc
	SET_BIT(TCCR0,6);
     ece:	83 b7       	in	r24, 0x33	; 51
     ed0:	80 64       	ori	r24, 0x40	; 64
     ed2:	83 bf       	out	0x33, r24	; 51
	SET_BIT(TCCR0,3);
     ed4:	83 b7       	in	r24, 0x33	; 51
     ed6:	88 60       	ori	r24, 0x08	; 8
     ed8:	83 bf       	out	0x33, r24	; 51
	//  Clock Select  8
	CLR_BIT(TCCR0,0);
     eda:	83 b7       	in	r24, 0x33	; 51
     edc:	8e 7f       	andi	r24, 0xFE	; 254
     ede:	83 bf       	out	0x33, r24	; 51
	SET_BIT(TCCR0,1);
     ee0:	83 b7       	in	r24, 0x33	; 51
     ee2:	82 60       	ori	r24, 0x02	; 2
     ee4:	83 bf       	out	0x33, r24	; 51
	CLR_BIT(TCCR0,2);
     ee6:	83 b7       	in	r24, 0x33	; 51
     ee8:	8b 7f       	andi	r24, 0xFB	; 251
     eea:	83 bf       	out	0x33, r24	; 51
	// set and clear at top
	SET_BIT(TCCR0,4);
     eec:	83 b7       	in	r24, 0x33	; 51
     eee:	80 61       	ori	r24, 0x10	; 16
     ef0:	83 bf       	out	0x33, r24	; 51
	SET_BIT(TCCR0,5);
     ef2:	83 b7       	in	r24, 0x33	; 51
     ef4:	80 62       	ori	r24, 0x20	; 32
     ef6:	83 bf       	out	0x33, r24	; 51
	// set B3 out =1
	DIO_voidSetPinDirection(DIO_u8_PORTB,DIO_u8_PIN3,DIO_u8_OUTPUT);
     ef8:	81 e0       	ldi	r24, 0x01	; 1
     efa:	63 e0       	ldi	r22, 0x03	; 3
     efc:	41 e0       	ldi	r20, 0x01	; 1
     efe:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
}
     f02:	08 95       	ret

00000f04 <Timer0_void_CTC>:
	CLR_BIT(TCCR0,2);
	// Timer 0 counter
	SET_BIT(TIMSK,0);
}
void Timer0_void_CTC(){
	Global_Interrupt_Enable();
     f04:	0e 94 29 07 	call	0xe52	; 0xe52 <Global_Interrupt_Enable>
	//Waveform Generation Mode ctc
	CLR_BIT(TCCR0,6);
     f08:	83 b7       	in	r24, 0x33	; 51
     f0a:	8f 7b       	andi	r24, 0xBF	; 191
     f0c:	83 bf       	out	0x33, r24	; 51
	SET_BIT(TCCR0,3);
     f0e:	83 b7       	in	r24, 0x33	; 51
     f10:	88 60       	ori	r24, 0x08	; 8
     f12:	83 bf       	out	0x33, r24	; 51
	//  Clock Select  8
	CLR_BIT(TCCR0,0);
     f14:	83 b7       	in	r24, 0x33	; 51
     f16:	8e 7f       	andi	r24, 0xFE	; 254
     f18:	83 bf       	out	0x33, r24	; 51
	SET_BIT(TCCR0,1);
     f1a:	83 b7       	in	r24, 0x33	; 51
     f1c:	82 60       	ori	r24, 0x02	; 2
     f1e:	83 bf       	out	0x33, r24	; 51
	CLR_BIT(TCCR0,2);
     f20:	83 b7       	in	r24, 0x33	; 51
     f22:	8b 7f       	andi	r24, 0xFB	; 251
     f24:	83 bf       	out	0x33, r24	; 51
	OCR0=255;
     f26:	8f ef       	ldi	r24, 0xFF	; 255
     f28:	8c bf       	out	0x3c, r24	; 60
	// Timer 0 counter
	SET_BIT(TIMSK,1);
     f2a:	89 b7       	in	r24, 0x39	; 57
     f2c:	82 60       	ori	r24, 0x02	; 2
     f2e:	89 bf       	out	0x39, r24	; 57
}
     f30:	08 95       	ret

00000f32 <Timer0_void_init>:
#include "DIO_Interface.h"
#include "GIE_Interface.h"
#include "Timer0_Interface.h"
#include "Timer0_Register.h"
void Timer0_void_init(void){
	Global_Interrupt_Enable();
     f32:	0e 94 29 07 	call	0xe52	; 0xe52 <Global_Interrupt_Enable>
	//Waveform Generation Mode Mode normal
	CLR_BIT(TCCR0,6);
     f36:	83 b7       	in	r24, 0x33	; 51
     f38:	8f 7b       	andi	r24, 0xBF	; 191
     f3a:	83 bf       	out	0x33, r24	; 51
	CLR_BIT(TCCR0,3);
     f3c:	83 b7       	in	r24, 0x33	; 51
     f3e:	87 7f       	andi	r24, 0xF7	; 247
     f40:	83 bf       	out	0x33, r24	; 51
	//  Clock Select  8
	CLR_BIT(TCCR0,0);
     f42:	83 b7       	in	r24, 0x33	; 51
     f44:	8e 7f       	andi	r24, 0xFE	; 254
     f46:	83 bf       	out	0x33, r24	; 51
	SET_BIT(TCCR0,1);
     f48:	83 b7       	in	r24, 0x33	; 51
     f4a:	82 60       	ori	r24, 0x02	; 2
     f4c:	83 bf       	out	0x33, r24	; 51
	CLR_BIT(TCCR0,2);
     f4e:	83 b7       	in	r24, 0x33	; 51
     f50:	8b 7f       	andi	r24, 0xFB	; 251
     f52:	83 bf       	out	0x33, r24	; 51
	// Timer 0 counter
	SET_BIT(TIMSK,0);
     f54:	89 b7       	in	r24, 0x39	; 57
     f56:	81 60       	ori	r24, 0x01	; 1
     f58:	89 bf       	out	0x39, r24	; 57
}
     f5a:	08 95       	ret

00000f5c <Timer1_voidSetCompareMatchA>:
    DIO_voidSetPinDirection(DIO_u8_PORTD,DIO_u8_PIN4,DIO_u8_OUTPUT); // OC1B
}

void Timer1_voidSetCompareMatchA(u16 value)
{
    OCR1A = value;
     f5c:	9b bd       	out	0x2b, r25	; 43
     f5e:	8a bd       	out	0x2a, r24	; 42
}
     f60:	08 95       	ret

00000f62 <Timer1_voidSetCompareMatchB>:

void Timer1_voidSetCompareMatchB(u16 value)
{
    OCR1B = value;
     f62:	99 bd       	out	0x29, r25	; 41
     f64:	88 bd       	out	0x28, r24	; 40
}
     f66:	08 95       	ret

00000f68 <Timer1_voidSetICR>:

void Timer1_voidSetICR(u16 value)
{
    ICR1 = value;
     f68:	97 bd       	out	0x27, r25	; 39
     f6a:	86 bd       	out	0x26, r24	; 38
}
     f6c:	08 95       	ret

00000f6e <Timer1_voidSetTCNT>:

void Timer1_voidSetTCNT(u16 value)
{
    TCNT1 = value;
     f6e:	9d bd       	out	0x2d, r25	; 45
     f70:	8c bd       	out	0x2c, r24	; 44
}
     f72:	08 95       	ret

00000f74 <Timer1_voidSetDuty>:
    DIO_voidSetPinDirection(DIO_u8_PORTD, DIO_u8_PIN5, DIO_u8_OUTPUT);
}

void Timer1_voidSetDuty(u8 channel, u16 duty)
{
    if(channel == 0) // Channel A
     f74:	88 23       	and	r24, r24
     f76:	19 f0       	breq	.+6      	; 0xf7e <Timer1_voidSetDuty+0xa>
    {
        OCR1A = duty;
    }
    else if(channel == 1) // Channel B
     f78:	81 30       	cpi	r24, 0x01	; 1
     f7a:	21 f0       	breq	.+8      	; 0xf84 <Timer1_voidSetDuty+0x10>
     f7c:	08 95       	ret

void Timer1_voidSetDuty(u8 channel, u16 duty)
{
    if(channel == 0) // Channel A
    {
        OCR1A = duty;
     f7e:	7b bd       	out	0x2b, r23	; 43
     f80:	6a bd       	out	0x2a, r22	; 42
     f82:	08 95       	ret
    }
    else if(channel == 1) // Channel B
    {
        OCR1B = duty;
     f84:	79 bd       	out	0x29, r23	; 41
     f86:	68 bd       	out	0x28, r22	; 40
     f88:	08 95       	ret

00000f8a <Timer1_voidInitPWM>:
    TCNT1 = value;
}
void Timer1_voidInitPWM(u16 top, u8 prescaler)
{
    // Fast PWM mode, TOP = ICR1
    SET_BIT(TCCR1A, 1);
     f8a:	2f b5       	in	r18, 0x2f	; 47
     f8c:	22 60       	ori	r18, 0x02	; 2
     f8e:	2f bd       	out	0x2f, r18	; 47
    CLR_BIT(TCCR1A, 0);
     f90:	2f b5       	in	r18, 0x2f	; 47
     f92:	2e 7f       	andi	r18, 0xFE	; 254
     f94:	2f bd       	out	0x2f, r18	; 47
    SET_BIT(TCCR1B, 3);
     f96:	2e b5       	in	r18, 0x2e	; 46
     f98:	28 60       	ori	r18, 0x08	; 8
     f9a:	2e bd       	out	0x2e, r18	; 46
    SET_BIT(TCCR1B, 4);
     f9c:	2e b5       	in	r18, 0x2e	; 46
     f9e:	20 61       	ori	r18, 0x10	; 16
     fa0:	2e bd       	out	0x2e, r18	; 46

    // Non-inverting on Channel A (OC1A  PD5)
    CLR_BIT(TCCR1A, 6);
     fa2:	2f b5       	in	r18, 0x2f	; 47
     fa4:	2f 7b       	andi	r18, 0xBF	; 191
     fa6:	2f bd       	out	0x2f, r18	; 47
    SET_BIT(TCCR1A, 7);
     fa8:	2f b5       	in	r18, 0x2f	; 47
     faa:	20 68       	ori	r18, 0x80	; 128
     fac:	2f bd       	out	0x2f, r18	; 47

    // Set TOP value
    ICR1 = top;
     fae:	97 bd       	out	0x27, r25	; 39
     fb0:	86 bd       	out	0x26, r24	; 38

    // Prescaler
    switch(prescaler)
     fb2:	68 30       	cpi	r22, 0x08	; 8
     fb4:	41 f1       	breq	.+80     	; 0x1006 <Timer1_voidInitPWM+0x7c>
     fb6:	60 34       	cpi	r22, 0x40	; 64
     fb8:	b9 f0       	breq	.+46     	; 0xfe8 <Timer1_voidInitPWM+0x5e>
     fba:	61 30       	cpi	r22, 0x01	; 1
     fbc:	31 f0       	breq	.+12     	; 0xfca <Timer1_voidInitPWM+0x40>
        case 256: CLR_BIT(TCCR1B, 0); CLR_BIT(TCCR1B, 1); SET_BIT(TCCR1B, 2); break;
        case 1024:SET_BIT(TCCR1B, 0); CLR_BIT(TCCR1B, 1); SET_BIT(TCCR1B, 2); break;
    }

    // Set OC1A (PD5) as output
    DIO_voidSetPinDirection(DIO_u8_PORTD, DIO_u8_PIN5, DIO_u8_OUTPUT);
     fbe:	83 e0       	ldi	r24, 0x03	; 3
     fc0:	65 e0       	ldi	r22, 0x05	; 5
     fc2:	41 e0       	ldi	r20, 0x01	; 1
     fc4:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
}
     fc8:	08 95       	ret
    ICR1 = top;

    // Prescaler
    switch(prescaler)
    {
        case 1:   SET_BIT(TCCR1B, 0); CLR_BIT(TCCR1B, 1); CLR_BIT(TCCR1B, 2); break;
     fca:	8e b5       	in	r24, 0x2e	; 46
     fcc:	81 60       	ori	r24, 0x01	; 1
     fce:	8e bd       	out	0x2e, r24	; 46
     fd0:	8e b5       	in	r24, 0x2e	; 46
     fd2:	8d 7f       	andi	r24, 0xFD	; 253
     fd4:	8e bd       	out	0x2e, r24	; 46
     fd6:	8e b5       	in	r24, 0x2e	; 46
     fd8:	8b 7f       	andi	r24, 0xFB	; 251
     fda:	8e bd       	out	0x2e, r24	; 46
        case 256: CLR_BIT(TCCR1B, 0); CLR_BIT(TCCR1B, 1); SET_BIT(TCCR1B, 2); break;
        case 1024:SET_BIT(TCCR1B, 0); CLR_BIT(TCCR1B, 1); SET_BIT(TCCR1B, 2); break;
    }

    // Set OC1A (PD5) as output
    DIO_voidSetPinDirection(DIO_u8_PORTD, DIO_u8_PIN5, DIO_u8_OUTPUT);
     fdc:	83 e0       	ldi	r24, 0x03	; 3
     fde:	65 e0       	ldi	r22, 0x05	; 5
     fe0:	41 e0       	ldi	r20, 0x01	; 1
     fe2:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
}
     fe6:	08 95       	ret
    // Prescaler
    switch(prescaler)
    {
        case 1:   SET_BIT(TCCR1B, 0); CLR_BIT(TCCR1B, 1); CLR_BIT(TCCR1B, 2); break;
        case 8:   CLR_BIT(TCCR1B, 0); SET_BIT(TCCR1B, 1); CLR_BIT(TCCR1B, 2); break;
        case 64:  SET_BIT(TCCR1B, 0); SET_BIT(TCCR1B, 1); CLR_BIT(TCCR1B, 2); break;
     fe8:	8e b5       	in	r24, 0x2e	; 46
     fea:	81 60       	ori	r24, 0x01	; 1
     fec:	8e bd       	out	0x2e, r24	; 46
     fee:	8e b5       	in	r24, 0x2e	; 46
     ff0:	82 60       	ori	r24, 0x02	; 2
     ff2:	8e bd       	out	0x2e, r24	; 46
     ff4:	8e b5       	in	r24, 0x2e	; 46
     ff6:	8b 7f       	andi	r24, 0xFB	; 251
     ff8:	8e bd       	out	0x2e, r24	; 46
        case 256: CLR_BIT(TCCR1B, 0); CLR_BIT(TCCR1B, 1); SET_BIT(TCCR1B, 2); break;
        case 1024:SET_BIT(TCCR1B, 0); CLR_BIT(TCCR1B, 1); SET_BIT(TCCR1B, 2); break;
    }

    // Set OC1A (PD5) as output
    DIO_voidSetPinDirection(DIO_u8_PORTD, DIO_u8_PIN5, DIO_u8_OUTPUT);
     ffa:	83 e0       	ldi	r24, 0x03	; 3
     ffc:	65 e0       	ldi	r22, 0x05	; 5
     ffe:	41 e0       	ldi	r20, 0x01	; 1
    1000:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
}
    1004:	08 95       	ret

    // Prescaler
    switch(prescaler)
    {
        case 1:   SET_BIT(TCCR1B, 0); CLR_BIT(TCCR1B, 1); CLR_BIT(TCCR1B, 2); break;
        case 8:   CLR_BIT(TCCR1B, 0); SET_BIT(TCCR1B, 1); CLR_BIT(TCCR1B, 2); break;
    1006:	8e b5       	in	r24, 0x2e	; 46
    1008:	8e 7f       	andi	r24, 0xFE	; 254
    100a:	f0 cf       	rjmp	.-32     	; 0xfec <Timer1_voidInitPWM+0x62>

0000100c <Timer1_voidInit_FastPWM_B>:
}

void Timer1_voidInit_FastPWM_B(void)
{
    /* Fast PWM with ICR1 as TOP */
    SET_BIT(TCCR1A,1);
    100c:	8f b5       	in	r24, 0x2f	; 47
    100e:	82 60       	ori	r24, 0x02	; 2
    1010:	8f bd       	out	0x2f, r24	; 47
    CLR_BIT(TCCR1A,0);
    1012:	8f b5       	in	r24, 0x2f	; 47
    1014:	8e 7f       	andi	r24, 0xFE	; 254
    1016:	8f bd       	out	0x2f, r24	; 47
    SET_BIT(TCCR1B,3);
    1018:	8e b5       	in	r24, 0x2e	; 46
    101a:	88 60       	ori	r24, 0x08	; 8
    101c:	8e bd       	out	0x2e, r24	; 46
    SET_BIT(TCCR1B,4);
    101e:	8e b5       	in	r24, 0x2e	; 46
    1020:	80 61       	ori	r24, 0x10	; 16
    1022:	8e bd       	out	0x2e, r24	; 46

    /* Clear OC1B on compare match, set at TOP */
    SET_BIT(TCCR1A,5);
    1024:	8f b5       	in	r24, 0x2f	; 47
    1026:	80 62       	ori	r24, 0x20	; 32
    1028:	8f bd       	out	0x2f, r24	; 47
    CLR_BIT(TCCR1A,4);
    102a:	8f b5       	in	r24, 0x2f	; 47
    102c:	8f 7e       	andi	r24, 0xEF	; 239
    102e:	8f bd       	out	0x2f, r24	; 47

    /* Prescaler */
    TCCR1B |= TIMER1_PRESCALER;
    1030:	8e b5       	in	r24, 0x2e	; 46
    1032:	82 60       	ori	r24, 0x02	; 2
    1034:	8e bd       	out	0x2e, r24	; 46

    /* OC1B pin as output */
    DIO_voidSetPinDirection(DIO_u8_PORTD,DIO_u8_PIN4,DIO_u8_OUTPUT); // OC1B
    1036:	83 e0       	ldi	r24, 0x03	; 3
    1038:	64 e0       	ldi	r22, 0x04	; 4
    103a:	41 e0       	ldi	r20, 0x01	; 1
    103c:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
}
    1040:	08 95       	ret

00001042 <Timer1_voidInit_FastPWM_A>:
}

void Timer1_voidInit_FastPWM_A(void)
{
    /* Fast PWM with ICR1 as TOP */
    SET_BIT(TCCR1A,1);
    1042:	8f b5       	in	r24, 0x2f	; 47
    1044:	82 60       	ori	r24, 0x02	; 2
    1046:	8f bd       	out	0x2f, r24	; 47
    CLR_BIT(TCCR1A,0);
    1048:	8f b5       	in	r24, 0x2f	; 47
    104a:	8e 7f       	andi	r24, 0xFE	; 254
    104c:	8f bd       	out	0x2f, r24	; 47
    SET_BIT(TCCR1B,3);
    104e:	8e b5       	in	r24, 0x2e	; 46
    1050:	88 60       	ori	r24, 0x08	; 8
    1052:	8e bd       	out	0x2e, r24	; 46
    SET_BIT(TCCR1B,4);
    1054:	8e b5       	in	r24, 0x2e	; 46
    1056:	80 61       	ori	r24, 0x10	; 16
    1058:	8e bd       	out	0x2e, r24	; 46

    /* Clear OC1A on compare match, set at TOP */
    SET_BIT(TCCR1A,7);
    105a:	8f b5       	in	r24, 0x2f	; 47
    105c:	80 68       	ori	r24, 0x80	; 128
    105e:	8f bd       	out	0x2f, r24	; 47
    CLR_BIT(TCCR1A,6);
    1060:	8f b5       	in	r24, 0x2f	; 47
    1062:	8f 7b       	andi	r24, 0xBF	; 191
    1064:	8f bd       	out	0x2f, r24	; 47

    /* Prescaler */
    TCCR1B |= TIMER1_PRESCALER;
    1066:	8e b5       	in	r24, 0x2e	; 46
    1068:	82 60       	ori	r24, 0x02	; 2
    106a:	8e bd       	out	0x2e, r24	; 46

    /* OC1A pin as output */
    DIO_voidSetPinDirection(DIO_u8_PORTD,DIO_u8_PIN5,DIO_u8_OUTPUT); // OC1A
    106c:	83 e0       	ldi	r24, 0x03	; 3
    106e:	65 e0       	ldi	r22, 0x05	; 5
    1070:	41 e0       	ldi	r20, 0x01	; 1
    1072:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
}
    1076:	08 95       	ret

00001078 <Timer1_voidInit_CTC_B>:
    /* Enable OCR1A interrupt */
    SET_BIT(TIMSK,4);
}

void Timer1_voidInit_CTC_B(u16 compareValue)
{
    1078:	0f 93       	push	r16
    107a:	1f 93       	push	r17
    107c:	8c 01       	movw	r16, r24
    Global_Interrupt_Enable();
    107e:	0e 94 29 07 	call	0xe52	; 0xe52 <Global_Interrupt_Enable>

    /* CTC mode with OCR1B */
    CLR_BIT(TCCR1A,0);
    1082:	8f b5       	in	r24, 0x2f	; 47
    1084:	8e 7f       	andi	r24, 0xFE	; 254
    1086:	8f bd       	out	0x2f, r24	; 47
    SET_BIT(TCCR1A,1);
    1088:	8f b5       	in	r24, 0x2f	; 47
    108a:	82 60       	ori	r24, 0x02	; 2
    108c:	8f bd       	out	0x2f, r24	; 47
    CLR_BIT(TCCR1B,3);
    108e:	8e b5       	in	r24, 0x2e	; 46
    1090:	87 7f       	andi	r24, 0xF7	; 247
    1092:	8e bd       	out	0x2e, r24	; 46
    CLR_BIT(TCCR1B,4);
    1094:	8e b5       	in	r24, 0x2e	; 46
    1096:	8f 7e       	andi	r24, 0xEF	; 239
    1098:	8e bd       	out	0x2e, r24	; 46

    OCR1B = compareValue;
    109a:	19 bd       	out	0x29, r17	; 41
    109c:	08 bd       	out	0x28, r16	; 40

    /* Prescaler */
    TCCR1B |= TIMER1_PRESCALER;
    109e:	8e b5       	in	r24, 0x2e	; 46
    10a0:	82 60       	ori	r24, 0x02	; 2
    10a2:	8e bd       	out	0x2e, r24	; 46

    /* Enable OCR1B interrupt */
    SET_BIT(TIMSK,3);
    10a4:	89 b7       	in	r24, 0x39	; 57
    10a6:	88 60       	ori	r24, 0x08	; 8
    10a8:	89 bf       	out	0x39, r24	; 57
}
    10aa:	1f 91       	pop	r17
    10ac:	0f 91       	pop	r16
    10ae:	08 95       	ret

000010b0 <Timer1_voidInit_CTC_A>:
    /* Enable overflow interrupt */
    SET_BIT(TIMSK,2);
}

void Timer1_voidInit_CTC_A(u16 compareValue)
{
    10b0:	0f 93       	push	r16
    10b2:	1f 93       	push	r17
    10b4:	8c 01       	movw	r16, r24
    Global_Interrupt_Enable();
    10b6:	0e 94 29 07 	call	0xe52	; 0xe52 <Global_Interrupt_Enable>

    /* CTC mode with OCR1A */
    CLR_BIT(TCCR1A,0);
    10ba:	8f b5       	in	r24, 0x2f	; 47
    10bc:	8e 7f       	andi	r24, 0xFE	; 254
    10be:	8f bd       	out	0x2f, r24	; 47
    SET_BIT(TCCR1A,1);
    10c0:	8f b5       	in	r24, 0x2f	; 47
    10c2:	82 60       	ori	r24, 0x02	; 2
    10c4:	8f bd       	out	0x2f, r24	; 47
    CLR_BIT(TCCR1B,3);
    10c6:	8e b5       	in	r24, 0x2e	; 46
    10c8:	87 7f       	andi	r24, 0xF7	; 247
    10ca:	8e bd       	out	0x2e, r24	; 46
    CLR_BIT(TCCR1B,4);
    10cc:	8e b5       	in	r24, 0x2e	; 46
    10ce:	8f 7e       	andi	r24, 0xEF	; 239
    10d0:	8e bd       	out	0x2e, r24	; 46

    OCR1A = compareValue;
    10d2:	1b bd       	out	0x2b, r17	; 43
    10d4:	0a bd       	out	0x2a, r16	; 42

    /* Prescaler */
    TCCR1B |= TIMER1_PRESCALER;
    10d6:	8e b5       	in	r24, 0x2e	; 46
    10d8:	82 60       	ori	r24, 0x02	; 2
    10da:	8e bd       	out	0x2e, r24	; 46

    /* Enable OCR1A interrupt */
    SET_BIT(TIMSK,4);
    10dc:	89 b7       	in	r24, 0x39	; 57
    10de:	80 61       	ori	r24, 0x10	; 16
    10e0:	89 bf       	out	0x39, r24	; 57
}
    10e2:	1f 91       	pop	r17
    10e4:	0f 91       	pop	r16
    10e6:	08 95       	ret

000010e8 <Timer1_voidInit_Normal>:
#include "DIO_Interface.h"
#include "GIE_Interface.h"

void Timer1_voidInit_Normal(void)
{
    Global_Interrupt_Enable();
    10e8:	0e 94 29 07 	call	0xe52	; 0xe52 <Global_Interrupt_Enable>

    /* Normal mode */
    CLR_BIT(TCCR1A,0);
    10ec:	8f b5       	in	r24, 0x2f	; 47
    10ee:	8e 7f       	andi	r24, 0xFE	; 254
    10f0:	8f bd       	out	0x2f, r24	; 47
    CLR_BIT(TCCR1A,1);
    10f2:	8f b5       	in	r24, 0x2f	; 47
    10f4:	8d 7f       	andi	r24, 0xFD	; 253
    10f6:	8f bd       	out	0x2f, r24	; 47
    CLR_BIT(TCCR1B,3);
    10f8:	8e b5       	in	r24, 0x2e	; 46
    10fa:	87 7f       	andi	r24, 0xF7	; 247
    10fc:	8e bd       	out	0x2e, r24	; 46
    CLR_BIT(TCCR1B,4);
    10fe:	8e b5       	in	r24, 0x2e	; 46
    1100:	8f 7e       	andi	r24, 0xEF	; 239
    1102:	8e bd       	out	0x2e, r24	; 46

    /* Prescaler */
    TCCR1B |= TIMER1_PRESCALER;
    1104:	8e b5       	in	r24, 0x2e	; 46
    1106:	82 60       	ori	r24, 0x02	; 2
    1108:	8e bd       	out	0x2e, r24	; 46

    /* Enable overflow interrupt */
    SET_BIT(TIMSK,2);
    110a:	89 b7       	in	r24, 0x39	; 57
    110c:	84 60       	ori	r24, 0x04	; 4
    110e:	89 bf       	out	0x39, r24	; 57
}
    1110:	08 95       	ret

00001112 <GET_Key_Number>:
		DIO_voidSetPinDirection(Keypad_PORT,COLS[i],DIO_u8_OUTPUT);
		DIO_voidSetPinValue(Keypad_PORT,COLS[i],DIO_u8_HIGH);
	}
}

u8 GET_Key_Number(void){
    1112:	0f 93       	push	r16
    1114:	1f 93       	push	r17
    1116:	cf 93       	push	r28
    1118:	df 93       	push	r29
    111a:	cc e7       	ldi	r28, 0x7C	; 124
    111c:	d1 e0       	ldi	r29, 0x01	; 1
    111e:	00 e0       	ldi	r16, 0x00	; 0
    1120:	10 e0       	ldi	r17, 0x00	; 0
	for(u8 i = 0;i <4 ; i++){
		DIO_voidSetPinValue(Keypad_PORT,COLS[i],DIO_u8_LOW);
    1122:	81 e0       	ldi	r24, 0x01	; 1
    1124:	68 81       	ld	r22, Y
    1126:	40 e0       	ldi	r20, 0x00	; 0
    1128:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
		for(u8 j = 0 ; j < 4 ; j++){
			u8 state = DIO_u8GetPinValue(Keypad_PORT,ROWS[j]);
    112c:	81 e0       	ldi	r24, 0x01	; 1
    112e:	60 91 78 01 	lds	r22, 0x0178
    1132:	0e 94 f5 05 	call	0xbea	; 0xbea <DIO_u8GetPinValue>
			if(DIO_u8_LOW == state){
    1136:	88 23       	and	r24, r24
    1138:	31 f1       	breq	.+76     	; 0x1186 <GET_Key_Number+0x74>

u8 GET_Key_Number(void){
	for(u8 i = 0;i <4 ; i++){
		DIO_voidSetPinValue(Keypad_PORT,COLS[i],DIO_u8_LOW);
		for(u8 j = 0 ; j < 4 ; j++){
			u8 state = DIO_u8GetPinValue(Keypad_PORT,ROWS[j]);
    113a:	81 e0       	ldi	r24, 0x01	; 1
    113c:	60 91 79 01 	lds	r22, 0x0179
    1140:	0e 94 f5 05 	call	0xbea	; 0xbea <DIO_u8GetPinValue>
			if(DIO_u8_LOW == state){
    1144:	88 23       	and	r24, r24
    1146:	99 f1       	breq	.+102    	; 0x11ae <GET_Key_Number+0x9c>

u8 GET_Key_Number(void){
	for(u8 i = 0;i <4 ; i++){
		DIO_voidSetPinValue(Keypad_PORT,COLS[i],DIO_u8_LOW);
		for(u8 j = 0 ; j < 4 ; j++){
			u8 state = DIO_u8GetPinValue(Keypad_PORT,ROWS[j]);
    1148:	81 e0       	ldi	r24, 0x01	; 1
    114a:	60 91 7a 01 	lds	r22, 0x017A
    114e:	0e 94 f5 05 	call	0xbea	; 0xbea <DIO_u8GetPinValue>
			if(DIO_u8_LOW == state){
    1152:	88 23       	and	r24, r24
    1154:	81 f1       	breq	.+96     	; 0x11b6 <GET_Key_Number+0xa4>

u8 GET_Key_Number(void){
	for(u8 i = 0;i <4 ; i++){
		DIO_voidSetPinValue(Keypad_PORT,COLS[i],DIO_u8_LOW);
		for(u8 j = 0 ; j < 4 ; j++){
			u8 state = DIO_u8GetPinValue(Keypad_PORT,ROWS[j]);
    1156:	81 e0       	ldi	r24, 0x01	; 1
    1158:	60 91 7b 01 	lds	r22, 0x017B
    115c:	0e 94 f5 05 	call	0xbea	; 0xbea <DIO_u8GetPinValue>
			if(DIO_u8_LOW == state){
    1160:	88 23       	and	r24, r24
    1162:	69 f1       	breq	.+90     	; 0x11be <GET_Key_Number+0xac>
				pressed_key = KPD_au8SwitchVal[j][i];
				return j;
			}
		}
		DIO_voidSetPinValue(Keypad_PORT,COLS[i],DIO_u8_HIGH);
    1164:	81 e0       	ldi	r24, 0x01	; 1
    1166:	69 91       	ld	r22, Y+
    1168:	41 e0       	ldi	r20, 0x01	; 1
    116a:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    116e:	0f 5f       	subi	r16, 0xFF	; 255
    1170:	1f 4f       	sbci	r17, 0xFF	; 255
		DIO_voidSetPinValue(Keypad_PORT,COLS[i],DIO_u8_HIGH);
	}
}

u8 GET_Key_Number(void){
	for(u8 i = 0;i <4 ; i++){
    1172:	04 30       	cpi	r16, 0x04	; 4
    1174:	11 05       	cpc	r17, r1
    1176:	a9 f6       	brne	.-86     	; 0x1122 <GET_Key_Number+0x10>
    1178:	9f ef       	ldi	r25, 0xFF	; 255
			}
		}
		DIO_voidSetPinValue(Keypad_PORT,COLS[i],DIO_u8_HIGH);
	}
	return NOT_Pressed;
}
    117a:	89 2f       	mov	r24, r25
    117c:	df 91       	pop	r29
    117e:	cf 91       	pop	r28
    1180:	1f 91       	pop	r17
    1182:	0f 91       	pop	r16
    1184:	08 95       	ret
u8 GET_Key_Number(void){
	for(u8 i = 0;i <4 ; i++){
		DIO_voidSetPinValue(Keypad_PORT,COLS[i],DIO_u8_LOW);
		for(u8 j = 0 ; j < 4 ; j++){
			u8 state = DIO_u8GetPinValue(Keypad_PORT,ROWS[j]);
			if(DIO_u8_LOW == state){
    1186:	e0 e0       	ldi	r30, 0x00	; 0
    1188:	f0 e0       	ldi	r31, 0x00	; 0
    118a:	90 e0       	ldi	r25, 0x00	; 0
				pressed_key = KPD_au8SwitchVal[j][i];
    118c:	ee 0f       	add	r30, r30
    118e:	ff 1f       	adc	r31, r31
    1190:	ee 0f       	add	r30, r30
    1192:	ff 1f       	adc	r31, r31
    1194:	e0 0f       	add	r30, r16
    1196:	f1 1f       	adc	r31, r17
    1198:	e8 59       	subi	r30, 0x98	; 152
    119a:	fe 4f       	sbci	r31, 0xFE	; 254
    119c:	80 81       	ld	r24, Z
    119e:	80 93 80 01 	sts	0x0180, r24
			}
		}
		DIO_voidSetPinValue(Keypad_PORT,COLS[i],DIO_u8_HIGH);
	}
	return NOT_Pressed;
}
    11a2:	89 2f       	mov	r24, r25
    11a4:	df 91       	pop	r29
    11a6:	cf 91       	pop	r28
    11a8:	1f 91       	pop	r17
    11aa:	0f 91       	pop	r16
    11ac:	08 95       	ret
u8 GET_Key_Number(void){
	for(u8 i = 0;i <4 ; i++){
		DIO_voidSetPinValue(Keypad_PORT,COLS[i],DIO_u8_LOW);
		for(u8 j = 0 ; j < 4 ; j++){
			u8 state = DIO_u8GetPinValue(Keypad_PORT,ROWS[j]);
			if(DIO_u8_LOW == state){
    11ae:	e1 e0       	ldi	r30, 0x01	; 1
    11b0:	f0 e0       	ldi	r31, 0x00	; 0
    11b2:	91 e0       	ldi	r25, 0x01	; 1
    11b4:	eb cf       	rjmp	.-42     	; 0x118c <GET_Key_Number+0x7a>
    11b6:	e2 e0       	ldi	r30, 0x02	; 2
    11b8:	f0 e0       	ldi	r31, 0x00	; 0
    11ba:	92 e0       	ldi	r25, 0x02	; 2
    11bc:	e7 cf       	rjmp	.-50     	; 0x118c <GET_Key_Number+0x7a>
    11be:	e3 e0       	ldi	r30, 0x03	; 3
    11c0:	f0 e0       	ldi	r31, 0x00	; 0
    11c2:	93 e0       	ldi	r25, 0x03	; 3
    11c4:	e3 cf       	rjmp	.-58     	; 0x118c <GET_Key_Number+0x7a>

000011c6 <KPD_setup>:
u8 KPD_au8SwitchVal[4][4] = KPD_Array;
u8 ROWS[4]={KPD_ROW0_PIN,KPD_ROW1_PIN,KPD_ROW2_PIN,KPD_ROW3_PIN};
u8 COLS[4]={KPD_COL0_PIN,KPD_COL1_PIN,KPD_COL2_PIN,KPD_COL3_PIN};
u8 pressed_key = NOT_Pressed;
static u8 last_pressed_key = NOT_Pressed;
void KPD_setup(void){
    11c6:	0f 93       	push	r16
    11c8:	1f 93       	push	r17
    11ca:	cf 93       	push	r28
    11cc:	df 93       	push	r29
	pressed_key = NOT_Pressed;
    11ce:	8f ef       	ldi	r24, 0xFF	; 255
    11d0:	80 93 80 01 	sts	0x0180, r24
    11d4:	c8 e7       	ldi	r28, 0x78	; 120
    11d6:	d1 e0       	ldi	r29, 0x01	; 1
    11d8:	0c e7       	ldi	r16, 0x7C	; 124
    11da:	11 e0       	ldi	r17, 0x01	; 1
	for(u8 i = 0; i < 4 ; i++){
		DIO_voidSetPinDirection(Keypad_PORT,ROWS[i],DIO_u8_INPUT);
    11dc:	81 e0       	ldi	r24, 0x01	; 1
    11de:	68 81       	ld	r22, Y
    11e0:	40 e0       	ldi	r20, 0x00	; 0
    11e2:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
		DIO_voidSetPinValue(Keypad_PORT,ROWS[i],DIO_u8_HIGH);
    11e6:	81 e0       	ldi	r24, 0x01	; 1
    11e8:	69 91       	ld	r22, Y+
    11ea:	41 e0       	ldi	r20, 0x01	; 1
    11ec:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
		DIO_voidSetPinDirection(Keypad_PORT,COLS[i],DIO_u8_OUTPUT);
    11f0:	81 e0       	ldi	r24, 0x01	; 1
    11f2:	f8 01       	movw	r30, r16
    11f4:	60 81       	ld	r22, Z
    11f6:	41 e0       	ldi	r20, 0x01	; 1
    11f8:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
		DIO_voidSetPinValue(Keypad_PORT,COLS[i],DIO_u8_HIGH);
    11fc:	81 e0       	ldi	r24, 0x01	; 1
    11fe:	f8 01       	movw	r30, r16
    1200:	61 91       	ld	r22, Z+
    1202:	8f 01       	movw	r16, r30
    1204:	41 e0       	ldi	r20, 0x01	; 1
    1206:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
u8 COLS[4]={KPD_COL0_PIN,KPD_COL1_PIN,KPD_COL2_PIN,KPD_COL3_PIN};
u8 pressed_key = NOT_Pressed;
static u8 last_pressed_key = NOT_Pressed;
void KPD_setup(void){
	pressed_key = NOT_Pressed;
	for(u8 i = 0; i < 4 ; i++){
    120a:	f1 e0       	ldi	r31, 0x01	; 1
    120c:	cc 37       	cpi	r28, 0x7C	; 124
    120e:	df 07       	cpc	r29, r31
    1210:	29 f7       	brne	.-54     	; 0x11dc <KPD_setup+0x16>
		DIO_voidSetPinDirection(Keypad_PORT,ROWS[i],DIO_u8_INPUT);
		DIO_voidSetPinValue(Keypad_PORT,ROWS[i],DIO_u8_HIGH);
		DIO_voidSetPinDirection(Keypad_PORT,COLS[i],DIO_u8_OUTPUT);
		DIO_voidSetPinValue(Keypad_PORT,COLS[i],DIO_u8_HIGH);
	}
}
    1212:	df 91       	pop	r29
    1214:	cf 91       	pop	r28
    1216:	1f 91       	pop	r17
    1218:	0f 91       	pop	r16
    121a:	08 95       	ret

0000121c <GET_Pressed_Time>:
			return NOT_Pressed;
		}
	}

}
u32 GET_Pressed_Time(void){
    121c:	cf 92       	push	r12
    121e:	df 92       	push	r13
    1220:	ef 92       	push	r14
    1222:	ff 92       	push	r15
    1224:	0f 93       	push	r16
    1226:	1f 93       	push	r17
    1228:	cf 93       	push	r28
    122a:	df 93       	push	r29
	KPD_setup();
    122c:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <KPD_setup>
	u8 col = GET_Key_Number();
    1230:	0e 94 89 08 	call	0x1112	; 0x1112 <GET_Key_Number>
    1234:	c8 2e       	mov	r12, r24
    1236:	dd 24       	eor	r13, r13
    1238:	ee 24       	eor	r14, r14
    123a:	ff 24       	eor	r15, r15
    123c:	87 01       	movw	r16, r14
    123e:	88 e7       	ldi	r24, 0x78	; 120
    1240:	91 e0       	ldi	r25, 0x01	; 1
    1242:	c8 0e       	add	r12, r24
    1244:	d9 1e       	adc	r13, r25
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1246:	c8 ec       	ldi	r28, 0xC8	; 200
    1248:	d0 e0       	ldi	r29, 0x00	; 0
	u32 press_time = 0;
	while(DIO_u8_LOW == DIO_u8GetPinValue(Keypad_PORT,ROWS[col])) {
    124a:	81 e0       	ldi	r24, 0x01	; 1
    124c:	d6 01       	movw	r26, r12
    124e:	6c 91       	ld	r22, X
    1250:	0e 94 f5 05 	call	0xbea	; 0xbea <DIO_u8GetPinValue>
    1254:	88 23       	and	r24, r24
    1256:	b9 f4       	brne	.+46     	; 0x1286 <GET_Pressed_Time+0x6a>
    1258:	20 e1       	ldi	r18, 0x10	; 16
    125a:	37 e2       	ldi	r19, 0x27	; 39
    125c:	ce 01       	movw	r24, r28
    125e:	01 97       	sbiw	r24, 0x01	; 1
    1260:	f1 f7       	brne	.-4      	; 0x125e <GET_Pressed_Time+0x42>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1262:	21 50       	subi	r18, 0x01	; 1
    1264:	30 40       	sbci	r19, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1266:	d1 f7       	brne	.-12     	; 0x125c <GET_Pressed_Time+0x40>
		_delay_ms(1000);
		press_time+=1000;
    1268:	88 ee       	ldi	r24, 0xE8	; 232
    126a:	93 e0       	ldi	r25, 0x03	; 3
    126c:	a0 e0       	ldi	r26, 0x00	; 0
    126e:	b0 e0       	ldi	r27, 0x00	; 0
    1270:	e8 0e       	add	r14, r24
    1272:	f9 1e       	adc	r15, r25
    1274:	0a 1f       	adc	r16, r26
    1276:	1b 1f       	adc	r17, r27
}
u32 GET_Pressed_Time(void){
	KPD_setup();
	u8 col = GET_Key_Number();
	u32 press_time = 0;
	while(DIO_u8_LOW == DIO_u8GetPinValue(Keypad_PORT,ROWS[col])) {
    1278:	81 e0       	ldi	r24, 0x01	; 1
    127a:	d6 01       	movw	r26, r12
    127c:	6c 91       	ld	r22, X
    127e:	0e 94 f5 05 	call	0xbea	; 0xbea <DIO_u8GetPinValue>
    1282:	88 23       	and	r24, r24
    1284:	49 f3       	breq	.-46     	; 0x1258 <GET_Pressed_Time+0x3c>
		_delay_ms(1000);
		press_time+=1000;
	}
    return press_time;
}
    1286:	b7 01       	movw	r22, r14
    1288:	c8 01       	movw	r24, r16
    128a:	df 91       	pop	r29
    128c:	cf 91       	pop	r28
    128e:	1f 91       	pop	r17
    1290:	0f 91       	pop	r16
    1292:	ff 90       	pop	r15
    1294:	ef 90       	pop	r14
    1296:	df 90       	pop	r13
    1298:	cf 90       	pop	r12
    129a:	08 95       	ret

0000129c <GET_Pressed_Key>:
	}
	return NOT_Pressed;
}
//---------------------------------------------------------------
u8 GET_Pressed_Key(void){
	KPD_setup();
    129c:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <KPD_setup>
    GET_Key_Number();
    12a0:	0e 94 89 08 	call	0x1112	; 0x1112 <GET_Key_Number>
	if(last_pressed_key == pressed_key){
    12a4:	90 91 81 01 	lds	r25, 0x0181
    12a8:	80 91 80 01 	lds	r24, 0x0180
    12ac:	98 17       	cp	r25, r24
    12ae:	31 f0       	breq	.+12     	; 0x12bc <GET_Pressed_Key+0x20>
		return NOT_Pressed;
	}else{
		if(last_pressed_key == NOT_Pressed){
    12b0:	9f 3f       	cpi	r25, 0xFF	; 255
    12b2:	31 f0       	breq	.+12     	; 0x12c0 <GET_Pressed_Key+0x24>
			last_pressed_key = pressed_key;
			return pressed_key;
		}else {
			last_pressed_key = pressed_key;
    12b4:	80 93 81 01 	sts	0x0181, r24
    12b8:	8f ef       	ldi	r24, 0xFF	; 255
			return NOT_Pressed;
		}
	}

}
    12ba:	08 95       	ret
}
//---------------------------------------------------------------
u8 GET_Pressed_Key(void){
	KPD_setup();
    GET_Key_Number();
	if(last_pressed_key == pressed_key){
    12bc:	8f ef       	ldi	r24, 0xFF	; 255
    12be:	08 95       	ret
		return NOT_Pressed;
	}else{
		if(last_pressed_key == NOT_Pressed){
			last_pressed_key = pressed_key;
    12c0:	80 93 81 01 	sts	0x0181, r24
    12c4:	08 95       	ret

000012c6 <L298_voidMove>:
	Timer1_voidInitPWM(19999, TIMER1_PRESCALER_8);      // ENB  Motor B

}

void L298_voidMove(u8 Copy_u8Direction, u8 Copy_u8SpeedPercent)
{
    12c6:	cf 93       	push	r28
    12c8:	df 93       	push	r29
	u16 duty_motorA = (Copy_u8SpeedPercent * 255) / 100;      // Timer0
    12ca:	c6 2f       	mov	r28, r22
    12cc:	d0 e0       	ldi	r29, 0x00	; 0
	u16 duty_motorB = (Copy_u8SpeedPercent * 19999) / 100;    // Timer1
    switch(Copy_u8Direction)
    12ce:	82 30       	cpi	r24, 0x02	; 2
    12d0:	09 f4       	brne	.+2      	; 0x12d4 <L298_voidMove+0xe>
    12d2:	63 c0       	rjmp	.+198    	; 0x139a <L298_voidMove+0xd4>
    12d4:	83 30       	cpi	r24, 0x03	; 3
    12d6:	28 f1       	brcs	.+74     	; 0x1322 <L298_voidMove+0x5c>
    12d8:	83 30       	cpi	r24, 0x03	; 3
    12da:	09 f4       	brne	.+2      	; 0x12de <L298_voidMove+0x18>
    12dc:	6c c0       	rjmp	.+216    	; 0x13b6 <L298_voidMove+0xf0>
    12de:	84 30       	cpi	r24, 0x04	; 4
    12e0:	09 f4       	brne	.+2      	; 0x12e4 <L298_voidMove+0x1e>
    12e2:	4d c0       	rjmp	.+154    	; 0x137e <L298_voidMove+0xb8>
            DIO_voidSetPinValue(DIO_u8_PORTB, IN3, DIO_u8_LOW);
            DIO_voidSetPinValue(DIO_u8_PORTB, IN4, DIO_u8_LOW);
              break;
    }
    // Apply PWM speed
        Timer0_voidSetDuty(duty_motorA);    // Motor A
    12e4:	9c 2f       	mov	r25, r28
    12e6:	88 27       	eor	r24, r24
    12e8:	8c 1b       	sub	r24, r28
    12ea:	9d 0b       	sbc	r25, r29
    12ec:	64 e6       	ldi	r22, 0x64	; 100
    12ee:	70 e0       	ldi	r23, 0x00	; 0
    12f0:	0e 94 fd 0e 	call	0x1dfa	; 0x1dfa <__divmodhi4>
    12f4:	86 2f       	mov	r24, r22
    12f6:	0e 94 2f 07 	call	0xe5e	; 0xe5e <Timer0_voidSetDuty>
        Timer1_voidSetDuty(TIMER1_CHANNEL_A, duty_motorB); // Motor B
    12fa:	8f e1       	ldi	r24, 0x1F	; 31
    12fc:	9e e4       	ldi	r25, 0x4E	; 78
    12fe:	9c 01       	movw	r18, r24
    1300:	c2 9f       	mul	r28, r18
    1302:	c0 01       	movw	r24, r0
    1304:	c3 9f       	mul	r28, r19
    1306:	90 0d       	add	r25, r0
    1308:	d2 9f       	mul	r29, r18
    130a:	90 0d       	add	r25, r0
    130c:	11 24       	eor	r1, r1
    130e:	64 e6       	ldi	r22, 0x64	; 100
    1310:	70 e0       	ldi	r23, 0x00	; 0
    1312:	0e 94 fd 0e 	call	0x1dfa	; 0x1dfa <__divmodhi4>
    1316:	80 e0       	ldi	r24, 0x00	; 0
    1318:	0e 94 ba 07 	call	0xf74	; 0xf74 <Timer1_voidSetDuty>

}
    131c:	df 91       	pop	r29
    131e:	cf 91       	pop	r28
    1320:	08 95       	ret

void L298_voidMove(u8 Copy_u8Direction, u8 Copy_u8SpeedPercent)
{
	u16 duty_motorA = (Copy_u8SpeedPercent * 255) / 100;      // Timer0
	u16 duty_motorB = (Copy_u8SpeedPercent * 19999) / 100;    // Timer1
    switch(Copy_u8Direction)
    1322:	88 23       	and	r24, r24
    1324:	b9 f0       	breq	.+46     	; 0x1354 <L298_voidMove+0x8e>
    1326:	81 30       	cpi	r24, 0x01	; 1
    1328:	e9 f6       	brne	.-70     	; 0x12e4 <L298_voidMove+0x1e>
            DIO_voidSetPinValue(DIO_u8_PORTB, IN4, DIO_u8_LOW);

            break;

        case MOVE_BACKWARD:
            DIO_voidSetPinValue(DIO_u8_PORTB, IN1, DIO_u8_LOW);
    132a:	81 e0       	ldi	r24, 0x01	; 1
    132c:	64 e0       	ldi	r22, 0x04	; 4
    132e:	40 e0       	ldi	r20, 0x00	; 0
    1330:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
            DIO_voidSetPinValue(DIO_u8_PORTB, IN2, DIO_u8_HIGH);
    1334:	81 e0       	ldi	r24, 0x01	; 1
    1336:	65 e0       	ldi	r22, 0x05	; 5
    1338:	41 e0       	ldi	r20, 0x01	; 1
            DIO_voidSetPinValue(DIO_u8_PORTB, IN4, DIO_u8_LOW);
               break;

        case MOVE_RIGHT:
            DIO_voidSetPinValue(DIO_u8_PORTB, IN1, DIO_u8_HIGH);
            DIO_voidSetPinValue(DIO_u8_PORTB, IN2, DIO_u8_LOW);
    133a:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
            DIO_voidSetPinValue(DIO_u8_PORTB, IN3, DIO_u8_LOW);
    133e:	81 e0       	ldi	r24, 0x01	; 1
    1340:	66 e0       	ldi	r22, 0x06	; 6
    1342:	40 e0       	ldi	r20, 0x00	; 0
    1344:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
            DIO_voidSetPinValue(DIO_u8_PORTB, IN4, DIO_u8_HIGH);
    1348:	81 e0       	ldi	r24, 0x01	; 1
    134a:	67 e0       	ldi	r22, 0x07	; 7
    134c:	41 e0       	ldi	r20, 0x01	; 1
    134e:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    1352:	c8 cf       	rjmp	.-112    	; 0x12e4 <L298_voidMove+0x1e>
	u16 duty_motorA = (Copy_u8SpeedPercent * 255) / 100;      // Timer0
	u16 duty_motorB = (Copy_u8SpeedPercent * 19999) / 100;    // Timer1
    switch(Copy_u8Direction)
    {
        case MOVE_FORWARD:
            DIO_voidSetPinValue(DIO_u8_PORTB, IN1, DIO_u8_HIGH);
    1354:	81 e0       	ldi	r24, 0x01	; 1
    1356:	64 e0       	ldi	r22, 0x04	; 4
    1358:	41 e0       	ldi	r20, 0x01	; 1
    135a:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
            DIO_voidSetPinValue(DIO_u8_PORTB, IN2, DIO_u8_LOW);
    135e:	81 e0       	ldi	r24, 0x01	; 1
    1360:	65 e0       	ldi	r22, 0x05	; 5
    1362:	40 e0       	ldi	r20, 0x00	; 0
    1364:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
            DIO_voidSetPinValue(DIO_u8_PORTB, IN3, DIO_u8_HIGH);
    1368:	81 e0       	ldi	r24, 0x01	; 1
    136a:	66 e0       	ldi	r22, 0x06	; 6
    136c:	41 e0       	ldi	r20, 0x01	; 1
              break;

        case MOVE_STOP:
            DIO_voidSetPinValue(DIO_u8_PORTB, IN1, DIO_u8_LOW);
            DIO_voidSetPinValue(DIO_u8_PORTB, IN2, DIO_u8_LOW);
            DIO_voidSetPinValue(DIO_u8_PORTB, IN3, DIO_u8_LOW);
    136e:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
            DIO_voidSetPinValue(DIO_u8_PORTB, IN4, DIO_u8_LOW);
    1372:	81 e0       	ldi	r24, 0x01	; 1
    1374:	67 e0       	ldi	r22, 0x07	; 7
    1376:	40 e0       	ldi	r20, 0x00	; 0
    1378:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    137c:	b3 cf       	rjmp	.-154    	; 0x12e4 <L298_voidMove+0x1e>
            DIO_voidSetPinValue(DIO_u8_PORTB, IN3, DIO_u8_LOW);
            DIO_voidSetPinValue(DIO_u8_PORTB, IN4, DIO_u8_HIGH);
              break;

        case MOVE_STOP:
            DIO_voidSetPinValue(DIO_u8_PORTB, IN1, DIO_u8_LOW);
    137e:	81 e0       	ldi	r24, 0x01	; 1
    1380:	64 e0       	ldi	r22, 0x04	; 4
    1382:	40 e0       	ldi	r20, 0x00	; 0
    1384:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
            DIO_voidSetPinValue(DIO_u8_PORTB, IN2, DIO_u8_LOW);
    1388:	81 e0       	ldi	r24, 0x01	; 1
    138a:	65 e0       	ldi	r22, 0x05	; 5
    138c:	40 e0       	ldi	r20, 0x00	; 0
    138e:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
            DIO_voidSetPinValue(DIO_u8_PORTB, IN3, DIO_u8_LOW);
    1392:	81 e0       	ldi	r24, 0x01	; 1
    1394:	66 e0       	ldi	r22, 0x06	; 6
    1396:	40 e0       	ldi	r20, 0x00	; 0
    1398:	ea cf       	rjmp	.-44     	; 0x136e <L298_voidMove+0xa8>
            DIO_voidSetPinValue(DIO_u8_PORTB, IN3, DIO_u8_LOW);
            DIO_voidSetPinValue(DIO_u8_PORTB, IN4, DIO_u8_HIGH);
             break;

        case MOVE_LEFT:
            DIO_voidSetPinValue(DIO_u8_PORTB, IN1, DIO_u8_LOW);
    139a:	81 e0       	ldi	r24, 0x01	; 1
    139c:	64 e0       	ldi	r22, 0x04	; 4
    139e:	40 e0       	ldi	r20, 0x00	; 0
    13a0:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
            DIO_voidSetPinValue(DIO_u8_PORTB, IN2, DIO_u8_HIGH);
    13a4:	81 e0       	ldi	r24, 0x01	; 1
    13a6:	65 e0       	ldi	r22, 0x05	; 5
    13a8:	41 e0       	ldi	r20, 0x01	; 1
    13aa:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
            DIO_voidSetPinValue(DIO_u8_PORTB, IN3, DIO_u8_HIGH);
    13ae:	81 e0       	ldi	r24, 0x01	; 1
    13b0:	66 e0       	ldi	r22, 0x06	; 6
    13b2:	41 e0       	ldi	r20, 0x01	; 1
    13b4:	dc cf       	rjmp	.-72     	; 0x136e <L298_voidMove+0xa8>
            DIO_voidSetPinValue(DIO_u8_PORTB, IN4, DIO_u8_LOW);
               break;

        case MOVE_RIGHT:
            DIO_voidSetPinValue(DIO_u8_PORTB, IN1, DIO_u8_HIGH);
    13b6:	81 e0       	ldi	r24, 0x01	; 1
    13b8:	64 e0       	ldi	r22, 0x04	; 4
    13ba:	41 e0       	ldi	r20, 0x01	; 1
    13bc:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
            DIO_voidSetPinValue(DIO_u8_PORTB, IN2, DIO_u8_LOW);
    13c0:	81 e0       	ldi	r24, 0x01	; 1
    13c2:	65 e0       	ldi	r22, 0x05	; 5
    13c4:	40 e0       	ldi	r20, 0x00	; 0
    13c6:	b9 cf       	rjmp	.-142    	; 0x133a <L298_voidMove+0x74>

000013c8 <L298_voidInit>:


void L298_voidInit(void)
{
    // Outputs
    DIO_voidSetPinDirection(DIO_u8_PORTB, IN1, DIO_u8_OUTPUT);
    13c8:	81 e0       	ldi	r24, 0x01	; 1
    13ca:	64 e0       	ldi	r22, 0x04	; 4
    13cc:	41 e0       	ldi	r20, 0x01	; 1
    13ce:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(DIO_u8_PORTB, IN2, DIO_u8_OUTPUT);
    13d2:	81 e0       	ldi	r24, 0x01	; 1
    13d4:	65 e0       	ldi	r22, 0x05	; 5
    13d6:	41 e0       	ldi	r20, 0x01	; 1
    13d8:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(DIO_u8_PORTB, IN3, DIO_u8_OUTPUT);
    13dc:	81 e0       	ldi	r24, 0x01	; 1
    13de:	66 e0       	ldi	r22, 0x06	; 6
    13e0:	41 e0       	ldi	r20, 0x01	; 1
    13e2:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(DIO_u8_PORTB, IN4, DIO_u8_OUTPUT);
    13e6:	81 e0       	ldi	r24, 0x01	; 1
    13e8:	67 e0       	ldi	r22, 0x07	; 7
    13ea:	41 e0       	ldi	r20, 0x01	; 1
    13ec:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>

    DIO_voidSetPinDirection(DIO_u8_PORTB, ENA, DIO_u8_OUTPUT);
    13f0:	81 e0       	ldi	r24, 0x01	; 1
    13f2:	63 e0       	ldi	r22, 0x03	; 3
    13f4:	41 e0       	ldi	r20, 0x01	; 1
    13f6:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(DIO_u8_PORTB, ENB, DIO_u8_OUTPUT);
    13fa:	81 e0       	ldi	r24, 0x01	; 1
    13fc:	65 e0       	ldi	r22, 0x05	; 5
    13fe:	41 e0       	ldi	r20, 0x01	; 1
    1400:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
    Timer0_voidInit_FastPWM();                          // ENA  Motor A
    1404:	0e 94 31 07 	call	0xe62	; 0xe62 <Timer0_voidInit_FastPWM>
	Timer1_voidInitPWM(19999, TIMER1_PRESCALER_8);      // ENB  Motor B
    1408:	8f e1       	ldi	r24, 0x1F	; 31
    140a:	9e e4       	ldi	r25, 0x4E	; 78
    140c:	62 e0       	ldi	r22, 0x02	; 2
    140e:	0e 94 c5 07 	call	0xf8a	; 0xf8a <Timer1_voidInitPWM>

}
    1412:	08 95       	ret

00001414 <LCD_Command>:
}

void LCD_Command( unsigned char cmnd )
{

	PORTC &= ~ (1<<RS);		/* RS=0, command reg. */
    1414:	a8 98       	cbi	0x15, 0	; 21
	PORTC &= ~ (1<<1);     /*RW -> 0 Writing */
    1416:	a9 98       	cbi	0x15, 1	; 21
	LCD_Port = (LCD_Port & 0x0F) | (cmnd & 0xF0); /* sending upper nibble */
    1418:	98 b3       	in	r25, 0x18	; 24
    141a:	28 2f       	mov	r18, r24
    141c:	20 7f       	andi	r18, 0xF0	; 240
    141e:	9f 70       	andi	r25, 0x0F	; 15
    1420:	29 2b       	or	r18, r25
    1422:	28 bb       	out	0x18, r18	; 24

	PORTC |= (1<<EN);		/* Enable pulse */
    1424:	aa 9a       	sbi	0x15, 2	; 21
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1426:	22 e0       	ldi	r18, 0x02	; 2
    1428:	92 2f       	mov	r25, r18
    142a:	9a 95       	dec	r25
    142c:	f1 f7       	brne	.-4      	; 0x142a <LCD_Command+0x16>
	_delay_us(1);
	PORTC &= ~ (1<<EN);
    142e:	aa 98       	cbi	0x15, 2	; 21
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1430:	e0 e9       	ldi	r30, 0x90	; 144
    1432:	f1 e0       	ldi	r31, 0x01	; 1
    1434:	31 97       	sbiw	r30, 0x01	; 1
    1436:	f1 f7       	brne	.-4      	; 0x1434 <LCD_Command+0x20>

	_delay_us(200);

	LCD_Port = (LCD_Port & 0x0F) | (cmnd << 4);  /* sending lower nibble */
    1438:	98 b3       	in	r25, 0x18	; 24
    143a:	82 95       	swap	r24
    143c:	80 7f       	andi	r24, 0xF0	; 240
    143e:	9f 70       	andi	r25, 0x0F	; 15
    1440:	98 2b       	or	r25, r24
    1442:	98 bb       	out	0x18, r25	; 24
	PORTC |= (1<<EN);
    1444:	aa 9a       	sbi	0x15, 2	; 21
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1446:	2a 95       	dec	r18
    1448:	f1 f7       	brne	.-4      	; 0x1446 <LCD_Command+0x32>
	_delay_us(1);
	PORTC &= ~ (1<<EN);
    144a:	aa 98       	cbi	0x15, 2	; 21
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    144c:	80 ea       	ldi	r24, 0xA0	; 160
    144e:	9f e0       	ldi	r25, 0x0F	; 15
    1450:	01 97       	sbiw	r24, 0x01	; 1
    1452:	f1 f7       	brne	.-4      	; 0x1450 <LCD_Command+0x3c>
	_delay_ms(2);
}
    1454:	08 95       	ret

00001456 <LCD_Char>:

void LCD_Char( unsigned char data )
{

	PORTC |= (1<<RS);		/* RS=1, data reg. */
    1456:	a8 9a       	sbi	0x15, 0	; 21
	PORTC &=~ (1<<1);
    1458:	a9 98       	cbi	0x15, 1	; 21
	///0X1111
	///make to store only first 4 bits
	LCD_Port = (LCD_Port & 0x0F) | (data & 0xF0); /* sending upper nibble */
    145a:	98 b3       	in	r25, 0x18	; 24
    145c:	28 2f       	mov	r18, r24
    145e:	20 7f       	andi	r18, 0xF0	; 240
    1460:	9f 70       	andi	r25, 0x0F	; 15
    1462:	29 2b       	or	r18, r25
    1464:	28 bb       	out	0x18, r18	; 24

	PORTC|= (1<<EN);
    1466:	aa 9a       	sbi	0x15, 2	; 21
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1468:	22 e0       	ldi	r18, 0x02	; 2
    146a:	92 2f       	mov	r25, r18
    146c:	9a 95       	dec	r25
    146e:	f1 f7       	brne	.-4      	; 0x146c <LCD_Char+0x16>

	_delay_us(1
	);
	PORTC &= ~ (1<<EN);
    1470:	aa 98       	cbi	0x15, 2	; 21
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1472:	e0 e9       	ldi	r30, 0x90	; 144
    1474:	f1 e0       	ldi	r31, 0x01	; 1
    1476:	31 97       	sbiw	r30, 0x01	; 1
    1478:	f1 f7       	brne	.-4      	; 0x1476 <LCD_Char+0x20>

	_delay_us(200);

	LCD_Port = (LCD_Port & 0x0F) | (data << 4); /* sending lower nibble */
    147a:	98 b3       	in	r25, 0x18	; 24
    147c:	82 95       	swap	r24
    147e:	80 7f       	andi	r24, 0xF0	; 240
    1480:	9f 70       	andi	r25, 0x0F	; 15
    1482:	98 2b       	or	r25, r24
    1484:	98 bb       	out	0x18, r25	; 24
	PORTC |= (1<<EN);
    1486:	aa 9a       	sbi	0x15, 2	; 21
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1488:	2a 95       	dec	r18
    148a:	f1 f7       	brne	.-4      	; 0x1488 <LCD_Char+0x32>
	_delay_us(1);
	PORTC &= ~ (1<<EN);
    148c:	aa 98       	cbi	0x15, 2	; 21
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    148e:	80 ea       	ldi	r24, 0xA0	; 160
    1490:	9f e0       	ldi	r25, 0x0F	; 15
    1492:	01 97       	sbiw	r24, 0x01	; 1
    1494:	f1 f7       	brne	.-4      	; 0x1492 <LCD_Char+0x3c>
	_delay_ms(2);
}
    1496:	08 95       	ret

00001498 <LCD_vidWriteNumber_4bits>:
        LCD_vidWriteCharctr(buffer[i]);
    }
}

void LCD_vidWriteNumber_4bits(u16 Copy_u16Number)
{
    1498:	ef 92       	push	r14
    149a:	ff 92       	push	r15
    149c:	1f 93       	push	r17
    149e:	df 93       	push	r29
    14a0:	cf 93       	push	r28
    14a2:	cd b7       	in	r28, 0x3d	; 61
    14a4:	de b7       	in	r29, 0x3e	; 62
    14a6:	2a 97       	sbiw	r28, 0x0a	; 10
    14a8:	0f b6       	in	r0, 0x3f	; 63
    14aa:	f8 94       	cli
    14ac:	de bf       	out	0x3e, r29	; 62
    14ae:	0f be       	out	0x3f, r0	; 63
    14b0:	cd bf       	out	0x3d, r28	; 61
    14b2:	9c 01       	movw	r18, r24
    char buffer[10];
    u8 i = 0;

    if (Copy_u16Number == 0)
    14b4:	00 97       	sbiw	r24, 0x00	; 0
    14b6:	81 f1       	breq	.+96     	; 0x1518 <LCD_vidWriteNumber_4bits+0x80>
    {
        LCD_Char('0');
        return;
    14b8:	10 e0       	ldi	r17, 0x00	; 0
    14ba:	7e 01       	movw	r14, r28
    14bc:	08 94       	sec
    14be:	e1 1c       	adc	r14, r1
    14c0:	f1 1c       	adc	r15, r1
    }

    while (Copy_u16Number > 0)
    {
        buffer[i] = (Copy_u16Number % 10) + '0';
    14c2:	f7 01       	movw	r30, r14
    14c4:	e1 0f       	add	r30, r17
    14c6:	f1 1d       	adc	r31, r1
    14c8:	c9 01       	movw	r24, r18
    14ca:	6a e0       	ldi	r22, 0x0A	; 10
    14cc:	70 e0       	ldi	r23, 0x00	; 0
    14ce:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <__udivmodhi4>
    14d2:	80 5d       	subi	r24, 0xD0	; 208
    14d4:	80 83       	st	Z, r24
        Copy_u16Number /= 10;
    14d6:	c9 01       	movw	r24, r18
    14d8:	6a e0       	ldi	r22, 0x0A	; 10
    14da:	70 e0       	ldi	r23, 0x00	; 0
    14dc:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <__udivmodhi4>
    14e0:	9b 01       	movw	r18, r22
        i++;
    14e2:	1f 5f       	subi	r17, 0xFF	; 255
    {
        LCD_Char('0');
        return;
    }

    while (Copy_u16Number > 0)
    14e4:	61 15       	cp	r22, r1
    14e6:	71 05       	cpc	r23, r1
    14e8:	61 f7       	brne	.-40     	; 0x14c2 <LCD_vidWriteNumber_4bits+0x2a>
        buffer[i] = (Copy_u16Number % 10) + '0';
        Copy_u16Number /= 10;
        i++;
    }

    while (i > 0)
    14ea:	11 23       	and	r17, r17
    14ec:	49 f0       	breq	.+18     	; 0x1500 <LCD_vidWriteNumber_4bits+0x68>
    {
        i--;
    14ee:	11 50       	subi	r17, 0x01	; 1
        LCD_Char(buffer[i]);
    14f0:	f7 01       	movw	r30, r14
    14f2:	e1 0f       	add	r30, r17
    14f4:	f1 1d       	adc	r31, r1
    14f6:	80 81       	ld	r24, Z
    14f8:	0e 94 2b 0a 	call	0x1456	; 0x1456 <LCD_Char>
        buffer[i] = (Copy_u16Number % 10) + '0';
        Copy_u16Number /= 10;
        i++;
    }

    while (i > 0)
    14fc:	11 23       	and	r17, r17
    14fe:	b9 f7       	brne	.-18     	; 0x14ee <LCD_vidWriteNumber_4bits+0x56>
    {
        i--;
        LCD_Char(buffer[i]);
    }
}
    1500:	2a 96       	adiw	r28, 0x0a	; 10
    1502:	0f b6       	in	r0, 0x3f	; 63
    1504:	f8 94       	cli
    1506:	de bf       	out	0x3e, r29	; 62
    1508:	0f be       	out	0x3f, r0	; 63
    150a:	cd bf       	out	0x3d, r28	; 61
    150c:	cf 91       	pop	r28
    150e:	df 91       	pop	r29
    1510:	1f 91       	pop	r17
    1512:	ff 90       	pop	r15
    1514:	ef 90       	pop	r14
    1516:	08 95       	ret
    char buffer[10];
    u8 i = 0;

    if (Copy_u16Number == 0)
    {
        LCD_Char('0');
    1518:	80 e3       	ldi	r24, 0x30	; 48
    151a:	0e 94 2b 0a 	call	0x1456	; 0x1456 <LCD_Char>
    151e:	f0 cf       	rjmp	.-32     	; 0x1500 <LCD_vidWriteNumber_4bits+0x68>

00001520 <LCD_String>:
	_delay_ms(2);

}

void LCD_String (char *str)		/* Send string to LCD function */
{
    1520:	cf 93       	push	r28
    1522:	df 93       	push	r29
    1524:	fc 01       	movw	r30, r24
	int i;
	for(i=0;str[i]!=0;i++)		/* Send each char of string till the NULL */
    1526:	80 81       	ld	r24, Z
    1528:	88 23       	and	r24, r24
    152a:	39 f0       	breq	.+14     	; 0x153a <LCD_String+0x1a>
    152c:	ef 01       	movw	r28, r30
	{
		LCD_Char (str[i]);
    152e:	0e 94 2b 0a 	call	0x1456	; 0x1456 <LCD_Char>
}

void LCD_String (char *str)		/* Send string to LCD function */
{
	int i;
	for(i=0;str[i]!=0;i++)		/* Send each char of string till the NULL */
    1532:	89 81       	ldd	r24, Y+1	; 0x01
    1534:	21 96       	adiw	r28, 0x01	; 1
    1536:	88 23       	and	r24, r24
    1538:	d1 f7       	brne	.-12     	; 0x152e <LCD_String+0xe>
	{
		LCD_Char (str[i]);
	}
}
    153a:	df 91       	pop	r29
    153c:	cf 91       	pop	r28
    153e:	08 95       	ret

00001540 <LCD_String_xy>:

void LCD_String_xy (char row, char pos, char *str)	/* Send string to LCD with xy position */
{
    1540:	cf 93       	push	r28
    1542:	df 93       	push	r29
    1544:	ea 01       	movw	r28, r20
	if (row == 0 && pos<16)
    1546:	88 23       	and	r24, r24
    1548:	41 f4       	brne	.+16     	; 0x155a <LCD_String_xy+0x1a>
    154a:	60 31       	cpi	r22, 0x10	; 16
    154c:	a8 f0       	brcs	.+42     	; 0x1578 <LCD_String_xy+0x38>
		LCD_Command((pos & 0x0F)|0x80);	/* Command of first row and required position<16 */
	else if (row == 1 && pos<16)
		LCD_Command((pos & 0x0F)|0xC0);	/* Command of first row and required position<16 */
	LCD_String(str);		/* Call LCD string function */
    154e:	ce 01       	movw	r24, r28
    1550:	0e 94 90 0a 	call	0x1520	; 0x1520 <LCD_String>
}
    1554:	df 91       	pop	r29
    1556:	cf 91       	pop	r28
    1558:	08 95       	ret

void LCD_String_xy (char row, char pos, char *str)	/* Send string to LCD with xy position */
{
	if (row == 0 && pos<16)
		LCD_Command((pos & 0x0F)|0x80);	/* Command of first row and required position<16 */
	else if (row == 1 && pos<16)
    155a:	81 30       	cpi	r24, 0x01	; 1
    155c:	c1 f7       	brne	.-16     	; 0x154e <LCD_String_xy+0xe>
    155e:	60 31       	cpi	r22, 0x10	; 16
    1560:	b0 f7       	brcc	.-20     	; 0x154e <LCD_String_xy+0xe>
		LCD_Command((pos & 0x0F)|0xC0);	/* Command of first row and required position<16 */
    1562:	6f 70       	andi	r22, 0x0F	; 15
    1564:	86 2f       	mov	r24, r22
    1566:	80 6c       	ori	r24, 0xC0	; 192
    1568:	0e 94 0a 0a 	call	0x1414	; 0x1414 <LCD_Command>
	LCD_String(str);		/* Call LCD string function */
    156c:	ce 01       	movw	r24, r28
    156e:	0e 94 90 0a 	call	0x1520	; 0x1520 <LCD_String>
}
    1572:	df 91       	pop	r29
    1574:	cf 91       	pop	r28
    1576:	08 95       	ret
}

void LCD_String_xy (char row, char pos, char *str)	/* Send string to LCD with xy position */
{
	if (row == 0 && pos<16)
		LCD_Command((pos & 0x0F)|0x80);	/* Command of first row and required position<16 */
    1578:	6f 70       	andi	r22, 0x0F	; 15
    157a:	86 2f       	mov	r24, r22
    157c:	80 68       	ori	r24, 0x80	; 128
    157e:	0e 94 0a 0a 	call	0x1414	; 0x1414 <LCD_Command>
	else if (row == 1 && pos<16)
		LCD_Command((pos & 0x0F)|0xC0);	/* Command of first row and required position<16 */
	LCD_String(str);		/* Call LCD string function */
    1582:	ce 01       	movw	r24, r28
    1584:	0e 94 90 0a 	call	0x1520	; 0x1520 <LCD_String>
}
    1588:	df 91       	pop	r29
    158a:	cf 91       	pop	r28
    158c:	08 95       	ret

0000158e <LCD_Clear>:

void LCD_Clear()
{
	LCD_Command (0x01);		/* Clear display */
    158e:	81 e0       	ldi	r24, 0x01	; 1
    1590:	0e 94 0a 0a 	call	0x1414	; 0x1414 <LCD_Command>
    1594:	80 ea       	ldi	r24, 0xA0	; 160
    1596:	9f e0       	ldi	r25, 0x0F	; 15
    1598:	01 97       	sbiw	r24, 0x01	; 1
    159a:	f1 f7       	brne	.-4      	; 0x1598 <LCD_Clear+0xa>
	_delay_ms(2);
	LCD_Command (0x80);		/* Cursor at home position */
    159c:	80 e8       	ldi	r24, 0x80	; 128
    159e:	0e 94 0a 0a 	call	0x1414	; 0x1414 <LCD_Command>
}
    15a2:	08 95       	ret

000015a4 <LCD_Init>:
}

void LCD_Init (void)			/* LCD Initialize function */
{

	DIO_voidSetPinDirection(DIO_u8_PORTC, 0, DIO_u8_OUTPUT); // RS
    15a4:	82 e0       	ldi	r24, 0x02	; 2
    15a6:	60 e0       	ldi	r22, 0x00	; 0
    15a8:	41 e0       	ldi	r20, 0x01	; 1
    15aa:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_u8_PORTC, 1, DIO_u8_OUTPUT); // RW
    15ae:	82 e0       	ldi	r24, 0x02	; 2
    15b0:	61 e0       	ldi	r22, 0x01	; 1
    15b2:	41 e0       	ldi	r20, 0x01	; 1
    15b4:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_u8_PORTC, 2, DIO_u8_OUTPUT); // E
    15b8:	82 e0       	ldi	r24, 0x02	; 2
    15ba:	62 e0       	ldi	r22, 0x02	; 2
    15bc:	41 e0       	ldi	r20, 0x01	; 1
    15be:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>

	DIO_voidSetPinDirection(DIO_u8_PORTB, 4, DIO_u8_OUTPUT); // D4
    15c2:	81 e0       	ldi	r24, 0x01	; 1
    15c4:	64 e0       	ldi	r22, 0x04	; 4
    15c6:	41 e0       	ldi	r20, 0x01	; 1
    15c8:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_u8_PORTB, 5, DIO_u8_OUTPUT); // D5
    15cc:	81 e0       	ldi	r24, 0x01	; 1
    15ce:	65 e0       	ldi	r22, 0x05	; 5
    15d0:	41 e0       	ldi	r20, 0x01	; 1
    15d2:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_u8_PORTB, 6, DIO_u8_OUTPUT); // D6
    15d6:	81 e0       	ldi	r24, 0x01	; 1
    15d8:	66 e0       	ldi	r22, 0x06	; 6
    15da:	41 e0       	ldi	r20, 0x01	; 1
    15dc:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_u8_PORTB, 7, DIO_u8_OUTPUT); // D7
    15e0:	81 e0       	ldi	r24, 0x01	; 1
    15e2:	67 e0       	ldi	r22, 0x07	; 7
    15e4:	41 e0       	ldi	r20, 0x01	; 1
    15e6:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
    15ea:	24 ef       	ldi	r18, 0xF4	; 244
    15ec:	31 e0       	ldi	r19, 0x01	; 1
    15ee:	48 ec       	ldi	r20, 0xC8	; 200
    15f0:	50 e0       	ldi	r21, 0x00	; 0
    15f2:	ca 01       	movw	r24, r20
    15f4:	01 97       	sbiw	r24, 0x01	; 1
    15f6:	f1 f7       	brne	.-4      	; 0x15f4 <LCD_Init+0x50>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    15f8:	21 50       	subi	r18, 0x01	; 1
    15fa:	30 40       	sbci	r19, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    15fc:	d1 f7       	brne	.-12     	; 0x15f2 <LCD_Init+0x4e>

	_delay_ms(50);

	LCD_Command(0x33);
    15fe:	83 e3       	ldi	r24, 0x33	; 51
    1600:	0e 94 0a 0a 	call	0x1414	; 0x1414 <LCD_Command>
	LCD_Command(0x32);
    1604:	82 e3       	ldi	r24, 0x32	; 50
    1606:	0e 94 0a 0a 	call	0x1414	; 0x1414 <LCD_Command>
	LCD_Command(0x28);
    160a:	88 e2       	ldi	r24, 0x28	; 40
    160c:	0e 94 0a 0a 	call	0x1414	; 0x1414 <LCD_Command>
	LCD_Command(0x0C);
    1610:	8c e0       	ldi	r24, 0x0C	; 12
    1612:	0e 94 0a 0a 	call	0x1414	; 0x1414 <LCD_Command>
	LCD_Command(0x06);
    1616:	86 e0       	ldi	r24, 0x06	; 6
    1618:	0e 94 0a 0a 	call	0x1414	; 0x1414 <LCD_Command>
	LCD_Command(0x01);
    161c:	81 e0       	ldi	r24, 0x01	; 1
    161e:	0e 94 0a 0a 	call	0x1414	; 0x1414 <LCD_Command>
    1622:	80 ea       	ldi	r24, 0xA0	; 160
    1624:	9f e0       	ldi	r25, 0x0F	; 15
    1626:	01 97       	sbiw	r24, 0x01	; 1
    1628:	f1 f7       	brne	.-4      	; 0x1626 <LCD_Init+0x82>
	_delay_ms(2);

}
    162a:	08 95       	ret

0000162c <LCD_vidInit_4bits>:



void LCD_vidInit_4bits(void)
{
	DIO_voidSetPortDirection(DIO_u8_PORTD,0XFF);
    162c:	83 e0       	ldi	r24, 0x03	; 3
    162e:	6f ef       	ldi	r22, 0xFF	; 255
    1630:	0e 94 d3 05 	call	0xba6	; 0xba6 <DIO_voidSetPortDirection>
	DIO_voidSetPinDirection(DIO_u8_PORTC,0,DIO_u8_OUTPUT);
    1634:	82 e0       	ldi	r24, 0x02	; 2
    1636:	60 e0       	ldi	r22, 0x00	; 0
    1638:	41 e0       	ldi	r20, 0x01	; 1
    163a:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_u8_PORTC,1,DIO_u8_OUTPUT);
    163e:	82 e0       	ldi	r24, 0x02	; 2
    1640:	61 e0       	ldi	r22, 0x01	; 1
    1642:	41 e0       	ldi	r20, 0x01	; 1
    1644:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_u8_PORTC,2,DIO_u8_OUTPUT);
    1648:	82 e0       	ldi	r24, 0x02	; 2
    164a:	62 e0       	ldi	r22, 0x02	; 2
    164c:	41 e0       	ldi	r20, 0x01	; 1
    164e:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
    1652:	20 e9       	ldi	r18, 0x90	; 144
    1654:	31 e0       	ldi	r19, 0x01	; 1
    1656:	48 ec       	ldi	r20, 0xC8	; 200
    1658:	50 e0       	ldi	r21, 0x00	; 0
    165a:	ca 01       	movw	r24, r20
    165c:	01 97       	sbiw	r24, 0x01	; 1
    165e:	f1 f7       	brne	.-4      	; 0x165c <LCD_vidInit_4bits+0x30>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1660:	21 50       	subi	r18, 0x01	; 1
    1662:	30 40       	sbci	r19, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1664:	d1 f7       	brne	.-12     	; 0x165a <LCD_vidInit_4bits+0x2e>
	_delay_ms(40);
	LCD_Command(0x02);		/* send for 4 bit initialization of LCD  */
    1666:	82 e0       	ldi	r24, 0x02	; 2
    1668:	0e 94 0a 0a 	call	0x1414	; 0x1414 <LCD_Command>
	LCD_Command(0x28);              /* 2 line, 5*7 matrix in 4-bit mode */
    166c:	88 e2       	ldi	r24, 0x28	; 40
    166e:	0e 94 0a 0a 	call	0x1414	; 0x1414 <LCD_Command>
	LCD_Command(0x0c);              /* Display on cursor off*/
    1672:	8c e0       	ldi	r24, 0x0C	; 12
    1674:	0e 94 0a 0a 	call	0x1414	; 0x1414 <LCD_Command>
	LCD_Command(0x06);              /* Increment cursor (shift cursor to right)*/
    1678:	86 e0       	ldi	r24, 0x06	; 6
    167a:	0e 94 0a 0a 	call	0x1414	; 0x1414 <LCD_Command>
	LCD_Command(0x01);              /* Clear display screen*/
    167e:	81 e0       	ldi	r24, 0x01	; 1
    1680:	0e 94 0a 0a 	call	0x1414	; 0x1414 <LCD_Command>
    1684:	80 ea       	ldi	r24, 0xA0	; 160
    1686:	9f e0       	ldi	r25, 0x0F	; 15
    1688:	01 97       	sbiw	r24, 0x01	; 1
    168a:	f1 f7       	brne	.-4      	; 0x1688 <LCD_vidInit_4bits+0x5c>
	_delay_ms(2);


}
    168c:	08 95       	ret

0000168e <LCD_vidSendCommand_4_Bits>:
	DIO_voidSetPinValue(LCD_CONTROL_PORT,LCD_E_PIN, DIO_u8_HIGH);
	_delay_ms(2);
	DIO_voidSetPinValue(LCD_CONTROL_PORT,LCD_E_PIN, DIO_u8_LOW);

}
void LCD_vidSendCommand_4_Bits(uint8_t u8CmdCpy) {
    168e:	ef 92       	push	r14
    1690:	ff 92       	push	r15
    1692:	0f 93       	push	r16
    1694:	1f 93       	push	r17
    1696:	f8 2e       	mov	r15, r24


	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_RS_PIN, DIO_u8_LOW);
    1698:	82 e0       	ldi	r24, 0x02	; 2
    169a:	60 e0       	ldi	r22, 0x00	; 0
    169c:	40 e0       	ldi	r20, 0x00	; 0
    169e:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_RW_PIN, DIO_u8_LOW);
    16a2:	82 e0       	ldi	r24, 0x02	; 2
    16a4:	61 e0       	ldi	r22, 0x01	; 1
    16a6:	40 e0       	ldi	r20, 0x00	; 0
    16a8:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>

	LCD_Port = (LCD_Port & 0x0F) | (u8CmdCpy & 0xF0); /* sending upper nibble */
    16ac:	88 b3       	in	r24, 0x18	; 24
    16ae:	9f 2d       	mov	r25, r15
    16b0:	90 7f       	andi	r25, 0xF0	; 240
    16b2:	8f 70       	andi	r24, 0x0F	; 15
    16b4:	98 2b       	or	r25, r24
    16b6:	98 bb       	out	0x18, r25	; 24

	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_E_PIN, DIO_u8_HIGH);
    16b8:	82 e0       	ldi	r24, 0x02	; 2
    16ba:	62 e0       	ldi	r22, 0x02	; 2
    16bc:	41 e0       	ldi	r20, 0x01	; 1
    16be:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    16c2:	22 e0       	ldi	r18, 0x02	; 2
    16c4:	e2 2e       	mov	r14, r18
    16c6:	8e 2d       	mov	r24, r14
    16c8:	8a 95       	dec	r24
    16ca:	f1 f7       	brne	.-4      	; 0x16c8 <LCD_vidSendCommand_4_Bits+0x3a>
	_delay_us(1);
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_E_PIN, DIO_u8_LOW);
    16cc:	82 e0       	ldi	r24, 0x02	; 2
    16ce:	62 e0       	ldi	r22, 0x02	; 2
    16d0:	40 e0       	ldi	r20, 0x00	; 0
    16d2:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    16d6:	08 ec       	ldi	r16, 0xC8	; 200
    16d8:	10 e0       	ldi	r17, 0x00	; 0
    16da:	c8 01       	movw	r24, r16
    16dc:	01 97       	sbiw	r24, 0x01	; 1
    16de:	f1 f7       	brne	.-4      	; 0x16dc <LCD_vidSendCommand_4_Bits+0x4e>
	_delay_us(100);



	LCD_Port = (LCD_Port & 0x0F) | (u8CmdCpy << 4);
    16e0:	88 b3       	in	r24, 0x18	; 24
    16e2:	f2 94       	swap	r15
    16e4:	90 ef       	ldi	r25, 0xF0	; 240
    16e6:	f9 22       	and	r15, r25
    16e8:	8f 70       	andi	r24, 0x0F	; 15
    16ea:	8f 29       	or	r24, r15
    16ec:	88 bb       	out	0x18, r24	; 24
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_E_PIN, DIO_u8_HIGH);
    16ee:	82 e0       	ldi	r24, 0x02	; 2
    16f0:	62 e0       	ldi	r22, 0x02	; 2
    16f2:	41 e0       	ldi	r20, 0x01	; 1
    16f4:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    16f8:	ea 94       	dec	r14
    16fa:	f1 f7       	brne	.-4      	; 0x16f8 <LCD_vidSendCommand_4_Bits+0x6a>
	_delay_us(1);
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_E_PIN, DIO_u8_LOW);
    16fc:	82 e0       	ldi	r24, 0x02	; 2
    16fe:	62 e0       	ldi	r22, 0x02	; 2
    1700:	40 e0       	ldi	r20, 0x00	; 0
    1702:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1706:	c8 01       	movw	r24, r16
    1708:	01 97       	sbiw	r24, 0x01	; 1
    170a:	f1 f7       	brne	.-4      	; 0x1708 <LCD_vidSendCommand_4_Bits+0x7a>
	_delay_us(100);

}
    170c:	1f 91       	pop	r17
    170e:	0f 91       	pop	r16
    1710:	ff 90       	pop	r15
    1712:	ef 90       	pop	r14
    1714:	08 95       	ret

00001716 <LCD_vidWriteCharctr_4bits>:
	DIO_voidSetPinValue(LCD_CONTROL_PORT,LCD_E_PIN, DIO_u8_LOW);
	_delay_us(50);
}


void LCD_vidWriteCharctr_4bits(uint8_t u8DataCpy) {
    1716:	ff 92       	push	r15
    1718:	0f 93       	push	r16
    171a:	1f 93       	push	r17
    171c:	08 2f       	mov	r16, r24


	///RS -> 1 for Data////
	DIO_voidSetPinValue(LCD_CONTROL_PORT,LCD_RS_PIN, DIO_u8_HIGH);
    171e:	82 e0       	ldi	r24, 0x02	; 2
    1720:	60 e0       	ldi	r22, 0x00	; 0
    1722:	41 e0       	ldi	r20, 0x01	; 1
    1724:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	//RW PIN writing active LOW
	DIO_voidSetPinValue(LCD_CONTROL_PORT,LCD_RW_PIN,DIO_u8_LOW);
    1728:	82 e0       	ldi	r24, 0x02	; 2
    172a:	61 e0       	ldi	r22, 0x01	; 1
    172c:	40 e0       	ldi	r20, 0x00	; 0
    172e:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>

	DIO_voidSetPortValue(LCD_DATA_PORT, ((u8DataCpy >> 4) & 0x0F) << 4);
    1732:	60 2f       	mov	r22, r16
    1734:	60 7f       	andi	r22, 0xF0	; 240
    1736:	81 e0       	ldi	r24, 0x01	; 1
    1738:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <DIO_voidSetPortValue>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    173c:	42 e0       	ldi	r20, 0x02	; 2
    173e:	f4 2e       	mov	r15, r20
    1740:	8f 2d       	mov	r24, r15
    1742:	8a 95       	dec	r24
    1744:	f1 f7       	brne	.-4      	; 0x1742 <LCD_vidWriteCharctr_4bits+0x2c>
	_delay_us(1);
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_E_PIN, DIO_u8_HIGH);
    1746:	82 e0       	ldi	r24, 0x02	; 2
    1748:	62 e0       	ldi	r22, 0x02	; 2
    174a:	41 e0       	ldi	r20, 0x01	; 1
    174c:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    1750:	8f 2d       	mov	r24, r15
    1752:	8a 95       	dec	r24
    1754:	f1 f7       	brne	.-4      	; 0x1752 <LCD_vidWriteCharctr_4bits+0x3c>
	_delay_us(1);
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_E_PIN, DIO_u8_LOW);
    1756:	82 e0       	ldi	r24, 0x02	; 2
    1758:	62 e0       	ldi	r22, 0x02	; 2
    175a:	40 e0       	ldi	r20, 0x00	; 0
    175c:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1760:	88 ec       	ldi	r24, 0xC8	; 200
    1762:	90 e0       	ldi	r25, 0x00	; 0
    1764:	01 97       	sbiw	r24, 0x01	; 1
    1766:	f1 f7       	brne	.-4      	; 0x1764 <LCD_vidWriteCharctr_4bits+0x4e>
	_delay_us(100);

	DIO_voidSetPortValue(LCD_DATA_PORT, ((u8DataCpy & 0x0F) << 4));
    1768:	10 e0       	ldi	r17, 0x00	; 0
    176a:	02 95       	swap	r16
    176c:	12 95       	swap	r17
    176e:	10 7f       	andi	r17, 0xF0	; 240
    1770:	10 27       	eor	r17, r16
    1772:	00 7f       	andi	r16, 0xF0	; 240
    1774:	10 27       	eor	r17, r16
    1776:	81 e0       	ldi	r24, 0x01	; 1
    1778:	60 2f       	mov	r22, r16
    177a:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <DIO_voidSetPortValue>
	//	_delay_us(1);

	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_E_PIN, DIO_u8_HIGH);
    177e:	82 e0       	ldi	r24, 0x02	; 2
    1780:	62 e0       	ldi	r22, 0x02	; 2
    1782:	41 e0       	ldi	r20, 0x01	; 1
    1784:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1788:	fa 94       	dec	r15
    178a:	f1 f7       	brne	.-4      	; 0x1788 <LCD_vidWriteCharctr_4bits+0x72>
	_delay_us(1);
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_E_PIN, DIO_u8_LOW);
    178c:	82 e0       	ldi	r24, 0x02	; 2
    178e:	62 e0       	ldi	r22, 0x02	; 2
    1790:	40 e0       	ldi	r20, 0x00	; 0
    1792:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1796:	80 ea       	ldi	r24, 0xA0	; 160
    1798:	9f e0       	ldi	r25, 0x0F	; 15
    179a:	01 97       	sbiw	r24, 0x01	; 1
    179c:	f1 f7       	brne	.-4      	; 0x179a <LCD_vidWriteCharctr_4bits+0x84>
	_delay_ms(2);
}
    179e:	1f 91       	pop	r17
    17a0:	0f 91       	pop	r16
    17a2:	ff 90       	pop	r15
    17a4:	08 95       	ret

000017a6 <LCD_vidWriteCharctr>:
	_delay_us(1);
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_E_PIN, DIO_u8_LOW);
	_delay_us(100);

}
void LCD_vidWriteCharctr(u8 u8DataCpy){
    17a6:	1f 93       	push	r17
    17a8:	18 2f       	mov	r17, r24
	///8 Bits (D0->D7)////

	///RS -> 1 for Data////
	DIO_voidSetPinValue(LCD_CONTROL_PORT,LCD_RS_PIN, DIO_u8_HIGH);
    17aa:	82 e0       	ldi	r24, 0x02	; 2
    17ac:	60 e0       	ldi	r22, 0x00	; 0
    17ae:	41 e0       	ldi	r20, 0x01	; 1
    17b0:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	//RW PIN writing active LOW
	DIO_voidSetPinValue(LCD_CONTROL_PORT,LCD_RW_PIN,DIO_u8_LOW);
    17b4:	82 e0       	ldi	r24, 0x02	; 2
    17b6:	61 e0       	ldi	r22, 0x01	; 1
    17b8:	40 e0       	ldi	r20, 0x00	; 0
    17ba:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	//pass command //D0->D7//
	DIO_voidSetPortValue(LCD_DATA_PORT,u8DataCpy);
    17be:	81 e0       	ldi	r24, 0x01	; 1
    17c0:	61 2f       	mov	r22, r17
    17c2:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <DIO_voidSetPortValue>
	//EnaLCD_vidWriteCharctrble
	DIO_voidSetPinValue(LCD_CONTROL_PORT,LCD_E_PIN, DIO_u8_HIGH);
    17c6:	82 e0       	ldi	r24, 0x02	; 2
    17c8:	62 e0       	ldi	r22, 0x02	; 2
    17ca:	41 e0       	ldi	r20, 0x01	; 1
    17cc:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    17d0:	82 e0       	ldi	r24, 0x02	; 2
    17d2:	8a 95       	dec	r24
    17d4:	f1 f7       	brne	.-4      	; 0x17d2 <LCD_vidWriteCharctr+0x2c>
	_delay_us(1);
	DIO_voidSetPinValue(LCD_CONTROL_PORT,LCD_E_PIN, DIO_u8_LOW);
    17d6:	82 e0       	ldi	r24, 0x02	; 2
    17d8:	62 e0       	ldi	r22, 0x02	; 2
    17da:	40 e0       	ldi	r20, 0x00	; 0
    17dc:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    17e0:	85 e8       	ldi	r24, 0x85	; 133
    17e2:	8a 95       	dec	r24
    17e4:	f1 f7       	brne	.-4      	; 0x17e2 <LCD_vidWriteCharctr+0x3c>
	_delay_us(50);
}
    17e6:	1f 91       	pop	r17
    17e8:	08 95       	ret

000017ea <LCD_vidWriteNumber_8bits>:
	_delay_ms(2);


}
void LCD_vidWriteNumber_8bits(u16 Copy_u16Number)
{
    17ea:	ef 92       	push	r14
    17ec:	ff 92       	push	r15
    17ee:	1f 93       	push	r17
    17f0:	df 93       	push	r29
    17f2:	cf 93       	push	r28
    17f4:	cd b7       	in	r28, 0x3d	; 61
    17f6:	de b7       	in	r29, 0x3e	; 62
    17f8:	2a 97       	sbiw	r28, 0x0a	; 10
    17fa:	0f b6       	in	r0, 0x3f	; 63
    17fc:	f8 94       	cli
    17fe:	de bf       	out	0x3e, r29	; 62
    1800:	0f be       	out	0x3f, r0	; 63
    1802:	cd bf       	out	0x3d, r28	; 61
    1804:	9c 01       	movw	r18, r24
    char buffer[10];
    u8 i = 0;

    if (Copy_u16Number == 0)
    1806:	00 97       	sbiw	r24, 0x00	; 0
    1808:	81 f1       	breq	.+96     	; 0x186a <LCD_vidWriteNumber_8bits+0x80>
    {
    	LCD_vidWriteCharctr('0');
        return;
    180a:	10 e0       	ldi	r17, 0x00	; 0
    180c:	7e 01       	movw	r14, r28
    180e:	08 94       	sec
    1810:	e1 1c       	adc	r14, r1
    1812:	f1 1c       	adc	r15, r1
    }

    while (Copy_u16Number > 0)
    {
        buffer[i] = (Copy_u16Number % 10) + '0';
    1814:	f7 01       	movw	r30, r14
    1816:	e1 0f       	add	r30, r17
    1818:	f1 1d       	adc	r31, r1
    181a:	c9 01       	movw	r24, r18
    181c:	6a e0       	ldi	r22, 0x0A	; 10
    181e:	70 e0       	ldi	r23, 0x00	; 0
    1820:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <__udivmodhi4>
    1824:	80 5d       	subi	r24, 0xD0	; 208
    1826:	80 83       	st	Z, r24
        Copy_u16Number /= 10;
    1828:	c9 01       	movw	r24, r18
    182a:	6a e0       	ldi	r22, 0x0A	; 10
    182c:	70 e0       	ldi	r23, 0x00	; 0
    182e:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <__udivmodhi4>
    1832:	9b 01       	movw	r18, r22
        i++;
    1834:	1f 5f       	subi	r17, 0xFF	; 255
    {
    	LCD_vidWriteCharctr('0');
        return;
    }

    while (Copy_u16Number > 0)
    1836:	61 15       	cp	r22, r1
    1838:	71 05       	cpc	r23, r1
    183a:	61 f7       	brne	.-40     	; 0x1814 <LCD_vidWriteNumber_8bits+0x2a>
        buffer[i] = (Copy_u16Number % 10) + '0';
        Copy_u16Number /= 10;
        i++;
    }

    while (i > 0)
    183c:	11 23       	and	r17, r17
    183e:	49 f0       	breq	.+18     	; 0x1852 <LCD_vidWriteNumber_8bits+0x68>
    {
        i--;
    1840:	11 50       	subi	r17, 0x01	; 1
        LCD_vidWriteCharctr(buffer[i]);
    1842:	f7 01       	movw	r30, r14
    1844:	e1 0f       	add	r30, r17
    1846:	f1 1d       	adc	r31, r1
    1848:	80 81       	ld	r24, Z
    184a:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <LCD_vidWriteCharctr>
        buffer[i] = (Copy_u16Number % 10) + '0';
        Copy_u16Number /= 10;
        i++;
    }

    while (i > 0)
    184e:	11 23       	and	r17, r17
    1850:	b9 f7       	brne	.-18     	; 0x1840 <LCD_vidWriteNumber_8bits+0x56>
    {
        i--;
        LCD_vidWriteCharctr(buffer[i]);
    }
}
    1852:	2a 96       	adiw	r28, 0x0a	; 10
    1854:	0f b6       	in	r0, 0x3f	; 63
    1856:	f8 94       	cli
    1858:	de bf       	out	0x3e, r29	; 62
    185a:	0f be       	out	0x3f, r0	; 63
    185c:	cd bf       	out	0x3d, r28	; 61
    185e:	cf 91       	pop	r28
    1860:	df 91       	pop	r29
    1862:	1f 91       	pop	r17
    1864:	ff 90       	pop	r15
    1866:	ef 90       	pop	r14
    1868:	08 95       	ret
    char buffer[10];
    u8 i = 0;

    if (Copy_u16Number == 0)
    {
    	LCD_vidWriteCharctr('0');
    186a:	80 e3       	ldi	r24, 0x30	; 48
    186c:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <LCD_vidWriteCharctr>
    1870:	f0 cf       	rjmp	.-32     	; 0x1852 <LCD_vidWriteNumber_8bits+0x68>

00001872 <LCD_vidSendCommand>:
}




void LCD_vidSendCommand(u8 u8CmdCpy){
    1872:	1f 93       	push	r17
    1874:	18 2f       	mov	r17, r24
	///8 Bits (D0->D7)////
	///RS -> 0 for command////
    DIO_voidSetPinDirection(LCD_CONTROL_PORT,LCD_RS_PIN, DIO_u8_OUTPUT);
    1876:	82 e0       	ldi	r24, 0x02	; 2
    1878:	60 e0       	ldi	r22, 0x00	; 0
    187a:	41 e0       	ldi	r20, 0x01	; 1
    187c:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
	DIO_voidSetPinValue(LCD_CONTROL_PORT,LCD_RS_PIN, DIO_u8_LOW);
    1880:	82 e0       	ldi	r24, 0x02	; 2
    1882:	60 e0       	ldi	r22, 0x00	; 0
    1884:	40 e0       	ldi	r20, 0x00	; 0
    1886:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>

	DIO_voidSetPinValue(LCD_CONTROL_PORT,LCD_RW_PIN,DIO_u8_LOW);
    188a:	82 e0       	ldi	r24, 0x02	; 2
    188c:	61 e0       	ldi	r22, 0x01	; 1
    188e:	40 e0       	ldi	r20, 0x00	; 0
    1890:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	//pass command //D0->D7//
	DIO_voidSetPortDirection(LCD_DATA_PORT,0xff);
    1894:	81 e0       	ldi	r24, 0x01	; 1
    1896:	6f ef       	ldi	r22, 0xFF	; 255
    1898:	0e 94 d3 05 	call	0xba6	; 0xba6 <DIO_voidSetPortDirection>
	DIO_voidSetPortValue(LCD_DATA_PORT,u8CmdCpy);
    189c:	81 e0       	ldi	r24, 0x01	; 1
    189e:	61 2f       	mov	r22, r17
    18a0:	0e 94 e4 05 	call	0xbc8	; 0xbc8 <DIO_voidSetPortValue>

	//Enable
	DIO_voidSetPortDirection(LCD_CONTROL_PORT,0xff);
    18a4:	82 e0       	ldi	r24, 0x02	; 2
    18a6:	6f ef       	ldi	r22, 0xFF	; 255
    18a8:	0e 94 d3 05 	call	0xba6	; 0xba6 <DIO_voidSetPortDirection>
	DIO_voidSetPinValue(LCD_CONTROL_PORT,LCD_E_PIN, DIO_u8_HIGH);
    18ac:	82 e0       	ldi	r24, 0x02	; 2
    18ae:	62 e0       	ldi	r22, 0x02	; 2
    18b0:	41 e0       	ldi	r20, 0x01	; 1
    18b2:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    18b6:	80 ea       	ldi	r24, 0xA0	; 160
    18b8:	9f e0       	ldi	r25, 0x0F	; 15
    18ba:	01 97       	sbiw	r24, 0x01	; 1
    18bc:	f1 f7       	brne	.-4      	; 0x18ba <LCD_vidSendCommand+0x48>
	_delay_ms(2);
	DIO_voidSetPinValue(LCD_CONTROL_PORT,LCD_E_PIN, DIO_u8_LOW);
    18be:	82 e0       	ldi	r24, 0x02	; 2
    18c0:	62 e0       	ldi	r22, 0x02	; 2
    18c2:	40 e0       	ldi	r20, 0x00	; 0
    18c4:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>

}
    18c8:	1f 91       	pop	r17
    18ca:	08 95       	ret

000018cc <LCD_vidGotoxy>:
}

void LCD_vidGotoxy(u8 X, u8 Y)
{
	// Validate coordinates
	if (X < 16 && Y < 2)
    18cc:	80 31       	cpi	r24, 0x10	; 16
    18ce:	10 f4       	brcc	.+4      	; 0x18d4 <LCD_vidGotoxy+0x8>
    18d0:	62 30       	cpi	r22, 0x02	; 2
    18d2:	08 f0       	brcs	.+2      	; 0x18d6 <LCD_vidGotoxy+0xa>
    18d4:	08 95       	ret
	{
		// Calculate DDRAM address
		u8 address = (Y == 0) ? 0x80 + X : 0xC0 + X;
    18d6:	66 23       	and	r22, r22
    18d8:	21 f4       	brne	.+8      	; 0x18e2 <LCD_vidGotoxy+0x16>
    18da:	80 58       	subi	r24, 0x80	; 128
		LCD_vidSendCommand(address);
    18dc:	0e 94 39 0c 	call	0x1872	; 0x1872 <LCD_vidSendCommand>
    18e0:	08 95       	ret
{
	// Validate coordinates
	if (X < 16 && Y < 2)
	{
		// Calculate DDRAM address
		u8 address = (Y == 0) ? 0x80 + X : 0xC0 + X;
    18e2:	80 54       	subi	r24, 0x40	; 64
    18e4:	fb cf       	rjmp	.-10     	; 0x18dc <LCD_vidGotoxy+0x10>

000018e6 <LCD_vidSendCommand_>:
	_delay_us(50);
	LCD_vidSendCommand(0x0C); // Display on
	_delay_us(50); }


void LCD_vidSendCommand_(u8 u8Cmd) {
    18e6:	1f 93       	push	r17
    18e8:	18 2f       	mov	r17, r24
	LCD_vidSendCommand(u8Cmd >> 4);
    18ea:	82 95       	swap	r24
    18ec:	8f 70       	andi	r24, 0x0F	; 15
    18ee:	0e 94 39 0c 	call	0x1872	; 0x1872 <LCD_vidSendCommand>
	LCD_vidSendCommand(u8Cmd & 0x0F);
    18f2:	81 2f       	mov	r24, r17
    18f4:	8f 70       	andi	r24, 0x0F	; 15
    18f6:	0e 94 39 0c 	call	0x1872	; 0x1872 <LCD_vidSendCommand>


}
    18fa:	1f 91       	pop	r17
    18fc:	08 95       	ret

000018fe <LCD_vidInit_8bits>:

#include "LCD_Config.h"
#include "LCD_Interfac.h"


void LCD_vidInit_8bits(void) {
    18fe:	1f 93       	push	r17
	DIO_voidSetPortDirection(DIO_u8_PORTB, 0xFF);
    1900:	81 e0       	ldi	r24, 0x01	; 1
    1902:	6f ef       	ldi	r22, 0xFF	; 255
    1904:	0e 94 d3 05 	call	0xba6	; 0xba6 <DIO_voidSetPortDirection>
	DIO_voidSetPinDirection(DIO_u8_PORTC, 0, DIO_u8_OUTPUT);
    1908:	82 e0       	ldi	r24, 0x02	; 2
    190a:	60 e0       	ldi	r22, 0x00	; 0
    190c:	41 e0       	ldi	r20, 0x01	; 1
    190e:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
	// RS
	DIO_voidSetPinDirection(DIO_u8_PORTC, 1, DIO_u8_OUTPUT);
    1912:	82 e0       	ldi	r24, 0x02	; 2
    1914:	61 e0       	ldi	r22, 0x01	; 1
    1916:	41 e0       	ldi	r20, 0x01	; 1
    1918:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
	// RW
	DIO_voidSetPinDirection(DIO_u8_PORTC, 2, DIO_u8_OUTPUT);
    191c:	82 e0       	ldi	r24, 0x02	; 2
    191e:	62 e0       	ldi	r22, 0x02	; 2
    1920:	41 e0       	ldi	r20, 0x01	; 1
    1922:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
    1926:	20 e9       	ldi	r18, 0x90	; 144
    1928:	31 e0       	ldi	r19, 0x01	; 1
    192a:	48 ec       	ldi	r20, 0xC8	; 200
    192c:	50 e0       	ldi	r21, 0x00	; 0
    192e:	ca 01       	movw	r24, r20
    1930:	01 97       	sbiw	r24, 0x01	; 1
    1932:	f1 f7       	brne	.-4      	; 0x1930 <LCD_vidInit_8bits+0x32>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1934:	21 50       	subi	r18, 0x01	; 1
    1936:	30 40       	sbci	r19, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1938:	d1 f7       	brne	.-12     	; 0x192e <LCD_vidInit_8bits+0x30>
	// EN
	// 2. Power-on delay (critical!)
	_delay_ms(40); // Extended delay for safet
	// 3. Triple initialization sequence
	LCD_vidSendCommand(0x30);
    193a:	80 e3       	ldi	r24, 0x30	; 48
    193c:	0e 94 39 0c 	call	0x1872	; 0x1872 <LCD_vidSendCommand>
    1940:	80 e2       	ldi	r24, 0x20	; 32
    1942:	9e e4       	ldi	r25, 0x4E	; 78
    1944:	01 97       	sbiw	r24, 0x01	; 1
    1946:	f1 f7       	brne	.-4      	; 0x1944 <LCD_vidInit_8bits+0x46>
	_delay_ms(10);
	// Extended delay
	LCD_vidSendCommand(0x30);
    1948:	80 e3       	ldi	r24, 0x30	; 48
    194a:	0e 94 39 0c 	call	0x1872	; 0x1872 <LCD_vidSendCommand>
    194e:	80 ed       	ldi	r24, 0xD0	; 208
    1950:	97 e0       	ldi	r25, 0x07	; 7
    1952:	01 97       	sbiw	r24, 0x01	; 1
    1954:	f1 f7       	brne	.-4      	; 0x1952 <LCD_vidInit_8bits+0x54>
	_delay_ms(1);
	LCD_vidSendCommand(0x30);
    1956:	80 e3       	ldi	r24, 0x30	; 48
    1958:	0e 94 39 0c 	call	0x1872	; 0x1872 <LCD_vidSendCommand>
    195c:	8c e2       	ldi	r24, 0x2C	; 44
    195e:	91 e0       	ldi	r25, 0x01	; 1
    1960:	01 97       	sbiw	r24, 0x01	; 1
    1962:	f1 f7       	brne	.-4      	; 0x1960 <LCD_vidInit_8bits+0x62>
	_delay_us(150);
	// 4. Final configuration
	LCD_vidSendCommand(0x38);
    1964:	88 e3       	ldi	r24, 0x38	; 56
    1966:	0e 94 39 0c 	call	0x1872	; 0x1872 <LCD_vidSendCommand>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    196a:	15 e8       	ldi	r17, 0x85	; 133
    196c:	81 2f       	mov	r24, r17
    196e:	8a 95       	dec	r24
    1970:	f1 f7       	brne	.-4      	; 0x196e <LCD_vidInit_8bits+0x70>
	// 8-bit, 2-line, 5x8 font
	_delay_us(50);
	LCD_vidSendCommand(0x08);
    1972:	88 e0       	ldi	r24, 0x08	; 8
    1974:	0e 94 39 0c 	call	0x1872	; 0x1872 <LCD_vidSendCommand>
    1978:	81 2f       	mov	r24, r17
    197a:	8a 95       	dec	r24
    197c:	f1 f7       	brne	.-4      	; 0x197a <LCD_vidInit_8bits+0x7c>
	// Display off
	_delay_us(50);
	LCD_vidSendCommand(0x01);
    197e:	81 e0       	ldi	r24, 0x01	; 1
    1980:	0e 94 39 0c 	call	0x1872	; 0x1872 <LCD_vidSendCommand>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1984:	80 e7       	ldi	r24, 0x70	; 112
    1986:	97 e1       	ldi	r25, 0x17	; 23
    1988:	01 97       	sbiw	r24, 0x01	; 1
    198a:	f1 f7       	brne	.-4      	; 0x1988 <LCD_vidInit_8bits+0x8a>
	// Clear display
	_delay_ms(3); // Longer clear delay
	LCD_vidSendCommand(0x06); // Entry mode set
    198c:	86 e0       	ldi	r24, 0x06	; 6
    198e:	0e 94 39 0c 	call	0x1872	; 0x1872 <LCD_vidSendCommand>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1992:	81 2f       	mov	r24, r17
    1994:	8a 95       	dec	r24
    1996:	f1 f7       	brne	.-4      	; 0x1994 <LCD_vidInit_8bits+0x96>
	_delay_us(50);
	LCD_vidSendCommand(0x0C); // Display on
    1998:	8c e0       	ldi	r24, 0x0C	; 12
    199a:	0e 94 39 0c 	call	0x1872	; 0x1872 <LCD_vidSendCommand>
    199e:	1a 95       	dec	r17
    19a0:	f1 f7       	brne	.-4      	; 0x199e <LCD_vidInit_8bits+0xa0>
	_delay_us(50); }
    19a2:	1f 91       	pop	r17
    19a4:	08 95       	ret

000019a6 <SERVO_voidSetAngle>:

void SERVO_voidSetAngle(u8 Copy_u8Angle)
{
    // Pulse  1000s  2000s   0  180
    u16 duty = (1000 + ((u32)Copy_u8Angle * 1000) / 180);
    Timer1_voidSetDuty(SERVO_CHANNEL, duty);
    19a6:	90 e0       	ldi	r25, 0x00	; 0
    19a8:	a0 e0       	ldi	r26, 0x00	; 0
    19aa:	b0 e0       	ldi	r27, 0x00	; 0
    19ac:	bc 01       	movw	r22, r24
    19ae:	cd 01       	movw	r24, r26
    19b0:	28 ee       	ldi	r18, 0xE8	; 232
    19b2:	33 e0       	ldi	r19, 0x03	; 3
    19b4:	40 e0       	ldi	r20, 0x00	; 0
    19b6:	50 e0       	ldi	r21, 0x00	; 0
    19b8:	0e 94 ca 0e 	call	0x1d94	; 0x1d94 <__mulsi3>
    19bc:	24 eb       	ldi	r18, 0xB4	; 180
    19be:	30 e0       	ldi	r19, 0x00	; 0
    19c0:	40 e0       	ldi	r20, 0x00	; 0
    19c2:	50 e0       	ldi	r21, 0x00	; 0
    19c4:	0e 94 10 0f 	call	0x1e20	; 0x1e20 <__udivmodsi4>
    19c8:	28 51       	subi	r18, 0x18	; 24
    19ca:	3c 4f       	sbci	r19, 0xFC	; 252
    19cc:	81 e0       	ldi	r24, 0x01	; 1
    19ce:	b9 01       	movw	r22, r18
    19d0:	0e 94 ba 07 	call	0xf74	; 0xf74 <Timer1_voidSetDuty>
}
    19d4:	08 95       	ret

000019d6 <SERVO_voidInit>:
#include "Servo_Interface.h"
#include "Servo_Config.h"

void SERVO_voidInit(void)
{
	DIO_voidSetPinDirection(DIO_u8_PORTD, DIO_u8_PIN4, DIO_u8_OUTPUT);
    19d6:	83 e0       	ldi	r24, 0x03	; 3
    19d8:	64 e0       	ldi	r22, 0x04	; 4
    19da:	41 e0       	ldi	r20, 0x01	; 1
    19dc:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>

	Timer1_voidInitPWM(SERVO_TOP, TIMER1_PRESCALER_8);
    19e0:	8f e1       	ldi	r24, 0x1F	; 31
    19e2:	9e e4       	ldi	r25, 0x4E	; 78
    19e4:	62 e0       	ldi	r22, 0x02	; 2
    19e6:	0e 94 c5 07 	call	0xf8a	; 0xf8a <Timer1_voidInitPWM>


}
    19ea:	08 95       	ret

000019ec <SWCH_GetVal>:
    }
}

u8 SWCH_GetVal()
{
    return (DIO_u8GetPinValue(SWCH_PORT, SWCH_PIN));
    19ec:	82 e0       	ldi	r24, 0x02	; 2
    19ee:	60 e0       	ldi	r22, 0x00	; 0
    19f0:	0e 94 f5 05 	call	0xbea	; 0xbea <DIO_u8GetPinValue>
}
    19f4:	08 95       	ret

000019f6 <SWCH_init>:
#include "../MCAL/DIO_Register.h"
#include "SWCH_Config.h"
#include "SWCH_Interface.h"
void SWCH_init(u8 ARG_u8InputState)
{
    switch(ARG_u8InputState)
    19f6:	88 23       	and	r24, r24
    19f8:	59 f4       	brne	.+22     	; 0x1a10 <SWCH_init+0x1a>
    {
        case SWCH_INPUT_PULLUP:
            DIO_voidSetPinDirection(SWCH_PORT, SWCH_PIN, DIO_u8_INPUT);
    19fa:	82 e0       	ldi	r24, 0x02	; 2
    19fc:	60 e0       	ldi	r22, 0x00	; 0
    19fe:	40 e0       	ldi	r20, 0x00	; 0
    1a00:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
            DIO_voidSetPinValue(SWCH_PORT, SWCH_PIN, 1);
    1a04:	82 e0       	ldi	r24, 0x02	; 2
    1a06:	60 e0       	ldi	r22, 0x00	; 0
    1a08:	41 e0       	ldi	r20, 0x01	; 1
    1a0a:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    1a0e:	08 95       	ret
#include "../MCAL/DIO_Register.h"
#include "SWCH_Config.h"
#include "SWCH_Interface.h"
void SWCH_init(u8 ARG_u8InputState)
{
    switch(ARG_u8InputState)
    1a10:	81 30       	cpi	r24, 0x01	; 1
    1a12:	09 f0       	breq	.+2      	; 0x1a16 <SWCH_init+0x20>
    1a14:	08 95       	ret
            DIO_voidSetPinDirection(SWCH_PORT, SWCH_PIN, DIO_u8_INPUT);
            DIO_voidSetPinValue(SWCH_PORT, SWCH_PIN, 1);
            break;

        case SWCH_INPUT_FLOATING:
            DIO_voidSetPinDirection(SWCH_PORT, SWCH_PIN, DIO_u8_INPUT);
    1a16:	82 e0       	ldi	r24, 0x02	; 2
    1a18:	60 e0       	ldi	r22, 0x00	; 0
    1a1a:	40 e0       	ldi	r20, 0x00	; 0
    1a1c:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
    1a20:	08 95       	ret

00001a22 <STEPPER_voidRotateACW>:
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Pink,DIO_u8_LOW);
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Yellow,DIO_u8_LOW);
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Orange,DIO_u8_HIGH);
	_delay_ms(5);
}
void STEPPER_voidRotateACW(void){
    1a22:	0f 93       	push	r16
    1a24:	1f 93       	push	r17
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Orange,DIO_u8_HIGH);
    1a26:	83 e0       	ldi	r24, 0x03	; 3
    1a28:	63 e0       	ldi	r22, 0x03	; 3
    1a2a:	41 e0       	ldi	r20, 0x01	; 1
    1a2c:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Yellow,DIO_u8_LOW);
    1a30:	83 e0       	ldi	r24, 0x03	; 3
    1a32:	62 e0       	ldi	r22, 0x02	; 2
    1a34:	40 e0       	ldi	r20, 0x00	; 0
    1a36:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Pink,DIO_u8_LOW);
    1a3a:	83 e0       	ldi	r24, 0x03	; 3
    1a3c:	61 e0       	ldi	r22, 0x01	; 1
    1a3e:	40 e0       	ldi	r20, 0x00	; 0
    1a40:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT, STEPPER_u8_COIL_BLUE,DIO_u8_LOW);
    1a44:	83 e0       	ldi	r24, 0x03	; 3
    1a46:	60 e0       	ldi	r22, 0x00	; 0
    1a48:	40 e0       	ldi	r20, 0x00	; 0
    1a4a:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1a4e:	00 e1       	ldi	r16, 0x10	; 16
    1a50:	17 e2       	ldi	r17, 0x27	; 39
    1a52:	c8 01       	movw	r24, r16
    1a54:	01 97       	sbiw	r24, 0x01	; 1
    1a56:	f1 f7       	brne	.-4      	; 0x1a54 <STEPPER_voidRotateACW+0x32>
	_delay_ms(5);
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Orange,DIO_u8_LOW);
    1a58:	83 e0       	ldi	r24, 0x03	; 3
    1a5a:	63 e0       	ldi	r22, 0x03	; 3
    1a5c:	40 e0       	ldi	r20, 0x00	; 0
    1a5e:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Yellow,DIO_u8_HIGH);
    1a62:	83 e0       	ldi	r24, 0x03	; 3
    1a64:	62 e0       	ldi	r22, 0x02	; 2
    1a66:	41 e0       	ldi	r20, 0x01	; 1
    1a68:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Pink,DIO_u8_LOW);
    1a6c:	83 e0       	ldi	r24, 0x03	; 3
    1a6e:	61 e0       	ldi	r22, 0x01	; 1
    1a70:	40 e0       	ldi	r20, 0x00	; 0
    1a72:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT, STEPPER_u8_COIL_BLUE,DIO_u8_LOW);
    1a76:	83 e0       	ldi	r24, 0x03	; 3
    1a78:	60 e0       	ldi	r22, 0x00	; 0
    1a7a:	40 e0       	ldi	r20, 0x00	; 0
    1a7c:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    1a80:	c8 01       	movw	r24, r16
    1a82:	01 97       	sbiw	r24, 0x01	; 1
    1a84:	f1 f7       	brne	.-4      	; 0x1a82 <STEPPER_voidRotateACW+0x60>
	_delay_ms(5);
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Orange,DIO_u8_LOW);
    1a86:	83 e0       	ldi	r24, 0x03	; 3
    1a88:	63 e0       	ldi	r22, 0x03	; 3
    1a8a:	40 e0       	ldi	r20, 0x00	; 0
    1a8c:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Yellow,DIO_u8_LOW);
    1a90:	83 e0       	ldi	r24, 0x03	; 3
    1a92:	62 e0       	ldi	r22, 0x02	; 2
    1a94:	40 e0       	ldi	r20, 0x00	; 0
    1a96:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Pink,DIO_u8_HIGH);
    1a9a:	83 e0       	ldi	r24, 0x03	; 3
    1a9c:	61 e0       	ldi	r22, 0x01	; 1
    1a9e:	41 e0       	ldi	r20, 0x01	; 1
    1aa0:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT, STEPPER_u8_COIL_BLUE,DIO_u8_LOW);
    1aa4:	83 e0       	ldi	r24, 0x03	; 3
    1aa6:	60 e0       	ldi	r22, 0x00	; 0
    1aa8:	40 e0       	ldi	r20, 0x00	; 0
    1aaa:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    1aae:	c8 01       	movw	r24, r16
    1ab0:	01 97       	sbiw	r24, 0x01	; 1
    1ab2:	f1 f7       	brne	.-4      	; 0x1ab0 <STEPPER_voidRotateACW+0x8e>
	_delay_ms(5);
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Orange,DIO_u8_LOW);
    1ab4:	83 e0       	ldi	r24, 0x03	; 3
    1ab6:	63 e0       	ldi	r22, 0x03	; 3
    1ab8:	40 e0       	ldi	r20, 0x00	; 0
    1aba:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Yellow,DIO_u8_LOW);
    1abe:	83 e0       	ldi	r24, 0x03	; 3
    1ac0:	62 e0       	ldi	r22, 0x02	; 2
    1ac2:	40 e0       	ldi	r20, 0x00	; 0
    1ac4:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Pink,DIO_u8_LOW);
    1ac8:	83 e0       	ldi	r24, 0x03	; 3
    1aca:	61 e0       	ldi	r22, 0x01	; 1
    1acc:	40 e0       	ldi	r20, 0x00	; 0
    1ace:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT, STEPPER_u8_COIL_BLUE,DIO_u8_HIGH);
    1ad2:	83 e0       	ldi	r24, 0x03	; 3
    1ad4:	60 e0       	ldi	r22, 0x00	; 0
    1ad6:	41 e0       	ldi	r20, 0x01	; 1
    1ad8:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    1adc:	c8 01       	movw	r24, r16
    1ade:	01 97       	sbiw	r24, 0x01	; 1
    1ae0:	f1 f7       	brne	.-4      	; 0x1ade <STEPPER_voidRotateACW+0xbc>
	_delay_ms(5);
}
    1ae2:	1f 91       	pop	r17
    1ae4:	0f 91       	pop	r16
    1ae6:	08 95       	ret

00001ae8 <STEPPER_voidRotateCW>:
	DIO_voidSetPinDirection(STEPPER_u8_COIL_PORT, STEPPER_u8_COIL_BLUE,DIO_u8_OUTPUT);
	DIO_voidSetPinDirection(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Pink,DIO_u8_OUTPUT);
	DIO_voidSetPinDirection(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Yellow,DIO_u8_OUTPUT);
	DIO_voidSetPinDirection(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Orange,DIO_u8_OUTPUT);
}
void STEPPER_voidRotateCW(void){
    1ae8:	0f 93       	push	r16
    1aea:	1f 93       	push	r17
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT, STEPPER_u8_COIL_BLUE,DIO_u8_HIGH);
    1aec:	83 e0       	ldi	r24, 0x03	; 3
    1aee:	60 e0       	ldi	r22, 0x00	; 0
    1af0:	41 e0       	ldi	r20, 0x01	; 1
    1af2:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Pink,DIO_u8_LOW);
    1af6:	83 e0       	ldi	r24, 0x03	; 3
    1af8:	61 e0       	ldi	r22, 0x01	; 1
    1afa:	40 e0       	ldi	r20, 0x00	; 0
    1afc:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Yellow,DIO_u8_LOW);
    1b00:	83 e0       	ldi	r24, 0x03	; 3
    1b02:	62 e0       	ldi	r22, 0x02	; 2
    1b04:	40 e0       	ldi	r20, 0x00	; 0
    1b06:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Orange,DIO_u8_LOW);
    1b0a:	83 e0       	ldi	r24, 0x03	; 3
    1b0c:	63 e0       	ldi	r22, 0x03	; 3
    1b0e:	40 e0       	ldi	r20, 0x00	; 0
    1b10:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    1b14:	00 e1       	ldi	r16, 0x10	; 16
    1b16:	17 e2       	ldi	r17, 0x27	; 39
    1b18:	c8 01       	movw	r24, r16
    1b1a:	01 97       	sbiw	r24, 0x01	; 1
    1b1c:	f1 f7       	brne	.-4      	; 0x1b1a <STEPPER_voidRotateCW+0x32>
	_delay_ms(5);
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT, STEPPER_u8_COIL_BLUE,DIO_u8_LOW);
    1b1e:	83 e0       	ldi	r24, 0x03	; 3
    1b20:	60 e0       	ldi	r22, 0x00	; 0
    1b22:	40 e0       	ldi	r20, 0x00	; 0
    1b24:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Pink,DIO_u8_HIGH);
    1b28:	83 e0       	ldi	r24, 0x03	; 3
    1b2a:	61 e0       	ldi	r22, 0x01	; 1
    1b2c:	41 e0       	ldi	r20, 0x01	; 1
    1b2e:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Yellow,DIO_u8_LOW);
    1b32:	83 e0       	ldi	r24, 0x03	; 3
    1b34:	62 e0       	ldi	r22, 0x02	; 2
    1b36:	40 e0       	ldi	r20, 0x00	; 0
    1b38:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Orange,DIO_u8_LOW);
    1b3c:	83 e0       	ldi	r24, 0x03	; 3
    1b3e:	63 e0       	ldi	r22, 0x03	; 3
    1b40:	40 e0       	ldi	r20, 0x00	; 0
    1b42:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    1b46:	c8 01       	movw	r24, r16
    1b48:	01 97       	sbiw	r24, 0x01	; 1
    1b4a:	f1 f7       	brne	.-4      	; 0x1b48 <STEPPER_voidRotateCW+0x60>
	_delay_ms(5);
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT, STEPPER_u8_COIL_BLUE,DIO_u8_LOW);
    1b4c:	83 e0       	ldi	r24, 0x03	; 3
    1b4e:	60 e0       	ldi	r22, 0x00	; 0
    1b50:	40 e0       	ldi	r20, 0x00	; 0
    1b52:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Pink,DIO_u8_LOW);
    1b56:	83 e0       	ldi	r24, 0x03	; 3
    1b58:	61 e0       	ldi	r22, 0x01	; 1
    1b5a:	40 e0       	ldi	r20, 0x00	; 0
    1b5c:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Yellow,DIO_u8_HIGH);
    1b60:	83 e0       	ldi	r24, 0x03	; 3
    1b62:	62 e0       	ldi	r22, 0x02	; 2
    1b64:	41 e0       	ldi	r20, 0x01	; 1
    1b66:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Orange,DIO_u8_LOW);
    1b6a:	83 e0       	ldi	r24, 0x03	; 3
    1b6c:	63 e0       	ldi	r22, 0x03	; 3
    1b6e:	40 e0       	ldi	r20, 0x00	; 0
    1b70:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    1b74:	c8 01       	movw	r24, r16
    1b76:	01 97       	sbiw	r24, 0x01	; 1
    1b78:	f1 f7       	brne	.-4      	; 0x1b76 <STEPPER_voidRotateCW+0x8e>
	_delay_ms(5);
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT, STEPPER_u8_COIL_BLUE,DIO_u8_LOW);
    1b7a:	83 e0       	ldi	r24, 0x03	; 3
    1b7c:	60 e0       	ldi	r22, 0x00	; 0
    1b7e:	40 e0       	ldi	r20, 0x00	; 0
    1b80:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Pink,DIO_u8_LOW);
    1b84:	83 e0       	ldi	r24, 0x03	; 3
    1b86:	61 e0       	ldi	r22, 0x01	; 1
    1b88:	40 e0       	ldi	r20, 0x00	; 0
    1b8a:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Yellow,DIO_u8_LOW);
    1b8e:	83 e0       	ldi	r24, 0x03	; 3
    1b90:	62 e0       	ldi	r22, 0x02	; 2
    1b92:	40 e0       	ldi	r20, 0x00	; 0
    1b94:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Orange,DIO_u8_HIGH);
    1b98:	83 e0       	ldi	r24, 0x03	; 3
    1b9a:	63 e0       	ldi	r22, 0x03	; 3
    1b9c:	41 e0       	ldi	r20, 0x01	; 1
    1b9e:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    1ba2:	c8 01       	movw	r24, r16
    1ba4:	01 97       	sbiw	r24, 0x01	; 1
    1ba6:	f1 f7       	brne	.-4      	; 0x1ba4 <STEPPER_voidRotateCW+0xbc>
	_delay_ms(5);
}
    1ba8:	1f 91       	pop	r17
    1baa:	0f 91       	pop	r16
    1bac:	08 95       	ret

00001bae <STEPPER_voidInit>:
#include "Stepper_interface.h"
#include "Stepper_config.h"
#include "util/delay.h"

void STEPPER_voidInit(void){
	DIO_voidSetPinDirection(STEPPER_u8_COIL_PORT, STEPPER_u8_COIL_BLUE,DIO_u8_OUTPUT);
    1bae:	83 e0       	ldi	r24, 0x03	; 3
    1bb0:	60 e0       	ldi	r22, 0x00	; 0
    1bb2:	41 e0       	ldi	r20, 0x01	; 1
    1bb4:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Pink,DIO_u8_OUTPUT);
    1bb8:	83 e0       	ldi	r24, 0x03	; 3
    1bba:	61 e0       	ldi	r22, 0x01	; 1
    1bbc:	41 e0       	ldi	r20, 0x01	; 1
    1bbe:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Yellow,DIO_u8_OUTPUT);
    1bc2:	83 e0       	ldi	r24, 0x03	; 3
    1bc4:	62 e0       	ldi	r22, 0x02	; 2
    1bc6:	41 e0       	ldi	r20, 0x01	; 1
    1bc8:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(STEPPER_u8_COIL_PORT,STEPPER_u8_COIL_Orange,DIO_u8_OUTPUT);
    1bcc:	83 e0       	ldi	r24, 0x03	; 3
    1bce:	63 e0       	ldi	r22, 0x03	; 3
    1bd0:	41 e0       	ldi	r20, 0x01	; 1
    1bd2:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>
}
    1bd6:	08 95       	ret

00001bd8 <__vector_9>:
#include <avr/interrupt.h>

static volatile u16 TimerOverflow = 0;

ISR(TIMER1_OVF_vect)
{
    1bd8:	1f 92       	push	r1
    1bda:	0f 92       	push	r0
    1bdc:	0f b6       	in	r0, 0x3f	; 63
    1bde:	0f 92       	push	r0
    1be0:	11 24       	eor	r1, r1
    1be2:	8f 93       	push	r24
    1be4:	9f 93       	push	r25
    TimerOverflow++;
    1be6:	80 91 82 01 	lds	r24, 0x0182
    1bea:	90 91 83 01 	lds	r25, 0x0183
    1bee:	01 96       	adiw	r24, 0x01	; 1
    1bf0:	90 93 83 01 	sts	0x0183, r25
    1bf4:	80 93 82 01 	sts	0x0182, r24
}
    1bf8:	9f 91       	pop	r25
    1bfa:	8f 91       	pop	r24
    1bfc:	0f 90       	pop	r0
    1bfe:	0f be       	out	0x3f, r0	; 63
    1c00:	0f 90       	pop	r0
    1c02:	1f 90       	pop	r1
    1c04:	18 95       	reti

00001c06 <Ultrasonic_GetDistance>:
    /* Timer1 Normal mode + overflow interrupt */
    Timer1_voidInit_Normal();
}

f32 Ultrasonic_GetDistance(void)
{
    1c06:	ef 92       	push	r14
    1c08:	ff 92       	push	r15
    1c0a:	0f 93       	push	r16
    1c0c:	1f 93       	push	r17
    u32 count;
    f32 distance;

    /* Send 10us pulse on Trigger */
    DIO_voidSetPinValue(ULTRASONIC_TRIGGER_PORT, ULTRASONIC_TRIGGER_PIN, DIO_u8_HIGH);
    1c0e:	83 e0       	ldi	r24, 0x03	; 3
    1c10:	60 e0       	ldi	r22, 0x00	; 0
    1c12:	41 e0       	ldi	r20, 0x01	; 1
    1c14:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1c18:	8a e1       	ldi	r24, 0x1A	; 26
    1c1a:	8a 95       	dec	r24
    1c1c:	f1 f7       	brne	.-4      	; 0x1c1a <Ultrasonic_GetDistance+0x14>
    _delay_us(10);
    DIO_voidSetPinValue(ULTRASONIC_TRIGGER_PORT, ULTRASONIC_TRIGGER_PIN, DIO_u8_LOW);
    1c1e:	83 e0       	ldi	r24, 0x03	; 3
    1c20:	60 e0       	ldi	r22, 0x00	; 0
    1c22:	40 e0       	ldi	r20, 0x00	; 0
    1c24:	0e 94 23 06 	call	0xc46	; 0xc46 <DIO_voidSetPinValue>

    /* Wait for rising edge on ICP1 */
    TCCR1B = (1 << ICES1) | (1 << CS10);  // rising edge, no prescaler
    1c28:	81 e4       	ldi	r24, 0x41	; 65
    1c2a:	8e bd       	out	0x2e, r24	; 46
    TIFR = (1 << ICF1) | (1 << TOV1);     // clear flags
    1c2c:	84 e2       	ldi	r24, 0x24	; 36
    1c2e:	88 bf       	out	0x38, r24	; 56
    while ((TIFR & (1 << ICF1)) == 0);
    1c30:	08 b6       	in	r0, 0x38	; 56
    1c32:	05 fe       	sbrs	r0, 5
    1c34:	fd cf       	rjmp	.-6      	; 0x1c30 <Ultrasonic_GetDistance+0x2a>

    Timer1_voidSetTCNT(0);
    1c36:	80 e0       	ldi	r24, 0x00	; 0
    1c38:	90 e0       	ldi	r25, 0x00	; 0
    1c3a:	0e 94 b7 07 	call	0xf6e	; 0xf6e <Timer1_voidSetTCNT>
    TCCR1B = (0 << ICES1) | (1 << CS10);  // falling edge, no prescaler
    1c3e:	81 e0       	ldi	r24, 0x01	; 1
    1c40:	8e bd       	out	0x2e, r24	; 46
    TIFR = (1 << ICF1) | (1 << TOV1);
    1c42:	84 e2       	ldi	r24, 0x24	; 36
    1c44:	88 bf       	out	0x38, r24	; 56
    TimerOverflow = 0;
    1c46:	10 92 83 01 	sts	0x0183, r1
    1c4a:	10 92 82 01 	sts	0x0182, r1

    /* Wait for falling edge */
    while ((TIFR & (1 << ICF1)) == 0);
    1c4e:	08 b6       	in	r0, 0x38	; 56
    1c50:	05 fe       	sbrs	r0, 5
    1c52:	fd cf       	rjmp	.-6      	; 0x1c4e <Ultrasonic_GetDistance+0x48>

    count = ICR1 + (65535UL * TimerOverflow);
    1c54:	e6 b4       	in	r14, 0x26	; 38
    1c56:	f7 b4       	in	r15, 0x27	; 39
    1c58:	60 91 82 01 	lds	r22, 0x0182
    1c5c:	70 91 83 01 	lds	r23, 0x0183
    1c60:	80 e0       	ldi	r24, 0x00	; 0
    1c62:	90 e0       	ldi	r25, 0x00	; 0
    1c64:	2f ef       	ldi	r18, 0xFF	; 255
    1c66:	3f ef       	ldi	r19, 0xFF	; 255
    1c68:	40 e0       	ldi	r20, 0x00	; 0
    1c6a:	50 e0       	ldi	r21, 0x00	; 0
    1c6c:	0e 94 ca 0e 	call	0x1d94	; 0x1d94 <__mulsi3>
    1c70:	00 e0       	ldi	r16, 0x00	; 0
    1c72:	10 e0       	ldi	r17, 0x00	; 0
    1c74:	e6 0e       	add	r14, r22
    1c76:	f7 1e       	adc	r15, r23
    1c78:	08 1f       	adc	r16, r24
    1c7a:	19 1f       	adc	r17, r25
    1c7c:	c8 01       	movw	r24, r16
    1c7e:	b7 01       	movw	r22, r14
    1c80:	0e 94 4f 03 	call	0x69e	; 0x69e <__floatunsisf>
    1c84:	29 e2       	ldi	r18, 0x29	; 41
    1c86:	3c e3       	ldi	r19, 0x3C	; 60
    1c88:	49 ee       	ldi	r20, 0xE9	; 233
    1c8a:	53 e4       	ldi	r21, 0x43	; 67
    1c8c:	0e 94 1f 02 	call	0x43e	; 0x43e <__divsf3>

    /* Convert count to distance (cm) */
    distance = (f32)count / 466.47f;

    return distance;
}
    1c90:	1f 91       	pop	r17
    1c92:	0f 91       	pop	r16
    1c94:	ff 90       	pop	r15
    1c96:	ef 90       	pop	r14
    1c98:	08 95       	ret

00001c9a <Ultrasonic_Init>:
}

void Ultrasonic_Init(void)
{
    /* Trigger pin output */
    DIO_voidSetPinDirection(ULTRASONIC_TRIGGER_PORT, ULTRASONIC_TRIGGER_PIN, DIO_u8_OUTPUT);
    1c9a:	83 e0       	ldi	r24, 0x03	; 3
    1c9c:	60 e0       	ldi	r22, 0x00	; 0
    1c9e:	41 e0       	ldi	r20, 0x01	; 1
    1ca0:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>

    /* Echo pin input (ICP1 = PD6) */
    DIO_voidSetPinDirection(ULTRASONIC_ECHO_PORT, ULTRASONIC_ECHO_PIN, DIO_u8_INPUT);
    1ca4:	83 e0       	ldi	r24, 0x03	; 3
    1ca6:	66 e0       	ldi	r22, 0x06	; 6
    1ca8:	40 e0       	ldi	r20, 0x00	; 0
    1caa:	0e 94 94 06 	call	0xd28	; 0xd28 <DIO_voidSetPinDirection>

    /* Enable global interrupts */
    Global_Interrupt_Enable();
    1cae:	0e 94 29 07 	call	0xe52	; 0xe52 <Global_Interrupt_Enable>

    /* Timer1 Normal mode + overflow interrupt */
    Timer1_voidInit_Normal();
    1cb2:	0e 94 74 08 	call	0x10e8	; 0x10e8 <Timer1_voidInit_Normal>
}
    1cb6:	08 95       	ret

00001cb8 <main>:
#include "MCAL/Timer1_Interface.h"
#include <util/delay.h>
#include <avr/interrupt.h>

int main(void)
{
    1cb8:	ef 92       	push	r14
    1cba:	ff 92       	push	r15
    1cbc:	0f 93       	push	r16
    1cbe:	1f 93       	push	r17
    1cc0:	cf 93       	push	r28
    1cc2:	df 93       	push	r29
    u16 distance, leftDist, rightDist;

    L298_voidInit();
    1cc4:	0e 94 e4 09 	call	0x13c8	; 0x13c8 <L298_voidInit>
    SERVO_voidInit();
    1cc8:	0e 94 eb 0c 	call	0x19d6	; 0x19d6 <SERVO_voidInit>
    Ultrasonic_Init();
    1ccc:	0e 94 4d 0e 	call	0x1c9a	; 0x1c9a <Ultrasonic_Init>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1cd0:	c8 ec       	ldi	r28, 0xC8	; 200
    1cd2:	d0 e0       	ldi	r29, 0x00	; 0

    while(1)
    {
        distance = Ultrasonic_GetDistance();
    1cd4:	0e 94 03 0e 	call	0x1c06	; 0x1c06 <Ultrasonic_GetDistance>

        if(distance > 100)
    1cd8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cdc:	65 36       	cpi	r22, 0x65	; 101
    1cde:	71 05       	cpc	r23, r1
    1ce0:	08 f0       	brcs	.+2      	; 0x1ce4 <main+0x2c>
    1ce2:	45 c0       	rjmp	.+138    	; 0x1d6e <main+0xb6>
            L298_voidMove(MOVE_FORWARD, 70);
        }
        else
        {
            // 
            L298_voidMove(MOVE_STOP, 0);
    1ce4:	84 e0       	ldi	r24, 0x04	; 4
    1ce6:	60 e0       	ldi	r22, 0x00	; 0
    1ce8:	0e 94 63 09 	call	0x12c6	; 0x12c6 <L298_voidMove>

            //  
            SERVO_voidSetAngle(0);
    1cec:	80 e0       	ldi	r24, 0x00	; 0
    1cee:	0e 94 d3 0c 	call	0x19a6	; 0x19a6 <SERVO_voidSetAngle>
    1cf2:	28 e8       	ldi	r18, 0x88	; 136
    1cf4:	33 e1       	ldi	r19, 0x13	; 19
    1cf6:	ce 01       	movw	r24, r28
    1cf8:	01 97       	sbiw	r24, 0x01	; 1
    1cfa:	f1 f7       	brne	.-4      	; 0x1cf8 <main+0x40>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1cfc:	21 50       	subi	r18, 0x01	; 1
    1cfe:	30 40       	sbci	r19, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d00:	d1 f7       	brne	.-12     	; 0x1cf6 <main+0x3e>
            _delay_ms(500);
            rightDist = Ultrasonic_GetDistance();
    1d02:	0e 94 03 0e 	call	0x1c06	; 0x1c06 <Ultrasonic_GetDistance>
    1d06:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d0a:	7b 01       	movw	r14, r22

            //  
            SERVO_voidSetAngle(180);
    1d0c:	84 eb       	ldi	r24, 0xB4	; 180
    1d0e:	0e 94 d3 0c 	call	0x19a6	; 0x19a6 <SERVO_voidSetAngle>
    1d12:	28 e8       	ldi	r18, 0x88	; 136
    1d14:	33 e1       	ldi	r19, 0x13	; 19
    1d16:	ce 01       	movw	r24, r28
    1d18:	01 97       	sbiw	r24, 0x01	; 1
    1d1a:	f1 f7       	brne	.-4      	; 0x1d18 <main+0x60>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d1c:	21 50       	subi	r18, 0x01	; 1
    1d1e:	30 40       	sbci	r19, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d20:	d1 f7       	brne	.-12     	; 0x1d16 <main+0x5e>
            _delay_ms(500);
            leftDist = Ultrasonic_GetDistance();
    1d22:	0e 94 03 0e 	call	0x1c06	; 0x1c06 <Ultrasonic_GetDistance>
    1d26:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d2a:	8b 01       	movw	r16, r22

            //  
            SERVO_voidSetAngle(90);
    1d2c:	8a e5       	ldi	r24, 0x5A	; 90
    1d2e:	0e 94 d3 0c 	call	0x19a6	; 0x19a6 <SERVO_voidSetAngle>

            if(rightDist > leftDist && rightDist > 100)
    1d32:	0e 15       	cp	r16, r14
    1d34:	1f 05       	cpc	r17, r15
    1d36:	00 f1       	brcs	.+64     	; 0x1d78 <main+0xc0>
            {
                L298_voidMove(MOVE_RIGHT, 70);
            }
            else if(leftDist >= rightDist && leftDist > 100)
    1d38:	05 36       	cpi	r16, 0x65	; 101
    1d3a:	11 05       	cpc	r17, r1
    1d3c:	30 f5       	brcc	.+76     	; 0x1d8a <main+0xd2>
            {
                L298_voidMove(MOVE_LEFT, 70);
            }
            else
            {
                L298_voidMove(MOVE_BACKWARD, 60);
    1d3e:	81 e0       	ldi	r24, 0x01	; 1
    1d40:	6c e3       	ldi	r22, 0x3C	; 60
    1d42:	0e 94 63 09 	call	0x12c6	; 0x12c6 <L298_voidMove>
    1d46:	28 e8       	ldi	r18, 0x88	; 136
    1d48:	33 e1       	ldi	r19, 0x13	; 19
    1d4a:	ce 01       	movw	r24, r28
    1d4c:	01 97       	sbiw	r24, 0x01	; 1
    1d4e:	f1 f7       	brne	.-4      	; 0x1d4c <main+0x94>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d50:	21 50       	subi	r18, 0x01	; 1
    1d52:	30 40       	sbci	r19, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d54:	d1 f7       	brne	.-12     	; 0x1d4a <main+0x92>
                _delay_ms(500);
                L298_voidMove(MOVE_STOP, 0);
    1d56:	84 e0       	ldi	r24, 0x04	; 4
    1d58:	60 e0       	ldi	r22, 0x00	; 0
    1d5a:	0e 94 63 09 	call	0x12c6	; 0x12c6 <L298_voidMove>
    SERVO_voidInit();
    Ultrasonic_Init();

    while(1)
    {
        distance = Ultrasonic_GetDistance();
    1d5e:	0e 94 03 0e 	call	0x1c06	; 0x1c06 <Ultrasonic_GetDistance>

        if(distance > 100)
    1d62:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d66:	65 36       	cpi	r22, 0x65	; 101
    1d68:	71 05       	cpc	r23, r1
    1d6a:	08 f4       	brcc	.+2      	; 0x1d6e <main+0xb6>
    1d6c:	bb cf       	rjmp	.-138    	; 0x1ce4 <main+0x2c>
        {
            L298_voidMove(MOVE_FORWARD, 70);
    1d6e:	80 e0       	ldi	r24, 0x00	; 0
    1d70:	66 e4       	ldi	r22, 0x46	; 70
    1d72:	0e 94 63 09 	call	0x12c6	; 0x12c6 <L298_voidMove>
    1d76:	ae cf       	rjmp	.-164    	; 0x1cd4 <main+0x1c>
            leftDist = Ultrasonic_GetDistance();

            //  
            SERVO_voidSetAngle(90);

            if(rightDist > leftDist && rightDist > 100)
    1d78:	85 e6       	ldi	r24, 0x65	; 101
    1d7a:	e8 16       	cp	r14, r24
    1d7c:	f1 04       	cpc	r15, r1
    1d7e:	f8 f2       	brcs	.-66     	; 0x1d3e <main+0x86>
            {
                L298_voidMove(MOVE_RIGHT, 70);
    1d80:	83 e0       	ldi	r24, 0x03	; 3
    1d82:	66 e4       	ldi	r22, 0x46	; 70
    1d84:	0e 94 63 09 	call	0x12c6	; 0x12c6 <L298_voidMove>
    1d88:	a5 cf       	rjmp	.-182    	; 0x1cd4 <main+0x1c>
            }
            else if(leftDist >= rightDist && leftDist > 100)
            {
                L298_voidMove(MOVE_LEFT, 70);
    1d8a:	82 e0       	ldi	r24, 0x02	; 2
    1d8c:	66 e4       	ldi	r22, 0x46	; 70
    1d8e:	0e 94 63 09 	call	0x12c6	; 0x12c6 <L298_voidMove>
    1d92:	a0 cf       	rjmp	.-192    	; 0x1cd4 <main+0x1c>

00001d94 <__mulsi3>:
    1d94:	62 9f       	mul	r22, r18
    1d96:	d0 01       	movw	r26, r0
    1d98:	73 9f       	mul	r23, r19
    1d9a:	f0 01       	movw	r30, r0
    1d9c:	82 9f       	mul	r24, r18
    1d9e:	e0 0d       	add	r30, r0
    1da0:	f1 1d       	adc	r31, r1
    1da2:	64 9f       	mul	r22, r20
    1da4:	e0 0d       	add	r30, r0
    1da6:	f1 1d       	adc	r31, r1
    1da8:	92 9f       	mul	r25, r18
    1daa:	f0 0d       	add	r31, r0
    1dac:	83 9f       	mul	r24, r19
    1dae:	f0 0d       	add	r31, r0
    1db0:	74 9f       	mul	r23, r20
    1db2:	f0 0d       	add	r31, r0
    1db4:	65 9f       	mul	r22, r21
    1db6:	f0 0d       	add	r31, r0
    1db8:	99 27       	eor	r25, r25
    1dba:	72 9f       	mul	r23, r18
    1dbc:	b0 0d       	add	r27, r0
    1dbe:	e1 1d       	adc	r30, r1
    1dc0:	f9 1f       	adc	r31, r25
    1dc2:	63 9f       	mul	r22, r19
    1dc4:	b0 0d       	add	r27, r0
    1dc6:	e1 1d       	adc	r30, r1
    1dc8:	f9 1f       	adc	r31, r25
    1dca:	bd 01       	movw	r22, r26
    1dcc:	cf 01       	movw	r24, r30
    1dce:	11 24       	eor	r1, r1
    1dd0:	08 95       	ret

00001dd2 <__udivmodhi4>:
    1dd2:	aa 1b       	sub	r26, r26
    1dd4:	bb 1b       	sub	r27, r27
    1dd6:	51 e1       	ldi	r21, 0x11	; 17
    1dd8:	07 c0       	rjmp	.+14     	; 0x1de8 <__udivmodhi4_ep>

00001dda <__udivmodhi4_loop>:
    1dda:	aa 1f       	adc	r26, r26
    1ddc:	bb 1f       	adc	r27, r27
    1dde:	a6 17       	cp	r26, r22
    1de0:	b7 07       	cpc	r27, r23
    1de2:	10 f0       	brcs	.+4      	; 0x1de8 <__udivmodhi4_ep>
    1de4:	a6 1b       	sub	r26, r22
    1de6:	b7 0b       	sbc	r27, r23

00001de8 <__udivmodhi4_ep>:
    1de8:	88 1f       	adc	r24, r24
    1dea:	99 1f       	adc	r25, r25
    1dec:	5a 95       	dec	r21
    1dee:	a9 f7       	brne	.-22     	; 0x1dda <__udivmodhi4_loop>
    1df0:	80 95       	com	r24
    1df2:	90 95       	com	r25
    1df4:	bc 01       	movw	r22, r24
    1df6:	cd 01       	movw	r24, r26
    1df8:	08 95       	ret

00001dfa <__divmodhi4>:
    1dfa:	97 fb       	bst	r25, 7
    1dfc:	09 2e       	mov	r0, r25
    1dfe:	07 26       	eor	r0, r23
    1e00:	0a d0       	rcall	.+20     	; 0x1e16 <__divmodhi4_neg1>
    1e02:	77 fd       	sbrc	r23, 7
    1e04:	04 d0       	rcall	.+8      	; 0x1e0e <__divmodhi4_neg2>
    1e06:	e5 df       	rcall	.-54     	; 0x1dd2 <__udivmodhi4>
    1e08:	06 d0       	rcall	.+12     	; 0x1e16 <__divmodhi4_neg1>
    1e0a:	00 20       	and	r0, r0
    1e0c:	1a f4       	brpl	.+6      	; 0x1e14 <__divmodhi4_exit>

00001e0e <__divmodhi4_neg2>:
    1e0e:	70 95       	com	r23
    1e10:	61 95       	neg	r22
    1e12:	7f 4f       	sbci	r23, 0xFF	; 255

00001e14 <__divmodhi4_exit>:
    1e14:	08 95       	ret

00001e16 <__divmodhi4_neg1>:
    1e16:	f6 f7       	brtc	.-4      	; 0x1e14 <__divmodhi4_exit>
    1e18:	90 95       	com	r25
    1e1a:	81 95       	neg	r24
    1e1c:	9f 4f       	sbci	r25, 0xFF	; 255
    1e1e:	08 95       	ret

00001e20 <__udivmodsi4>:
    1e20:	a1 e2       	ldi	r26, 0x21	; 33
    1e22:	1a 2e       	mov	r1, r26
    1e24:	aa 1b       	sub	r26, r26
    1e26:	bb 1b       	sub	r27, r27
    1e28:	fd 01       	movw	r30, r26
    1e2a:	0d c0       	rjmp	.+26     	; 0x1e46 <__udivmodsi4_ep>

00001e2c <__udivmodsi4_loop>:
    1e2c:	aa 1f       	adc	r26, r26
    1e2e:	bb 1f       	adc	r27, r27
    1e30:	ee 1f       	adc	r30, r30
    1e32:	ff 1f       	adc	r31, r31
    1e34:	a2 17       	cp	r26, r18
    1e36:	b3 07       	cpc	r27, r19
    1e38:	e4 07       	cpc	r30, r20
    1e3a:	f5 07       	cpc	r31, r21
    1e3c:	20 f0       	brcs	.+8      	; 0x1e46 <__udivmodsi4_ep>
    1e3e:	a2 1b       	sub	r26, r18
    1e40:	b3 0b       	sbc	r27, r19
    1e42:	e4 0b       	sbc	r30, r20
    1e44:	f5 0b       	sbc	r31, r21

00001e46 <__udivmodsi4_ep>:
    1e46:	66 1f       	adc	r22, r22
    1e48:	77 1f       	adc	r23, r23
    1e4a:	88 1f       	adc	r24, r24
    1e4c:	99 1f       	adc	r25, r25
    1e4e:	1a 94       	dec	r1
    1e50:	69 f7       	brne	.-38     	; 0x1e2c <__udivmodsi4_loop>
    1e52:	60 95       	com	r22
    1e54:	70 95       	com	r23
    1e56:	80 95       	com	r24
    1e58:	90 95       	com	r25
    1e5a:	9b 01       	movw	r18, r22
    1e5c:	ac 01       	movw	r20, r24
    1e5e:	bd 01       	movw	r22, r26
    1e60:	cf 01       	movw	r24, r30
    1e62:	08 95       	ret

00001e64 <__prologue_saves__>:
    1e64:	2f 92       	push	r2
    1e66:	3f 92       	push	r3
    1e68:	4f 92       	push	r4
    1e6a:	5f 92       	push	r5
    1e6c:	6f 92       	push	r6
    1e6e:	7f 92       	push	r7
    1e70:	8f 92       	push	r8
    1e72:	9f 92       	push	r9
    1e74:	af 92       	push	r10
    1e76:	bf 92       	push	r11
    1e78:	cf 92       	push	r12
    1e7a:	df 92       	push	r13
    1e7c:	ef 92       	push	r14
    1e7e:	ff 92       	push	r15
    1e80:	0f 93       	push	r16
    1e82:	1f 93       	push	r17
    1e84:	cf 93       	push	r28
    1e86:	df 93       	push	r29
    1e88:	cd b7       	in	r28, 0x3d	; 61
    1e8a:	de b7       	in	r29, 0x3e	; 62
    1e8c:	ca 1b       	sub	r28, r26
    1e8e:	db 0b       	sbc	r29, r27
    1e90:	0f b6       	in	r0, 0x3f	; 63
    1e92:	f8 94       	cli
    1e94:	de bf       	out	0x3e, r29	; 62
    1e96:	0f be       	out	0x3f, r0	; 63
    1e98:	cd bf       	out	0x3d, r28	; 61
    1e9a:	09 94       	ijmp

00001e9c <__epilogue_restores__>:
    1e9c:	2a 88       	ldd	r2, Y+18	; 0x12
    1e9e:	39 88       	ldd	r3, Y+17	; 0x11
    1ea0:	48 88       	ldd	r4, Y+16	; 0x10
    1ea2:	5f 84       	ldd	r5, Y+15	; 0x0f
    1ea4:	6e 84       	ldd	r6, Y+14	; 0x0e
    1ea6:	7d 84       	ldd	r7, Y+13	; 0x0d
    1ea8:	8c 84       	ldd	r8, Y+12	; 0x0c
    1eaa:	9b 84       	ldd	r9, Y+11	; 0x0b
    1eac:	aa 84       	ldd	r10, Y+10	; 0x0a
    1eae:	b9 84       	ldd	r11, Y+9	; 0x09
    1eb0:	c8 84       	ldd	r12, Y+8	; 0x08
    1eb2:	df 80       	ldd	r13, Y+7	; 0x07
    1eb4:	ee 80       	ldd	r14, Y+6	; 0x06
    1eb6:	fd 80       	ldd	r15, Y+5	; 0x05
    1eb8:	0c 81       	ldd	r16, Y+4	; 0x04
    1eba:	1b 81       	ldd	r17, Y+3	; 0x03
    1ebc:	aa 81       	ldd	r26, Y+2	; 0x02
    1ebe:	b9 81       	ldd	r27, Y+1	; 0x01
    1ec0:	ce 0f       	add	r28, r30
    1ec2:	d1 1d       	adc	r29, r1
    1ec4:	0f b6       	in	r0, 0x3f	; 63
    1ec6:	f8 94       	cli
    1ec8:	de bf       	out	0x3e, r29	; 62
    1eca:	0f be       	out	0x3f, r0	; 63
    1ecc:	cd bf       	out	0x3d, r28	; 61
    1ece:	ed 01       	movw	r28, r26
    1ed0:	08 95       	ret

00001ed2 <_exit>:
    1ed2:	f8 94       	cli

00001ed4 <__stop_program>:
    1ed4:	ff cf       	rjmp	.-2      	; 0x1ed4 <__stop_program>
