Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat Jun 16 20:27:28 2018
| Host         : Vivado-dev running 64-bit Ubuntu 18.04 LTS
| Command      : report_timing_summary -max_paths 10 -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.731        0.000                      0                  117        0.183        0.000                      0                  117        4.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.731        0.000                      0                  117        0.183        0.000                      0                  117        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 pulse_generator_1/pulseCnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator_1/pulseCnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 2.264ns (42.935%)  route 3.009ns (57.065%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    pulse_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  pulse_generator_1/pulseCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  pulse_generator_1/pulseCnt_reg[17]/Q
                         net (fo=2, routed)           0.996     6.774    pulse_generator_1/pulseCnt_reg[17]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124     6.898 f  pulse_generator_1/cntr_sig[2]_i_8/O
                         net (fo=1, routed)           0.961     7.859    pulse_generator_1/cntr_sig[2]_i_8_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.983 f  pulse_generator_1/cntr_sig[2]_i_2/O
                         net (fo=31, routed)          1.053     9.036    pulse_generator_1/load
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.124     9.160 r  pulse_generator_1/pulseCnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     9.160    pulse_generator_1/pulseCnt[0]_i_6__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.692 r  pulse_generator_1/pulseCnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.692    pulse_generator_1/pulseCnt_reg[0]_i_1__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  pulse_generator_1/pulseCnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.806    pulse_generator_1/pulseCnt_reg[4]_i_1__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  pulse_generator_1/pulseCnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.920    pulse_generator_1/pulseCnt_reg[8]_i_1__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  pulse_generator_1/pulseCnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.034    pulse_generator_1/pulseCnt_reg[12]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  pulse_generator_1/pulseCnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.148    pulse_generator_1/pulseCnt_reg[16]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  pulse_generator_1/pulseCnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.262    pulse_generator_1/pulseCnt_reg[20]_i_1__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.596 r  pulse_generator_1/pulseCnt_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.596    pulse_generator_1/pulseCnt_reg[24]_i_1__0_n_6
    SLICE_X3Y88          FDCE                                         r  pulse_generator_1/pulseCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.602    15.025    pulse_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  pulse_generator_1/pulseCnt_reg[25]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.062    15.326    pulse_generator_1/pulseCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 pulse_generator_1/pulseCnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator_1/pulseCnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 2.169ns (41.888%)  route 3.009ns (58.112%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    pulse_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  pulse_generator_1/pulseCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  pulse_generator_1/pulseCnt_reg[17]/Q
                         net (fo=2, routed)           0.996     6.774    pulse_generator_1/pulseCnt_reg[17]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124     6.898 f  pulse_generator_1/cntr_sig[2]_i_8/O
                         net (fo=1, routed)           0.961     7.859    pulse_generator_1/cntr_sig[2]_i_8_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.983 f  pulse_generator_1/cntr_sig[2]_i_2/O
                         net (fo=31, routed)          1.053     9.036    pulse_generator_1/load
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.124     9.160 r  pulse_generator_1/pulseCnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     9.160    pulse_generator_1/pulseCnt[0]_i_6__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.692 r  pulse_generator_1/pulseCnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.692    pulse_generator_1/pulseCnt_reg[0]_i_1__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  pulse_generator_1/pulseCnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.806    pulse_generator_1/pulseCnt_reg[4]_i_1__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  pulse_generator_1/pulseCnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.920    pulse_generator_1/pulseCnt_reg[8]_i_1__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  pulse_generator_1/pulseCnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.034    pulse_generator_1/pulseCnt_reg[12]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  pulse_generator_1/pulseCnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.148    pulse_generator_1/pulseCnt_reg[16]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  pulse_generator_1/pulseCnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.262    pulse_generator_1/pulseCnt_reg[20]_i_1__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.501 r  pulse_generator_1/pulseCnt_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.501    pulse_generator_1/pulseCnt_reg[24]_i_1__0_n_5
    SLICE_X3Y88          FDCE                                         r  pulse_generator_1/pulseCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.602    15.025    pulse_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  pulse_generator_1/pulseCnt_reg[26]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.062    15.326    pulse_generator_1/pulseCnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 pulse_generator_1/pulseCnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator_1/pulseCnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 2.153ns (41.708%)  route 3.009ns (58.292%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    pulse_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  pulse_generator_1/pulseCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  pulse_generator_1/pulseCnt_reg[17]/Q
                         net (fo=2, routed)           0.996     6.774    pulse_generator_1/pulseCnt_reg[17]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124     6.898 f  pulse_generator_1/cntr_sig[2]_i_8/O
                         net (fo=1, routed)           0.961     7.859    pulse_generator_1/cntr_sig[2]_i_8_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.983 f  pulse_generator_1/cntr_sig[2]_i_2/O
                         net (fo=31, routed)          1.053     9.036    pulse_generator_1/load
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.124     9.160 r  pulse_generator_1/pulseCnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     9.160    pulse_generator_1/pulseCnt[0]_i_6__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.692 r  pulse_generator_1/pulseCnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.692    pulse_generator_1/pulseCnt_reg[0]_i_1__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  pulse_generator_1/pulseCnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.806    pulse_generator_1/pulseCnt_reg[4]_i_1__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  pulse_generator_1/pulseCnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.920    pulse_generator_1/pulseCnt_reg[8]_i_1__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  pulse_generator_1/pulseCnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.034    pulse_generator_1/pulseCnt_reg[12]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  pulse_generator_1/pulseCnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.148    pulse_generator_1/pulseCnt_reg[16]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  pulse_generator_1/pulseCnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.262    pulse_generator_1/pulseCnt_reg[20]_i_1__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.485 r  pulse_generator_1/pulseCnt_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.485    pulse_generator_1/pulseCnt_reg[24]_i_1__0_n_7
    SLICE_X3Y88          FDCE                                         r  pulse_generator_1/pulseCnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.602    15.025    pulse_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  pulse_generator_1/pulseCnt_reg[24]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.062    15.326    pulse_generator_1/pulseCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 pulse_generator_1/pulseCnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator_1/pulseCnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 2.150ns (41.674%)  route 3.009ns (58.326%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    pulse_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  pulse_generator_1/pulseCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  pulse_generator_1/pulseCnt_reg[17]/Q
                         net (fo=2, routed)           0.996     6.774    pulse_generator_1/pulseCnt_reg[17]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124     6.898 f  pulse_generator_1/cntr_sig[2]_i_8/O
                         net (fo=1, routed)           0.961     7.859    pulse_generator_1/cntr_sig[2]_i_8_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.983 f  pulse_generator_1/cntr_sig[2]_i_2/O
                         net (fo=31, routed)          1.053     9.036    pulse_generator_1/load
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.124     9.160 r  pulse_generator_1/pulseCnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     9.160    pulse_generator_1/pulseCnt[0]_i_6__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.692 r  pulse_generator_1/pulseCnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.692    pulse_generator_1/pulseCnt_reg[0]_i_1__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  pulse_generator_1/pulseCnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.806    pulse_generator_1/pulseCnt_reg[4]_i_1__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  pulse_generator_1/pulseCnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.920    pulse_generator_1/pulseCnt_reg[8]_i_1__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  pulse_generator_1/pulseCnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.034    pulse_generator_1/pulseCnt_reg[12]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  pulse_generator_1/pulseCnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.148    pulse_generator_1/pulseCnt_reg[16]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.482 r  pulse_generator_1/pulseCnt_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.482    pulse_generator_1/pulseCnt_reg[20]_i_1__0_n_6
    SLICE_X3Y87          FDCE                                         r  pulse_generator_1/pulseCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.601    15.024    pulse_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  pulse_generator_1/pulseCnt_reg[21]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    pulse_generator_1/pulseCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 pulse_generator_1/pulseCnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator_1/pulseCnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 2.129ns (41.436%)  route 3.009ns (58.564%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    pulse_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  pulse_generator_1/pulseCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  pulse_generator_1/pulseCnt_reg[17]/Q
                         net (fo=2, routed)           0.996     6.774    pulse_generator_1/pulseCnt_reg[17]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124     6.898 f  pulse_generator_1/cntr_sig[2]_i_8/O
                         net (fo=1, routed)           0.961     7.859    pulse_generator_1/cntr_sig[2]_i_8_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.983 f  pulse_generator_1/cntr_sig[2]_i_2/O
                         net (fo=31, routed)          1.053     9.036    pulse_generator_1/load
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.124     9.160 r  pulse_generator_1/pulseCnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     9.160    pulse_generator_1/pulseCnt[0]_i_6__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.692 r  pulse_generator_1/pulseCnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.692    pulse_generator_1/pulseCnt_reg[0]_i_1__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  pulse_generator_1/pulseCnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.806    pulse_generator_1/pulseCnt_reg[4]_i_1__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  pulse_generator_1/pulseCnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.920    pulse_generator_1/pulseCnt_reg[8]_i_1__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  pulse_generator_1/pulseCnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.034    pulse_generator_1/pulseCnt_reg[12]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  pulse_generator_1/pulseCnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.148    pulse_generator_1/pulseCnt_reg[16]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.461 r  pulse_generator_1/pulseCnt_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.461    pulse_generator_1/pulseCnt_reg[20]_i_1__0_n_4
    SLICE_X3Y87          FDCE                                         r  pulse_generator_1/pulseCnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.601    15.024    pulse_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  pulse_generator_1/pulseCnt_reg[23]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    pulse_generator_1/pulseCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                  4.865    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 pulse_generator_2/pulseCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator_2/pulseCnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 2.264ns (44.258%)  route 2.851ns (55.742%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.716     5.319    pulse_generator_2/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  pulse_generator_2/pulseCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  pulse_generator_2/pulseCnt_reg[3]/Q
                         net (fo=2, routed)           0.819     6.594    pulse_generator_2/pulseCnt_reg[3]
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.124     6.718 f  pulse_generator_2/q[3]_i_6/O
                         net (fo=1, routed)           0.801     7.519    pulse_generator_2/q[3]_i_6_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.124     7.643 f  pulse_generator_2/q[3]_i_1/O
                         net (fo=60, routed)          1.231     8.874    pulse_generator_2/q_reg[3]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.124     8.998 r  pulse_generator_2/pulseCnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.998    pulse_generator_2/pulseCnt[0]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.530 r  pulse_generator_2/pulseCnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.530    pulse_generator_2/pulseCnt_reg[0]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.644 r  pulse_generator_2/pulseCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.644    pulse_generator_2/pulseCnt_reg[4]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  pulse_generator_2/pulseCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.758    pulse_generator_2/pulseCnt_reg[8]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  pulse_generator_2/pulseCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    pulse_generator_2/pulseCnt_reg[12]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  pulse_generator_2/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    pulse_generator_2/pulseCnt_reg[16]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.100 r  pulse_generator_2/pulseCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.100    pulse_generator_2/pulseCnt_reg[20]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.434 r  pulse_generator_2/pulseCnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.434    pulse_generator_2/pulseCnt_reg[24]_i_1_n_6
    SLICE_X1Y88          FDCE                                         r  pulse_generator_2/pulseCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.602    15.025    pulse_generator_2/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  pulse_generator_2/pulseCnt_reg[25]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDCE (Setup_fdce_C_D)        0.062    15.326    pulse_generator_2/pulseCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 pulse_generator_1/pulseCnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator_1/pulseCnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 2.055ns (40.580%)  route 3.009ns (59.420%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    pulse_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  pulse_generator_1/pulseCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  pulse_generator_1/pulseCnt_reg[17]/Q
                         net (fo=2, routed)           0.996     6.774    pulse_generator_1/pulseCnt_reg[17]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124     6.898 f  pulse_generator_1/cntr_sig[2]_i_8/O
                         net (fo=1, routed)           0.961     7.859    pulse_generator_1/cntr_sig[2]_i_8_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.983 f  pulse_generator_1/cntr_sig[2]_i_2/O
                         net (fo=31, routed)          1.053     9.036    pulse_generator_1/load
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.124     9.160 r  pulse_generator_1/pulseCnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     9.160    pulse_generator_1/pulseCnt[0]_i_6__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.692 r  pulse_generator_1/pulseCnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.692    pulse_generator_1/pulseCnt_reg[0]_i_1__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  pulse_generator_1/pulseCnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.806    pulse_generator_1/pulseCnt_reg[4]_i_1__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  pulse_generator_1/pulseCnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.920    pulse_generator_1/pulseCnt_reg[8]_i_1__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  pulse_generator_1/pulseCnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.034    pulse_generator_1/pulseCnt_reg[12]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  pulse_generator_1/pulseCnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.148    pulse_generator_1/pulseCnt_reg[16]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.387 r  pulse_generator_1/pulseCnt_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.387    pulse_generator_1/pulseCnt_reg[20]_i_1__0_n_5
    SLICE_X3Y87          FDCE                                         r  pulse_generator_1/pulseCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.601    15.024    pulse_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  pulse_generator_1/pulseCnt_reg[22]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    pulse_generator_1/pulseCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -10.387    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 pulse_generator_1/pulseCnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator_1/pulseCnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 2.039ns (40.391%)  route 3.009ns (59.609%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    pulse_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  pulse_generator_1/pulseCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  pulse_generator_1/pulseCnt_reg[17]/Q
                         net (fo=2, routed)           0.996     6.774    pulse_generator_1/pulseCnt_reg[17]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124     6.898 f  pulse_generator_1/cntr_sig[2]_i_8/O
                         net (fo=1, routed)           0.961     7.859    pulse_generator_1/cntr_sig[2]_i_8_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.983 f  pulse_generator_1/cntr_sig[2]_i_2/O
                         net (fo=31, routed)          1.053     9.036    pulse_generator_1/load
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.124     9.160 r  pulse_generator_1/pulseCnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     9.160    pulse_generator_1/pulseCnt[0]_i_6__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.692 r  pulse_generator_1/pulseCnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.692    pulse_generator_1/pulseCnt_reg[0]_i_1__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  pulse_generator_1/pulseCnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.806    pulse_generator_1/pulseCnt_reg[4]_i_1__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  pulse_generator_1/pulseCnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.920    pulse_generator_1/pulseCnt_reg[8]_i_1__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  pulse_generator_1/pulseCnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.034    pulse_generator_1/pulseCnt_reg[12]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  pulse_generator_1/pulseCnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.148    pulse_generator_1/pulseCnt_reg[16]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.371 r  pulse_generator_1/pulseCnt_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.371    pulse_generator_1/pulseCnt_reg[20]_i_1__0_n_7
    SLICE_X3Y87          FDCE                                         r  pulse_generator_1/pulseCnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.601    15.024    pulse_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  pulse_generator_1/pulseCnt_reg[20]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    pulse_generator_1/pulseCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 pulse_generator_1/pulseCnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator_1/pulseCnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 2.036ns (40.356%)  route 3.009ns (59.644%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.720     5.323    pulse_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  pulse_generator_1/pulseCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  pulse_generator_1/pulseCnt_reg[17]/Q
                         net (fo=2, routed)           0.996     6.774    pulse_generator_1/pulseCnt_reg[17]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.124     6.898 f  pulse_generator_1/cntr_sig[2]_i_8/O
                         net (fo=1, routed)           0.961     7.859    pulse_generator_1/cntr_sig[2]_i_8_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     7.983 f  pulse_generator_1/cntr_sig[2]_i_2/O
                         net (fo=31, routed)          1.053     9.036    pulse_generator_1/load
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.124     9.160 r  pulse_generator_1/pulseCnt[0]_i_6__0/O
                         net (fo=1, routed)           0.000     9.160    pulse_generator_1/pulseCnt[0]_i_6__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.692 r  pulse_generator_1/pulseCnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.692    pulse_generator_1/pulseCnt_reg[0]_i_1__0_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.806 r  pulse_generator_1/pulseCnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.806    pulse_generator_1/pulseCnt_reg[4]_i_1__0_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  pulse_generator_1/pulseCnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.920    pulse_generator_1/pulseCnt_reg[8]_i_1__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  pulse_generator_1/pulseCnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.034    pulse_generator_1/pulseCnt_reg[12]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.368 r  pulse_generator_1/pulseCnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.368    pulse_generator_1/pulseCnt_reg[16]_i_1__0_n_6
    SLICE_X3Y86          FDCE                                         r  pulse_generator_1/pulseCnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.600    15.023    pulse_generator_1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  pulse_generator_1/pulseCnt_reg[17]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.062    15.349    pulse_generator_1/pulseCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 pulse_generator_2/pulseCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator_2/pulseCnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.169ns (43.203%)  route 2.851ns (56.797%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.716     5.319    pulse_generator_2/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y82          FDCE                                         r  pulse_generator_2/pulseCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  pulse_generator_2/pulseCnt_reg[3]/Q
                         net (fo=2, routed)           0.819     6.594    pulse_generator_2/pulseCnt_reg[3]
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.124     6.718 f  pulse_generator_2/q[3]_i_6/O
                         net (fo=1, routed)           0.801     7.519    pulse_generator_2/q[3]_i_6_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.124     7.643 f  pulse_generator_2/q[3]_i_1/O
                         net (fo=60, routed)          1.231     8.874    pulse_generator_2/q_reg[3]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.124     8.998 r  pulse_generator_2/pulseCnt[0]_i_6/O
                         net (fo=1, routed)           0.000     8.998    pulse_generator_2/pulseCnt[0]_i_6_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.530 r  pulse_generator_2/pulseCnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.530    pulse_generator_2/pulseCnt_reg[0]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.644 r  pulse_generator_2/pulseCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.644    pulse_generator_2/pulseCnt_reg[4]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.758 r  pulse_generator_2/pulseCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.758    pulse_generator_2/pulseCnt_reg[8]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  pulse_generator_2/pulseCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    pulse_generator_2/pulseCnt_reg[12]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  pulse_generator_2/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    pulse_generator_2/pulseCnt_reg[16]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.100 r  pulse_generator_2/pulseCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.100    pulse_generator_2/pulseCnt_reg[20]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.339 r  pulse_generator_2/pulseCnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.339    pulse_generator_2/pulseCnt_reg[24]_i_1_n_5
    SLICE_X1Y88          FDCE                                         r  pulse_generator_2/pulseCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.602    15.025    pulse_generator_2/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  pulse_generator_2/pulseCnt_reg[26]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDCE (Setup_fdce_C_D)        0.062    15.326    pulse_generator_2/pulseCnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  4.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Dtype_0/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dtype_1/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.867%)  route 0.124ns (43.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    Dtype_0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  Dtype_0/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  Dtype_0/q_reg[3]/Q
                         net (fo=2, routed)           0.124     1.807    Dtype_1/D[3]
    SLICE_X5Y84          FDCE                                         r  Dtype_1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.868     2.033    Dtype_1/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y84          FDCE                                         r  Dtype_1/q_reg[3]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X5Y84          FDCE (Hold_fdce_C_D)         0.070     1.623    Dtype_1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Dtype_0/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dtype_1/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.202%)  route 0.124ns (46.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    Dtype_0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  Dtype_0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  Dtype_0/q_reg[1]/Q
                         net (fo=2, routed)           0.124     1.783    Dtype_1/D[1]
    SLICE_X4Y85          FDCE                                         r  Dtype_1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.869     2.034    Dtype_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  Dtype_1/q_reg[1]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y85          FDCE (Hold_fdce_C_D)         0.066     1.599    Dtype_1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Dtype_0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dtype_1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.324%)  route 0.128ns (47.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    Dtype_0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  Dtype_0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  Dtype_0/q_reg[0]/Q
                         net (fo=2, routed)           0.128     1.788    Dtype_1/D[0]
    SLICE_X4Y85          FDCE                                         r  Dtype_1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.869     2.034    Dtype_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  Dtype_1/q_reg[0]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y85          FDCE (Hold_fdce_C_D)         0.070     1.603    Dtype_1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Dtype_1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dtype_2/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.070%)  route 0.125ns (46.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    Dtype_1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  Dtype_1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  Dtype_1/q_reg[0]/Q
                         net (fo=2, routed)           0.125     1.784    Dtype_2/D[0]
    SLICE_X4Y85          FDCE                                         r  Dtype_2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.869     2.034    Dtype_2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  Dtype_2/q_reg[0]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y85          FDCE (Hold_fdce_C_D)         0.070     1.588    Dtype_2/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Dtype_4/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dtype_5/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.972%)  route 0.124ns (43.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.600     1.519    Dtype_4/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  Dtype_4/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  Dtype_4/q_reg[2]/Q
                         net (fo=2, routed)           0.124     1.807    Dtype_5/D[2]
    SLICE_X2Y86          FDCE                                         r  Dtype_5/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.872     2.037    Dtype_5/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  Dtype_5/q_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDCE (Hold_fdce_C_D)         0.076     1.595    Dtype_5/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Dtype_2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dtype_3/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.215%)  route 0.171ns (54.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    Dtype_2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDCE                                         r  Dtype_2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  Dtype_2/q_reg[1]/Q
                         net (fo=2, routed)           0.171     1.830    Dtype_3/D[1]
    SLICE_X7Y85          FDCE                                         r  Dtype_3/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.869     2.034    Dtype_3/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDCE                                         r  Dtype_3/q_reg[1]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X7Y85          FDCE (Hold_fdce_C_D)         0.070     1.603    Dtype_3/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 upCounter_1/cntr_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upCounter_1/cntr_sig_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.599%)  route 0.176ns (45.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.600     1.519    upCounter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  upCounter_1/cntr_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  upCounter_1/cntr_sig_reg[0]/Q
                         net (fo=19, routed)          0.176     1.860    upCounter_1/cntr_sig[0]
    SLICE_X2Y85          LUT4 (Prop_lut4_I0_O)        0.048     1.908 r  upCounter_1/cntr_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     1.908    upCounter_1/cntr_sig[2]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  upCounter_1/cntr_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.872     2.037    upCounter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  upCounter_1/cntr_sig_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.131     1.665    upCounter_1/cntr_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 upCounter_1/cntr_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upCounter_1/cntr_sig_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.245%)  route 0.176ns (45.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.600     1.519    upCounter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  upCounter_1/cntr_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  upCounter_1/cntr_sig_reg[0]/Q
                         net (fo=19, routed)          0.176     1.860    upCounter_1/cntr_sig[0]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.045     1.905 r  upCounter_1/cntr_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     1.905    upCounter_1/cntr_sig[1]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  upCounter_1/cntr_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.872     2.037    upCounter_1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  upCounter_1/cntr_sig_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.120     1.654    upCounter_1/cntr_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Dtype_5/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dtype_6/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    Dtype_5/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  Dtype_5/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  Dtype_5/q_reg[0]/Q
                         net (fo=2, routed)           0.188     1.847    Dtype_6/D[0]
    SLICE_X5Y85          FDCE                                         r  Dtype_6/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.869     2.034    Dtype_6/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  Dtype_6/q_reg[0]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y85          FDCE (Hold_fdce_C_D)         0.076     1.594    Dtype_6/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Dtype_3/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Dtype_4/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.599     1.518    Dtype_3/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y85          FDCE                                         r  Dtype_3/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  Dtype_3/q_reg[1]/Q
                         net (fo=2, routed)           0.181     1.841    Dtype_4/D[1]
    SLICE_X6Y85          FDCE                                         r  Dtype_4/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.869     2.034    Dtype_4/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  Dtype_4/q_reg[1]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X6Y85          FDCE (Hold_fdce_C_D)         0.052     1.583    Dtype_4/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     Dtype_0/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     Dtype_0/q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     Dtype_0/q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     Dtype_0/q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     Dtype_1/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     Dtype_1/q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     Dtype_1/q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y84     Dtype_1/q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     Dtype_2/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     Dtype_1/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     Dtype_2/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     Dtype_3/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Dtype_4/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Dtype_5/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Dtype_6/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Dtype_7/q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     pulse_generator_1/pulseCnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     pulse_generator_1/pulseCnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     pulse_generator_1/pulseCnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     Dtype_0/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     Dtype_1/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     Dtype_2/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     Dtype_3/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Dtype_4/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Dtype_5/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Dtype_6/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     Dtype_7/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     pulse_generator_1/pulseCnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     pulse_generator_1/pulseCnt_reg[11]/C



