// Seed: 1973053531
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout tri1 id_3;
  output wire id_2;
  output wire id_1;
  bit [1 : 1] id_4;
  assign id_3 = 1'b0;
  wire [1 : 1] id_5;
  always begin : LABEL_0
    id_4 <= -1;
  end
endmodule
module module_1 #(
    parameter id_12 = 32'd58
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout uwire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_7;
  always begin : LABEL_0
    begin : LABEL_1
      $signed(71);
      ;
    end
    id_7 <= !id_6 && -1;
  end
  logic id_8;
  wire  id_9;
  parameter id_10 = 1;
  parameter id_11 = id_10;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_10
  );
  wire _id_12;
  wire id_13;
  ;
  wire id_14;
  wire id_15;
  wire id_16;
  wire [id_12  -  1 : -1 'd0] id_17;
  assign id_12 = id_14;
  assign id_5  = -1;
endmodule
