// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Softmax,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=9,HLS_SYN_FF=10655,HLS_SYN_LUT=4913,HLS_VERSION=2018_3}" *)

module Softmax (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 61'd1;
parameter    ap_ST_fsm_state2 = 61'd2;
parameter    ap_ST_fsm_state3 = 61'd4;
parameter    ap_ST_fsm_state4 = 61'd8;
parameter    ap_ST_fsm_state5 = 61'd16;
parameter    ap_ST_fsm_state6 = 61'd32;
parameter    ap_ST_fsm_state7 = 61'd64;
parameter    ap_ST_fsm_state8 = 61'd128;
parameter    ap_ST_fsm_state9 = 61'd256;
parameter    ap_ST_fsm_state10 = 61'd512;
parameter    ap_ST_fsm_state11 = 61'd1024;
parameter    ap_ST_fsm_state12 = 61'd2048;
parameter    ap_ST_fsm_state13 = 61'd4096;
parameter    ap_ST_fsm_state14 = 61'd8192;
parameter    ap_ST_fsm_state15 = 61'd16384;
parameter    ap_ST_fsm_state16 = 61'd32768;
parameter    ap_ST_fsm_state17 = 61'd65536;
parameter    ap_ST_fsm_state18 = 61'd131072;
parameter    ap_ST_fsm_state19 = 61'd262144;
parameter    ap_ST_fsm_state20 = 61'd524288;
parameter    ap_ST_fsm_state21 = 61'd1048576;
parameter    ap_ST_fsm_state22 = 61'd2097152;
parameter    ap_ST_fsm_state23 = 61'd4194304;
parameter    ap_ST_fsm_state24 = 61'd8388608;
parameter    ap_ST_fsm_state25 = 61'd16777216;
parameter    ap_ST_fsm_state26 = 61'd33554432;
parameter    ap_ST_fsm_state27 = 61'd67108864;
parameter    ap_ST_fsm_state28 = 61'd134217728;
parameter    ap_ST_fsm_state29 = 61'd268435456;
parameter    ap_ST_fsm_state30 = 61'd536870912;
parameter    ap_ST_fsm_state31 = 61'd1073741824;
parameter    ap_ST_fsm_state32 = 61'd2147483648;
parameter    ap_ST_fsm_state33 = 61'd4294967296;
parameter    ap_ST_fsm_state34 = 61'd8589934592;
parameter    ap_ST_fsm_state35 = 61'd17179869184;
parameter    ap_ST_fsm_state36 = 61'd34359738368;
parameter    ap_ST_fsm_state37 = 61'd68719476736;
parameter    ap_ST_fsm_state38 = 61'd137438953472;
parameter    ap_ST_fsm_state39 = 61'd274877906944;
parameter    ap_ST_fsm_state40 = 61'd549755813888;
parameter    ap_ST_fsm_state41 = 61'd1099511627776;
parameter    ap_ST_fsm_state42 = 61'd2199023255552;
parameter    ap_ST_fsm_state43 = 61'd4398046511104;
parameter    ap_ST_fsm_state44 = 61'd8796093022208;
parameter    ap_ST_fsm_state45 = 61'd17592186044416;
parameter    ap_ST_fsm_state46 = 61'd35184372088832;
parameter    ap_ST_fsm_state47 = 61'd70368744177664;
parameter    ap_ST_fsm_state48 = 61'd140737488355328;
parameter    ap_ST_fsm_state49 = 61'd281474976710656;
parameter    ap_ST_fsm_state50 = 61'd562949953421312;
parameter    ap_ST_fsm_state51 = 61'd1125899906842624;
parameter    ap_ST_fsm_state52 = 61'd2251799813685248;
parameter    ap_ST_fsm_state53 = 61'd4503599627370496;
parameter    ap_ST_fsm_state54 = 61'd9007199254740992;
parameter    ap_ST_fsm_state55 = 61'd18014398509481984;
parameter    ap_ST_fsm_state56 = 61'd36028797018963968;
parameter    ap_ST_fsm_state57 = 61'd72057594037927936;
parameter    ap_ST_fsm_state58 = 61'd144115188075855872;
parameter    ap_ST_fsm_state59 = 61'd288230376151711744;
parameter    ap_ST_fsm_state60 = 61'd576460752303423488;
parameter    ap_ST_fsm_state61 = 61'd1152921504606846976;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [60:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] in_data;
wire   [31:0] out_data;
wire   [15:0] size_V;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state27;
wire   [0:0] exitcond1_fu_1921_p2;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_state57;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state61;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state11;
wire   [0:0] tmp_fu_1797_p2;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state19;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [31:0] gmem_ARADDR;
reg   [31:0] gmem_ARLEN;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
reg    gmem_BREADY;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
reg   [31:0] reg_1749;
reg    ap_block_state27;
reg    ap_sig_ioackin_gmem_AWREADY;
reg    ap_block_state27_io;
reg   [15:0] size_V_read_reg_4517;
reg   [29:0] out_data3_reg_4525;
reg   [29:0] in_data1_reg_4530;
reg   [31:0] gmem_addr_1_reg_4536;
reg    ap_sig_ioackin_gmem_ARREADY;
reg   [31:0] gmem_addr_reg_4542;
wire    ap_CS_fsm_state10;
wire   [30:0] tmp_14_cast_fu_1794_p1;
reg   [30:0] tmp_14_cast_reg_4548;
wire   [30:0] in_data2_sum5_fu_1806_p2;
reg   [30:0] in_data2_sum5_reg_4556;
reg    ap_block_state11_io;
wire   [15:0] i_V_fu_1811_p2;
reg   [15:0] i_V_reg_4561;
wire   [31:0] tmp_12_fu_1817_p1;
reg   [31:0] tmp_12_reg_6102;
reg   [31:0] max_val_2_reg_6114;
wire   [31:0] max_val_1_fu_1914_p3;
wire    ap_CS_fsm_state20;
wire   [15:0] i_V_1_fu_1926_p2;
reg   [15:0] i_V_1_reg_6129;
wire   [7:0] tmp_13_fu_1932_p1;
reg   [7:0] tmp_13_reg_6134;
wire   [31:0] grp_fu_1728_p2;
reg   [31:0] x_assign_reg_6138;
wire    ap_CS_fsm_state31;
wire   [31:0] grp_fu_1744_p2;
reg   [31:0] exp_vals_0_reg_6143;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state43;
wire   [15:0] i_V_2_fu_3221_p2;
reg   [15:0] i_V_2_reg_6156;
wire    ap_CS_fsm_state44;
wire   [31:0] tmp_15_fu_3999_p258;
reg   [31:0] tmp_15_reg_6161;
wire   [0:0] exitcond_fu_3216_p2;
wire   [31:0] grp_fu_1734_p2;
reg   [31:0] tmp_3_reg_6166;
wire    ap_CS_fsm_state56;
reg   [15:0] p_s_reg_1673;
reg   [31:0] max_val1_reg_1684;
reg   [15:0] p_1_reg_1694;
wire    ap_CS_fsm_state26;
reg   [31:0] sum_exp_reg_1705;
reg   [15:0] p_2_reg_1717;
reg    ap_sig_ioackin_gmem_WREADY;
wire   [63:0] tmp_1_fu_1775_p1;
wire   [63:0] tmp_s_fu_1785_p1;
wire   [63:0] in_data2_sum5_cast_fu_1821_p1;
reg    ap_reg_ioackin_gmem_ARREADY;
reg    ap_reg_ioackin_gmem_AWREADY;
reg    ap_reg_ioackin_gmem_WREADY;
reg   [31:0] exp_vals_255_fu_592;
reg   [31:0] exp_vals_255_1_fu_596;
reg   [31:0] exp_vals_255_2_fu_600;
reg   [31:0] exp_vals_255_3_fu_604;
reg   [31:0] exp_vals_255_4_fu_608;
reg   [31:0] exp_vals_255_5_fu_612;
reg   [31:0] exp_vals_255_6_fu_616;
reg   [31:0] exp_vals_255_7_fu_620;
reg   [31:0] exp_vals_255_8_fu_624;
reg   [31:0] exp_vals_255_9_fu_628;
reg   [31:0] exp_vals_255_10_fu_632;
reg   [31:0] exp_vals_255_11_fu_636;
reg   [31:0] exp_vals_255_12_fu_640;
reg   [31:0] exp_vals_255_13_fu_644;
reg   [31:0] exp_vals_255_14_fu_648;
reg   [31:0] exp_vals_255_15_fu_652;
reg   [31:0] exp_vals_255_16_fu_656;
reg   [31:0] exp_vals_255_17_fu_660;
reg   [31:0] exp_vals_255_18_fu_664;
reg   [31:0] exp_vals_255_19_fu_668;
reg   [31:0] exp_vals_255_20_fu_672;
reg   [31:0] exp_vals_255_21_fu_676;
reg   [31:0] exp_vals_255_22_fu_680;
reg   [31:0] exp_vals_255_23_fu_684;
reg   [31:0] exp_vals_255_24_fu_688;
reg   [31:0] exp_vals_255_25_fu_692;
reg   [31:0] exp_vals_255_26_fu_696;
reg   [31:0] exp_vals_255_27_fu_700;
reg   [31:0] exp_vals_255_28_fu_704;
reg   [31:0] exp_vals_255_29_fu_708;
reg   [31:0] exp_vals_255_30_fu_712;
reg   [31:0] exp_vals_255_31_fu_716;
reg   [31:0] exp_vals_255_32_fu_720;
reg   [31:0] exp_vals_255_33_fu_724;
reg   [31:0] exp_vals_255_34_fu_728;
reg   [31:0] exp_vals_255_35_fu_732;
reg   [31:0] exp_vals_255_36_fu_736;
reg   [31:0] exp_vals_255_37_fu_740;
reg   [31:0] exp_vals_255_38_fu_744;
reg   [31:0] exp_vals_255_39_fu_748;
reg   [31:0] exp_vals_255_40_fu_752;
reg   [31:0] exp_vals_255_41_fu_756;
reg   [31:0] exp_vals_255_42_fu_760;
reg   [31:0] exp_vals_255_43_fu_764;
reg   [31:0] exp_vals_255_44_fu_768;
reg   [31:0] exp_vals_255_45_fu_772;
reg   [31:0] exp_vals_255_46_fu_776;
reg   [31:0] exp_vals_255_47_fu_780;
reg   [31:0] exp_vals_255_48_fu_784;
reg   [31:0] exp_vals_255_49_fu_788;
reg   [31:0] exp_vals_255_50_fu_792;
reg   [31:0] exp_vals_255_51_fu_796;
reg   [31:0] exp_vals_255_52_fu_800;
reg   [31:0] exp_vals_255_53_fu_804;
reg   [31:0] exp_vals_255_54_fu_808;
reg   [31:0] exp_vals_255_55_fu_812;
reg   [31:0] exp_vals_255_56_fu_816;
reg   [31:0] exp_vals_255_57_fu_820;
reg   [31:0] exp_vals_255_58_fu_824;
reg   [31:0] exp_vals_255_59_fu_828;
reg   [31:0] exp_vals_255_60_fu_832;
reg   [31:0] exp_vals_255_61_fu_836;
reg   [31:0] exp_vals_255_62_fu_840;
reg   [31:0] exp_vals_255_63_fu_844;
reg   [31:0] exp_vals_255_64_fu_848;
reg   [31:0] exp_vals_255_65_fu_852;
reg   [31:0] exp_vals_255_66_fu_856;
reg   [31:0] exp_vals_255_67_fu_860;
reg   [31:0] exp_vals_255_68_fu_864;
reg   [31:0] exp_vals_255_69_fu_868;
reg   [31:0] exp_vals_255_70_fu_872;
reg   [31:0] exp_vals_255_71_fu_876;
reg   [31:0] exp_vals_255_72_fu_880;
reg   [31:0] exp_vals_255_73_fu_884;
reg   [31:0] exp_vals_255_74_fu_888;
reg   [31:0] exp_vals_255_75_fu_892;
reg   [31:0] exp_vals_255_76_fu_896;
reg   [31:0] exp_vals_255_77_fu_900;
reg   [31:0] exp_vals_255_78_fu_904;
reg   [31:0] exp_vals_255_79_fu_908;
reg   [31:0] exp_vals_255_80_fu_912;
reg   [31:0] exp_vals_255_81_fu_916;
reg   [31:0] exp_vals_255_82_fu_920;
reg   [31:0] exp_vals_255_83_fu_924;
reg   [31:0] exp_vals_255_84_fu_928;
reg   [31:0] exp_vals_255_85_fu_932;
reg   [31:0] exp_vals_255_86_fu_936;
reg   [31:0] exp_vals_255_87_fu_940;
reg   [31:0] exp_vals_255_88_fu_944;
reg   [31:0] exp_vals_255_89_fu_948;
reg   [31:0] exp_vals_255_90_fu_952;
reg   [31:0] exp_vals_255_91_fu_956;
reg   [31:0] exp_vals_255_92_fu_960;
reg   [31:0] exp_vals_255_93_fu_964;
reg   [31:0] exp_vals_255_94_fu_968;
reg   [31:0] exp_vals_255_95_fu_972;
reg   [31:0] exp_vals_255_96_fu_976;
reg   [31:0] exp_vals_255_97_fu_980;
reg   [31:0] exp_vals_255_98_fu_984;
reg   [31:0] exp_vals_255_99_fu_988;
reg   [31:0] exp_vals_255_100_fu_992;
reg   [31:0] exp_vals_255_101_fu_996;
reg   [31:0] exp_vals_255_102_fu_1000;
reg   [31:0] exp_vals_255_103_fu_1004;
reg   [31:0] exp_vals_255_104_fu_1008;
reg   [31:0] exp_vals_255_105_fu_1012;
reg   [31:0] exp_vals_255_106_fu_1016;
reg   [31:0] exp_vals_255_107_fu_1020;
reg   [31:0] exp_vals_255_108_fu_1024;
reg   [31:0] exp_vals_255_109_fu_1028;
reg   [31:0] exp_vals_255_110_fu_1032;
reg   [31:0] exp_vals_255_111_fu_1036;
reg   [31:0] exp_vals_255_112_fu_1040;
reg   [31:0] exp_vals_255_113_fu_1044;
reg   [31:0] exp_vals_255_114_fu_1048;
reg   [31:0] exp_vals_255_115_fu_1052;
reg   [31:0] exp_vals_255_116_fu_1056;
reg   [31:0] exp_vals_255_117_fu_1060;
reg   [31:0] exp_vals_255_118_fu_1064;
reg   [31:0] exp_vals_255_119_fu_1068;
reg   [31:0] exp_vals_255_120_fu_1072;
reg   [31:0] exp_vals_255_121_fu_1076;
reg   [31:0] exp_vals_255_122_fu_1080;
reg   [31:0] exp_vals_255_123_fu_1084;
reg   [31:0] exp_vals_255_124_fu_1088;
reg   [31:0] exp_vals_255_125_fu_1092;
reg   [31:0] exp_vals_255_126_fu_1096;
reg   [31:0] exp_vals_255_127_fu_1100;
reg   [31:0] exp_vals_255_128_fu_1104;
reg   [31:0] exp_vals_255_129_fu_1108;
reg   [31:0] exp_vals_255_130_fu_1112;
reg   [31:0] exp_vals_255_131_fu_1116;
reg   [31:0] exp_vals_255_132_fu_1120;
reg   [31:0] exp_vals_255_133_fu_1124;
reg   [31:0] exp_vals_255_134_fu_1128;
reg   [31:0] exp_vals_255_135_fu_1132;
reg   [31:0] exp_vals_255_136_fu_1136;
reg   [31:0] exp_vals_255_137_fu_1140;
reg   [31:0] exp_vals_255_138_fu_1144;
reg   [31:0] exp_vals_255_139_fu_1148;
reg   [31:0] exp_vals_255_140_fu_1152;
reg   [31:0] exp_vals_255_141_fu_1156;
reg   [31:0] exp_vals_255_142_fu_1160;
reg   [31:0] exp_vals_255_143_fu_1164;
reg   [31:0] exp_vals_255_144_fu_1168;
reg   [31:0] exp_vals_255_145_fu_1172;
reg   [31:0] exp_vals_255_146_fu_1176;
reg   [31:0] exp_vals_255_147_fu_1180;
reg   [31:0] exp_vals_255_148_fu_1184;
reg   [31:0] exp_vals_255_149_fu_1188;
reg   [31:0] exp_vals_255_150_fu_1192;
reg   [31:0] exp_vals_255_151_fu_1196;
reg   [31:0] exp_vals_255_152_fu_1200;
reg   [31:0] exp_vals_255_153_fu_1204;
reg   [31:0] exp_vals_255_154_fu_1208;
reg   [31:0] exp_vals_255_155_fu_1212;
reg   [31:0] exp_vals_255_156_fu_1216;
reg   [31:0] exp_vals_255_157_fu_1220;
reg   [31:0] exp_vals_255_158_fu_1224;
reg   [31:0] exp_vals_255_159_fu_1228;
reg   [31:0] exp_vals_255_160_fu_1232;
reg   [31:0] exp_vals_255_161_fu_1236;
reg   [31:0] exp_vals_255_162_fu_1240;
reg   [31:0] exp_vals_255_163_fu_1244;
reg   [31:0] exp_vals_255_164_fu_1248;
reg   [31:0] exp_vals_255_165_fu_1252;
reg   [31:0] exp_vals_255_166_fu_1256;
reg   [31:0] exp_vals_255_167_fu_1260;
reg   [31:0] exp_vals_255_168_fu_1264;
reg   [31:0] exp_vals_255_169_fu_1268;
reg   [31:0] exp_vals_255_170_fu_1272;
reg   [31:0] exp_vals_255_171_fu_1276;
reg   [31:0] exp_vals_255_172_fu_1280;
reg   [31:0] exp_vals_255_173_fu_1284;
reg   [31:0] exp_vals_255_174_fu_1288;
reg   [31:0] exp_vals_255_175_fu_1292;
reg   [31:0] exp_vals_255_176_fu_1296;
reg   [31:0] exp_vals_255_177_fu_1300;
reg   [31:0] exp_vals_255_178_fu_1304;
reg   [31:0] exp_vals_255_179_fu_1308;
reg   [31:0] exp_vals_255_180_fu_1312;
reg   [31:0] exp_vals_255_181_fu_1316;
reg   [31:0] exp_vals_255_182_fu_1320;
reg   [31:0] exp_vals_255_183_fu_1324;
reg   [31:0] exp_vals_255_184_fu_1328;
reg   [31:0] exp_vals_255_185_fu_1332;
reg   [31:0] exp_vals_255_186_fu_1336;
reg   [31:0] exp_vals_255_187_fu_1340;
reg   [31:0] exp_vals_255_188_fu_1344;
reg   [31:0] exp_vals_255_189_fu_1348;
reg   [31:0] exp_vals_255_190_fu_1352;
reg   [31:0] exp_vals_255_191_fu_1356;
reg   [31:0] exp_vals_255_192_fu_1360;
reg   [31:0] exp_vals_255_193_fu_1364;
reg   [31:0] exp_vals_255_194_fu_1368;
reg   [31:0] exp_vals_255_195_fu_1372;
reg   [31:0] exp_vals_255_196_fu_1376;
reg   [31:0] exp_vals_255_197_fu_1380;
reg   [31:0] exp_vals_255_198_fu_1384;
reg   [31:0] exp_vals_255_199_fu_1388;
reg   [31:0] exp_vals_255_200_fu_1392;
reg   [31:0] exp_vals_255_201_fu_1396;
reg   [31:0] exp_vals_255_202_fu_1400;
reg   [31:0] exp_vals_255_203_fu_1404;
reg   [31:0] exp_vals_255_204_fu_1408;
reg   [31:0] exp_vals_255_205_fu_1412;
reg   [31:0] exp_vals_255_206_fu_1416;
reg   [31:0] exp_vals_255_207_fu_1420;
reg   [31:0] exp_vals_255_208_fu_1424;
reg   [31:0] exp_vals_255_209_fu_1428;
reg   [31:0] exp_vals_255_210_fu_1432;
reg   [31:0] exp_vals_255_211_fu_1436;
reg   [31:0] exp_vals_255_212_fu_1440;
reg   [31:0] exp_vals_255_213_fu_1444;
reg   [31:0] exp_vals_255_214_fu_1448;
reg   [31:0] exp_vals_255_215_fu_1452;
reg   [31:0] exp_vals_255_216_fu_1456;
reg   [31:0] exp_vals_255_217_fu_1460;
reg   [31:0] exp_vals_255_218_fu_1464;
reg   [31:0] exp_vals_255_219_fu_1468;
reg   [31:0] exp_vals_255_220_fu_1472;
reg   [31:0] exp_vals_255_221_fu_1476;
reg   [31:0] exp_vals_255_222_fu_1480;
reg   [31:0] exp_vals_255_223_fu_1484;
reg   [31:0] exp_vals_255_224_fu_1488;
reg   [31:0] exp_vals_255_225_fu_1492;
reg   [31:0] exp_vals_255_226_fu_1496;
reg   [31:0] exp_vals_255_227_fu_1500;
reg   [31:0] exp_vals_255_228_fu_1504;
reg   [31:0] exp_vals_255_229_fu_1508;
reg   [31:0] exp_vals_255_230_fu_1512;
reg   [31:0] exp_vals_255_231_fu_1516;
reg   [31:0] exp_vals_255_232_fu_1520;
reg   [31:0] exp_vals_255_233_fu_1524;
reg   [31:0] exp_vals_255_234_fu_1528;
reg   [31:0] exp_vals_255_235_fu_1532;
reg   [31:0] exp_vals_255_236_fu_1536;
reg   [31:0] exp_vals_255_237_fu_1540;
reg   [31:0] exp_vals_255_238_fu_1544;
reg   [31:0] exp_vals_255_239_fu_1548;
reg   [31:0] exp_vals_255_240_fu_1552;
reg   [31:0] exp_vals_255_241_fu_1556;
reg   [31:0] exp_vals_255_242_fu_1560;
reg   [31:0] exp_vals_255_243_fu_1564;
reg   [31:0] exp_vals_255_244_fu_1568;
reg   [31:0] exp_vals_255_245_fu_1572;
reg   [31:0] exp_vals_255_246_fu_1576;
reg   [31:0] exp_vals_255_247_fu_1580;
reg   [31:0] exp_vals_255_248_fu_1584;
reg   [31:0] exp_vals_255_249_fu_1588;
reg   [31:0] exp_vals_255_250_fu_1592;
reg   [31:0] exp_vals_255_251_fu_1596;
reg   [31:0] exp_vals_255_252_fu_1600;
reg   [31:0] exp_vals_255_253_fu_1604;
reg   [31:0] exp_vals_255_254_fu_1608;
reg   [31:0] exp_vals_255_255_fu_1612;
reg   [31:0] grp_fu_1728_p0;
reg   [31:0] grp_fu_1728_p1;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state32;
wire   [30:0] tmp_1_cast_fu_1802_p1;
wire   [31:0] max_val_2_to_int_fu_1831_p1;
wire   [31:0] max_val1_to_int_fu_1848_p1;
wire   [7:0] tmp_2_fu_1834_p4;
wire   [22:0] tmp_4_fu_1844_p1;
wire   [0:0] notrhs_fu_1872_p2;
wire   [0:0] notlhs_fu_1866_p2;
wire   [7:0] tmp_6_fu_1852_p4;
wire   [22:0] tmp_5_fu_1862_p1;
wire   [0:0] notrhs1_fu_1890_p2;
wire   [0:0] notlhs1_fu_1884_p2;
wire   [0:0] tmp_8_fu_1878_p2;
wire   [0:0] tmp_9_fu_1896_p2;
wire   [0:0] tmp_7_fu_1902_p2;
wire   [0:0] tmp_10_fu_1739_p2;
wire   [0:0] tmp_11_fu_1908_p2;
wire   [7:0] tmp_15_fu_3999_p257;
reg   [1:0] grp_fu_1728_opcode;
reg   [60:0] ap_NS_fsm;
reg    ap_condition_2964;
reg    ap_condition_322;

// power-on initialization
initial begin
#0 ap_CS_fsm = 61'd1;
#0 ap_reg_ioackin_gmem_ARREADY = 1'b0;
#0 ap_reg_ioackin_gmem_AWREADY = 1'b0;
#0 ap_reg_ioackin_gmem_WREADY = 1'b0;
end

Softmax_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
Softmax_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .in_data(in_data),
    .out_data(out_data),
    .size_V(size_V)
);

Softmax_gmem_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
Softmax_gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(gmem_ARLEN),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_addr_reg_4542),
    .I_AWID(1'd0),
    .I_AWLEN(tmp_12_reg_6102),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(tmp_3_reg_6166),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

Softmax_faddfsub_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Softmax_faddfsub_bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1728_p0),
    .din1(grp_fu_1728_p1),
    .opcode(grp_fu_1728_opcode),
    .ce(1'b1),
    .dout(grp_fu_1728_p2)
);

Softmax_fdiv_32nscud #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Softmax_fdiv_32nscud_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_15_reg_6161),
    .din1(sum_exp_reg_1705),
    .ce(1'b1),
    .dout(grp_fu_1734_p2)
);

Softmax_fcmp_32nsdEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
Softmax_fcmp_32nsdEe_U3(
    .din0(max_val_2_reg_6114),
    .din1(max_val1_reg_1684),
    .opcode(5'd2),
    .dout(tmp_10_fu_1739_p2)
);

Softmax_fexp_32nseOg #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Softmax_fexp_32nseOg_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(32'd0),
    .din1(x_assign_reg_6138),
    .ce(1'b1),
    .dout(grp_fu_1744_p2)
);

Softmax_mux_2568_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 32 ),
    .din102_WIDTH( 32 ),
    .din103_WIDTH( 32 ),
    .din104_WIDTH( 32 ),
    .din105_WIDTH( 32 ),
    .din106_WIDTH( 32 ),
    .din107_WIDTH( 32 ),
    .din108_WIDTH( 32 ),
    .din109_WIDTH( 32 ),
    .din110_WIDTH( 32 ),
    .din111_WIDTH( 32 ),
    .din112_WIDTH( 32 ),
    .din113_WIDTH( 32 ),
    .din114_WIDTH( 32 ),
    .din115_WIDTH( 32 ),
    .din116_WIDTH( 32 ),
    .din117_WIDTH( 32 ),
    .din118_WIDTH( 32 ),
    .din119_WIDTH( 32 ),
    .din120_WIDTH( 32 ),
    .din121_WIDTH( 32 ),
    .din122_WIDTH( 32 ),
    .din123_WIDTH( 32 ),
    .din124_WIDTH( 32 ),
    .din125_WIDTH( 32 ),
    .din126_WIDTH( 32 ),
    .din127_WIDTH( 32 ),
    .din128_WIDTH( 32 ),
    .din129_WIDTH( 32 ),
    .din130_WIDTH( 32 ),
    .din131_WIDTH( 32 ),
    .din132_WIDTH( 32 ),
    .din133_WIDTH( 32 ),
    .din134_WIDTH( 32 ),
    .din135_WIDTH( 32 ),
    .din136_WIDTH( 32 ),
    .din137_WIDTH( 32 ),
    .din138_WIDTH( 32 ),
    .din139_WIDTH( 32 ),
    .din140_WIDTH( 32 ),
    .din141_WIDTH( 32 ),
    .din142_WIDTH( 32 ),
    .din143_WIDTH( 32 ),
    .din144_WIDTH( 32 ),
    .din145_WIDTH( 32 ),
    .din146_WIDTH( 32 ),
    .din147_WIDTH( 32 ),
    .din148_WIDTH( 32 ),
    .din149_WIDTH( 32 ),
    .din150_WIDTH( 32 ),
    .din151_WIDTH( 32 ),
    .din152_WIDTH( 32 ),
    .din153_WIDTH( 32 ),
    .din154_WIDTH( 32 ),
    .din155_WIDTH( 32 ),
    .din156_WIDTH( 32 ),
    .din157_WIDTH( 32 ),
    .din158_WIDTH( 32 ),
    .din159_WIDTH( 32 ),
    .din160_WIDTH( 32 ),
    .din161_WIDTH( 32 ),
    .din162_WIDTH( 32 ),
    .din163_WIDTH( 32 ),
    .din164_WIDTH( 32 ),
    .din165_WIDTH( 32 ),
    .din166_WIDTH( 32 ),
    .din167_WIDTH( 32 ),
    .din168_WIDTH( 32 ),
    .din169_WIDTH( 32 ),
    .din170_WIDTH( 32 ),
    .din171_WIDTH( 32 ),
    .din172_WIDTH( 32 ),
    .din173_WIDTH( 32 ),
    .din174_WIDTH( 32 ),
    .din175_WIDTH( 32 ),
    .din176_WIDTH( 32 ),
    .din177_WIDTH( 32 ),
    .din178_WIDTH( 32 ),
    .din179_WIDTH( 32 ),
    .din180_WIDTH( 32 ),
    .din181_WIDTH( 32 ),
    .din182_WIDTH( 32 ),
    .din183_WIDTH( 32 ),
    .din184_WIDTH( 32 ),
    .din185_WIDTH( 32 ),
    .din186_WIDTH( 32 ),
    .din187_WIDTH( 32 ),
    .din188_WIDTH( 32 ),
    .din189_WIDTH( 32 ),
    .din190_WIDTH( 32 ),
    .din191_WIDTH( 32 ),
    .din192_WIDTH( 32 ),
    .din193_WIDTH( 32 ),
    .din194_WIDTH( 32 ),
    .din195_WIDTH( 32 ),
    .din196_WIDTH( 32 ),
    .din197_WIDTH( 32 ),
    .din198_WIDTH( 32 ),
    .din199_WIDTH( 32 ),
    .din200_WIDTH( 32 ),
    .din201_WIDTH( 32 ),
    .din202_WIDTH( 32 ),
    .din203_WIDTH( 32 ),
    .din204_WIDTH( 32 ),
    .din205_WIDTH( 32 ),
    .din206_WIDTH( 32 ),
    .din207_WIDTH( 32 ),
    .din208_WIDTH( 32 ),
    .din209_WIDTH( 32 ),
    .din210_WIDTH( 32 ),
    .din211_WIDTH( 32 ),
    .din212_WIDTH( 32 ),
    .din213_WIDTH( 32 ),
    .din214_WIDTH( 32 ),
    .din215_WIDTH( 32 ),
    .din216_WIDTH( 32 ),
    .din217_WIDTH( 32 ),
    .din218_WIDTH( 32 ),
    .din219_WIDTH( 32 ),
    .din220_WIDTH( 32 ),
    .din221_WIDTH( 32 ),
    .din222_WIDTH( 32 ),
    .din223_WIDTH( 32 ),
    .din224_WIDTH( 32 ),
    .din225_WIDTH( 32 ),
    .din226_WIDTH( 32 ),
    .din227_WIDTH( 32 ),
    .din228_WIDTH( 32 ),
    .din229_WIDTH( 32 ),
    .din230_WIDTH( 32 ),
    .din231_WIDTH( 32 ),
    .din232_WIDTH( 32 ),
    .din233_WIDTH( 32 ),
    .din234_WIDTH( 32 ),
    .din235_WIDTH( 32 ),
    .din236_WIDTH( 32 ),
    .din237_WIDTH( 32 ),
    .din238_WIDTH( 32 ),
    .din239_WIDTH( 32 ),
    .din240_WIDTH( 32 ),
    .din241_WIDTH( 32 ),
    .din242_WIDTH( 32 ),
    .din243_WIDTH( 32 ),
    .din244_WIDTH( 32 ),
    .din245_WIDTH( 32 ),
    .din246_WIDTH( 32 ),
    .din247_WIDTH( 32 ),
    .din248_WIDTH( 32 ),
    .din249_WIDTH( 32 ),
    .din250_WIDTH( 32 ),
    .din251_WIDTH( 32 ),
    .din252_WIDTH( 32 ),
    .din253_WIDTH( 32 ),
    .din254_WIDTH( 32 ),
    .din255_WIDTH( 32 ),
    .din256_WIDTH( 8 ),
    .dout_WIDTH( 32 ))
Softmax_mux_2568_fYi_U5(
    .din0(exp_vals_255_fu_592),
    .din1(exp_vals_255_1_fu_596),
    .din2(exp_vals_255_2_fu_600),
    .din3(exp_vals_255_3_fu_604),
    .din4(exp_vals_255_4_fu_608),
    .din5(exp_vals_255_5_fu_612),
    .din6(exp_vals_255_6_fu_616),
    .din7(exp_vals_255_7_fu_620),
    .din8(exp_vals_255_8_fu_624),
    .din9(exp_vals_255_9_fu_628),
    .din10(exp_vals_255_10_fu_632),
    .din11(exp_vals_255_11_fu_636),
    .din12(exp_vals_255_12_fu_640),
    .din13(exp_vals_255_13_fu_644),
    .din14(exp_vals_255_14_fu_648),
    .din15(exp_vals_255_15_fu_652),
    .din16(exp_vals_255_16_fu_656),
    .din17(exp_vals_255_17_fu_660),
    .din18(exp_vals_255_18_fu_664),
    .din19(exp_vals_255_19_fu_668),
    .din20(exp_vals_255_20_fu_672),
    .din21(exp_vals_255_21_fu_676),
    .din22(exp_vals_255_22_fu_680),
    .din23(exp_vals_255_23_fu_684),
    .din24(exp_vals_255_24_fu_688),
    .din25(exp_vals_255_25_fu_692),
    .din26(exp_vals_255_26_fu_696),
    .din27(exp_vals_255_27_fu_700),
    .din28(exp_vals_255_28_fu_704),
    .din29(exp_vals_255_29_fu_708),
    .din30(exp_vals_255_30_fu_712),
    .din31(exp_vals_255_31_fu_716),
    .din32(exp_vals_255_32_fu_720),
    .din33(exp_vals_255_33_fu_724),
    .din34(exp_vals_255_34_fu_728),
    .din35(exp_vals_255_35_fu_732),
    .din36(exp_vals_255_36_fu_736),
    .din37(exp_vals_255_37_fu_740),
    .din38(exp_vals_255_38_fu_744),
    .din39(exp_vals_255_39_fu_748),
    .din40(exp_vals_255_40_fu_752),
    .din41(exp_vals_255_41_fu_756),
    .din42(exp_vals_255_42_fu_760),
    .din43(exp_vals_255_43_fu_764),
    .din44(exp_vals_255_44_fu_768),
    .din45(exp_vals_255_45_fu_772),
    .din46(exp_vals_255_46_fu_776),
    .din47(exp_vals_255_47_fu_780),
    .din48(exp_vals_255_48_fu_784),
    .din49(exp_vals_255_49_fu_788),
    .din50(exp_vals_255_50_fu_792),
    .din51(exp_vals_255_51_fu_796),
    .din52(exp_vals_255_52_fu_800),
    .din53(exp_vals_255_53_fu_804),
    .din54(exp_vals_255_54_fu_808),
    .din55(exp_vals_255_55_fu_812),
    .din56(exp_vals_255_56_fu_816),
    .din57(exp_vals_255_57_fu_820),
    .din58(exp_vals_255_58_fu_824),
    .din59(exp_vals_255_59_fu_828),
    .din60(exp_vals_255_60_fu_832),
    .din61(exp_vals_255_61_fu_836),
    .din62(exp_vals_255_62_fu_840),
    .din63(exp_vals_255_63_fu_844),
    .din64(exp_vals_255_64_fu_848),
    .din65(exp_vals_255_65_fu_852),
    .din66(exp_vals_255_66_fu_856),
    .din67(exp_vals_255_67_fu_860),
    .din68(exp_vals_255_68_fu_864),
    .din69(exp_vals_255_69_fu_868),
    .din70(exp_vals_255_70_fu_872),
    .din71(exp_vals_255_71_fu_876),
    .din72(exp_vals_255_72_fu_880),
    .din73(exp_vals_255_73_fu_884),
    .din74(exp_vals_255_74_fu_888),
    .din75(exp_vals_255_75_fu_892),
    .din76(exp_vals_255_76_fu_896),
    .din77(exp_vals_255_77_fu_900),
    .din78(exp_vals_255_78_fu_904),
    .din79(exp_vals_255_79_fu_908),
    .din80(exp_vals_255_80_fu_912),
    .din81(exp_vals_255_81_fu_916),
    .din82(exp_vals_255_82_fu_920),
    .din83(exp_vals_255_83_fu_924),
    .din84(exp_vals_255_84_fu_928),
    .din85(exp_vals_255_85_fu_932),
    .din86(exp_vals_255_86_fu_936),
    .din87(exp_vals_255_87_fu_940),
    .din88(exp_vals_255_88_fu_944),
    .din89(exp_vals_255_89_fu_948),
    .din90(exp_vals_255_90_fu_952),
    .din91(exp_vals_255_91_fu_956),
    .din92(exp_vals_255_92_fu_960),
    .din93(exp_vals_255_93_fu_964),
    .din94(exp_vals_255_94_fu_968),
    .din95(exp_vals_255_95_fu_972),
    .din96(exp_vals_255_96_fu_976),
    .din97(exp_vals_255_97_fu_980),
    .din98(exp_vals_255_98_fu_984),
    .din99(exp_vals_255_99_fu_988),
    .din100(exp_vals_255_100_fu_992),
    .din101(exp_vals_255_101_fu_996),
    .din102(exp_vals_255_102_fu_1000),
    .din103(exp_vals_255_103_fu_1004),
    .din104(exp_vals_255_104_fu_1008),
    .din105(exp_vals_255_105_fu_1012),
    .din106(exp_vals_255_106_fu_1016),
    .din107(exp_vals_255_107_fu_1020),
    .din108(exp_vals_255_108_fu_1024),
    .din109(exp_vals_255_109_fu_1028),
    .din110(exp_vals_255_110_fu_1032),
    .din111(exp_vals_255_111_fu_1036),
    .din112(exp_vals_255_112_fu_1040),
    .din113(exp_vals_255_113_fu_1044),
    .din114(exp_vals_255_114_fu_1048),
    .din115(exp_vals_255_115_fu_1052),
    .din116(exp_vals_255_116_fu_1056),
    .din117(exp_vals_255_117_fu_1060),
    .din118(exp_vals_255_118_fu_1064),
    .din119(exp_vals_255_119_fu_1068),
    .din120(exp_vals_255_120_fu_1072),
    .din121(exp_vals_255_121_fu_1076),
    .din122(exp_vals_255_122_fu_1080),
    .din123(exp_vals_255_123_fu_1084),
    .din124(exp_vals_255_124_fu_1088),
    .din125(exp_vals_255_125_fu_1092),
    .din126(exp_vals_255_126_fu_1096),
    .din127(exp_vals_255_127_fu_1100),
    .din128(exp_vals_255_128_fu_1104),
    .din129(exp_vals_255_129_fu_1108),
    .din130(exp_vals_255_130_fu_1112),
    .din131(exp_vals_255_131_fu_1116),
    .din132(exp_vals_255_132_fu_1120),
    .din133(exp_vals_255_133_fu_1124),
    .din134(exp_vals_255_134_fu_1128),
    .din135(exp_vals_255_135_fu_1132),
    .din136(exp_vals_255_136_fu_1136),
    .din137(exp_vals_255_137_fu_1140),
    .din138(exp_vals_255_138_fu_1144),
    .din139(exp_vals_255_139_fu_1148),
    .din140(exp_vals_255_140_fu_1152),
    .din141(exp_vals_255_141_fu_1156),
    .din142(exp_vals_255_142_fu_1160),
    .din143(exp_vals_255_143_fu_1164),
    .din144(exp_vals_255_144_fu_1168),
    .din145(exp_vals_255_145_fu_1172),
    .din146(exp_vals_255_146_fu_1176),
    .din147(exp_vals_255_147_fu_1180),
    .din148(exp_vals_255_148_fu_1184),
    .din149(exp_vals_255_149_fu_1188),
    .din150(exp_vals_255_150_fu_1192),
    .din151(exp_vals_255_151_fu_1196),
    .din152(exp_vals_255_152_fu_1200),
    .din153(exp_vals_255_153_fu_1204),
    .din154(exp_vals_255_154_fu_1208),
    .din155(exp_vals_255_155_fu_1212),
    .din156(exp_vals_255_156_fu_1216),
    .din157(exp_vals_255_157_fu_1220),
    .din158(exp_vals_255_158_fu_1224),
    .din159(exp_vals_255_159_fu_1228),
    .din160(exp_vals_255_160_fu_1232),
    .din161(exp_vals_255_161_fu_1236),
    .din162(exp_vals_255_162_fu_1240),
    .din163(exp_vals_255_163_fu_1244),
    .din164(exp_vals_255_164_fu_1248),
    .din165(exp_vals_255_165_fu_1252),
    .din166(exp_vals_255_166_fu_1256),
    .din167(exp_vals_255_167_fu_1260),
    .din168(exp_vals_255_168_fu_1264),
    .din169(exp_vals_255_169_fu_1268),
    .din170(exp_vals_255_170_fu_1272),
    .din171(exp_vals_255_171_fu_1276),
    .din172(exp_vals_255_172_fu_1280),
    .din173(exp_vals_255_173_fu_1284),
    .din174(exp_vals_255_174_fu_1288),
    .din175(exp_vals_255_175_fu_1292),
    .din176(exp_vals_255_176_fu_1296),
    .din177(exp_vals_255_177_fu_1300),
    .din178(exp_vals_255_178_fu_1304),
    .din179(exp_vals_255_179_fu_1308),
    .din180(exp_vals_255_180_fu_1312),
    .din181(exp_vals_255_181_fu_1316),
    .din182(exp_vals_255_182_fu_1320),
    .din183(exp_vals_255_183_fu_1324),
    .din184(exp_vals_255_184_fu_1328),
    .din185(exp_vals_255_185_fu_1332),
    .din186(exp_vals_255_186_fu_1336),
    .din187(exp_vals_255_187_fu_1340),
    .din188(exp_vals_255_188_fu_1344),
    .din189(exp_vals_255_189_fu_1348),
    .din190(exp_vals_255_190_fu_1352),
    .din191(exp_vals_255_191_fu_1356),
    .din192(exp_vals_255_192_fu_1360),
    .din193(exp_vals_255_193_fu_1364),
    .din194(exp_vals_255_194_fu_1368),
    .din195(exp_vals_255_195_fu_1372),
    .din196(exp_vals_255_196_fu_1376),
    .din197(exp_vals_255_197_fu_1380),
    .din198(exp_vals_255_198_fu_1384),
    .din199(exp_vals_255_199_fu_1388),
    .din200(exp_vals_255_200_fu_1392),
    .din201(exp_vals_255_201_fu_1396),
    .din202(exp_vals_255_202_fu_1400),
    .din203(exp_vals_255_203_fu_1404),
    .din204(exp_vals_255_204_fu_1408),
    .din205(exp_vals_255_205_fu_1412),
    .din206(exp_vals_255_206_fu_1416),
    .din207(exp_vals_255_207_fu_1420),
    .din208(exp_vals_255_208_fu_1424),
    .din209(exp_vals_255_209_fu_1428),
    .din210(exp_vals_255_210_fu_1432),
    .din211(exp_vals_255_211_fu_1436),
    .din212(exp_vals_255_212_fu_1440),
    .din213(exp_vals_255_213_fu_1444),
    .din214(exp_vals_255_214_fu_1448),
    .din215(exp_vals_255_215_fu_1452),
    .din216(exp_vals_255_216_fu_1456),
    .din217(exp_vals_255_217_fu_1460),
    .din218(exp_vals_255_218_fu_1464),
    .din219(exp_vals_255_219_fu_1468),
    .din220(exp_vals_255_220_fu_1472),
    .din221(exp_vals_255_221_fu_1476),
    .din222(exp_vals_255_222_fu_1480),
    .din223(exp_vals_255_223_fu_1484),
    .din224(exp_vals_255_224_fu_1488),
    .din225(exp_vals_255_225_fu_1492),
    .din226(exp_vals_255_226_fu_1496),
    .din227(exp_vals_255_227_fu_1500),
    .din228(exp_vals_255_228_fu_1504),
    .din229(exp_vals_255_229_fu_1508),
    .din230(exp_vals_255_230_fu_1512),
    .din231(exp_vals_255_231_fu_1516),
    .din232(exp_vals_255_232_fu_1520),
    .din233(exp_vals_255_233_fu_1524),
    .din234(exp_vals_255_234_fu_1528),
    .din235(exp_vals_255_235_fu_1532),
    .din236(exp_vals_255_236_fu_1536),
    .din237(exp_vals_255_237_fu_1540),
    .din238(exp_vals_255_238_fu_1544),
    .din239(exp_vals_255_239_fu_1548),
    .din240(exp_vals_255_240_fu_1552),
    .din241(exp_vals_255_241_fu_1556),
    .din242(exp_vals_255_242_fu_1560),
    .din243(exp_vals_255_243_fu_1564),
    .din244(exp_vals_255_244_fu_1568),
    .din245(exp_vals_255_245_fu_1572),
    .din246(exp_vals_255_246_fu_1576),
    .din247(exp_vals_255_247_fu_1580),
    .din248(exp_vals_255_248_fu_1584),
    .din249(exp_vals_255_249_fu_1588),
    .din250(exp_vals_255_250_fu_1592),
    .din251(exp_vals_255_251_fu_1596),
    .din252(exp_vals_255_252_fu_1600),
    .din253(exp_vals_255_253_fu_1604),
    .din254(exp_vals_255_254_fu_1608),
    .din255(exp_vals_255_255_fu_1612),
    .din256(tmp_15_fu_3999_p257),
    .dout(tmp_15_fu_3999_p258)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_gmem_ARREADY <= 1'b0;
    end else begin
        if ((((ap_sig_ioackin_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((1'b0 == ap_block_state11_io) & (1'b1 == ap_CS_fsm_state11) & (tmp_fu_1797_p2 == 1'd0)) | ((ap_sig_ioackin_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
            ap_reg_ioackin_gmem_ARREADY <= 1'b0;
        end else if ((((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11) & (tmp_fu_1797_p2 == 1'd0)) | ((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
            ap_reg_ioackin_gmem_ARREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_gmem_AWREADY <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state27) & (exitcond1_fu_1921_p2 == 1'd1))) begin
            if ((1'b1 == ap_condition_322)) begin
                ap_reg_ioackin_gmem_AWREADY <= 1'b0;
            end else if ((1'b1 == ap_condition_2964)) begin
                ap_reg_ioackin_gmem_AWREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_gmem_WREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state57)) begin
            if ((ap_sig_ioackin_gmem_WREADY == 1'b1)) begin
                ap_reg_ioackin_gmem_WREADY <= 1'b0;
            end else if ((gmem_WREADY == 1'b1)) begin
                ap_reg_ioackin_gmem_WREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        max_val1_reg_1684 <= max_val_1_fu_1914_p3;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_val1_reg_1684 <= reg_1749;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        p_1_reg_1694 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        p_1_reg_1694 <= i_V_1_reg_6129;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state27_io) | ((gmem_RVALID == 1'b0) & (exitcond1_fu_1921_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state27) & (exitcond1_fu_1921_p2 == 1'd1))) begin
        p_2_reg_1717 <= 16'd0;
    end else if (((ap_sig_ioackin_gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state57))) begin
        p_2_reg_1717 <= i_V_2_reg_6156;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_s_reg_1673 <= i_V_reg_4561;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        p_s_reg_1673 <= 16'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        sum_exp_reg_1705 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        sum_exp_reg_1705 <= grp_fu_1728_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        exp_vals_0_reg_6143 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd100) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_100_fu_992 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd101) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_101_fu_996 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd102) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_102_fu_1000 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd103) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_103_fu_1004 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd104) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_104_fu_1008 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd105) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_105_fu_1012 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd106) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_106_fu_1016 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd107) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_107_fu_1020 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd108) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_108_fu_1024 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd109) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_109_fu_1028 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd10) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_10_fu_632 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd110) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_110_fu_1032 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd111) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_111_fu_1036 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd112) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_112_fu_1040 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd113) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_113_fu_1044 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd114) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_114_fu_1048 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd115) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_115_fu_1052 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd116) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_116_fu_1056 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd117) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_117_fu_1060 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd118) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_118_fu_1064 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd119) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_119_fu_1068 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd11) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_11_fu_636 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd120) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_120_fu_1072 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd121) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_121_fu_1076 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd122) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_122_fu_1080 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd123) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_123_fu_1084 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd124) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_124_fu_1088 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd125) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_125_fu_1092 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd126) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_126_fu_1096 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd127) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_127_fu_1100 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd128) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_128_fu_1104 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd129) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_129_fu_1108 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd12) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_12_fu_640 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd130) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_130_fu_1112 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd131) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_131_fu_1116 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd132) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_132_fu_1120 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd133) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_133_fu_1124 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd134) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_134_fu_1128 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd135) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_135_fu_1132 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd136) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_136_fu_1136 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd137) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_137_fu_1140 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd138) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_138_fu_1144 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd139) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_139_fu_1148 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd13) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_13_fu_644 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd140) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_140_fu_1152 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd141) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_141_fu_1156 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd142) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_142_fu_1160 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd143) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_143_fu_1164 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd144) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_144_fu_1168 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd145) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_145_fu_1172 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd146) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_146_fu_1176 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd147) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_147_fu_1180 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd148) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_148_fu_1184 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd149) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_149_fu_1188 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd14) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_14_fu_648 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd150) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_150_fu_1192 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd151) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_151_fu_1196 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd152) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_152_fu_1200 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd153) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_153_fu_1204 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd154) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_154_fu_1208 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd155) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_155_fu_1212 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd156) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_156_fu_1216 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd157) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_157_fu_1220 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd158) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_158_fu_1224 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd159) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_159_fu_1228 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd15) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_15_fu_652 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd160) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_160_fu_1232 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd161) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_161_fu_1236 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd162) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_162_fu_1240 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd163) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_163_fu_1244 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd164) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_164_fu_1248 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd165) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_165_fu_1252 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd166) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_166_fu_1256 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd167) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_167_fu_1260 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd168) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_168_fu_1264 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd169) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_169_fu_1268 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd16) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_16_fu_656 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd170) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_170_fu_1272 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd171) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_171_fu_1276 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd172) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_172_fu_1280 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd173) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_173_fu_1284 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd174) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_174_fu_1288 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd175) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_175_fu_1292 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd176) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_176_fu_1296 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd177) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_177_fu_1300 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd178) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_178_fu_1304 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd179) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_179_fu_1308 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd17) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_17_fu_660 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd180) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_180_fu_1312 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd181) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_181_fu_1316 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd182) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_182_fu_1320 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd183) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_183_fu_1324 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd184) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_184_fu_1328 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd185) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_185_fu_1332 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd186) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_186_fu_1336 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd187) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_187_fu_1340 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd188) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_188_fu_1344 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd189) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_189_fu_1348 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd18) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_18_fu_664 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd190) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_190_fu_1352 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd191) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_191_fu_1356 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd192) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_192_fu_1360 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd193) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_193_fu_1364 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd194) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_194_fu_1368 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd195) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_195_fu_1372 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd196) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_196_fu_1376 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd197) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_197_fu_1380 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd198) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_198_fu_1384 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd199) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_199_fu_1388 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd19) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_19_fu_668 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_1_fu_596 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd200) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_200_fu_1392 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd201) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_201_fu_1396 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd202) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_202_fu_1400 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd203) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_203_fu_1404 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd204) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_204_fu_1408 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd205) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_205_fu_1412 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd206) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_206_fu_1416 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd207) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_207_fu_1420 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd208) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_208_fu_1424 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd209) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_209_fu_1428 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd20) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_20_fu_672 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd210) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_210_fu_1432 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd211) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_211_fu_1436 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd212) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_212_fu_1440 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd213) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_213_fu_1444 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd214) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_214_fu_1448 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd215) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_215_fu_1452 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd216) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_216_fu_1456 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd217) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_217_fu_1460 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd218) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_218_fu_1464 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd219) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_219_fu_1468 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd21) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_21_fu_676 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd220) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_220_fu_1472 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd221) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_221_fu_1476 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd222) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_222_fu_1480 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd223) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_223_fu_1484 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd224) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_224_fu_1488 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd225) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_225_fu_1492 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd226) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_226_fu_1496 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd227) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_227_fu_1500 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd228) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_228_fu_1504 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd229) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_229_fu_1508 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd22) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_22_fu_680 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd230) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_230_fu_1512 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd231) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_231_fu_1516 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd232) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_232_fu_1520 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd233) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_233_fu_1524 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd234) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_234_fu_1528 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd235) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_235_fu_1532 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd236) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_236_fu_1536 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd237) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_237_fu_1540 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd238) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_238_fu_1544 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd239) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_239_fu_1548 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd23) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_23_fu_684 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd240) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_240_fu_1552 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd241) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_241_fu_1556 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd242) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_242_fu_1560 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd243) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_243_fu_1564 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd244) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_244_fu_1568 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd245) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_245_fu_1572 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd246) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_246_fu_1576 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd247) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_247_fu_1580 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd248) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_248_fu_1584 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd249) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_249_fu_1588 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd24) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_24_fu_688 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd250) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_250_fu_1592 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd251) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_251_fu_1596 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd252) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_252_fu_1600 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd253) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_253_fu_1604 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd254) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_254_fu_1608 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd255) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_255_fu_1612 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd25) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_25_fu_692 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd26) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_26_fu_696 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd27) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_27_fu_700 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd28) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_28_fu_704 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd29) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_29_fu_708 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd2) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_2_fu_600 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd30) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_30_fu_712 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd31) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_31_fu_716 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd32) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_32_fu_720 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd33) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_33_fu_724 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd34) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_34_fu_728 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd35) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_35_fu_732 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd36) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_36_fu_736 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd37) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_37_fu_740 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd38) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_38_fu_744 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd39) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_39_fu_748 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd3) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_3_fu_604 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd40) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_40_fu_752 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd41) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_41_fu_756 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd42) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_42_fu_760 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd43) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_43_fu_764 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd44) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_44_fu_768 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd45) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_45_fu_772 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd46) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_46_fu_776 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd47) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_47_fu_780 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd48) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_48_fu_784 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd49) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_49_fu_788 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd4) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_4_fu_608 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd50) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_50_fu_792 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd51) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_51_fu_796 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd52) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_52_fu_800 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd53) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_53_fu_804 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd54) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_54_fu_808 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd55) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_55_fu_812 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd56) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_56_fu_816 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd57) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_57_fu_820 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd58) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_58_fu_824 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd59) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_59_fu_828 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd5) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_5_fu_612 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd60) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_60_fu_832 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd61) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_61_fu_836 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd62) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_62_fu_840 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd63) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_63_fu_844 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd64) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_64_fu_848 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd65) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_65_fu_852 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd66) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_66_fu_856 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd67) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_67_fu_860 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd68) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_68_fu_864 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd69) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_69_fu_868 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd6) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_6_fu_616 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd70) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_70_fu_872 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd71) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_71_fu_876 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd72) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_72_fu_880 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd73) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_73_fu_884 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd74) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_74_fu_888 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd75) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_75_fu_892 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd76) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_76_fu_896 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd77) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_77_fu_900 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd78) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_78_fu_904 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd79) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_79_fu_908 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd7) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_7_fu_620 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd80) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_80_fu_912 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd81) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_81_fu_916 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd82) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_82_fu_920 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd83) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_83_fu_924 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd84) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_84_fu_928 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd85) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_85_fu_932 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd86) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_86_fu_936 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd87) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_87_fu_940 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd88) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_88_fu_944 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd89) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_89_fu_948 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd8) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_8_fu_624 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd90) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_90_fu_952 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd91) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_91_fu_956 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd92) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_92_fu_960 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd93) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_93_fu_964 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd94) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_94_fu_968 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd95) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_95_fu_972 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd96) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_96_fu_976 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd97) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_97_fu_980 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd98) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_98_fu_984 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd99) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_99_fu_988 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd9) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_9_fu_628 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_13_reg_6134 == 8'd0) & (1'b1 == ap_CS_fsm_state39))) begin
        exp_vals_255_fu_592 <= grp_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_addr_1_reg_4536[29 : 0] <= tmp_1_fu_1775_p1[29 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        gmem_addr_reg_4542[29 : 0] <= tmp_s_fu_1785_p1[29 : 0];
        tmp_14_cast_reg_4548[29 : 0] <= tmp_14_cast_fu_1794_p1[29 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state27_io) | ((gmem_RVALID == 1'b0) & (exitcond1_fu_1921_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state27))) begin
        i_V_1_reg_6129 <= i_V_1_fu_1926_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        i_V_2_reg_6156 <= i_V_2_fu_3221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state11_io) & (1'b1 == ap_CS_fsm_state11) & (tmp_fu_1797_p2 == 1'd1))) begin
        i_V_reg_4561 <= i_V_fu_1811_p2;
        in_data2_sum5_reg_4556 <= in_data2_sum5_fu_1806_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        in_data1_reg_4530 <= {{in_data[31:2]}};
        out_data3_reg_4525 <= {{out_data[31:2]}};
        size_V_read_reg_4517 <= size_V;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        max_val_2_reg_6114 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | (~((1'b1 == ap_block_state27_io) | ((gmem_RVALID == 1'b0) & (exitcond1_fu_1921_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state27) & (exitcond1_fu_1921_p2 == 1'd0)))) begin
        reg_1749 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state11_io) & (1'b1 == ap_CS_fsm_state11) & (tmp_fu_1797_p2 == 1'd0))) begin
        tmp_12_reg_6102[15 : 0] <= tmp_12_fu_1817_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state27_io) | ((gmem_RVALID == 1'b0) & (exitcond1_fu_1921_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state27) & (exitcond1_fu_1921_p2 == 1'd0))) begin
        tmp_13_reg_6134 <= tmp_13_fu_1932_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (exitcond_fu_3216_p2 == 1'd0))) begin
        tmp_15_reg_6161 <= tmp_15_fu_3999_p258;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        tmp_3_reg_6166 <= grp_fu_1734_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        x_assign_reg_6138 <= grp_fu_1728_p2;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_gmem_ARREADY == 1'b0)) begin
        ap_sig_ioackin_gmem_ARREADY = gmem_ARREADY;
    end else begin
        ap_sig_ioackin_gmem_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_gmem_AWREADY == 1'b0)) begin
        ap_sig_ioackin_gmem_AWREADY = gmem_AWREADY;
    end else begin
        ap_sig_ioackin_gmem_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_gmem_WREADY == 1'b0)) begin
        ap_sig_ioackin_gmem_WREADY = gmem_WREADY;
    end else begin
        ap_sig_ioackin_gmem_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_gmem_ARREADY == 1'b0)) begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            gmem_ARADDR = in_data2_sum5_cast_fu_1821_p1;
        end else if (((1'b1 == ap_CS_fsm_state11) & (tmp_fu_1797_p2 == 1'd0))) begin
            gmem_ARADDR = gmem_addr_1_reg_4536;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            gmem_ARADDR = tmp_1_fu_1775_p1;
        end else begin
            gmem_ARADDR = 'bx;
        end
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_gmem_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state11) & (tmp_fu_1797_p2 == 1'd0))) begin
        gmem_ARLEN = tmp_12_fu_1817_p1;
    end else if ((((ap_reg_ioackin_gmem_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state12)) | ((ap_reg_ioackin_gmem_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_ARLEN = 32'd1;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_gmem_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state12)) | ((ap_reg_ioackin_gmem_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state11) & (tmp_fu_1797_p2 == 1'd0)) | ((ap_reg_ioackin_gmem_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_ARVALID = 1'b1;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem_RVALID == 1'b0) & (exitcond1_fu_1921_p2 == 1'd0)) & (ap_reg_ioackin_gmem_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state27) & (exitcond1_fu_1921_p2 == 1'd1))) begin
        gmem_AWVALID = 1'b1;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
        gmem_BREADY = 1'b1;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | (~((1'b1 == ap_block_state27_io) | ((gmem_RVALID == 1'b0) & (exitcond1_fu_1921_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state27) & (exitcond1_fu_1921_p2 == 1'd0)))) begin
        gmem_RREADY = 1'b1;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_gmem_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state57))) begin
        gmem_WVALID = 1'b1;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state11) & (tmp_fu_1797_p2 == 1'd0)))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) & (exitcond1_fu_1921_p2 == 1'd1))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state27) & (exitcond1_fu_1921_p2 == 1'd0)))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_1728_opcode = 2'd1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_1728_opcode = 2'd0;
    end else begin
        grp_fu_1728_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_1728_p0 = sum_exp_reg_1705;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_1728_p0 = reg_1749;
    end else begin
        grp_fu_1728_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_1728_p1 = exp_vals_0_reg_6143;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_1728_p1 = max_val1_reg_1684;
    end else begin
        grp_fu_1728_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((ap_sig_ioackin_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b0 == ap_block_state11_io) & (1'b1 == ap_CS_fsm_state11) & (tmp_fu_1797_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((1'b0 == ap_block_state11_io) & (1'b1 == ap_CS_fsm_state11) & (tmp_fu_1797_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((ap_sig_ioackin_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if ((~((1'b1 == ap_block_state27_io) | ((gmem_RVALID == 1'b0) & (exitcond1_fu_1921_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state27) & (exitcond1_fu_1921_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else if ((~((1'b1 == ap_block_state27_io) | ((gmem_RVALID == 1'b0) & (exitcond1_fu_1921_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state27) & (exitcond1_fu_1921_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (exitcond_fu_3216_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            if (((ap_sig_ioackin_gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state11_io = ((ap_sig_ioackin_gmem_ARREADY == 1'b0) & (tmp_fu_1797_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state27 = ((gmem_RVALID == 1'b0) & (exitcond1_fu_1921_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state27_io = ((ap_sig_ioackin_gmem_AWREADY == 1'b0) & (exitcond1_fu_1921_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_2964 = (~((gmem_RVALID == 1'b0) & (exitcond1_fu_1921_p2 == 1'd0)) & (gmem_AWREADY == 1'b1));
end

always @ (*) begin
    ap_condition_322 = ~((1'b1 == ap_block_state27_io) | ((gmem_RVALID == 1'b0) & (exitcond1_fu_1921_p2 == 1'd0)));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign exitcond1_fu_1921_p2 = ((p_1_reg_1694 == size_V_read_reg_4517) ? 1'b1 : 1'b0);

assign exitcond_fu_3216_p2 = ((p_2_reg_1717 == size_V_read_reg_4517) ? 1'b1 : 1'b0);

assign i_V_1_fu_1926_p2 = (p_1_reg_1694 + 16'd1);

assign i_V_2_fu_3221_p2 = (p_2_reg_1717 + 16'd1);

assign i_V_fu_1811_p2 = (16'd1 + p_s_reg_1673);

assign in_data2_sum5_cast_fu_1821_p1 = in_data2_sum5_reg_4556;

assign in_data2_sum5_fu_1806_p2 = (tmp_14_cast_reg_4548 + tmp_1_cast_fu_1802_p1);

assign max_val1_to_int_fu_1848_p1 = max_val1_reg_1684;

assign max_val_1_fu_1914_p3 = ((tmp_11_fu_1908_p2[0:0] === 1'b1) ? max_val_2_reg_6114 : max_val1_reg_1684);

assign max_val_2_to_int_fu_1831_p1 = max_val_2_reg_6114;

assign notlhs1_fu_1884_p2 = ((tmp_6_fu_1852_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs_fu_1866_p2 = ((tmp_2_fu_1834_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs1_fu_1890_p2 = ((tmp_5_fu_1862_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_1872_p2 = ((tmp_4_fu_1844_p1 == 23'd0) ? 1'b1 : 1'b0);

assign tmp_11_fu_1908_p2 = (tmp_7_fu_1902_p2 & tmp_10_fu_1739_p2);

assign tmp_12_fu_1817_p1 = size_V_read_reg_4517;

assign tmp_13_fu_1932_p1 = p_1_reg_1694[7:0];

assign tmp_14_cast_fu_1794_p1 = in_data1_reg_4530;

assign tmp_15_fu_3999_p257 = p_2_reg_1717[7:0];

assign tmp_1_cast_fu_1802_p1 = p_s_reg_1673;

assign tmp_1_fu_1775_p1 = in_data1_reg_4530;

assign tmp_2_fu_1834_p4 = {{max_val_2_to_int_fu_1831_p1[30:23]}};

assign tmp_4_fu_1844_p1 = max_val_2_to_int_fu_1831_p1[22:0];

assign tmp_5_fu_1862_p1 = max_val1_to_int_fu_1848_p1[22:0];

assign tmp_6_fu_1852_p4 = {{max_val1_to_int_fu_1848_p1[30:23]}};

assign tmp_7_fu_1902_p2 = (tmp_9_fu_1896_p2 & tmp_8_fu_1878_p2);

assign tmp_8_fu_1878_p2 = (notrhs_fu_1872_p2 | notlhs_fu_1866_p2);

assign tmp_9_fu_1896_p2 = (notrhs1_fu_1890_p2 | notlhs1_fu_1884_p2);

assign tmp_fu_1797_p2 = ((p_s_reg_1673 < size_V_read_reg_4517) ? 1'b1 : 1'b0);

assign tmp_s_fu_1785_p1 = out_data3_reg_4525;

always @ (posedge ap_clk) begin
    gmem_addr_1_reg_4536[31:30] <= 2'b00;
    gmem_addr_reg_4542[31:30] <= 2'b00;
    tmp_14_cast_reg_4548[30] <= 1'b0;
    tmp_12_reg_6102[31:16] <= 16'b0000000000000000;
end

endmodule //Softmax
