// Seed: 42900747
module module_0;
  wire id_1;
  wire id_2;
  assign module_1.id_19 = 0;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    input wor id_3,
    output tri1 id_4,
    input tri0 id_5,
    output wire id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri id_9,
    input wor id_10,
    output tri0 id_11,
    input tri0 id_12,
    input tri0 id_13,
    input wand id_14,
    input tri1 id_15,
    output tri0 id_16,
    input wor id_17,
    output uwire id_18,
    output wire id_19,
    input wor id_20,
    input wire id_21,
    input tri1 id_22,
    input supply0 id_23,
    input wand id_24,
    input wand id_25,
    input supply1 id_26,
    output tri0 id_27
);
  wire id_29;
  xor primCall (
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_17,
      id_2,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_29,
      id_3,
      id_5,
      id_7,
      id_8
  );
  module_0 modCall_1 ();
endmodule
