strict digraph "" {
	node [label="\N"];
	"164:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc280d250>",
		fillcolor=lightcyan,
		label="164:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"164:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280d2d0>",
		fillcolor=firebrick,
		label="164:NS
CD_out <= xoff_cpu;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280d2d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"164:CA" -> "164:NS"	 [cond="[]",
		lineno=None];
	"166:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280d410>",
		fillcolor=firebrick,
		label="166:NS
CD_out <= MAC_rx_add_chk_en;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280d410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_147:AL"	 [def_var="['CD_out']",
		label="Leaf_147:AL"];
	"166:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"177:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27a3e90>",
		fillcolor=lightcyan,
		label="177:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"177:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27a3f10>",
		fillcolor=firebrick,
		label="177:NS
CD_out <= RX_IFG_SET;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27a3f10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"177:CA" -> "177:NS"	 [cond="[]",
		lineno=None];
	"158:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc280d710>",
		fillcolor=lightcyan,
		label="158:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"158:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280d790>",
		fillcolor=firebrick,
		label="158:NS
CD_out <= MaxRetry;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280d790>]",
		style=filled,
		typ=NonblockingSubstitution];
	"158:CA" -> "158:NS"	 [cond="[]",
		lineno=None];
	"162:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc280d8d0>",
		fillcolor=lightcyan,
		label="162:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"162:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280d950>",
		fillcolor=firebrick,
		label="162:NS
CD_out <= MAC_tx_add_prom_wr;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280d950>]",
		style=filled,
		typ=NonblockingSubstitution];
	"162:CA" -> "162:NS"	 [cond="[]",
		lineno=None];
	"171:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280dc10>",
		fillcolor=firebrick,
		label="171:NS
CD_out <= broadcast_bucket_depth;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280dc10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"171:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"156:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280dd90>",
		fillcolor=firebrick,
		label="156:NS
CD_out <= IFGset;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280dd90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"156:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"184:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27acbd0>",
		fillcolor=lightcyan,
		label="184:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"184:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27acc50>",
		fillcolor=firebrick,
		label="184:NS
CD_out <= CPU_rd_dout[31:16];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27acc50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"184:CA" -> "184:NS"	 [cond="[]",
		lineno=None];
	"185:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27f7090>",
		fillcolor=lightcyan,
		label="185:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"185:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27f7110>",
		fillcolor=firebrick,
		label="185:NS
CD_out <= Line_loop_en;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27f7110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"185:CA" -> "185:NS"	 [cond="[]",
		lineno=None];
	"147:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5dc27f75d0>",
		clk_sens=True,
		fillcolor=gold,
		label="147:AL",
		sens="['Clk_reg', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['xoff_cpu', 'MAC_tx_add_prom_wr', 'MAC_rx_add_chk_en', 'RX_IFG_SET', 'RX_MAX_LENGTH', 'CPU_rd_grant', 'xon_cpu', 'RX_APPEND_CRC', '\
Tx_Hwmark', 'MAC_tx_add_en', 'MAC_rx_add_prom_data', 'broadcast_bucket_depth', 'Rx_Lwmark', 'tx_pause_en', 'CPU_rd_apply', 'MAC_\
rx_add_prom_add', 'IFGset', 'CRC_chk_en', 'broadcast_bucket_interval', 'Reset', 'MAC_rx_add_prom_wr', 'WRB', 'pause_frame_send_en', '\
CA', 'CSB', 'MaxRetry', 'MAC_tx_add_prom_data', 'Tx_Lwmark', 'broadcast_filter_en', 'CPU_rd_addr', 'FullDuplex', 'Rx_Hwmark', 'CPU_\
rd_dout', 'MAC_tx_add_prom_add', 'RX_MIN_LENGTH', 'pause_quanta_set', 'Line_loop_en', 'Speed']"];
	"148:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5dc27f7750>",
		fillcolor=springgreen,
		label="148:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"147:AL" -> "148:IF"	 [cond="[]",
		lineno=None];
	"170:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27a3390>",
		fillcolor=firebrick,
		label="170:NS
CD_out <= broadcast_filter_en;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27a3390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"170:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"163:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc28159d0>",
		fillcolor=firebrick,
		label="163:NS
CD_out <= tx_pause_en;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc28159d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"163:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"165:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc2815b50>",
		fillcolor=lightcyan,
		label="165:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"165:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280d050>",
		fillcolor=firebrick,
		label="165:NS
CD_out <= xon_cpu;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280d050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"165:CA" -> "165:NS"	 [cond="[]",
		lineno=None];
	"150:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5dc27f77d0>",
		fillcolor=springgreen,
		label="150:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"151:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f5dc27f7850>",
		fillcolor=linen,
		label="151:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"150:IF" -> "151:CS"	 [cond="['CSB', 'WRB']",
		label="(!CSB && WRB)",
		lineno=150];
	"170:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27a3310>",
		fillcolor=lightcyan,
		label="170:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"170:CA" -> "170:NS"	 [cond="[]",
		lineno=None];
	"186:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27ace90>",
		fillcolor=lightcyan,
		label="186:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"186:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27acf10>",
		fillcolor=firebrick,
		label="186:NS
CD_out <= Speed;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27acf10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"186:CA" -> "186:NS"	 [cond="[]",
		lineno=None];
	"172:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27a3650>",
		fillcolor=firebrick,
		label="172:NS
CD_out <= broadcast_bucket_interval;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27a3650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"172:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"165:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"156:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc2815090>",
		fillcolor=lightcyan,
		label="156:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"156:CA" -> "156:NS"	 [cond="[]",
		lineno=None];
	"173:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27a37d0>",
		fillcolor=lightcyan,
		label="173:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"173:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27a3850>",
		fillcolor=firebrick,
		label="173:NS
CD_out <= RX_APPEND_CRC;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27a3850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"173:CA" -> "173:NS"	 [cond="[]",
		lineno=None];
	"187:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27b50d0>",
		fillcolor=lightcyan,
		label="187:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"187:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27b5110>",
		fillcolor=firebrick,
		label="187:NS
CD_out <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27b5110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"187:CA" -> "187:NS"	 [cond="[]",
		lineno=None];
	"149:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27b5350>",
		fillcolor=firebrick,
		label="149:NS
CD_out <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27b5350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"149:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"186:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"155:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27f7e50>",
		fillcolor=lightcyan,
		label="155:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"155:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27f7ed0>",
		fillcolor=firebrick,
		label="155:NS
CD_out <= pause_quanta_set;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27f7ed0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"155:CA" -> "155:NS"	 [cond="[]",
		lineno=None];
	"172:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27a35d0>",
		fillcolor=lightcyan,
		label="172:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"172:CA" -> "172:NS"	 [cond="[]",
		lineno=None];
	"174:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27a3a50>",
		fillcolor=firebrick,
		label="174:NS
CD_out <= Rx_Hwmark;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27a3a50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"174:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"181:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27ac590>",
		fillcolor=lightcyan,
		label="181:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"181:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27e65d0>",
		fillcolor=firebrick,
		label="181:NS
CD_out <= CPU_rd_apply;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27e65d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"181:CA" -> "181:NS"	 [cond="[]",
		lineno=None];
	"158:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"176:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27a3d10>",
		fillcolor=firebrick,
		label="176:NS
CD_out <= CRC_chk_en;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27a3d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"176:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"154:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27f7d90>",
		fillcolor=lightcyan,
		label="154:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"154:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280ded0>",
		fillcolor=firebrick,
		label="154:NS
CD_out <= pause_frame_send_en;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280ded0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"154:CA" -> "154:NS"	 [cond="[]",
		lineno=None];
	"166:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc2815c10>",
		fillcolor=lightcyan,
		label="166:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"166:CA" -> "166:NS"	 [cond="[]",
		lineno=None];
	"174:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27a39d0>",
		fillcolor=lightcyan,
		label="174:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"174:CA" -> "174:NS"	 [cond="[]",
		lineno=None];
	"182:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27ac710>",
		fillcolor=lightcyan,
		label="182:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"182:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27ac790>",
		fillcolor=firebrick,
		label="182:NS
CD_out <= CPU_rd_grant;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27ac790>]",
		style=filled,
		typ=NonblockingSubstitution];
	"182:CA" -> "182:NS"	 [cond="[]",
		lineno=None];
	"153:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27f7c10>",
		fillcolor=firebrick,
		label="153:NS
CD_out <= Tx_Lwmark;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27f7c10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"153:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"168:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc2815ed0>",
		fillcolor=lightcyan,
		label="168:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"168:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc2815f50>",
		fillcolor=firebrick,
		label="168:NS
CD_out <= MAC_rx_add_prom_add;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc2815f50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"168:CA" -> "168:NS"	 [cond="[]",
		lineno=None];
	"167:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc2815cd0>",
		fillcolor=lightcyan,
		label="167:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"167:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc2815d50>",
		fillcolor=firebrick,
		label="167:NS
CD_out <= MAC_rx_add_prom_data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc2815d50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"167:CA" -> "167:NS"	 [cond="[]",
		lineno=None];
	"152:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27f79d0>",
		fillcolor=lightcyan,
		label="152:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"152:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27f7a50>",
		fillcolor=firebrick,
		label="152:NS
CD_out <= Tx_Hwmark;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27f7a50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"152:CA" -> "152:NS"	 [cond="[]",
		lineno=None];
	"178:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280d590>",
		fillcolor=firebrick,
		label="178:NS
CD_out <= RX_MAX_LENGTH;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280d590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"178:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"175:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280dad0>",
		fillcolor=firebrick,
		label="175:NS
CD_out <= Rx_Lwmark;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc280dad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"175:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"183:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27ac990>",
		fillcolor=firebrick,
		label="183:NS
CD_out <= CPU_rd_dout[15:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27ac990>]",
		style=filled,
		typ=NonblockingSubstitution];
	"183:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"181:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"169:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27a3110>",
		fillcolor=lightcyan,
		label="169:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"169:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27a3190>",
		fillcolor=firebrick,
		label="169:NS
CD_out <= MAC_rx_add_prom_wr;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27a3190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"169:CA" -> "169:NS"	 [cond="[]",
		lineno=None];
	"187:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"159:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc28153d0>",
		fillcolor=firebrick,
		label="159:NS
CD_out <= MAC_tx_add_en;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc28153d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"159:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"171:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27a3510>",
		fillcolor=lightcyan,
		label="171:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"171:CA" -> "171:NS"	 [cond="[]",
		lineno=None];
	"168:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"162:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"148:IF" -> "150:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=148];
	"148:IF" -> "149:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=148];
	"177:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"183:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27ac910>",
		fillcolor=lightcyan,
		label="183:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"183:CA" -> "183:NS"	 [cond="[]",
		lineno=None];
	"179:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27ac190>",
		fillcolor=lightcyan,
		label="179:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"179:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27ac210>",
		fillcolor=firebrick,
		label="179:NS
CD_out <= RX_MIN_LENGTH;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27ac210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"179:CA" -> "179:NS"	 [cond="[]",
		lineno=None];
	"179:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"160:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc28155d0>",
		fillcolor=firebrick,
		label="160:NS
CD_out <= MAC_tx_add_prom_data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc28155d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"160:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"176:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27a3c90>",
		fillcolor=lightcyan,
		label="176:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"176:CA" -> "176:NS"	 [cond="[]",
		lineno=None];
	"151:CS" -> "164:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "177:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "158:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "162:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "184:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "185:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "165:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "170:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "186:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "156:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "173:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "187:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "155:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "172:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "181:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "154:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "166:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "174:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "182:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "168:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "167:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "152:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "169:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "171:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "183:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "179:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"151:CS" -> "176:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"175:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27a3bd0>",
		fillcolor=lightcyan,
		label="175:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"151:CS" -> "175:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"160:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc2815550>",
		fillcolor=lightcyan,
		label="160:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"151:CS" -> "160:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"161:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc2815750>",
		fillcolor=lightcyan,
		label="161:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"151:CS" -> "161:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"180:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27ac390>",
		fillcolor=lightcyan,
		label="180:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"151:CS" -> "180:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"163:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc2815950>",
		fillcolor=lightcyan,
		label="163:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"151:CS" -> "163:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"159:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc2815350>",
		fillcolor=lightcyan,
		label="159:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"151:CS" -> "159:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"157:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc2815150>",
		fillcolor=lightcyan,
		label="157:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"151:CS" -> "157:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"178:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27ac0d0>",
		fillcolor=lightcyan,
		label="178:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"151:CS" -> "178:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"153:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f5dc27f7b90>",
		fillcolor=lightcyan,
		label="153:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"151:CS" -> "153:CA"	 [cond="['CA']",
		label="CA[7:1]",
		lineno=151];
	"155:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"167:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"161:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc28157d0>",
		fillcolor=firebrick,
		label="161:NS
CD_out <= MAC_tx_add_prom_add;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc28157d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"161:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"182:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"185:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"175:CA" -> "175:NS"	 [cond="[]",
		lineno=None];
	"173:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"160:CA" -> "160:NS"	 [cond="[]",
		lineno=None];
	"157:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc28151d0>",
		fillcolor=firebrick,
		label="157:NS
CD_out <= FullDuplex;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc28151d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"157:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"169:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"161:CA" -> "161:NS"	 [cond="[]",
		lineno=None];
	"180:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27ac410>",
		fillcolor=firebrick,
		label="180:NS
CD_out <= CPU_rd_addr;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5dc27ac410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"180:CA" -> "180:NS"	 [cond="[]",
		lineno=None];
	"163:CA" -> "163:NS"	 [cond="[]",
		lineno=None];
	"159:CA" -> "159:NS"	 [cond="[]",
		lineno=None];
	"180:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"157:CA" -> "157:NS"	 [cond="[]",
		lineno=None];
	"178:CA" -> "178:NS"	 [cond="[]",
		lineno=None];
	"152:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"184:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"154:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"164:NS" -> "Leaf_147:AL"	 [cond="[]",
		lineno=None];
	"153:CA" -> "153:NS"	 [cond="[]",
		lineno=None];
}
