// Seed: 1063422716
module module_0 (
    output wire  id_0,
    input  tri1  id_1,
    output logic id_2,
    input  wire  id_3
);
  id_5 :
  assert property (@(1) id_1)
  else id_2 <= 1;
  wire id_6;
endmodule
module module_1 (
    input logic id_0,
    input wand id_1,
    output logic id_2,
    output wire id_3,
    input wor id_4,
    input supply0 id_5,
    output supply1 id_6,
    input tri id_7,
    input uwire id_8,
    output uwire id_9,
    output wor id_10,
    input wor id_11,
    input uwire id_12
);
  module_0(
      id_6, id_5, id_2, id_5
  );
  uwire id_14 = id_12;
  always_ff @(id_8) id_2 <= id_0;
  assign id_14 = id_7;
  uwire id_15;
  wire  id_16;
  wire  id_17;
  always @(posedge id_5) begin
    $display(1 - 1, id_15);
  end
  wire id_18;
endmodule
