// Seed: 3638568878
module module_0 (
    id_1
);
  output id_1;
  assign id_1 = id_1 && id_2;
  logic id_3;
  type_7(
      id_2, id_1
  );
  supply0 id_4;
  assign id_4[1'b0] = id_3 & 1 & 1;
  type_0 id_5 (id_2);
  type_9(
      id_4
  );
  assign id_3 = 1;
endmodule
