<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="first_nios2_system/simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="first_nios2_system/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="first_nios2_system/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="first_nios2_system/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_rsp_xbar_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="first_nios2_system/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_rsp_xbar_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux_002" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_rsp_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux_001" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux" />
 <file
   path="first_nios2_system/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_001" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cmd_xbar_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_001" />
 <file
   path="first_nios2_system/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cmd_xbar_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_002" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_001" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="first_nios2_system/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="first_nios2_system/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="first_nios2_system/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="burst_adapter" />
 <file
   path="first_nios2_system/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="burst_adapter" />
 <file
   path="first_nios2_system/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="first_nios2_system/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="limiter" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_id_router_002.sv"
   type="SYSTEM_VERILOG"
   library="id_router_002" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_id_router_001.sv"
   type="SYSTEM_VERILOG"
   library="id_router_001" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_addr_router_002.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_002" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_addr_router_001.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_001" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="first_nios2_system/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="first_nios2_system/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="first_nios2_system/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="first_nios2_system/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="cpu_instruction_master_translator_avalon_universal_master_0_agent" />
 <file
   path="first_nios2_system/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="cpu_jtag_debug_module_translator" />
 <file
   path="first_nios2_system/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="cpu_instruction_master_translator" />
 <file
   path="first_nios2_system/simulation/submodules/notchfilter.v"
   type="VERILOG"
   library="notchfilter_0" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_sdram_0.v"
   type="VERILOG"
   library="sdram_0" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_sdram_0_test_component.v"
   type="VERILOG"
   library="sdram_0" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_led_pio.v"
   type="VERILOG"
   library="led_pio" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_sysid.vo"
   type="VERILOG"
   library="sysid" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_sys_clk_timer.v"
   type="VERILOG"
   library="sys_clk_timer" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_jtag_uart.v"
   type="VERILOG"
   library="jtag_uart" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_jtag_uart_input_mutex.dat"
   type="OTHER"
   library="jtag_uart" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_jtag_uart_input_stream.dat"
   type="OTHER"
   library="jtag_uart" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_jtag_uart_output_stream.dat"
   type="OTHER"
   library="jtag_uart" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu.do"
   type="OTHER"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu.ocp"
   type="OTHER"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu.vo"
   type="VERILOG"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_bht_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_bht_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_bht_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_dc_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_dc_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_dc_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_jtag_debug_module_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_mult_cell.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_oci_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/submodules/first_nios2_system_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="first_nios2_system/simulation/first_nios2_system.v"
   type="VERILOG" />
 <topLevel name="first_nios2_system" />
 <deviceFamily name="cycloneiii" />
</simPackage>
