

================================================================
== Vitis HLS Report for 'FFT_stage_spatial_unroll_3_s'
================================================================
* Date:           Wed Apr  2 21:41:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        build
* Solution:       FFT_250MHz (Vivado IP Flow Target)
* Product family: versalpremium
* Target device:  xcvp1802-lsvc4072-3HP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.885 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       43|       43|  0.172 us|  0.172 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- R_Pair_loop  |       41|       41|        11|          1|          1|    32|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m189 = alloca i32 1"   --->   Operation 14 'alloca' 'm189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.37ns)   --->   "%store_ln0 = store i9 0, i9 %m189"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln368 = br void %fpga_resource_hint.R_Group_loop.45" [FFT.cpp:368]   --->   Operation 80 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%m189_load = load i9 %m189" [FFT.cpp:368]   --->   Operation 81 'load' 'm189_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.62ns)   --->   "%m = add i9 %m189_load, i9 8" [FFT.cpp:368]   --->   Operation 82 'add' 'm' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %m189_load, i32 3, i32 7" [FFT.cpp:368]   --->   Operation 83 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i5 %lshr_ln" [FFT.cpp:368]   --->   Operation 84 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i64 0, i64 %zext_ln368" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 85 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i64 0, i64 %zext_ln368" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 86 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d0 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr"   --->   Operation 87 'muxlogic' 'muxLogicRAMAddr_to_d0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (0.43ns)   --->   "%d0 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 88 'load' 'd0' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d0_8 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr"   --->   Operation 89 'muxlogic' 'muxLogicRAMAddr_to_d0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (0.43ns)   --->   "%d0_8 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 90 'load' 'd0_8' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4, i64 0, i64 %zext_ln368" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 91 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4, i64 0, i64 %zext_ln368" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 92 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr"   --->   Operation 93 'muxlogic' 'muxLogicRAMAddr_to_d1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (0.43ns)   --->   "%d1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 94 'load' 'd1' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1_25 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr"   --->   Operation 95 'muxlogic' 'muxLogicRAMAddr_to_d1_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (0.43ns)   --->   "%d1_25 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 96 'load' 'd1_25' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i64 0, i64 %zext_ln368" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 97 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i64 0, i64 %zext_ln368" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 98 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5, i64 0, i64 %zext_ln368" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 99 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5, i64 0, i64 %zext_ln368" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 100 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i64 0, i64 %zext_ln368" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 101 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i64 0, i64 %zext_ln368" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 102 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6, i64 0, i64 %zext_ln368" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 103 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6, i64 0, i64 %zext_ln368" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 104 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i64 0, i64 %zext_ln368" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 105 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i64 0, i64 %zext_ln368" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 106 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7, i64 0, i64 %zext_ln368" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 107 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7, i64 0, i64 %zext_ln368" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 108 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr"   --->   Operation 109 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 110 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr"   --->   Operation 111 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 112 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr"   --->   Operation 113 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 114 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr"   --->   Operation 115 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 116 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr"   --->   Operation 117 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 118 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1_26 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr"   --->   Operation 119 'muxlogic' 'muxLogicRAMAddr_to_d1_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [2/2] (0.43ns)   --->   "%d1_26 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 120 'load' 'd1_26' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr"   --->   Operation 121 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 122 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr"   --->   Operation 123 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 124 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr"   --->   Operation 125 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 126 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr"   --->   Operation 127 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 128 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr"   --->   Operation 129 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [2/2] (0.43ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 130 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1_27 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr"   --->   Operation 131 'muxlogic' 'muxLogicRAMAddr_to_d1_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [2/2] (0.43ns)   --->   "%d1_27 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 132 'load' 'd1_27' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %m, i32 8" [FFT.cpp:368]   --->   Operation 133 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.37ns)   --->   "%store_ln368 = store i9 %m, i9 %m189" [FFT.cpp:368]   --->   Operation 134 'store' 'store_ln368' <Predicate = true> <Delay = 0.37>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln368 = br i1 %tmp, void %fpga_resource_hint.R_Group_loop.45, void %FFT_stage_spatial_unroll<3>.exit" [FFT.cpp:368]   --->   Operation 135 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.64>
ST_2 : Operation 136 [1/2] ( I:0.06ns O:0.06ns )   --->   "%d0 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 136 'load' 'd0' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 137 [1/2] ( I:0.06ns O:0.06ns )   --->   "%d0_8 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 137 'load' 'd0_8' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 138 [1/2] ( I:0.06ns O:0.06ns )   --->   "%d1 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 138 'load' 'd1' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 139 [1/2] ( I:0.06ns O:0.06ns )   --->   "%d1_25 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 139 'load' 'd1_25' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 140 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 140 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 141 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 141 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 142 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 142 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 143 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 143 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 144 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 144 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 145 [1/2] ( I:0.06ns O:0.06ns )   --->   "%d1_26 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 145 'load' 'd1_26' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 146 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 146 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 147 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 147 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 148 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 148 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 149 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 149 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 150 [1/2] ( I:0.06ns O:0.06ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr" [FFT.cpp:10->FFT.cpp:381]   --->   Operation 150 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 151 [1/2] ( I:0.06ns O:0.06ns )   --->   "%d1_27 = load i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr" [FFT.cpp:11->FFT.cpp:381]   --->   Operation 151 'load' 'd1_27' <Predicate = true> <Delay = 0.06> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 152 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_ac = muxlogic i32 %d1_26"   --->   Operation 152 'muxlogic' 'muxLogicI0_to_ac' <Predicate = true> <Delay = 0.43>
ST_2 : Operation 153 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_ac = muxlogic i32 -0.707107"   --->   Operation 153 'muxlogic' 'muxLogicI1_to_ac' <Predicate = true> <Delay = 0.43>
ST_2 : Operation 154 [1/1] (2.13ns) (share mux size 4)   --->   "%ac = fmul i32 %d1_26, i32 -0.707107" [FFT.cpp:24->FFT.cpp:381]   --->   Operation 154 'fmul' 'ac' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_bd = muxlogic i32 %d1_27"   --->   Operation 155 'muxlogic' 'muxLogicI0_to_bd' <Predicate = true> <Delay = 0.43>
ST_2 : Operation 156 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_bd = muxlogic i32 -0.707107"   --->   Operation 156 'muxlogic' 'muxLogicI1_to_bd' <Predicate = true> <Delay = 0.43>
ST_2 : Operation 157 [1/1] (2.13ns) (share mux size 4)   --->   "%bd = fmul i32 %d1_27, i32 -0.707107" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 157 'fmul' 'bd' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.07>
ST_3 : Operation 158 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d1_real_16 = muxlogic i32 %ac"   --->   Operation 158 'muxlogic' 'muxLogicI0_to_d1_real_16' <Predicate = true> <Delay = 1.07>
ST_3 : Operation 159 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d1_real_16 = muxlogic i32 %bd"   --->   Operation 159 'muxlogic' 'muxLogicI1_to_d1_real_16' <Predicate = true> <Delay = 1.07>
ST_3 : Operation 160 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d1_imag_16 = muxlogic i32 %ac"   --->   Operation 160 'muxlogic' 'muxLogicI0_to_d1_imag_16' <Predicate = true> <Delay = 1.07>
ST_3 : Operation 161 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d1_imag_16 = muxlogic i32 %bd"   --->   Operation 161 'muxlogic' 'muxLogicI1_to_d1_imag_16' <Predicate = true> <Delay = 1.07>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 162 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d1_real_16 = muxlogic i32 %ac"   --->   Operation 162 'muxlogic' 'muxLogicI0_to_d1_real_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d1_real_16 = muxlogic i32 %bd"   --->   Operation 163 'muxlogic' 'muxLogicI1_to_d1_real_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [4/4] (2.56ns) (share mux size 18)   --->   "%d1_real_16 = fsub i32 %ac, i32 %bd" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 164 'fsub' 'd1_real_16' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d1_imag_16 = muxlogic i32 %ac"   --->   Operation 165 'muxlogic' 'muxLogicI0_to_d1_imag_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d1_imag_16 = muxlogic i32 %bd"   --->   Operation 166 'muxlogic' 'muxLogicI1_to_d1_imag_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [4/4] (2.56ns) (share mux size 18)   --->   "%d1_imag_16 = fadd i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 167 'fadd' 'd1_imag_16' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.57>
ST_5 : Operation 168 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_bd_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load"   --->   Operation 168 'muxlogic' 'muxLogicI0_to_bd_i' <Predicate = true> <Delay = 0.43>
ST_5 : Operation 169 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_bd_i = muxlogic i32 -0.707107"   --->   Operation 169 'muxlogic' 'muxLogicI1_to_bd_i' <Predicate = true> <Delay = 0.43>
ST_5 : Operation 170 [1/1] (2.13ns) (share mux size 4)   --->   "%bd_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load, i32 -0.707107" [FFT.cpp:25->FFT.cpp:381]   --->   Operation 170 'fmul' 'bd_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_bc_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load"   --->   Operation 171 'muxlogic' 'muxLogicI0_to_bc_i' <Predicate = true> <Delay = 0.43>
ST_5 : Operation 172 [1/1] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_bc_i = muxlogic i32 0.707107"   --->   Operation 172 'muxlogic' 'muxLogicI1_to_bc_i' <Predicate = true> <Delay = 0.43>
ST_5 : Operation 173 [1/1] (2.13ns) (share mux size 4)   --->   "%bc_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load, i32 0.707107" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 173 'fmul' 'bc_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [3/4] (2.56ns) (share mux size 18)   --->   "%d1_real_16 = fsub i32 %ac, i32 %bd" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 174 'fsub' 'd1_real_16' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [3/4] (2.56ns) (share mux size 18)   --->   "%d1_imag_16 = fadd i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 175 'fadd' 'd1_imag_16' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.88>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%muxLogicI0_to_d1_real_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load"   --->   Operation 176 'muxlogic' 'muxLogicI0_to_d1_real_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%muxLogicI1_to_d1_real_i = muxlogic i32 0.707107"   --->   Operation 177 'muxlogic' 'muxLogicI1_to_d1_real_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%muxLogicI2_to_d1_real_i = muxlogic i32 %bd_i"   --->   Operation 178 'muxlogic' 'muxLogicI2_to_d1_real_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (2.88ns)   --->   "%d1_real_i = fmsub i32 @_ssdm_op_FMSUB, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load, i32 0.707107, i32 %bd_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 179 'fmsub' 'd1_real_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 180 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%muxLogicI0_to_d1_imag_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load"   --->   Operation 181 'muxlogic' 'muxLogicI0_to_d1_imag_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%muxLogicI1_to_d1_imag_i = muxlogic i32 -0.707107"   --->   Operation 182 'muxlogic' 'muxLogicI1_to_d1_imag_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%muxLogicI2_to_d1_imag_i = muxlogic i32 %bc_i"   --->   Operation 183 'muxlogic' 'muxLogicI2_to_d1_imag_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (2.88ns)   --->   "%d1_imag_i = fmadd i32 @_ssdm_op_FMADD, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load, i32 -0.707107, i32 %bc_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 184 'fmadd' 'd1_imag_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 185 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [2/4] (2.56ns) (share mux size 18)   --->   "%d1_real_16 = fsub i32 %ac, i32 %bd" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 186 'fsub' 'd1_real_16' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [2/4] (2.56ns) (share mux size 18)   --->   "%d1_imag_16 = fadd i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 187 'fadd' 'd1_imag_16' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.14>
ST_7 : Operation 188 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0"   --->   Operation 188 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 189 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1"   --->   Operation 189 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 190 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_8"   --->   Operation 190 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 191 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_25"   --->   Operation 191 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 192 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0"   --->   Operation 192 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 193 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1"   --->   Operation 193 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 194 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_8"   --->   Operation 194 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 195 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_25"   --->   Operation 195 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 196 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_real_15_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load"   --->   Operation 196 'muxlogic' 'muxLogicI0_to_d2_real_15_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 197 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_real_15_i = muxlogic i32 %d1_real_i"   --->   Operation 197 'muxlogic' 'muxLogicI1_to_d2_real_15_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 198 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_imag_15_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load"   --->   Operation 198 'muxlogic' 'muxLogicI0_to_d2_imag_15_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 199 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_imag_15_i = muxlogic i32 %d1_imag_i"   --->   Operation 199 'muxlogic' 'muxLogicI1_to_d2_imag_15_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 200 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_real_15_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load"   --->   Operation 200 'muxlogic' 'muxLogicI0_to_d3_real_15_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 201 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_real_15_i = muxlogic i32 %d1_real_i"   --->   Operation 201 'muxlogic' 'muxLogicI1_to_d3_real_15_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 202 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_imag_15_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load"   --->   Operation 202 'muxlogic' 'muxLogicI0_to_d3_imag_15_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 203 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_imag_15_i = muxlogic i32 %d1_imag_i"   --->   Operation 203 'muxlogic' 'muxLogicI1_to_d3_imag_15_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 204 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load"   --->   Operation 204 'muxlogic' 'muxLogicI0_to_d2_imag_3_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 205 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load"   --->   Operation 205 'muxlogic' 'muxLogicI1_to_d2_imag_3_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 206 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load"   --->   Operation 206 'muxlogic' 'muxLogicI0_to_d3_imag_3_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 207 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load"   --->   Operation 207 'muxlogic' 'muxLogicI1_to_d3_imag_3_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 208 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load"   --->   Operation 208 'muxlogic' 'muxLogicI0_to_d2_real_3_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 209 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load"   --->   Operation 209 'muxlogic' 'muxLogicI1_to_d2_real_3_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 210 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load"   --->   Operation 210 'muxlogic' 'muxLogicI0_to_d3_real_3_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 211 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load"   --->   Operation 211 'muxlogic' 'muxLogicI1_to_d3_real_3_i' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 212 [1/4] (0.07ns) (share mux size 18)   --->   "%d1_real_16 = fsub i32 %ac, i32 %bd" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 212 'fsub' 'd1_real_16' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_16, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:381]   --->   Operation 213 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/4] (0.07ns) (share mux size 18)   --->   "%d1_imag_16 = fadd i32 %ac, i32 %bd" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 214 'fadd' 'd1_imag_16' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_16, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:381]   --->   Operation 215 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_real_6 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load"   --->   Operation 216 'muxlogic' 'muxLogicI0_to_d2_real_6' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 217 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_real_6 = muxlogic i32 %d1_real_16"   --->   Operation 217 'muxlogic' 'muxLogicI1_to_d2_real_6' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 218 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_imag_6 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load"   --->   Operation 218 'muxlogic' 'muxLogicI0_to_d2_imag_6' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 219 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_imag_6 = muxlogic i32 %d1_imag_16"   --->   Operation 219 'muxlogic' 'muxLogicI1_to_d2_imag_6' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 220 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_real_6 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load"   --->   Operation 220 'muxlogic' 'muxLogicI0_to_d3_real_6' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 221 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_real_6 = muxlogic i32 %d1_real_16"   --->   Operation 221 'muxlogic' 'muxLogicI1_to_d3_real_6' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 222 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_imag_6 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load"   --->   Operation 222 'muxlogic' 'muxLogicI0_to_d3_imag_6' <Predicate = true> <Delay = 1.07>
ST_7 : Operation 223 [2/2] (1.07ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_imag_6 = muxlogic i32 %d1_imag_16"   --->   Operation 223 'muxlogic' 'muxLogicI1_to_d3_imag_6' <Predicate = true> <Delay = 1.07>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 224 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0"   --->   Operation 224 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1"   --->   Operation 225 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [4/4] (2.56ns) (share mux size 18)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 226 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_8"   --->   Operation 227 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_25"   --->   Operation 228 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 229 [4/4] (2.56ns) (share mux size 18)   --->   "%d2_imag = fadd i32 %d0_8, i32 %d1_25" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 229 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 230 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0"   --->   Operation 230 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 231 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1"   --->   Operation 231 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [4/4] (2.56ns) (share mux size 18)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 232 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_8"   --->   Operation 233 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_25"   --->   Operation 234 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [4/4] (2.56ns) (share mux size 18)   --->   "%d3_imag = fsub i32 %d0_8, i32 %d1_25" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 235 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_real_15_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load"   --->   Operation 236 'muxlogic' 'muxLogicI0_to_d2_real_15_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_real_15_i = muxlogic i32 %d1_real_i"   --->   Operation 237 'muxlogic' 'muxLogicI1_to_d2_real_15_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 238 [4/4] (2.56ns) (share mux size 18)   --->   "%d2_real_15_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load, i32 %d1_real_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 238 'fadd' 'd2_real_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_imag_15_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load"   --->   Operation 239 'muxlogic' 'muxLogicI0_to_d2_imag_15_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 240 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_imag_15_i = muxlogic i32 %d1_imag_i"   --->   Operation 240 'muxlogic' 'muxLogicI1_to_d2_imag_15_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [4/4] (2.56ns) (share mux size 18)   --->   "%d2_imag_15_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load, i32 %d1_imag_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 241 'fadd' 'd2_imag_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_real_15_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load"   --->   Operation 242 'muxlogic' 'muxLogicI0_to_d3_real_15_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_real_15_i = muxlogic i32 %d1_real_i"   --->   Operation 243 'muxlogic' 'muxLogicI1_to_d3_real_15_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 244 [4/4] (2.56ns) (share mux size 18)   --->   "%d3_real_15_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load, i32 %d1_real_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 244 'fsub' 'd3_real_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 245 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_imag_15_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load"   --->   Operation 245 'muxlogic' 'muxLogicI0_to_d3_imag_15_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 246 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_imag_15_i = muxlogic i32 %d1_imag_i"   --->   Operation 246 'muxlogic' 'muxLogicI1_to_d3_imag_15_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 247 [4/4] (2.56ns) (share mux size 18)   --->   "%d3_imag_15_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load, i32 %d1_imag_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 247 'fsub' 'd3_imag_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 248 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load"   --->   Operation 248 'muxlogic' 'muxLogicI0_to_d2_imag_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load"   --->   Operation 249 'muxlogic' 'muxLogicI1_to_d2_imag_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [4/4] (2.56ns) (share mux size 18)   --->   "%d2_imag_3_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 250 'fsub' 'd2_imag_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 251 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load"   --->   Operation 251 'muxlogic' 'muxLogicI0_to_d3_imag_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 252 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load"   --->   Operation 252 'muxlogic' 'muxLogicI1_to_d3_imag_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 253 [4/4] (2.56ns) (share mux size 18)   --->   "%d3_imag_3_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 253 'fadd' 'd3_imag_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load"   --->   Operation 254 'muxlogic' 'muxLogicI0_to_d2_real_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load"   --->   Operation 255 'muxlogic' 'muxLogicI1_to_d2_real_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [4/4] (2.56ns) (share mux size 18)   --->   "%d2_real_3_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 256 'fadd' 'd2_real_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 257 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load"   --->   Operation 257 'muxlogic' 'muxLogicI0_to_d3_real_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load"   --->   Operation 258 'muxlogic' 'muxLogicI1_to_d3_real_3_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 259 [4/4] (2.56ns) (share mux size 18)   --->   "%d3_real_3_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 259 'fsub' 'd3_real_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 260 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_real_6 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load"   --->   Operation 260 'muxlogic' 'muxLogicI0_to_d2_real_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 261 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_real_6 = muxlogic i32 %d1_real_16"   --->   Operation 261 'muxlogic' 'muxLogicI1_to_d2_real_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 262 [4/4] (2.56ns) (share mux size 18)   --->   "%d2_real_6 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load, i32 %d1_real_16" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 262 'fadd' 'd2_real_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d2_imag_6 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load"   --->   Operation 263 'muxlogic' 'muxLogicI0_to_d2_imag_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 264 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d2_imag_6 = muxlogic i32 %d1_imag_16"   --->   Operation 264 'muxlogic' 'muxLogicI1_to_d2_imag_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [4/4] (2.56ns) (share mux size 18)   --->   "%d2_imag_6 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load, i32 %d1_imag_16" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 265 'fadd' 'd2_imag_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_real_6 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load"   --->   Operation 266 'muxlogic' 'muxLogicI0_to_d3_real_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 267 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_real_6 = muxlogic i32 %d1_real_16"   --->   Operation 267 'muxlogic' 'muxLogicI1_to_d3_real_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [4/4] (2.56ns) (share mux size 18)   --->   "%d3_real_6 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load, i32 %d1_real_16" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 268 'fsub' 'd3_real_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI0_to_d3_imag_6 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load"   --->   Operation 269 'muxlogic' 'muxLogicI0_to_d3_imag_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 270 [1/2] (0.00ns) (share mux size 18)   --->   "%muxLogicI1_to_d3_imag_6 = muxlogic i32 %d1_imag_16"   --->   Operation 270 'muxlogic' 'muxLogicI1_to_d3_imag_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 271 [4/4] (2.56ns) (share mux size 18)   --->   "%d3_imag_6 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load, i32 %d1_imag_16" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 271 'fsub' 'd3_imag_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 272 [3/4] (2.56ns) (share mux size 18)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 272 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [3/4] (2.56ns) (share mux size 18)   --->   "%d2_imag = fadd i32 %d0_8, i32 %d1_25" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 273 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 274 [3/4] (2.56ns) (share mux size 18)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 274 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [3/4] (2.56ns) (share mux size 18)   --->   "%d3_imag = fsub i32 %d0_8, i32 %d1_25" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 275 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [3/4] (2.56ns) (share mux size 18)   --->   "%d2_real_15_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load, i32 %d1_real_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 276 'fadd' 'd2_real_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [3/4] (2.56ns) (share mux size 18)   --->   "%d2_imag_15_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load, i32 %d1_imag_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 277 'fadd' 'd2_imag_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [3/4] (2.56ns) (share mux size 18)   --->   "%d3_real_15_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load, i32 %d1_real_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 278 'fsub' 'd3_real_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 279 [3/4] (2.56ns) (share mux size 18)   --->   "%d3_imag_15_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load, i32 %d1_imag_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 279 'fsub' 'd3_imag_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 280 [3/4] (2.56ns) (share mux size 18)   --->   "%d2_imag_3_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 280 'fsub' 'd2_imag_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 281 [3/4] (2.56ns) (share mux size 18)   --->   "%d3_imag_3_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 281 'fadd' 'd3_imag_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 282 [3/4] (2.56ns) (share mux size 18)   --->   "%d2_real_3_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 282 'fadd' 'd2_real_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 283 [3/4] (2.56ns) (share mux size 18)   --->   "%d3_real_3_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 283 'fsub' 'd3_real_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 284 [3/4] (2.56ns) (share mux size 18)   --->   "%d2_real_6 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load, i32 %d1_real_16" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 284 'fadd' 'd2_real_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 285 [3/4] (2.56ns) (share mux size 18)   --->   "%d2_imag_6 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load, i32 %d1_imag_16" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 285 'fadd' 'd2_imag_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 286 [3/4] (2.56ns) (share mux size 18)   --->   "%d3_real_6 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load, i32 %d1_real_16" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 286 'fsub' 'd3_real_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 287 [3/4] (2.56ns) (share mux size 18)   --->   "%d3_imag_6 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load, i32 %d1_imag_16" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 287 'fsub' 'd3_imag_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 288 [2/4] (2.56ns) (share mux size 18)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 288 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [2/4] (2.56ns) (share mux size 18)   --->   "%d2_imag = fadd i32 %d0_8, i32 %d1_25" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 289 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 290 [2/4] (2.56ns) (share mux size 18)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 290 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 291 [2/4] (2.56ns) (share mux size 18)   --->   "%d3_imag = fsub i32 %d0_8, i32 %d1_25" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 291 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 292 [2/4] (2.56ns) (share mux size 18)   --->   "%d2_real_15_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load, i32 %d1_real_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 292 'fadd' 'd2_real_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 293 [2/4] (2.56ns) (share mux size 18)   --->   "%d2_imag_15_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load, i32 %d1_imag_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 293 'fadd' 'd2_imag_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 294 [2/4] (2.56ns) (share mux size 18)   --->   "%d3_real_15_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load, i32 %d1_real_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 294 'fsub' 'd3_real_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 295 [2/4] (2.56ns) (share mux size 18)   --->   "%d3_imag_15_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load, i32 %d1_imag_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 295 'fsub' 'd3_imag_15_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 296 [2/4] (2.56ns) (share mux size 18)   --->   "%d2_imag_3_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 296 'fsub' 'd2_imag_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 297 [2/4] (2.56ns) (share mux size 18)   --->   "%d3_imag_3_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 297 'fadd' 'd3_imag_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 298 [2/4] (2.56ns) (share mux size 18)   --->   "%d2_real_3_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 298 'fadd' 'd2_real_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 299 [2/4] (2.56ns) (share mux size 18)   --->   "%d3_real_3_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 299 'fsub' 'd3_real_3_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 300 [2/4] (2.56ns) (share mux size 18)   --->   "%d2_real_6 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load, i32 %d1_real_16" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 300 'fadd' 'd2_real_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 301 [2/4] (2.56ns) (share mux size 18)   --->   "%d2_imag_6 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load, i32 %d1_imag_16" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 301 'fadd' 'd2_imag_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 302 [2/4] (2.56ns) (share mux size 18)   --->   "%d3_real_6 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load, i32 %d1_real_16" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 302 'fsub' 'd3_real_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 303 [2/4] (2.56ns) (share mux size 18)   --->   "%d3_imag_6 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load, i32 %d1_imag_16" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 303 'fsub' 'd3_imag_6' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.50>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73" [FFT.cpp:0]   --->   Operation 304 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%speclooptripcount_ln368 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT.cpp:368]   --->   Operation 305 'speclooptripcount' 'speclooptripcount_ln368' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%specloopname_ln368 = specloopname void @_ssdm_op_SpecLoopName, void @empty_90" [FFT.cpp:368]   --->   Operation 306 'specloopname' 'specloopname_ln368' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%specperformance_ln369 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:369]   --->   Operation 307 'specperformance' 'specperformance_ln369' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%rbegin22_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_107" [FFT.cpp:375]   --->   Operation 308 'specregionbegin' 'rbegin22_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%specfucore_ln376 = specfucore void @_ssdm_op_SpecFUCore, i16 0, i64 12, i64 4, i64 18446744073709551615" [FFT.cpp:376]   --->   Operation 309 'specfucore' 'specfucore_ln376' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%rend26_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_107, i32 %rbegin22_i" [FFT.cpp:375]   --->   Operation 310 'specregionend' 'rend26_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%rbegin23_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [FFT.cpp:41->FFT.cpp:381]   --->   Operation 311 'specregionbegin' 'rbegin23_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/4] (0.07ns) (share mux size 18)   --->   "%d2_real = fadd i32 %d0, i32 %d1" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 312 'fadd' 'd2_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 313 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin23_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 314 'specregionend' 'rend24_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (0.00ns)   --->   "%rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 315 'specregionbegin' 'rbegin21_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 316 [1/4] (0.07ns) (share mux size 18)   --->   "%d2_imag = fadd i32 %d0_8, i32 %d1_25" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 316 'fadd' 'd2_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 317 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin21_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 318 'specregionend' 'rend22_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 319 'specregionbegin' 'rbegin19_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 320 [1/4] (0.07ns) (share mux size 18)   --->   "%d3_real = fsub i32 %d0, i32 %d1" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 320 'fsub' 'd3_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 321 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin19_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 322 'specregionend' 'rend20_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "%rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 323 'specregionbegin' 'rbegin17_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 324 [1/4] (0.07ns) (share mux size 18)   --->   "%d3_imag = fsub i32 %d0_8, i32 %d1_25" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 324 'fsub' 'd3_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 325 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 325 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin17_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 326 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 327 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0, i64 0, i64 %zext_ln368" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 327 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 328 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0, i64 0, i64 %zext_ln368" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 328 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 329 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4, i64 0, i64 %zext_ln368" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 329 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4, i64 0, i64 %zext_ln368" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 330 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89" [FFT.cpp:375]   --->   Operation 331 'specregionbegin' 'rbegin15_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%specfucore_ln376 = specfucore void @_ssdm_op_SpecFUCore, i16 32, i64 12, i64 4, i64 18446744073709551615" [FFT.cpp:376]   --->   Operation 332 'specfucore' 'specfucore_ln376' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 333 [1/1] (0.00ns)   --->   "%rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin15_i" [FFT.cpp:375]   --->   Operation 333 'specregionend' 'rend16_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1, i64 0, i64 %zext_ln368" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 334 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1, i64 0, i64 %zext_ln368" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 335 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 336 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5, i64 0, i64 %zext_ln368" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 336 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 337 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5, i64 0, i64 %zext_ln368" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 337 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [FFT.cpp:375]   --->   Operation 338 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 339 [1/1] (0.00ns)   --->   "%specfucore_ln376 = specfucore void @_ssdm_op_SpecFUCore, i16 64, i64 12, i64 4, i64 18446744073709551615" [FFT.cpp:376]   --->   Operation 339 'specfucore' 'specfucore_ln376' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 340 [1/1] (0.00ns)   --->   "%rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin13_i" [FFT.cpp:375]   --->   Operation 340 'specregionend' 'rend14_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2, i64 0, i64 %zext_ln368" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 341 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2, i64 0, i64 %zext_ln368" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 342 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6, i64 0, i64 %zext_ln368" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 343 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 344 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6, i64 0, i64 %zext_ln368" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 344 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 345 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [FFT.cpp:375]   --->   Operation 345 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%specfucore_ln376 = specfucore void @_ssdm_op_SpecFUCore, i16 96, i64 12, i64 4, i64 18446744073709551615" [FFT.cpp:376]   --->   Operation 346 'specfucore' 'specfucore_ln376' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin11_i" [FFT.cpp:375]   --->   Operation 347 'specregionend' 'rend12_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 348 [1/4] (0.07ns) (share mux size 18)   --->   "%d2_real_15_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load, i32 %d1_real_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 348 'fadd' 'd2_real_15_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 349 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_15_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 349 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 350 [1/4] (0.07ns) (share mux size 18)   --->   "%d2_imag_15_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load, i32 %d1_imag_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 350 'fadd' 'd2_imag_15_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_15_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 351 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 352 [1/4] (0.07ns) (share mux size 18)   --->   "%d3_real_15_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load, i32 %d1_real_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 352 'fsub' 'd3_real_15_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_15_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 353 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 354 [1/4] (0.07ns) (share mux size 18)   --->   "%d3_imag_15_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load, i32 %d1_imag_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 354 'fsub' 'd3_imag_15_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_15_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 355 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 356 [1/4] (0.07ns) (share mux size 18)   --->   "%d2_imag_3_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 356 'fsub' 'd2_imag_3_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_3_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 357 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 358 [1/4] (0.07ns) (share mux size 18)   --->   "%d3_imag_3_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 358 'fadd' 'd3_imag_3_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 359 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_3_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 359 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 360 [1/4] (0.07ns) (share mux size 18)   --->   "%d2_real_3_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 360 'fadd' 'd2_real_3_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_3_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 361 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 362 [1/4] (0.07ns) (share mux size 18)   --->   "%d3_real_3_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 362 'fsub' 'd3_real_3_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_3_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 363 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 364 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [FFT.cpp:27->FFT.cpp:381]   --->   Operation 364 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin9_i" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 365 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 366 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [FFT.cpp:28->FFT.cpp:381]   --->   Operation 366 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 367 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin7_i" [FFT.cpp:29->FFT.cpp:381]   --->   Operation 367 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 368 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [FFT.cpp:41->FFT.cpp:381]   --->   Operation 368 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 369 [1/4] (0.07ns) (share mux size 18)   --->   "%d2_real_6 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load, i32 %d1_real_16" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 369 'fadd' 'd2_real_6' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 370 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_6, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:381]   --->   Operation 370 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 371 [1/1] (0.00ns)   --->   "%rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin5_i" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 371 'specregionend' 'rend6_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 372 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95" [FFT.cpp:42->FFT.cpp:381]   --->   Operation 372 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 373 [1/4] (0.07ns) (share mux size 18)   --->   "%d2_imag_6 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load, i32 %d1_imag_16" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 373 'fadd' 'd2_imag_6' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 374 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_6, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:381]   --->   Operation 374 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 375 [1/1] (0.00ns)   --->   "%rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin3_i" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 375 'specregionend' 'rend4_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 376 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [FFT.cpp:43->FFT.cpp:381]   --->   Operation 376 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 377 [1/4] (0.07ns) (share mux size 18)   --->   "%d3_real_6 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load, i32 %d1_real_16" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 377 'fsub' 'd3_real_6' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 378 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_6, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:381]   --->   Operation 378 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 379 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1_i" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 379 'specregionend' 'rend2_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 380 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [FFT.cpp:44->FFT.cpp:381]   --->   Operation 380 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 381 [1/4] (0.07ns) (share mux size 18)   --->   "%d3_imag_6 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load, i32 %d1_imag_16" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 381 'fsub' 'd3_imag_6' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 382 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_6, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:381]   --->   Operation 382 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 383 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin_i" [FFT.cpp:45->FFT.cpp:381]   --->   Operation 383 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 384 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3, i64 0, i64 %zext_ln368" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 384 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 385 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3, i64 0, i64 %zext_ln368" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 385 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 386 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7, i64 0, i64 %zext_ln368" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 386 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 387 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7, i64 0, i64 %zext_ln368" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 387 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 388 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real"   --->   Operation 388 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 389 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr"   --->   Operation 389 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 390 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln46 = store i32 %d2_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 390 'store' 'store_ln46' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 391 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real"   --->   Operation 391 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 392 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr"   --->   Operation 392 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 393 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln47 = store i32 %d3_real, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 393 'store' 'store_ln47' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 394 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_15_i"   --->   Operation 394 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 395 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr"   --->   Operation 395 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 396 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln46 = store i32 %d2_real_15_i, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 396 'store' 'store_ln46' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 397 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_15_i"   --->   Operation 397 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 398 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr"   --->   Operation 398 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 399 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln47 = store i32 %d3_real_15_i, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 399 'store' 'store_ln47' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 400 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_3_i"   --->   Operation 400 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 401 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr"   --->   Operation 401 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 402 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln46 = store i32 %d2_real_3_i, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 402 'store' 'store_ln46' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 403 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_3_i"   --->   Operation 403 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 404 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr"   --->   Operation 404 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 405 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln47 = store i32 %d3_real_3_i, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 405 'store' 'store_ln47' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 406 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_6"   --->   Operation 406 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 407 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr"   --->   Operation 407 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 408 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln46 = store i32 %d2_real_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 408 'store' 'store_ln46' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 409 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_6"   --->   Operation 409 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 410 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr"   --->   Operation 410 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 411 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln47 = store i32 %d3_real_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 411 'store' 'store_ln47' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 412 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag"   --->   Operation 412 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 413 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr"   --->   Operation 413 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 414 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln46 = store i32 %d2_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 414 'store' 'store_ln46' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 415 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag"   --->   Operation 415 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 416 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr"   --->   Operation 416 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 417 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln47 = store i32 %d3_imag, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 417 'store' 'store_ln47' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 418 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_15_i"   --->   Operation 418 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 419 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr"   --->   Operation 419 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 420 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln46 = store i32 %d2_imag_15_i, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 420 'store' 'store_ln46' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 421 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_15_i"   --->   Operation 421 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 422 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr"   --->   Operation 422 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 423 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln47 = store i32 %d3_imag_15_i, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 423 'store' 'store_ln47' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 424 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_3_i"   --->   Operation 424 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 425 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr"   --->   Operation 425 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 426 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln46 = store i32 %d2_imag_3_i, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 426 'store' 'store_ln46' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 427 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_3_i"   --->   Operation 427 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 428 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr"   --->   Operation 428 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 429 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln47 = store i32 %d3_imag_3_i, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 429 'store' 'store_ln47' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 430 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_6"   --->   Operation 430 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 431 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr"   --->   Operation 431 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 432 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln46 = store i32 %d2_imag_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr" [FFT.cpp:46->FFT.cpp:381]   --->   Operation 432 'store' 'store_ln46' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 433 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_6"   --->   Operation 433 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 434 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr"   --->   Operation 434 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 435 [1/1] ( I:0.43ns O:0.43ns )   --->   "%store_ln47 = store i32 %d3_imag_6, i5 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr" [FFT.cpp:47->FFT.cpp:381]   --->   Operation 435 'store' 'store_ln47' <Predicate = true> <Delay = 0.43> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 96 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.43> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 436 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 436 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.38>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m189                                                                                     (alloca           ) [ 010000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                          (specmemcore      ) [ 000000000000]
store_ln0                                                                                (store            ) [ 000000000000]
br_ln368                                                                                 (br               ) [ 000000000000]
m189_load                                                                                (load             ) [ 000000000000]
m                                                                                        (add              ) [ 000000000000]
lshr_ln                                                                                  (partselect       ) [ 000000000000]
zext_ln368                                                                               (zext             ) [ 011111111111]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr                    (getelementptr    ) [ 011000000000]
muxLogicRAMAddr_to_d0                                                                    (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_d0_8                                                                  (muxlogic         ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr                    (getelementptr    ) [ 011000000000]
muxLogicRAMAddr_to_d1                                                                    (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_d1_25                                                                 (muxlogic         ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr                    (getelementptr    ) [ 011000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr                    (getelementptr    ) [ 011000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_d1_26                                                                 (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_d1_27                                                                 (muxlogic         ) [ 000000000000]
tmp                                                                                      (bitselect        ) [ 011111111111]
store_ln368                                                                              (store            ) [ 000000000000]
br_ln368                                                                                 (br               ) [ 000000000000]
d0                                                                                       (load             ) [ 010111111111]
d0_8                                                                                     (load             ) [ 010111111111]
d1                                                                                       (load             ) [ 010111111111]
d1_25                                                                                    (load             ) [ 010111111111]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load                    (load             ) [ 010111111111]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load                    (load             ) [ 010111100000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load                    (load             ) [ 010111111111]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load                    (load             ) [ 010111111111]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load                    (load             ) [ 010111111111]
d1_26                                                                                    (load             ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load                    (load             ) [ 010111111111]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load                    (load             ) [ 010111000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load                    (load             ) [ 010111111111]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load                    (load             ) [ 010111111111]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load                    (load             ) [ 010111111111]
d1_27                                                                                    (load             ) [ 000000000000]
muxLogicI0_to_ac                                                                         (muxlogic         ) [ 000000000000]
muxLogicI1_to_ac                                                                         (muxlogic         ) [ 000000000000]
ac                                                                                       (fmul             ) [ 010111110000]
muxLogicI0_to_bd                                                                         (muxlogic         ) [ 000000000000]
muxLogicI1_to_bd                                                                         (muxlogic         ) [ 000000000000]
bd                                                                                       (fmul             ) [ 010111110000]
muxLogicI0_to_d1_real_16                                                                 (muxlogic         ) [ 000000000000]
muxLogicI1_to_d1_real_16                                                                 (muxlogic         ) [ 000000000000]
muxLogicI0_to_d1_imag_16                                                                 (muxlogic         ) [ 000000000000]
muxLogicI1_to_d1_imag_16                                                                 (muxlogic         ) [ 000000000000]
muxLogicI0_to_bd_i                                                                       (muxlogic         ) [ 000000000000]
muxLogicI1_to_bd_i                                                                       (muxlogic         ) [ 000000000000]
bd_i                                                                                     (fmul             ) [ 010000100000]
muxLogicI0_to_bc_i                                                                       (muxlogic         ) [ 000000000000]
muxLogicI1_to_bc_i                                                                       (muxlogic         ) [ 000000000000]
bc_i                                                                                     (fmul             ) [ 010000100000]
muxLogicI0_to_d1_real_i                                                                  (muxlogic         ) [ 000000000000]
muxLogicI1_to_d1_real_i                                                                  (muxlogic         ) [ 000000000000]
muxLogicI2_to_d1_real_i                                                                  (muxlogic         ) [ 000000000000]
d1_real_i                                                                                (fmsub            ) [ 010000011111]
specfucore_ln19                                                                          (specfucore       ) [ 000000000000]
muxLogicI0_to_d1_imag_i                                                                  (muxlogic         ) [ 000000000000]
muxLogicI1_to_d1_imag_i                                                                  (muxlogic         ) [ 000000000000]
muxLogicI2_to_d1_imag_i                                                                  (muxlogic         ) [ 000000000000]
d1_imag_i                                                                                (fmadd            ) [ 010000011111]
specfucore_ln20                                                                          (specfucore       ) [ 000000000000]
d1_real_16                                                                               (fsub             ) [ 010000001111]
specfucore_ln19                                                                          (specfucore       ) [ 000000000000]
d1_imag_16                                                                               (fadd             ) [ 010000001111]
specfucore_ln20                                                                          (specfucore       ) [ 000000000000]
muxLogicI0_to_d2_real                                                                    (muxlogic         ) [ 000000000000]
muxLogicI1_to_d2_real                                                                    (muxlogic         ) [ 000000000000]
muxLogicI0_to_d2_imag                                                                    (muxlogic         ) [ 000000000000]
muxLogicI1_to_d2_imag                                                                    (muxlogic         ) [ 000000000000]
muxLogicI0_to_d3_real                                                                    (muxlogic         ) [ 000000000000]
muxLogicI1_to_d3_real                                                                    (muxlogic         ) [ 000000000000]
muxLogicI0_to_d3_imag                                                                    (muxlogic         ) [ 000000000000]
muxLogicI1_to_d3_imag                                                                    (muxlogic         ) [ 000000000000]
muxLogicI0_to_d2_real_15_i                                                               (muxlogic         ) [ 000000000000]
muxLogicI1_to_d2_real_15_i                                                               (muxlogic         ) [ 000000000000]
muxLogicI0_to_d2_imag_15_i                                                               (muxlogic         ) [ 000000000000]
muxLogicI1_to_d2_imag_15_i                                                               (muxlogic         ) [ 000000000000]
muxLogicI0_to_d3_real_15_i                                                               (muxlogic         ) [ 000000000000]
muxLogicI1_to_d3_real_15_i                                                               (muxlogic         ) [ 000000000000]
muxLogicI0_to_d3_imag_15_i                                                               (muxlogic         ) [ 000000000000]
muxLogicI1_to_d3_imag_15_i                                                               (muxlogic         ) [ 000000000000]
muxLogicI0_to_d2_imag_3_i                                                                (muxlogic         ) [ 000000000000]
muxLogicI1_to_d2_imag_3_i                                                                (muxlogic         ) [ 000000000000]
muxLogicI0_to_d3_imag_3_i                                                                (muxlogic         ) [ 000000000000]
muxLogicI1_to_d3_imag_3_i                                                                (muxlogic         ) [ 000000000000]
muxLogicI0_to_d2_real_3_i                                                                (muxlogic         ) [ 000000000000]
muxLogicI1_to_d2_real_3_i                                                                (muxlogic         ) [ 000000000000]
muxLogicI0_to_d3_real_3_i                                                                (muxlogic         ) [ 000000000000]
muxLogicI1_to_d3_real_3_i                                                                (muxlogic         ) [ 000000000000]
muxLogicI0_to_d2_real_6                                                                  (muxlogic         ) [ 000000000000]
muxLogicI1_to_d2_real_6                                                                  (muxlogic         ) [ 000000000000]
muxLogicI0_to_d2_imag_6                                                                  (muxlogic         ) [ 000000000000]
muxLogicI1_to_d2_imag_6                                                                  (muxlogic         ) [ 000000000000]
muxLogicI0_to_d3_real_6                                                                  (muxlogic         ) [ 000000000000]
muxLogicI1_to_d3_real_6                                                                  (muxlogic         ) [ 000000000000]
muxLogicI0_to_d3_imag_6                                                                  (muxlogic         ) [ 000000000000]
muxLogicI1_to_d3_imag_6                                                                  (muxlogic         ) [ 000000000000]
specpipeline_ln0                                                                         (specpipeline     ) [ 000000000000]
speclooptripcount_ln368                                                                  (speclooptripcount) [ 000000000000]
specloopname_ln368                                                                       (specloopname     ) [ 000000000000]
specperformance_ln369                                                                    (specperformance  ) [ 000000000000]
rbegin22_i                                                                               (specregionbegin  ) [ 000000000000]
specfucore_ln376                                                                         (specfucore       ) [ 000000000000]
rend26_i                                                                                 (specregionend    ) [ 000000000000]
rbegin23_i                                                                               (specregionbegin  ) [ 000000000000]
d2_real                                                                                  (fadd             ) [ 000000000000]
specfucore_ln35                                                                          (specfucore       ) [ 000000000000]
rend24_i                                                                                 (specregionend    ) [ 000000000000]
rbegin21_i                                                                               (specregionbegin  ) [ 000000000000]
d2_imag                                                                                  (fadd             ) [ 000000000000]
specfucore_ln36                                                                          (specfucore       ) [ 000000000000]
rend22_i                                                                                 (specregionend    ) [ 000000000000]
rbegin19_i                                                                               (specregionbegin  ) [ 000000000000]
d3_real                                                                                  (fsub             ) [ 000000000000]
specfucore_ln37                                                                          (specfucore       ) [ 000000000000]
rend20_i                                                                                 (specregionend    ) [ 000000000000]
rbegin17_i                                                                               (specregionbegin  ) [ 000000000000]
d3_imag                                                                                  (fsub             ) [ 000000000000]
specfucore_ln38                                                                          (specfucore       ) [ 000000000000]
rend18_i                                                                                 (specregionend    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr                    (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr                    (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr                    (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr                    (getelementptr    ) [ 000000000000]
rbegin15_i                                                                               (specregionbegin  ) [ 000000000000]
specfucore_ln376                                                                         (specfucore       ) [ 000000000000]
rend16_i                                                                                 (specregionend    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr                    (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr                    (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr                    (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr                    (getelementptr    ) [ 000000000000]
rbegin13_i                                                                               (specregionbegin  ) [ 000000000000]
specfucore_ln376                                                                         (specfucore       ) [ 000000000000]
rend14_i                                                                                 (specregionend    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr                    (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr                    (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr                    (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr                    (getelementptr    ) [ 000000000000]
rbegin11_i                                                                               (specregionbegin  ) [ 000000000000]
specfucore_ln376                                                                         (specfucore       ) [ 000000000000]
rend12_i                                                                                 (specregionend    ) [ 000000000000]
d2_real_15_i                                                                             (fadd             ) [ 000000000000]
specfucore_ln35                                                                          (specfucore       ) [ 000000000000]
d2_imag_15_i                                                                             (fadd             ) [ 000000000000]
specfucore_ln36                                                                          (specfucore       ) [ 000000000000]
d3_real_15_i                                                                             (fsub             ) [ 000000000000]
specfucore_ln37                                                                          (specfucore       ) [ 000000000000]
d3_imag_15_i                                                                             (fsub             ) [ 000000000000]
specfucore_ln38                                                                          (specfucore       ) [ 000000000000]
d2_imag_3_i                                                                              (fsub             ) [ 000000000000]
specfucore_ln36                                                                          (specfucore       ) [ 000000000000]
d3_imag_3_i                                                                              (fadd             ) [ 000000000000]
specfucore_ln38                                                                          (specfucore       ) [ 000000000000]
d2_real_3_i                                                                              (fadd             ) [ 000000000000]
specfucore_ln35                                                                          (specfucore       ) [ 000000000000]
d3_real_3_i                                                                              (fsub             ) [ 000000000000]
specfucore_ln37                                                                          (specfucore       ) [ 000000000000]
rbegin9_i                                                                                (specregionbegin  ) [ 000000000000]
rend10_i                                                                                 (specregionend    ) [ 000000000000]
rbegin7_i                                                                                (specregionbegin  ) [ 000000000000]
rend8_i                                                                                  (specregionend    ) [ 000000000000]
rbegin5_i                                                                                (specregionbegin  ) [ 000000000000]
d2_real_6                                                                                (fadd             ) [ 000000000000]
specfucore_ln35                                                                          (specfucore       ) [ 000000000000]
rend6_i                                                                                  (specregionend    ) [ 000000000000]
rbegin3_i                                                                                (specregionbegin  ) [ 000000000000]
d2_imag_6                                                                                (fadd             ) [ 000000000000]
specfucore_ln36                                                                          (specfucore       ) [ 000000000000]
rend4_i                                                                                  (specregionend    ) [ 000000000000]
rbegin1_i                                                                                (specregionbegin  ) [ 000000000000]
d3_real_6                                                                                (fsub             ) [ 000000000000]
specfucore_ln37                                                                          (specfucore       ) [ 000000000000]
rend2_i                                                                                  (specregionend    ) [ 000000000000]
rbegin_i                                                                                 (specregionbegin  ) [ 000000000000]
d3_imag_6                                                                                (fsub             ) [ 000000000000]
specfucore_ln38                                                                          (specfucore       ) [ 000000000000]
rend_i                                                                                   (specregionend    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr                    (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr                    (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr                    (getelementptr    ) [ 000000000000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr                    (getelementptr    ) [ 000000000000]
muxLogicRAMData_to_store_ln46                                                            (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln46                                                            (muxlogic         ) [ 000000000000]
store_ln46                                                                               (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln47                                                            (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln47                                                            (muxlogic         ) [ 000000000000]
store_ln47                                                                               (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln46                                                            (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln46                                                            (muxlogic         ) [ 000000000000]
store_ln46                                                                               (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln47                                                            (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln47                                                            (muxlogic         ) [ 000000000000]
store_ln47                                                                               (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln46                                                            (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln46                                                            (muxlogic         ) [ 000000000000]
store_ln46                                                                               (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln47                                                            (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln47                                                            (muxlogic         ) [ 000000000000]
store_ln47                                                                               (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln46                                                            (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln46                                                            (muxlogic         ) [ 000000000000]
store_ln46                                                                               (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln47                                                            (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln47                                                            (muxlogic         ) [ 000000000000]
store_ln47                                                                               (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln46                                                            (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln46                                                            (muxlogic         ) [ 000000000000]
store_ln46                                                                               (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln47                                                            (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln47                                                            (muxlogic         ) [ 000000000000]
store_ln47                                                                               (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln46                                                            (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln46                                                            (muxlogic         ) [ 000000000000]
store_ln46                                                                               (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln47                                                            (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln47                                                            (muxlogic         ) [ 000000000000]
store_ln47                                                                               (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln46                                                            (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln46                                                            (muxlogic         ) [ 000000000000]
store_ln46                                                                               (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln47                                                            (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln47                                                            (muxlogic         ) [ 000000000000]
store_ln47                                                                               (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln46                                                            (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln46                                                            (muxlogic         ) [ 000000000000]
store_ln46                                                                               (store            ) [ 000000000000]
muxLogicRAMData_to_store_ln47                                                            (muxlogic         ) [ 000000000000]
muxLogicRAMAddr_to_store_ln47                                                            (muxlogic         ) [ 000000000000]
store_ln47                                                                               (store            ) [ 000000000000]
ret_ln0                                                                                  (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMSUB"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMADD"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_90"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPerformance"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_89"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_95"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="196" class="1004" name="m189_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m189/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d0_8/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="5" slack="0"/>
<pin id="230" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d1/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d1_25/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="5" slack="0"/>
<pin id="256" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="5" slack="0"/>
<pin id="270" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="5" slack="0"/>
<pin id="277" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="5" slack="0"/>
<pin id="298" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="5" slack="0"/>
<pin id="305" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="5" slack="0"/>
<pin id="312" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="5" slack="0"/>
<pin id="326" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="5" slack="0"/>
<pin id="333" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d1_26/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_access_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d1_27/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="5" slack="10"/>
<pin id="412" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_0_addr/11 "/>
</bind>
</comp>

<comp id="415" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr_gep_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="5" slack="10"/>
<pin id="419" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_0_addr/11 "/>
</bind>
</comp>

<comp id="422" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="5" slack="10"/>
<pin id="426" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_4_addr/11 "/>
</bind>
</comp>

<comp id="429" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr_gep_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="5" slack="10"/>
<pin id="433" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_4_addr/11 "/>
</bind>
</comp>

<comp id="436" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="5" slack="10"/>
<pin id="440" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_1_addr/11 "/>
</bind>
</comp>

<comp id="443" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="5" slack="10"/>
<pin id="447" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_1_addr/11 "/>
</bind>
</comp>

<comp id="450" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr_gep_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="5" slack="10"/>
<pin id="454" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_5_addr/11 "/>
</bind>
</comp>

<comp id="457" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr_gep_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="0" index="2" bw="5" slack="10"/>
<pin id="461" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_5_addr/11 "/>
</bind>
</comp>

<comp id="464" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="5" slack="10"/>
<pin id="468" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_2_addr/11 "/>
</bind>
</comp>

<comp id="471" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr_gep_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="5" slack="10"/>
<pin id="475" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_2_addr/11 "/>
</bind>
</comp>

<comp id="478" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="5" slack="10"/>
<pin id="482" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_6_addr/11 "/>
</bind>
</comp>

<comp id="485" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr_gep_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="5" slack="10"/>
<pin id="489" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_6_addr/11 "/>
</bind>
</comp>

<comp id="492" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr_gep_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="5" slack="10"/>
<pin id="496" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_3_addr/11 "/>
</bind>
</comp>

<comp id="499" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr_gep_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="5" slack="10"/>
<pin id="503" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_3_addr/11 "/>
</bind>
</comp>

<comp id="506" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr_gep_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="0" index="2" bw="5" slack="10"/>
<pin id="510" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_0_7_addr/11 "/>
</bind>
</comp>

<comp id="513" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr_gep_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="5" slack="10"/>
<pin id="517" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_1_1_7_addr/11 "/>
</bind>
</comp>

<comp id="520" class="1004" name="store_ln46_access_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="522" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="0" slack="0"/>
<pin id="525" dir="0" index="4" bw="5" slack="0"/>
<pin id="526" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="527" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="528" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/11 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln47_access_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="532" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="533" dir="0" index="2" bw="0" slack="0"/>
<pin id="535" dir="0" index="4" bw="5" slack="0"/>
<pin id="536" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="537" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="538" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/11 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln46_access_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="542" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="543" dir="0" index="2" bw="0" slack="0"/>
<pin id="545" dir="0" index="4" bw="5" slack="0"/>
<pin id="546" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="547" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="544" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="548" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/11 "/>
</bind>
</comp>

<comp id="550" class="1004" name="store_ln47_access_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="552" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="553" dir="0" index="2" bw="0" slack="0"/>
<pin id="555" dir="0" index="4" bw="5" slack="0"/>
<pin id="556" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="557" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="558" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/11 "/>
</bind>
</comp>

<comp id="560" class="1004" name="store_ln46_access_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="562" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="563" dir="0" index="2" bw="0" slack="0"/>
<pin id="565" dir="0" index="4" bw="5" slack="0"/>
<pin id="566" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="567" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="568" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/11 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln47_access_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="572" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="573" dir="0" index="2" bw="0" slack="0"/>
<pin id="575" dir="0" index="4" bw="5" slack="0"/>
<pin id="576" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="577" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="574" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="578" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/11 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln46_access_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="582" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="583" dir="0" index="2" bw="0" slack="0"/>
<pin id="585" dir="0" index="4" bw="5" slack="0"/>
<pin id="586" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="587" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="584" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="588" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/11 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln47_access_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="592" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="593" dir="0" index="2" bw="0" slack="0"/>
<pin id="595" dir="0" index="4" bw="5" slack="0"/>
<pin id="596" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="597" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="594" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="598" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/11 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln46_access_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="602" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="603" dir="0" index="2" bw="0" slack="0"/>
<pin id="605" dir="0" index="4" bw="5" slack="0"/>
<pin id="606" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="607" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="604" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="608" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/11 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln47_access_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="612" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="613" dir="0" index="2" bw="0" slack="0"/>
<pin id="615" dir="0" index="4" bw="5" slack="0"/>
<pin id="616" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="617" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="614" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="618" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/11 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln46_access_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="622" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="623" dir="0" index="2" bw="0" slack="0"/>
<pin id="625" dir="0" index="4" bw="5" slack="0"/>
<pin id="626" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="627" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="624" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="628" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/11 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln47_access_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="632" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="633" dir="0" index="2" bw="0" slack="0"/>
<pin id="635" dir="0" index="4" bw="5" slack="0"/>
<pin id="636" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="637" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="634" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="638" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/11 "/>
</bind>
</comp>

<comp id="640" class="1004" name="store_ln46_access_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="642" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="643" dir="0" index="2" bw="0" slack="0"/>
<pin id="645" dir="0" index="4" bw="5" slack="0"/>
<pin id="646" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="647" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="644" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="648" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/11 "/>
</bind>
</comp>

<comp id="650" class="1004" name="store_ln47_access_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="652" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="653" dir="0" index="2" bw="0" slack="0"/>
<pin id="655" dir="0" index="4" bw="5" slack="0"/>
<pin id="656" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="657" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="654" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="658" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/11 "/>
</bind>
</comp>

<comp id="660" class="1004" name="store_ln46_access_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="662" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="663" dir="0" index="2" bw="0" slack="0"/>
<pin id="665" dir="0" index="4" bw="5" slack="0"/>
<pin id="666" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="667" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="664" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="668" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/11 "/>
</bind>
</comp>

<comp id="670" class="1004" name="store_ln47_access_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="672" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="673" dir="0" index="2" bw="0" slack="0"/>
<pin id="675" dir="0" index="4" bw="5" slack="0"/>
<pin id="676" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="677" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="674" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="678" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/11 "/>
</bind>
</comp>

<comp id="680" class="1004" name="grp_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="2"/>
<pin id="682" dir="0" index="1" bw="32" slack="2"/>
<pin id="683" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d1_real_16/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="grp_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="2"/>
<pin id="686" dir="0" index="1" bw="32" slack="2"/>
<pin id="687" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d1_imag_16/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="grp_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="6"/>
<pin id="690" dir="0" index="1" bw="32" slack="6"/>
<pin id="691" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real/8 "/>
</bind>
</comp>

<comp id="693" class="1004" name="grp_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="6"/>
<pin id="695" dir="0" index="1" bw="32" slack="6"/>
<pin id="696" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_imag/8 "/>
</bind>
</comp>

<comp id="698" class="1004" name="grp_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="6"/>
<pin id="700" dir="0" index="1" bw="32" slack="6"/>
<pin id="701" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="grp_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="6"/>
<pin id="705" dir="0" index="1" bw="32" slack="6"/>
<pin id="706" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_imag/8 "/>
</bind>
</comp>

<comp id="708" class="1004" name="grp_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="6"/>
<pin id="710" dir="0" index="1" bw="32" slack="2"/>
<pin id="711" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real_15_i/8 "/>
</bind>
</comp>

<comp id="713" class="1004" name="grp_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="6"/>
<pin id="715" dir="0" index="1" bw="32" slack="2"/>
<pin id="716" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_imag_15_i/8 "/>
</bind>
</comp>

<comp id="718" class="1004" name="grp_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="6"/>
<pin id="720" dir="0" index="1" bw="32" slack="2"/>
<pin id="721" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real_15_i/8 "/>
</bind>
</comp>

<comp id="723" class="1004" name="grp_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="6"/>
<pin id="725" dir="0" index="1" bw="32" slack="2"/>
<pin id="726" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_imag_15_i/8 "/>
</bind>
</comp>

<comp id="728" class="1004" name="grp_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="6"/>
<pin id="730" dir="0" index="1" bw="32" slack="6"/>
<pin id="731" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d2_imag_3_i/8 "/>
</bind>
</comp>

<comp id="733" class="1004" name="grp_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="6"/>
<pin id="735" dir="0" index="1" bw="32" slack="6"/>
<pin id="736" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d3_imag_3_i/8 "/>
</bind>
</comp>

<comp id="738" class="1004" name="grp_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="6"/>
<pin id="740" dir="0" index="1" bw="32" slack="6"/>
<pin id="741" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real_3_i/8 "/>
</bind>
</comp>

<comp id="743" class="1004" name="grp_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="6"/>
<pin id="745" dir="0" index="1" bw="32" slack="6"/>
<pin id="746" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real_3_i/8 "/>
</bind>
</comp>

<comp id="748" class="1004" name="grp_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="6"/>
<pin id="750" dir="0" index="1" bw="32" slack="1"/>
<pin id="751" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_real_6/8 "/>
</bind>
</comp>

<comp id="753" class="1004" name="grp_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="6"/>
<pin id="755" dir="0" index="1" bw="32" slack="1"/>
<pin id="756" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d2_imag_6/8 "/>
</bind>
</comp>

<comp id="758" class="1004" name="grp_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="6"/>
<pin id="760" dir="0" index="1" bw="32" slack="1"/>
<pin id="761" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_real_6/8 "/>
</bind>
</comp>

<comp id="763" class="1004" name="grp_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="6"/>
<pin id="765" dir="0" index="1" bw="32" slack="1"/>
<pin id="766" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d3_imag_6/8 "/>
</bind>
</comp>

<comp id="768" class="1004" name="ac_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="0"/>
<pin id="771" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="ac/2 "/>
</bind>
</comp>

<comp id="774" class="1004" name="bd_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="0"/>
<pin id="776" dir="0" index="1" bw="32" slack="0"/>
<pin id="777" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bd/2 "/>
</bind>
</comp>

<comp id="780" class="1004" name="bd_i_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="3"/>
<pin id="782" dir="0" index="1" bw="32" slack="0"/>
<pin id="783" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bd_i/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="bc_i_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="3"/>
<pin id="787" dir="0" index="1" bw="32" slack="0"/>
<pin id="788" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="bc_i/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="d1_imag_i_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="0"/>
<pin id="792" dir="0" index="1" bw="32" slack="4"/>
<pin id="793" dir="0" index="2" bw="32" slack="0"/>
<pin id="794" dir="0" index="3" bw="32" slack="1"/>
<pin id="795" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="d1_imag_i/6 "/>
</bind>
</comp>

<comp id="798" class="1004" name="d1_real_i_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="4"/>
<pin id="801" dir="0" index="2" bw="32" slack="0"/>
<pin id="802" dir="0" index="3" bw="32" slack="1"/>
<pin id="803" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmsub(587) " fcode="fmsub"/>
<opset="d1_real_i/6 "/>
</bind>
</comp>

<comp id="806" class="1004" name="store_ln0_store_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="9" slack="0"/>
<pin id="809" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="811" class="1004" name="m189_load_load_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="9" slack="0"/>
<pin id="813" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m189_load/1 "/>
</bind>
</comp>

<comp id="814" class="1004" name="m_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="9" slack="0"/>
<pin id="816" dir="0" index="1" bw="5" slack="0"/>
<pin id="817" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="820" class="1004" name="lshr_ln_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="5" slack="0"/>
<pin id="822" dir="0" index="1" bw="9" slack="0"/>
<pin id="823" dir="0" index="2" bw="3" slack="0"/>
<pin id="824" dir="0" index="3" bw="4" slack="0"/>
<pin id="825" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="830" class="1004" name="zext_ln368_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="5" slack="0"/>
<pin id="832" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/1 "/>
</bind>
</comp>

<comp id="850" class="1004" name="muxLogicRAMAddr_to_d0_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="5" slack="0"/>
<pin id="852" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_d0/1 "/>
</bind>
</comp>

<comp id="854" class="1004" name="muxLogicRAMAddr_to_d0_8_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="5" slack="0"/>
<pin id="856" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_d0_8/1 "/>
</bind>
</comp>

<comp id="858" class="1004" name="muxLogicRAMAddr_to_d1_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="5" slack="0"/>
<pin id="860" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_d1/1 "/>
</bind>
</comp>

<comp id="862" class="1004" name="muxLogicRAMAddr_to_d1_25_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="5" slack="0"/>
<pin id="864" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_d1_25/1 "/>
</bind>
</comp>

<comp id="866" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="5" slack="0"/>
<pin id="868" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load/1 "/>
</bind>
</comp>

<comp id="870" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="5" slack="0"/>
<pin id="872" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load/1 "/>
</bind>
</comp>

<comp id="874" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="5" slack="0"/>
<pin id="876" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load/1 "/>
</bind>
</comp>

<comp id="878" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="5" slack="0"/>
<pin id="880" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load/1 "/>
</bind>
</comp>

<comp id="882" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="5" slack="0"/>
<pin id="884" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load/1 "/>
</bind>
</comp>

<comp id="886" class="1004" name="muxLogicRAMAddr_to_d1_26_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="5" slack="0"/>
<pin id="888" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_d1_26/1 "/>
</bind>
</comp>

<comp id="890" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="5" slack="0"/>
<pin id="892" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load/1 "/>
</bind>
</comp>

<comp id="894" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="0"/>
<pin id="896" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load/1 "/>
</bind>
</comp>

<comp id="898" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="5" slack="0"/>
<pin id="900" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load/1 "/>
</bind>
</comp>

<comp id="902" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="5" slack="0"/>
<pin id="904" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load/1 "/>
</bind>
</comp>

<comp id="906" class="1004" name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="5" slack="0"/>
<pin id="908" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load/1 "/>
</bind>
</comp>

<comp id="910" class="1004" name="muxLogicRAMAddr_to_d1_27_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="5" slack="0"/>
<pin id="912" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_d1_27/1 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="9" slack="0"/>
<pin id="917" dir="0" index="2" bw="5" slack="0"/>
<pin id="918" dir="1" index="3" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="922" class="1004" name="store_ln368_store_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="9" slack="0"/>
<pin id="924" dir="0" index="1" bw="9" slack="0"/>
<pin id="925" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/1 "/>
</bind>
</comp>

<comp id="927" class="1004" name="muxLogicI0_to_ac_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="0"/>
<pin id="929" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_ac/2 "/>
</bind>
</comp>

<comp id="931" class="1004" name="muxLogicI1_to_ac_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="0"/>
<pin id="933" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_ac/2 "/>
</bind>
</comp>

<comp id="935" class="1004" name="muxLogicI0_to_bd_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="0"/>
<pin id="937" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bd/2 "/>
</bind>
</comp>

<comp id="939" class="1004" name="muxLogicI1_to_bd_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="0"/>
<pin id="941" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bd/2 "/>
</bind>
</comp>

<comp id="943" class="1004" name="grp_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="1"/>
<pin id="945" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_real_16/3 "/>
</bind>
</comp>

<comp id="946" class="1004" name="grp_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="1"/>
<pin id="948" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_real_16/3 "/>
</bind>
</comp>

<comp id="949" class="1004" name="grp_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_imag_16/3 "/>
</bind>
</comp>

<comp id="952" class="1004" name="grp_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="1"/>
<pin id="954" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_imag_16/3 "/>
</bind>
</comp>

<comp id="955" class="1004" name="muxLogicI0_to_bd_i_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="3"/>
<pin id="957" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bd_i/5 "/>
</bind>
</comp>

<comp id="958" class="1004" name="muxLogicI1_to_bd_i_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="0"/>
<pin id="960" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bd_i/5 "/>
</bind>
</comp>

<comp id="962" class="1004" name="muxLogicI0_to_bc_i_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="3"/>
<pin id="964" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_bc_i/5 "/>
</bind>
</comp>

<comp id="965" class="1004" name="muxLogicI1_to_bc_i_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="0"/>
<pin id="967" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_bc_i/5 "/>
</bind>
</comp>

<comp id="969" class="1004" name="muxLogicI0_to_d1_real_i_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="4"/>
<pin id="971" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_real_i/6 "/>
</bind>
</comp>

<comp id="972" class="1004" name="muxLogicI1_to_d1_real_i_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="0"/>
<pin id="974" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_real_i/6 "/>
</bind>
</comp>

<comp id="976" class="1004" name="muxLogicI2_to_d1_real_i_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="1"/>
<pin id="978" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_real_i/6 "/>
</bind>
</comp>

<comp id="979" class="1004" name="muxLogicI0_to_d1_imag_i_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="4"/>
<pin id="981" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d1_imag_i/6 "/>
</bind>
</comp>

<comp id="982" class="1004" name="muxLogicI1_to_d1_imag_i_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="0"/>
<pin id="984" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d1_imag_i/6 "/>
</bind>
</comp>

<comp id="986" class="1004" name="muxLogicI2_to_d1_imag_i_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="1"/>
<pin id="988" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_d1_imag_i/6 "/>
</bind>
</comp>

<comp id="989" class="1004" name="grp_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="5"/>
<pin id="991" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real/7 "/>
</bind>
</comp>

<comp id="992" class="1004" name="grp_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="5"/>
<pin id="994" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real/7 "/>
</bind>
</comp>

<comp id="995" class="1004" name="grp_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="5"/>
<pin id="997" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag/7 "/>
</bind>
</comp>

<comp id="998" class="1004" name="grp_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="5"/>
<pin id="1000" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag/7 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="grp_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="5"/>
<pin id="1003" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real/7 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="grp_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="5"/>
<pin id="1006" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real/7 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="grp_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="5"/>
<pin id="1009" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag/7 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="grp_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="5"/>
<pin id="1012" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag/7 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="grp_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="5"/>
<pin id="1015" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real_15_i/7 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="grp_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="1"/>
<pin id="1018" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real_15_i/7 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="grp_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="5"/>
<pin id="1021" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag_15_i/7 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="grp_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="1"/>
<pin id="1024" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag_15_i/7 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="grp_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="5"/>
<pin id="1027" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real_15_i/7 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="grp_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real_15_i/7 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="grp_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="5"/>
<pin id="1033" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag_15_i/7 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="grp_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag_15_i/7 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="grp_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="5"/>
<pin id="1039" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag_3_i/7 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="grp_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="5"/>
<pin id="1042" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag_3_i/7 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="grp_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="5"/>
<pin id="1045" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag_3_i/7 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="grp_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="5"/>
<pin id="1048" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag_3_i/7 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="grp_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="5"/>
<pin id="1051" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real_3_i/7 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="grp_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="5"/>
<pin id="1054" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real_3_i/7 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="grp_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="5"/>
<pin id="1057" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real_3_i/7 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="grp_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="5"/>
<pin id="1060" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real_3_i/7 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="grp_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="5"/>
<pin id="1063" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_real_6/7 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="grp_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="0"/>
<pin id="1066" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_real_6/7 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="grp_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="5"/>
<pin id="1070" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d2_imag_6/7 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="grp_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="0"/>
<pin id="1073" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d2_imag_6/7 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="grp_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="5"/>
<pin id="1077" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_real_6/7 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="grp_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="0"/>
<pin id="1080" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_real_6/7 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="grp_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="5"/>
<pin id="1084" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_d3_imag_6/7 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="grp_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="0"/>
<pin id="1087" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_d3_imag_6/7 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="0"/>
<pin id="1091" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/11 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="5" slack="0"/>
<pin id="1095" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/11 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="0"/>
<pin id="1099" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="5" slack="0"/>
<pin id="1103" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="0"/>
<pin id="1107" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/11 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="5" slack="0"/>
<pin id="1111" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/11 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="0"/>
<pin id="1115" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="5" slack="0"/>
<pin id="1119" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="0"/>
<pin id="1123" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/11 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="5" slack="0"/>
<pin id="1127" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/11 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="0"/>
<pin id="1131" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="5" slack="0"/>
<pin id="1135" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="0"/>
<pin id="1139" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/11 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="5" slack="0"/>
<pin id="1143" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/11 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="0"/>
<pin id="1147" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="5" slack="0"/>
<pin id="1151" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="32" slack="0"/>
<pin id="1155" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/11 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="5" slack="0"/>
<pin id="1159" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/11 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="0"/>
<pin id="1163" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="5" slack="0"/>
<pin id="1167" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="0"/>
<pin id="1171" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/11 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="5" slack="0"/>
<pin id="1175" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/11 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="32" slack="0"/>
<pin id="1179" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="5" slack="0"/>
<pin id="1183" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="32" slack="0"/>
<pin id="1187" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/11 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="5" slack="0"/>
<pin id="1191" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/11 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="32" slack="0"/>
<pin id="1195" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="5" slack="0"/>
<pin id="1199" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="muxLogicRAMData_to_store_ln46_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="0"/>
<pin id="1203" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln46/11 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="muxLogicRAMAddr_to_store_ln46_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="5" slack="0"/>
<pin id="1207" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln46/11 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="muxLogicRAMData_to_store_ln47_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="0"/>
<pin id="1211" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="muxLogicRAMAddr_to_store_ln47_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="5" slack="0"/>
<pin id="1215" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln47/11 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="m189_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="9" slack="0"/>
<pin id="1219" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="m189 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="zext_ln368_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="64" slack="10"/>
<pin id="1226" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln368 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="5" slack="1"/>
<pin id="1246" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr "/>
</bind>
</comp>

<comp id="1249" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="5" slack="1"/>
<pin id="1251" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr "/>
</bind>
</comp>

<comp id="1254" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="5" slack="1"/>
<pin id="1256" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr "/>
</bind>
</comp>

<comp id="1259" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="5" slack="1"/>
<pin id="1261" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr "/>
</bind>
</comp>

<comp id="1264" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="5" slack="1"/>
<pin id="1266" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr "/>
</bind>
</comp>

<comp id="1269" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="5" slack="1"/>
<pin id="1271" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr "/>
</bind>
</comp>

<comp id="1274" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="5" slack="1"/>
<pin id="1276" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr "/>
</bind>
</comp>

<comp id="1279" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="5" slack="1"/>
<pin id="1281" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr "/>
</bind>
</comp>

<comp id="1284" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="5" slack="1"/>
<pin id="1286" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr "/>
</bind>
</comp>

<comp id="1289" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="5" slack="1"/>
<pin id="1291" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr "/>
</bind>
</comp>

<comp id="1294" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="5" slack="1"/>
<pin id="1296" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr "/>
</bind>
</comp>

<comp id="1299" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="5" slack="1"/>
<pin id="1301" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr "/>
</bind>
</comp>

<comp id="1304" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="5" slack="1"/>
<pin id="1306" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr "/>
</bind>
</comp>

<comp id="1309" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="5" slack="1"/>
<pin id="1311" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr "/>
</bind>
</comp>

<comp id="1314" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="5" slack="1"/>
<pin id="1316" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr "/>
</bind>
</comp>

<comp id="1319" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="5" slack="1"/>
<pin id="1321" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr "/>
</bind>
</comp>

<comp id="1324" class="1005" name="tmp_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="1" slack="10"/>
<pin id="1326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1328" class="1005" name="d0_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="5"/>
<pin id="1330" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="d0 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="d0_8_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="5"/>
<pin id="1338" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="d0_8 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="d1_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="5"/>
<pin id="1346" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="d1 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="d1_25_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="5"/>
<pin id="1354" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="d1_25 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="32" slack="5"/>
<pin id="1362" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load "/>
</bind>
</comp>

<comp id="1368" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="32" slack="4"/>
<pin id="1370" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load "/>
</bind>
</comp>

<comp id="1376" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="32" slack="5"/>
<pin id="1378" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load "/>
</bind>
</comp>

<comp id="1384" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="32" slack="5"/>
<pin id="1386" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load "/>
</bind>
</comp>

<comp id="1392" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="32" slack="5"/>
<pin id="1394" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load "/>
</bind>
</comp>

<comp id="1400" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="32" slack="5"/>
<pin id="1402" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load "/>
</bind>
</comp>

<comp id="1408" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="32" slack="3"/>
<pin id="1410" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load "/>
</bind>
</comp>

<comp id="1416" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="32" slack="5"/>
<pin id="1418" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load "/>
</bind>
</comp>

<comp id="1424" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="32" slack="5"/>
<pin id="1426" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load "/>
</bind>
</comp>

<comp id="1432" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="32" slack="5"/>
<pin id="1434" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load "/>
</bind>
</comp>

<comp id="1440" class="1005" name="ac_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="32" slack="1"/>
<pin id="1442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ac "/>
</bind>
</comp>

<comp id="1448" class="1005" name="bd_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="32" slack="1"/>
<pin id="1450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd "/>
</bind>
</comp>

<comp id="1456" class="1005" name="bd_i_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="32" slack="1"/>
<pin id="1458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bd_i "/>
</bind>
</comp>

<comp id="1462" class="1005" name="bc_i_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="32" slack="1"/>
<pin id="1464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bc_i "/>
</bind>
</comp>

<comp id="1468" class="1005" name="d1_real_i_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="32" slack="1"/>
<pin id="1470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_real_i "/>
</bind>
</comp>

<comp id="1476" class="1005" name="d1_imag_i_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="32" slack="1"/>
<pin id="1478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag_i "/>
</bind>
</comp>

<comp id="1484" class="1005" name="d1_real_16_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="32" slack="1"/>
<pin id="1486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_real_16 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="d1_imag_16_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="32" slack="1"/>
<pin id="1494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_imag_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="199"><net_src comp="64" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="116" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="116" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="200" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="207" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="116" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="116" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="226" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="233" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="116" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="52" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="116" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="116" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="116" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="116" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="56" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="116" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="116" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="58" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="116" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="48" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="116" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="60" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="116" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="50" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="116" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="62" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="116" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="252" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="266" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="280" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="294" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="308" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="322" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="259" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="273" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="287" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="301" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="401"><net_src comp="315" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="407"><net_src comp="329" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="413"><net_src comp="0" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="116" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="420"><net_src comp="16" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="116" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="8" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="116" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="24" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="116" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="2" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="116" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="18" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="116" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="10" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="116" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="462"><net_src comp="26" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="116" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="4" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="116" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="476"><net_src comp="20" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="116" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="483"><net_src comp="12" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="116" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="490"><net_src comp="28" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="116" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="497"><net_src comp="6" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="116" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="504"><net_src comp="22" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="116" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="511"><net_src comp="14" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="116" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="518"><net_src comp="30" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="116" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="529"><net_src comp="408" pin="3"/><net_sink comp="520" pin=2"/></net>

<net id="539"><net_src comp="422" pin="3"/><net_sink comp="530" pin=2"/></net>

<net id="549"><net_src comp="436" pin="3"/><net_sink comp="540" pin=2"/></net>

<net id="559"><net_src comp="450" pin="3"/><net_sink comp="550" pin=2"/></net>

<net id="569"><net_src comp="464" pin="3"/><net_sink comp="560" pin=2"/></net>

<net id="579"><net_src comp="478" pin="3"/><net_sink comp="570" pin=2"/></net>

<net id="589"><net_src comp="492" pin="3"/><net_sink comp="580" pin=2"/></net>

<net id="599"><net_src comp="506" pin="3"/><net_sink comp="590" pin=2"/></net>

<net id="609"><net_src comp="415" pin="3"/><net_sink comp="600" pin=2"/></net>

<net id="619"><net_src comp="429" pin="3"/><net_sink comp="610" pin=2"/></net>

<net id="629"><net_src comp="443" pin="3"/><net_sink comp="620" pin=2"/></net>

<net id="639"><net_src comp="457" pin="3"/><net_sink comp="630" pin=2"/></net>

<net id="649"><net_src comp="471" pin="3"/><net_sink comp="640" pin=2"/></net>

<net id="659"><net_src comp="485" pin="3"/><net_sink comp="650" pin=2"/></net>

<net id="669"><net_src comp="499" pin="3"/><net_sink comp="660" pin=2"/></net>

<net id="679"><net_src comp="513" pin="3"/><net_sink comp="670" pin=2"/></net>

<net id="692"><net_src comp="688" pin="2"/><net_sink comp="520" pin=4"/></net>

<net id="697"><net_src comp="693" pin="2"/><net_sink comp="600" pin=4"/></net>

<net id="702"><net_src comp="698" pin="2"/><net_sink comp="530" pin=4"/></net>

<net id="707"><net_src comp="703" pin="2"/><net_sink comp="610" pin=4"/></net>

<net id="712"><net_src comp="708" pin="2"/><net_sink comp="540" pin=4"/></net>

<net id="717"><net_src comp="713" pin="2"/><net_sink comp="620" pin=4"/></net>

<net id="722"><net_src comp="718" pin="2"/><net_sink comp="550" pin=4"/></net>

<net id="727"><net_src comp="723" pin="2"/><net_sink comp="630" pin=4"/></net>

<net id="732"><net_src comp="728" pin="2"/><net_sink comp="640" pin=4"/></net>

<net id="737"><net_src comp="733" pin="2"/><net_sink comp="650" pin=4"/></net>

<net id="742"><net_src comp="738" pin="2"/><net_sink comp="560" pin=4"/></net>

<net id="747"><net_src comp="743" pin="2"/><net_sink comp="570" pin=4"/></net>

<net id="752"><net_src comp="748" pin="2"/><net_sink comp="580" pin=4"/></net>

<net id="757"><net_src comp="753" pin="2"/><net_sink comp="660" pin=4"/></net>

<net id="762"><net_src comp="758" pin="2"/><net_sink comp="590" pin=4"/></net>

<net id="767"><net_src comp="763" pin="2"/><net_sink comp="670" pin=4"/></net>

<net id="772"><net_src comp="366" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="122" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="402" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="122" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="122" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="789"><net_src comp="124" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="796"><net_src comp="134" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="122" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="804"><net_src comp="126" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="124" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="810"><net_src comp="106" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="818"><net_src comp="811" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="108" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="826"><net_src comp="110" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="811" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="828"><net_src comp="112" pin="0"/><net_sink comp="820" pin=2"/></net>

<net id="829"><net_src comp="114" pin="0"/><net_sink comp="820" pin=3"/></net>

<net id="833"><net_src comp="820" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="837"><net_src comp="830" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="838"><net_src comp="830" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="839"><net_src comp="830" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="840"><net_src comp="830" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="841"><net_src comp="830" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="842"><net_src comp="830" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="843"><net_src comp="830" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="844"><net_src comp="830" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="845"><net_src comp="830" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="846"><net_src comp="830" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="847"><net_src comp="830" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="848"><net_src comp="830" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="849"><net_src comp="830" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="853"><net_src comp="200" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="207" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="226" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="233" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="252" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="266" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="280" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="294" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="308" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="322" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="893"><net_src comp="259" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="273" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="901"><net_src comp="287" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="301" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="315" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="329" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="919"><net_src comp="118" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="814" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="921"><net_src comp="120" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="926"><net_src comp="814" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="930"><net_src comp="366" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="934"><net_src comp="122" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="402" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="122" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="961"><net_src comp="122" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="968"><net_src comp="124" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="975"><net_src comp="124" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="985"><net_src comp="122" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="1067"><net_src comp="680" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1074"><net_src comp="684" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1081"><net_src comp="680" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1088"><net_src comp="684" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1092"><net_src comp="688" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1096"><net_src comp="408" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1100"><net_src comp="698" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1104"><net_src comp="422" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1108"><net_src comp="708" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1112"><net_src comp="436" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1116"><net_src comp="718" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1120"><net_src comp="450" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1124"><net_src comp="738" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1128"><net_src comp="464" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="743" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1136"><net_src comp="478" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1140"><net_src comp="748" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1144"><net_src comp="492" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1148"><net_src comp="758" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1152"><net_src comp="506" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1156"><net_src comp="693" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1160"><net_src comp="415" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1164"><net_src comp="703" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1168"><net_src comp="429" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1172"><net_src comp="713" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1176"><net_src comp="443" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1180"><net_src comp="723" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1184"><net_src comp="457" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1188"><net_src comp="728" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1192"><net_src comp="471" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1196"><net_src comp="733" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1200"><net_src comp="485" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1204"><net_src comp="753" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1208"><net_src comp="499" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1212"><net_src comp="763" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1216"><net_src comp="513" pin="3"/><net_sink comp="1213" pin=0"/></net>

<net id="1220"><net_src comp="196" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="1222"><net_src comp="1217" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1223"><net_src comp="1217" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1227"><net_src comp="830" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="1230"><net_src comp="1224" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1231"><net_src comp="1224" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1232"><net_src comp="1224" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1233"><net_src comp="1224" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1234"><net_src comp="1224" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="1235"><net_src comp="1224" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="1236"><net_src comp="1224" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1237"><net_src comp="1224" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="1238"><net_src comp="1224" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1239"><net_src comp="1224" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="1240"><net_src comp="1224" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="1241"><net_src comp="1224" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="1242"><net_src comp="1224" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="1243"><net_src comp="1224" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1247"><net_src comp="200" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="1252"><net_src comp="207" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1257"><net_src comp="226" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1262"><net_src comp="233" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1267"><net_src comp="252" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1272"><net_src comp="259" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1277"><net_src comp="266" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1282"><net_src comp="273" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1287"><net_src comp="280" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1292"><net_src comp="287" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1297"><net_src comp="294" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1302"><net_src comp="301" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1307"><net_src comp="308" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1312"><net_src comp="315" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1317"><net_src comp="322" pin="3"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1322"><net_src comp="329" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1327"><net_src comp="914" pin="3"/><net_sink comp="1324" pin=0"/></net>

<net id="1331"><net_src comp="214" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1334"><net_src comp="1328" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1335"><net_src comp="1328" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1339"><net_src comp="220" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1341"><net_src comp="1336" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1342"><net_src comp="1336" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1343"><net_src comp="1336" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1347"><net_src comp="240" pin="3"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1350"><net_src comp="1344" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1351"><net_src comp="1344" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1355"><net_src comp="246" pin="3"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1357"><net_src comp="1352" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1358"><net_src comp="1352" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1359"><net_src comp="1352" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1363"><net_src comp="336" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1365"><net_src comp="1360" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1366"><net_src comp="1360" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1367"><net_src comp="1360" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1371"><net_src comp="342" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1373"><net_src comp="1368" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1374"><net_src comp="1368" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1375"><net_src comp="1368" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="1379"><net_src comp="348" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1381"><net_src comp="1376" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1382"><net_src comp="1376" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1383"><net_src comp="1376" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1387"><net_src comp="354" pin="3"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1389"><net_src comp="1384" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1390"><net_src comp="1384" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1391"><net_src comp="1384" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1395"><net_src comp="360" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1397"><net_src comp="1392" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1398"><net_src comp="1392" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1399"><net_src comp="1392" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1403"><net_src comp="372" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1405"><net_src comp="1400" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1406"><net_src comp="1400" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1407"><net_src comp="1400" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1411"><net_src comp="378" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1413"><net_src comp="1408" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1414"><net_src comp="1408" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1415"><net_src comp="1408" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1419"><net_src comp="384" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1421"><net_src comp="1416" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1422"><net_src comp="1416" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1423"><net_src comp="1416" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1427"><net_src comp="390" pin="3"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1429"><net_src comp="1424" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1430"><net_src comp="1424" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1431"><net_src comp="1424" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="1435"><net_src comp="396" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1437"><net_src comp="1432" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1438"><net_src comp="1432" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1439"><net_src comp="1432" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1443"><net_src comp="768" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1445"><net_src comp="1440" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1446"><net_src comp="1440" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1447"><net_src comp="1440" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1451"><net_src comp="774" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1453"><net_src comp="1448" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1454"><net_src comp="1448" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1455"><net_src comp="1448" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="1459"><net_src comp="780" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1461"><net_src comp="1456" pin="1"/><net_sink comp="798" pin=3"/></net>

<net id="1465"><net_src comp="785" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1467"><net_src comp="1462" pin="1"/><net_sink comp="790" pin=3"/></net>

<net id="1471"><net_src comp="798" pin="4"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1473"><net_src comp="1468" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1474"><net_src comp="1468" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1475"><net_src comp="1468" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1479"><net_src comp="790" pin="4"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1481"><net_src comp="1476" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1482"><net_src comp="1476" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1483"><net_src comp="1476" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="1487"><net_src comp="680" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1489"><net_src comp="1484" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1490"><net_src comp="1484" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1491"><net_src comp="1484" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1495"><net_src comp="684" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1497"><net_src comp="1492" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1498"><net_src comp="1492" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1499"><net_src comp="1492" pin="1"/><net_sink comp="763" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_0 | {11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_1 | {11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_2 | {11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_3 | {11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_4 | {11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_5 | {11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_6 | {11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_0_7 | {11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_0 | {11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_1 | {11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_2 | {11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_3 | {11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_4 | {11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_5 | {11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_6 | {11 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_1_1_7 | {11 }
 - Input state : 
	Port: FFT_stage_spatial_unroll<3> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0 | {1 2 }
	Port: FFT_stage_spatial_unroll<3> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0 | {1 2 }
	Port: FFT_stage_spatial_unroll<3> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4 | {1 2 }
	Port: FFT_stage_spatial_unroll<3> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4 | {1 2 }
	Port: FFT_stage_spatial_unroll<3> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1 | {1 2 }
	Port: FFT_stage_spatial_unroll<3> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5 | {1 2 }
	Port: FFT_stage_spatial_unroll<3> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2 | {1 2 }
	Port: FFT_stage_spatial_unroll<3> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6 | {1 2 }
	Port: FFT_stage_spatial_unroll<3> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3 | {1 2 }
	Port: FFT_stage_spatial_unroll<3> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7 | {1 2 }
	Port: FFT_stage_spatial_unroll<3> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1 | {1 2 }
	Port: FFT_stage_spatial_unroll<3> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5 | {1 2 }
	Port: FFT_stage_spatial_unroll<3> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2 | {1 2 }
	Port: FFT_stage_spatial_unroll<3> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6 | {1 2 }
	Port: FFT_stage_spatial_unroll<3> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3 | {1 2 }
	Port: FFT_stage_spatial_unroll<3> : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		m189_load : 1
		m : 2
		lshr_ln : 2
		zext_ln368 : 3
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr : 4
		muxLogicRAMAddr_to_d0 : 5
		d0 : 5
		muxLogicRAMAddr_to_d0_8 : 5
		d0_8 : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr : 4
		muxLogicRAMAddr_to_d1 : 5
		d1 : 5
		muxLogicRAMAddr_to_d1_25 : 5
		d1_25 : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr : 4
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load : 5
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load : 5
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load : 5
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load : 5
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load : 5
		muxLogicRAMAddr_to_d1_26 : 5
		d1_26 : 5
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load : 5
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load : 5
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load : 5
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load : 5
		muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load : 5
		muxLogicRAMAddr_to_d1_27 : 5
		d1_27 : 5
		tmp : 3
		store_ln368 : 3
		br_ln368 : 4
	State 2
		muxLogicI0_to_ac : 1
		ac : 1
		muxLogicI0_to_bd : 1
		bd : 1
	State 3
	State 4
	State 5
	State 6
		specfucore_ln19 : 1
		specfucore_ln20 : 1
	State 7
		specfucore_ln19 : 1
		specfucore_ln20 : 1
		muxLogicI1_to_d2_real_6 : 1
		muxLogicI1_to_d2_imag_6 : 1
		muxLogicI1_to_d3_real_6 : 1
		muxLogicI1_to_d3_imag_6 : 1
	State 8
	State 9
	State 10
	State 11
		rend26_i : 1
		specfucore_ln35 : 1
		rend24_i : 1
		specfucore_ln36 : 1
		rend22_i : 1
		specfucore_ln37 : 1
		rend20_i : 1
		specfucore_ln38 : 1
		rend18_i : 1
		rend16_i : 1
		rend14_i : 1
		rend12_i : 1
		specfucore_ln35 : 1
		specfucore_ln36 : 1
		specfucore_ln37 : 1
		specfucore_ln38 : 1
		specfucore_ln36 : 1
		specfucore_ln38 : 1
		specfucore_ln35 : 1
		specfucore_ln37 : 1
		rend10_i : 1
		rend8_i : 1
		specfucore_ln35 : 1
		rend6_i : 1
		specfucore_ln36 : 1
		rend4_i : 1
		specfucore_ln37 : 1
		rend2_i : 1
		specfucore_ln38 : 1
		rend_i : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1
		muxLogicRAMData_to_store_ln46 : 1
		muxLogicRAMAddr_to_store_ln46 : 1
		store_ln46 : 1
		muxLogicRAMData_to_store_ln47 : 1
		muxLogicRAMAddr_to_store_ln47 : 1
		store_ln47 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                         Functional Unit                                         |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                            grp_fu_680                                           |    0    |   147   |   356   |
|          |                                            grp_fu_684                                           |    0    |   147   |   356   |
|          |                                            grp_fu_688                                           |    0    |   147   |   356   |
|          |                                            grp_fu_693                                           |    0    |   147   |   356   |
|          |                                            grp_fu_698                                           |    0    |   147   |   356   |
|          |                                            grp_fu_703                                           |    0    |   147   |   356   |
|          |                                            grp_fu_708                                           |    0    |   147   |   356   |
|          |                                            grp_fu_713                                           |    0    |   147   |   356   |
|   fadd   |                                            grp_fu_718                                           |    0    |   147   |   356   |
|          |                                            grp_fu_723                                           |    0    |   147   |   356   |
|          |                                            grp_fu_728                                           |    0    |   147   |   356   |
|          |                                            grp_fu_733                                           |    0    |   147   |   356   |
|          |                                            grp_fu_738                                           |    0    |   147   |   356   |
|          |                                            grp_fu_743                                           |    0    |   147   |   356   |
|          |                                            grp_fu_748                                           |    0    |   147   |   356   |
|          |                                            grp_fu_753                                           |    0    |   147   |   356   |
|          |                                            grp_fu_758                                           |    0    |   147   |   356   |
|          |                                            grp_fu_763                                           |    0    |   147   |   356   |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|    add   |                                             m_fu_814                                            |    0    |    0    |    9    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                            ac_fu_768                                            |    1    |    0    |    0    |
|   fmul   |                                            bd_fu_774                                            |    1    |    0    |    0    |
|          |                                           bd_i_fu_780                                           |    1    |    0    |    0    |
|          |                                           bc_i_fu_785                                           |    1    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|   fmadd  |                                         d1_imag_i_fu_790                                        |    1    |    0    |    1    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|   fmsub  |                                         d1_real_i_fu_798                                        |    1    |    0    |    1    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|partselect|                                          lshr_ln_fu_820                                         |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|   zext   |                                        zext_ln368_fu_830                                        |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                   muxLogicRAMAddr_to_d0_fu_850                                  |    0    |    0    |    0    |
|          |                                  muxLogicRAMAddr_to_d0_8_fu_854                                 |    0    |    0    |    0    |
|          |                                   muxLogicRAMAddr_to_d1_fu_858                                  |    0    |    0    |    0    |
|          |                                 muxLogicRAMAddr_to_d1_25_fu_862                                 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_fu_866 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load_fu_870 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_fu_874 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_fu_878 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_fu_882 |    0    |    0    |    0    |
|          |                                 muxLogicRAMAddr_to_d1_26_fu_886                                 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_fu_890 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load_fu_894 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_fu_898 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_fu_902 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_fu_906 |    0    |    0    |    0    |
|          |                                 muxLogicRAMAddr_to_d1_27_fu_910                                 |    0    |    0    |    0    |
|          |                                     muxLogicI0_to_ac_fu_927                                     |    0    |    0    |    0    |
|          |                                     muxLogicI1_to_ac_fu_931                                     |    0    |    0    |    0    |
|          |                                     muxLogicI0_to_bd_fu_935                                     |    0    |    0    |    0    |
|          |                                     muxLogicI1_to_bd_fu_939                                     |    0    |    0    |    0    |
|          |                                            grp_fu_943                                           |    0    |    0    |    0    |
|          |                                            grp_fu_946                                           |    0    |    0    |    0    |
|          |                                            grp_fu_949                                           |    0    |    0    |    0    |
|          |                                            grp_fu_952                                           |    0    |    0    |    0    |
|          |                                    muxLogicI0_to_bd_i_fu_955                                    |    0    |    0    |    0    |
|          |                                    muxLogicI1_to_bd_i_fu_958                                    |    0    |    0    |    0    |
|          |                                    muxLogicI0_to_bc_i_fu_962                                    |    0    |    0    |    0    |
|          |                                    muxLogicI1_to_bc_i_fu_965                                    |    0    |    0    |    0    |
|          |                                  muxLogicI0_to_d1_real_i_fu_969                                 |    0    |    0    |    0    |
|          |                                  muxLogicI1_to_d1_real_i_fu_972                                 |    0    |    0    |    0    |
|          |                                  muxLogicI2_to_d1_real_i_fu_976                                 |    0    |    0    |    0    |
|          |                                  muxLogicI0_to_d1_imag_i_fu_979                                 |    0    |    0    |    0    |
|          |                                  muxLogicI1_to_d1_imag_i_fu_982                                 |    0    |    0    |    0    |
|          |                                  muxLogicI2_to_d1_imag_i_fu_986                                 |    0    |    0    |    0    |
|          |                                            grp_fu_989                                           |    0    |    0    |    0    |
|          |                                            grp_fu_992                                           |    0    |    0    |    0    |
|          |                                            grp_fu_995                                           |    0    |    0    |    0    |
|          |                                            grp_fu_998                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1001                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1004                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1007                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1010                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1013                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1016                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1019                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1022                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1025                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1028                                           |    0    |    0    |    0    |
| muxlogic |                                           grp_fu_1031                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1034                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1037                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1040                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1043                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1046                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1049                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1052                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1055                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1058                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1061                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1064                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1068                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1071                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1075                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1078                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1082                                           |    0    |    0    |    0    |
|          |                                           grp_fu_1085                                           |    0    |    0    |    0    |
|          |                              muxLogicRAMData_to_store_ln46_fu_1089                              |    0    |    0    |    0    |
|          |                              muxLogicRAMAddr_to_store_ln46_fu_1093                              |    0    |    0    |    0    |
|          |                              muxLogicRAMData_to_store_ln47_fu_1097                              |    0    |    0    |    0    |
|          |                              muxLogicRAMAddr_to_store_ln47_fu_1101                              |    0    |    0    |    0    |
|          |                              muxLogicRAMData_to_store_ln46_fu_1105                              |    0    |    0    |    0    |
|          |                              muxLogicRAMAddr_to_store_ln46_fu_1109                              |    0    |    0    |    0    |
|          |                              muxLogicRAMData_to_store_ln47_fu_1113                              |    0    |    0    |    0    |
|          |                              muxLogicRAMAddr_to_store_ln47_fu_1117                              |    0    |    0    |    0    |
|          |                              muxLogicRAMData_to_store_ln46_fu_1121                              |    0    |    0    |    0    |
|          |                              muxLogicRAMAddr_to_store_ln46_fu_1125                              |    0    |    0    |    0    |
|          |                              muxLogicRAMData_to_store_ln47_fu_1129                              |    0    |    0    |    0    |
|          |                              muxLogicRAMAddr_to_store_ln47_fu_1133                              |    0    |    0    |    0    |
|          |                              muxLogicRAMData_to_store_ln46_fu_1137                              |    0    |    0    |    0    |
|          |                              muxLogicRAMAddr_to_store_ln46_fu_1141                              |    0    |    0    |    0    |
|          |                              muxLogicRAMData_to_store_ln47_fu_1145                              |    0    |    0    |    0    |
|          |                              muxLogicRAMAddr_to_store_ln47_fu_1149                              |    0    |    0    |    0    |
|          |                              muxLogicRAMData_to_store_ln46_fu_1153                              |    0    |    0    |    0    |
|          |                              muxLogicRAMAddr_to_store_ln46_fu_1157                              |    0    |    0    |    0    |
|          |                              muxLogicRAMData_to_store_ln47_fu_1161                              |    0    |    0    |    0    |
|          |                              muxLogicRAMAddr_to_store_ln47_fu_1165                              |    0    |    0    |    0    |
|          |                              muxLogicRAMData_to_store_ln46_fu_1169                              |    0    |    0    |    0    |
|          |                              muxLogicRAMAddr_to_store_ln46_fu_1173                              |    0    |    0    |    0    |
|          |                              muxLogicRAMData_to_store_ln47_fu_1177                              |    0    |    0    |    0    |
|          |                              muxLogicRAMAddr_to_store_ln47_fu_1181                              |    0    |    0    |    0    |
|          |                              muxLogicRAMData_to_store_ln46_fu_1185                              |    0    |    0    |    0    |
|          |                              muxLogicRAMAddr_to_store_ln46_fu_1189                              |    0    |    0    |    0    |
|          |                              muxLogicRAMData_to_store_ln47_fu_1193                              |    0    |    0    |    0    |
|          |                              muxLogicRAMAddr_to_store_ln47_fu_1197                              |    0    |    0    |    0    |
|          |                              muxLogicRAMData_to_store_ln46_fu_1201                              |    0    |    0    |    0    |
|          |                              muxLogicRAMAddr_to_store_ln46_fu_1205                              |    0    |    0    |    0    |
|          |                              muxLogicRAMData_to_store_ln47_fu_1209                              |    0    |    0    |    0    |
|          |                              muxLogicRAMAddr_to_store_ln47_fu_1213                              |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
| bitselect|                                            tmp_fu_914                                           |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                                 |    6    |   2646  |   6419  |
|----------|-------------------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------------+--------+
|                                                                              |   FF   |
+------------------------------------------------------------------------------+--------+
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_addr_reg_1244|    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_addr_reg_1264|    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1360|   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_addr_reg_1284|    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1376|   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_addr_reg_1304|    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1392|   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_4_addr_reg_1254|    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_addr_reg_1274|    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_5_load_reg_1368|   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_addr_reg_1294|    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_6_load_reg_1384|   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_7_addr_reg_1314|    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_addr_reg_1249|    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_addr_reg_1269|    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1400|   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_addr_reg_1289|    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1416|   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_addr_reg_1309|    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1432|   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_4_addr_reg_1259|    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_addr_reg_1279|    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_5_load_reg_1408|   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_addr_reg_1299|    5   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_6_load_reg_1424|   32   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_7_addr_reg_1319|    5   |
|                                  ac_reg_1440                                 |   32   |
|                                 bc_i_reg_1462                                |   32   |
|                                 bd_i_reg_1456                                |   32   |
|                                  bd_reg_1448                                 |   32   |
|                                 d0_8_reg_1336                                |   32   |
|                                  d0_reg_1328                                 |   32   |
|                                d1_25_reg_1352                                |   32   |
|                              d1_imag_16_reg_1492                             |   32   |
|                              d1_imag_i_reg_1476                              |   32   |
|                              d1_real_16_reg_1484                             |   32   |
|                              d1_real_i_reg_1468                              |   32   |
|                                  d1_reg_1344                                 |   32   |
|                                 m189_reg_1217                                |    9   |
|                                 tmp_reg_1324                                 |    1   |
|                              zext_ln368_reg_1224                             |   64   |
+------------------------------------------------------------------------------+--------+
|                                     Total                                    |   858  |
+------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_214 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_220 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_240 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_246 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_336 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_342 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_348 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_354 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_360 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_366 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_372 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_378 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_384 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_390 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_396 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
| grp_access_fu_402 |  p0  |   2  |   5  |   10   ||    0    ||    8    |
|    grp_fu_1064    |  p0  |   2  |  32  |   64   ||    0    ||    32   |
|    grp_fu_1071    |  p0  |   2  |  32  |   64   ||    0    ||    32   |
|    grp_fu_1078    |  p0  |   2  |  32  |   64   ||    0    ||    32   |
|    grp_fu_1085    |  p0  |   2  |  32  |   64   ||    0    ||    32   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   416  ||  7.712  ||    0    ||   256   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |  2646  |  6419  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    0   |   256  |
|  Register |    -   |    -   |   858  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    7   |  3504  |  6675  |
+-----------+--------+--------+--------+--------+
