m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/workspace/lampn_edabk/full_adder/sim
T_opt
!s110 1639903111
VlOmYMVWY0bA>6hfaN3Ajz1
Z1 04 18 4 work tb_clock_generator fast 0
=3-30d0421069d5-61beef87-32d-4244
o-quiet -auto_acc_if_foreign -work work
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;10.7c;67
R0
T_opt1
!s110 1639904238
Vg6zJN]E7cQ6YdhLJ;dC?F1
R1
=6-30d0421069d5-61bef3ed-37b-1cb8
o-quiet -auto_acc_if_foreign -work work +acc
R2
n@_opt1
R3
vtb_clock_generator
Z4 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z5 !s110 1639904235
!i10b 1
!s100 D;_=m?n=cY=7AeUGVdGVj0
I_2=eXhYOci83j_4VWj:LU2
Z6 VDg1SIo80bB@j0V0VzS_@n1
!s105 tb_clock_generator_sv_unit
S1
Z7 dD:/workspace/lampn182628/VLSI/project/uart_vlsi/sim/tb_uart_clock_generator
w1639903173
8D:/workspace/lampn182628/VLSI/project/uart_vlsi/sim/tb_uart_clock_generator/tb_clock_generator.sv
FD:/workspace/lampn182628/VLSI/project/uart_vlsi/sim/tb_uart_clock_generator/tb_clock_generator.sv
L0 14
Z8 OL;L;10.7c;67
r1
!s85 0
31
Z9 !s108 1639904235.000000
!s107 D:/workspace/lampn182628/VLSI/project/uart_vlsi/sim/tb_uart_clock_generator/tb_clock_generator.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/workspace/lampn182628/VLSI/project/uart_vlsi/sim/tb_uart_clock_generator/tb_clock_generator.sv|
!i113 0
Z10 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vuart_generator_clock
R4
R5
!i10b 1
!s100 h4Y_;6=on:OG64>oAJ`9l0
I0:m8Q<Y6Q2<2QQ:zRi0SM0
R6
!s105 uart_generator_clock_sv_unit
S1
R7
w1639904232
8D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_generator_clock.sv
FD:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_generator_clock.sv
L0 13
R8
r1
!s85 0
31
R9
!s107 D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_generator_clock.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|D:/workspace/lampn182628/VLSI/project/uart_vlsi/hdl/uart_generator_clock.sv|
!i113 0
R10
R2
