===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.9905 seconds

  ----Wall Time----  ----Name----
    3.8095 ( 11.5%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.1401 (  9.5%)    Parse modules
    0.6325 (  1.9%)    Verify circuit
   17.4437 ( 52.9%)  'firrtl.circuit' Pipeline
    1.3700 (  4.2%)    'firrtl.module' Pipeline
    1.2794 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0906 (  0.3%)      LowerCHIRRTLPass
    0.1112 (  0.3%)    InferWidths
    0.8081 (  2.4%)    InferResets
    0.0514 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0814 (  0.2%)    WireDFT
    0.0862 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7204 (  2.2%)    LowerFIRRTLTypes
    7.1770 ( 21.8%)    'firrtl.module' Pipeline
    0.7951 (  2.4%)      ExpandWhens
    0.0211 (  0.1%)      RemoveInvalid
    5.9523 ( 18.0%)      Canonicalizer
    0.4086 (  1.2%)      InferReadWrite
    0.5484 (  1.7%)    Inliner
    1.0695 (  3.2%)    IMConstProp
    0.0630 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0609 (  0.2%)    BlackBoxReader
    0.0609 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.4595 ( 13.5%)    'firrtl.module' Pipeline
    4.4595 ( 13.5%)      Canonicalizer
    0.4172 (  1.3%)    RemoveUnusedPorts
    0.0604 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3918 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.4668 ( 10.5%)  LowerFIRRTLToHW
    0.0610 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    3.7945 ( 11.5%)  'hw.module' Pipeline
    0.8458 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.3361 (  7.1%)    Canonicalizer
    0.6125 (  1.9%)    HWCleanup
    0.7637 (  2.3%)  'hw.module' Pipeline
    0.0716 (  0.2%)    HWLegalizeModules
    0.6920 (  2.1%)    PrettifyVerilog
    3.5199 ( 10.7%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   32.9905 (100.0%)  Total

{
  totalTime: 33.013,
  maxMemory: 725618688
}
