/* 
   Top CDT CDT Design
   C. Lin
*/

module clus_ofc_err_decoder
///
(
// input 
   clk               , // system clock
   in_live           ,
   got_tlk_err       ,
   tlk_err_bus       ,
   bypass            ,
     
// output
   is_tlk_err        
   
);

input  wire         clk;
input  wire         in_live;
input  wire         got_tlk_err;
input  wire [17:0]  tlk_err_bus;
input  wire         bypass;

output reg          is_tlk_err;

reg                 tlk_done;     

always @(posedge clk)
begin

   if( in_live == 1'b0 )
      begin   
         is_tlk_err = 1'b0;      
         tlk_done = 1'b0;
      end

   if( bypass==1'b1 )
      begin
         is_tlk_err = 1'b0;
         tlk_done = 1'b1;
      end
   else if( got_tlk_err == 1'b1 && tlk_done == 1'b0 )
      begin
         if( tlk_err_bus == 0 )
            is_tlk_err = 1'b0;
         else
            is_tlk_err = 1'b1;
         
         tlk_done = 1'b1;
      end
   
end

endmodule