Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate H:\my_workshop\learn_fpga\exercise\dled_control\prj\ip\hex_data.qsys --block-symbol-file --output-directory=H:\my_workshop\learn_fpga\exercise\dled_control\prj\ip\hex_data --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading ip/hex_data.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 18.0]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate H:\my_workshop\learn_fpga\exercise\dled_control\prj\ip\hex_data.qsys --synthesis=VERILOG --output-directory=H:\my_workshop\learn_fpga\exercise\dled_control\prj\ip\hex_data\synthesis --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading ip/hex_data.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 18.0]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hex_data: Generating hex_data "hex_data" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "hex_data" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: hex_data: Done "hex_data" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
