
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000074  00800200  00001464  000014f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001464  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001b  00800274  00800274  0000156c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000156c  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002a8  00000000  00000000  000015c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001ad0  00000000  00000000  00001870  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000e7b  00000000  00000000  00003340  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001553  00000000  00000000  000041bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000005dc  00000000  00000000  00005710  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000678  00000000  00000000  00005cec  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000c80  00000000  00000000  00006364  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001e8  00000000  00000000  00006fe4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	27 c1       	rjmp	.+590    	; 0x274 <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	39 c1       	rjmp	.+626    	; 0x2e8 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	95 c2       	rjmp	.+1322   	; 0x5b8 <__vector_35>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	41 c3       	rjmp	.+1666   	; 0x720 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	ab 03       	fmulsu	r18, r19
      e6:	fd 03       	fmulsu	r23, r21
      e8:	fd 03       	fmulsu	r23, r21
      ea:	fd 03       	fmulsu	r23, r21
      ec:	fd 03       	fmulsu	r23, r21
      ee:	fd 03       	fmulsu	r23, r21
      f0:	fd 03       	fmulsu	r23, r21
      f2:	fd 03       	fmulsu	r23, r21
      f4:	ab 03       	fmulsu	r18, r19
      f6:	fd 03       	fmulsu	r23, r21
      f8:	fd 03       	fmulsu	r23, r21
      fa:	fd 03       	fmulsu	r23, r21
      fc:	fd 03       	fmulsu	r23, r21
      fe:	fd 03       	fmulsu	r23, r21
     100:	fd 03       	fmulsu	r23, r21
     102:	fd 03       	fmulsu	r23, r21
     104:	ad 03       	fmulsu	r18, r21
     106:	fd 03       	fmulsu	r23, r21
     108:	fd 03       	fmulsu	r23, r21
     10a:	fd 03       	fmulsu	r23, r21
     10c:	fd 03       	fmulsu	r23, r21
     10e:	fd 03       	fmulsu	r23, r21
     110:	fd 03       	fmulsu	r23, r21
     112:	fd 03       	fmulsu	r23, r21
     114:	fd 03       	fmulsu	r23, r21
     116:	fd 03       	fmulsu	r23, r21
     118:	fd 03       	fmulsu	r23, r21
     11a:	fd 03       	fmulsu	r23, r21
     11c:	fd 03       	fmulsu	r23, r21
     11e:	fd 03       	fmulsu	r23, r21
     120:	fd 03       	fmulsu	r23, r21
     122:	fd 03       	fmulsu	r23, r21
     124:	ad 03       	fmulsu	r18, r21
     126:	fd 03       	fmulsu	r23, r21
     128:	fd 03       	fmulsu	r23, r21
     12a:	fd 03       	fmulsu	r23, r21
     12c:	fd 03       	fmulsu	r23, r21
     12e:	fd 03       	fmulsu	r23, r21
     130:	fd 03       	fmulsu	r23, r21
     132:	fd 03       	fmulsu	r23, r21
     134:	fd 03       	fmulsu	r23, r21
     136:	fd 03       	fmulsu	r23, r21
     138:	fd 03       	fmulsu	r23, r21
     13a:	fd 03       	fmulsu	r23, r21
     13c:	fd 03       	fmulsu	r23, r21
     13e:	fd 03       	fmulsu	r23, r21
     140:	fd 03       	fmulsu	r23, r21
     142:	fd 03       	fmulsu	r23, r21
     144:	f9 03       	fmulsu	r23, r17
     146:	fd 03       	fmulsu	r23, r21
     148:	fd 03       	fmulsu	r23, r21
     14a:	fd 03       	fmulsu	r23, r21
     14c:	fd 03       	fmulsu	r23, r21
     14e:	fd 03       	fmulsu	r23, r21
     150:	fd 03       	fmulsu	r23, r21
     152:	fd 03       	fmulsu	r23, r21
     154:	d6 03       	fmuls	r21, r22
     156:	fd 03       	fmulsu	r23, r21
     158:	fd 03       	fmulsu	r23, r21
     15a:	fd 03       	fmulsu	r23, r21
     15c:	fd 03       	fmulsu	r23, r21
     15e:	fd 03       	fmulsu	r23, r21
     160:	fd 03       	fmulsu	r23, r21
     162:	fd 03       	fmulsu	r23, r21
     164:	fd 03       	fmulsu	r23, r21
     166:	fd 03       	fmulsu	r23, r21
     168:	fd 03       	fmulsu	r23, r21
     16a:	fd 03       	fmulsu	r23, r21
     16c:	fd 03       	fmulsu	r23, r21
     16e:	fd 03       	fmulsu	r23, r21
     170:	fd 03       	fmulsu	r23, r21
     172:	fd 03       	fmulsu	r23, r21
     174:	ca 03       	fmulsu	r20, r18
     176:	fd 03       	fmulsu	r23, r21
     178:	fd 03       	fmulsu	r23, r21
     17a:	fd 03       	fmulsu	r23, r21
     17c:	fd 03       	fmulsu	r23, r21
     17e:	fd 03       	fmulsu	r23, r21
     180:	fd 03       	fmulsu	r23, r21
     182:	fd 03       	fmulsu	r23, r21
     184:	e8 03       	fmulsu	r22, r16

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e4 e6       	ldi	r30, 0x64	; 100
     19e:	f4 e1       	ldi	r31, 0x14	; 20
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a4 37       	cpi	r26, 0x74	; 116
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a4 e7       	ldi	r26, 0x74	; 116
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	af 38       	cpi	r26, 0x8F	; 143
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	ea d1       	rcall	.+980    	; 0x596 <main>
     1c2:	0c 94 30 0a 	jmp	0x1460	; 0x1460 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	10 d2       	rcall	.+1056   	; 0x5f4 <SPI_init>
     1d4:	b9 d1       	rcall	.+882    	; 0x548 <MCP2515_reset>
     1d6:	8f e9       	ldi	r24, 0x9F	; 159
     1d8:	9f e0       	ldi	r25, 0x0F	; 15
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	f1 f7       	brne	.-4      	; 0x1da <CAN_init+0x12>
     1de:	00 c0       	rjmp	.+0      	; 0x1e0 <CAN_init+0x18>
     1e0:	00 00       	nop
     1e2:	8e e0       	ldi	r24, 0x0E	; 14
     1e4:	b6 d1       	rcall	.+876    	; 0x552 <MCP2515_read>
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	89 81       	ldd	r24, Y+1	; 0x01
     1ea:	80 7e       	andi	r24, 0xE0	; 224
     1ec:	80 38       	cpi	r24, 0x80	; 128
     1ee:	31 f0       	breq	.+12     	; 0x1fc <CAN_init+0x34>
     1f0:	87 e0       	ldi	r24, 0x07	; 7
     1f2:	92 e0       	ldi	r25, 0x02	; 2
     1f4:	2c d5       	rcall	.+2648   	; 0xc4e <puts>
     1f6:	81 e0       	ldi	r24, 0x01	; 1
     1f8:	90 e0       	ldi	r25, 0x00	; 0
     1fa:	2c c0       	rjmp	.+88     	; 0x254 <CAN_init+0x8c>
     1fc:	41 e0       	ldi	r20, 0x01	; 1
     1fe:	61 e0       	ldi	r22, 0x01	; 1
     200:	8b e2       	ldi	r24, 0x2B	; 43
     202:	b5 d1       	rcall	.+874    	; 0x56e <MCP2515_bit_modify>
     204:	4f ef       	ldi	r20, 0xFF	; 255
     206:	60 e6       	ldi	r22, 0x60	; 96
     208:	80 e6       	ldi	r24, 0x60	; 96
     20a:	b1 d1       	rcall	.+866    	; 0x56e <MCP2515_bit_modify>
     20c:	40 e0       	ldi	r20, 0x00	; 0
     20e:	60 ee       	ldi	r22, 0xE0	; 224
     210:	8f e0       	ldi	r24, 0x0F	; 15
     212:	ad d1       	rcall	.+858    	; 0x56e <MCP2515_bit_modify>
     214:	8e e0       	ldi	r24, 0x0E	; 14
     216:	9d d1       	rcall	.+826    	; 0x552 <MCP2515_read>
     218:	89 83       	std	Y+1, r24	; 0x01
     21a:	89 81       	ldd	r24, Y+1	; 0x01
     21c:	80 7e       	andi	r24, 0xE0	; 224
     21e:	31 f0       	breq	.+12     	; 0x22c <CAN_init+0x64>
     220:	82 e3       	ldi	r24, 0x32	; 50
     222:	92 e0       	ldi	r25, 0x02	; 2
     224:	14 d5       	rcall	.+2600   	; 0xc4e <puts>
     226:	81 e0       	ldi	r24, 0x01	; 1
     228:	90 e0       	ldi	r25, 0x00	; 0
     22a:	14 c0       	rjmp	.+40     	; 0x254 <CAN_init+0x8c>
     22c:	eb e6       	ldi	r30, 0x6B	; 107
     22e:	f0 e0       	ldi	r31, 0x00	; 0
     230:	80 81       	ld	r24, Z
     232:	80 64       	ori	r24, 0x40	; 64
     234:	80 83       	st	Z, r24
     236:	e8 e6       	ldi	r30, 0x68	; 104
     238:	f0 e0       	ldi	r31, 0x00	; 0
     23a:	80 81       	ld	r24, Z
     23c:	81 60       	ori	r24, 0x01	; 1
     23e:	80 83       	st	Z, r24
     240:	e9 e6       	ldi	r30, 0x69	; 105
     242:	f0 e0       	ldi	r31, 0x00	; 0
     244:	80 81       	ld	r24, Z
     246:	8d 7f       	andi	r24, 0xFD	; 253
     248:	80 83       	st	Z, r24
     24a:	80 81       	ld	r24, Z
     24c:	8e 7f       	andi	r24, 0xFE	; 254
     24e:	80 83       	st	Z, r24
     250:	80 e0       	ldi	r24, 0x00	; 0
     252:	90 e0       	ldi	r25, 0x00	; 0
     254:	0f 90       	pop	r0
     256:	df 91       	pop	r29
     258:	cf 91       	pop	r28
     25a:	08 95       	ret

0000025c <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     25c:	40 e0       	ldi	r20, 0x00	; 0
     25e:	61 e0       	ldi	r22, 0x01	; 1
     260:	8c e2       	ldi	r24, 0x2C	; 44
     262:	85 d1       	rcall	.+778    	; 0x56e <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     264:	40 e0       	ldi	r20, 0x00	; 0
     266:	64 e0       	ldi	r22, 0x04	; 4
     268:	8c e2       	ldi	r24, 0x2C	; 44
     26a:	81 d1       	rcall	.+770    	; 0x56e <MCP2515_bit_modify>
	rx_int_flag = 1;
     26c:	81 e0       	ldi	r24, 0x01	; 1
     26e:	80 93 76 02 	sts	0x0276, r24
     272:	08 95       	ret

00000274 <__vector_9>:
	
}

ISR(PCINT0_vect){
     274:	1f 92       	push	r1
     276:	0f 92       	push	r0
     278:	0f b6       	in	r0, 0x3f	; 63
     27a:	0f 92       	push	r0
     27c:	11 24       	eor	r1, r1
     27e:	0b b6       	in	r0, 0x3b	; 59
     280:	0f 92       	push	r0
     282:	2f 93       	push	r18
     284:	3f 93       	push	r19
     286:	4f 93       	push	r20
     288:	5f 93       	push	r21
     28a:	6f 93       	push	r22
     28c:	7f 93       	push	r23
     28e:	8f 93       	push	r24
     290:	9f 93       	push	r25
     292:	af 93       	push	r26
     294:	bf 93       	push	r27
     296:	ef 93       	push	r30
     298:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     29a:	e0 df       	rcall	.-64     	; 0x25c <CAN_int_vect>
     29c:	ff 91       	pop	r31
     29e:	ef 91       	pop	r30
     2a0:	bf 91       	pop	r27
     2a2:	af 91       	pop	r26
     2a4:	9f 91       	pop	r25
     2a6:	8f 91       	pop	r24
     2a8:	7f 91       	pop	r23
     2aa:	6f 91       	pop	r22
     2ac:	5f 91       	pop	r21
     2ae:	4f 91       	pop	r20
     2b0:	3f 91       	pop	r19
     2b2:	2f 91       	pop	r18
     2b4:	0f 90       	pop	r0
     2b6:	0b be       	out	0x3b, r0	; 59
     2b8:	0f 90       	pop	r0
     2ba:	0f be       	out	0x3f, r0	; 63
     2bc:	0f 90       	pop	r0
     2be:	1f 90       	pop	r1
     2c0:	18 95       	reti

000002c2 <ADC_init>:
	while(!ADC_ready);
	ADC_ready = 0;
	uint16_t data = ADCL | ADCH << 8;

	return data;
}
     2c2:	80 98       	cbi	0x10, 0	; 16
     2c4:	ea e7       	ldi	r30, 0x7A	; 122
     2c6:	f0 e0       	ldi	r31, 0x00	; 0
     2c8:	80 81       	ld	r24, Z
     2ca:	80 68       	ori	r24, 0x80	; 128
     2cc:	80 83       	st	Z, r24
     2ce:	80 81       	ld	r24, Z
     2d0:	84 60       	ori	r24, 0x04	; 4
     2d2:	80 83       	st	Z, r24
     2d4:	80 81       	ld	r24, Z
     2d6:	82 60       	ori	r24, 0x02	; 2
     2d8:	80 83       	st	Z, r24
     2da:	80 81       	ld	r24, Z
     2dc:	81 60       	ori	r24, 0x01	; 1
     2de:	80 83       	st	Z, r24
     2e0:	80 81       	ld	r24, Z
     2e2:	88 60       	ori	r24, 0x08	; 8
     2e4:	80 83       	st	Z, r24
     2e6:	08 95       	ret

000002e8 <__vector_29>:



ISR(ADC_vect){
     2e8:	1f 92       	push	r1
     2ea:	0f 92       	push	r0
     2ec:	0f b6       	in	r0, 0x3f	; 63
     2ee:	0f 92       	push	r0
     2f0:	11 24       	eor	r1, r1
     2f2:	8f 93       	push	r24
     2f4:	9f 93       	push	r25
	ADC_ready = 1;
     2f6:	81 e0       	ldi	r24, 0x01	; 1
     2f8:	90 e0       	ldi	r25, 0x00	; 0
     2fa:	90 93 7f 02 	sts	0x027F, r25
     2fe:	80 93 7e 02 	sts	0x027E, r24
	//wake up the CPU
}
     302:	9f 91       	pop	r25
     304:	8f 91       	pop	r24
     306:	0f 90       	pop	r0
     308:	0f be       	out	0x3f, r0	; 63
     30a:	0f 90       	pop	r0
     30c:	1f 90       	pop	r1
     30e:	18 95       	reti

00000310 <DAC_init>:
#include <avr/io.h>
#include "bit_functions.h"
#include <avr/interrupt.h>

void DAC_init(void){
	sei();
     310:	78 94       	sei
	TWI_Master_Initialise();
     312:	da d1       	rcall	.+948    	; 0x6c8 <TWI_Master_Initialise>
	cli();
     314:	f8 94       	cli
	//set_bit(TWSR, TWPS1); 
	//set_bit(TWSR, TWPS0);
	
	
	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     316:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     318:	51 9a       	sbi	0x0a, 1	; 10
     31a:	08 95       	ret

0000031c <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     31c:	cf 93       	push	r28
     31e:	df 93       	push	r29
     320:	00 d0       	rcall	.+0      	; 0x322 <DAC_send_data+0x6>
     322:	cd b7       	in	r28, 0x3d	; 61
     324:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	
	uint8_t address = 0b01010000; //8 bits slave address - OUT0
	uint8_t command = 0b00000000;		  //command choose DAC0
	
	uint8_t msg[3] = {address, command, data};
     326:	90 e5       	ldi	r25, 0x50	; 80
     328:	99 83       	std	Y+1, r25	; 0x01
     32a:	1a 82       	std	Y+2, r1	; 0x02
     32c:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3);
     32e:	63 e0       	ldi	r22, 0x03	; 3
     330:	ce 01       	movw	r24, r28
     332:	01 96       	adiw	r24, 0x01	; 1
     334:	d3 d1       	rcall	.+934    	; 0x6dc <TWI_Start_Transceiver_With_Data>
}
     336:	0f 90       	pop	r0
     338:	0f 90       	pop	r0
     33a:	0f 90       	pop	r0
     33c:	df 91       	pop	r29
     33e:	cf 91       	pop	r28
     340:	08 95       	ret

00000342 <motor_set_dir>:
	motor_set_dir();
	DAC_send_data(motor_input);
}

void motor_set_dir(void){
	if (dir == LEFT){
     342:	80 91 80 02 	lds	r24, 0x0280
     346:	81 30       	cpi	r24, 0x01	; 1
     348:	31 f4       	brne	.+12     	; 0x356 <motor_set_dir+0x14>
		clr_bit(PORTH, PH1);
     34a:	e2 e0       	ldi	r30, 0x02	; 2
     34c:	f1 e0       	ldi	r31, 0x01	; 1
     34e:	80 81       	ld	r24, Z
     350:	8d 7f       	andi	r24, 0xFD	; 253
     352:	80 83       	st	Z, r24
     354:	08 95       	ret
	}
	else{
		set_bit(PORTH, PH1);
     356:	e2 e0       	ldi	r30, 0x02	; 2
     358:	f1 e0       	ldi	r31, 0x01	; 1
     35a:	80 81       	ld	r24, Z
     35c:	82 60       	ori	r24, 0x02	; 2
     35e:	80 83       	st	Z, r24
     360:	08 95       	ret

00000362 <motor_drive>:

}


//Get joystick input 0-130: Left, 135-255: Right
void motor_drive(int motor_input){
     362:	cf 93       	push	r28
     364:	c8 2f       	mov	r28, r24
	motor_set_dir();
     366:	ed df       	rcall	.-38     	; 0x342 <motor_set_dir>
	DAC_send_data(motor_input);
     368:	8c 2f       	mov	r24, r28
     36a:	d8 df       	rcall	.-80     	; 0x31c <DAC_send_data>
}
     36c:	cf 91       	pop	r28
     36e:	08 95       	ret

00000370 <motor_reset_encoder>:
		set_bit(PORTH, PH1);
	}
}

void motor_reset_encoder(void){
	clr_bit(PORTH, PH6);
     370:	e2 e0       	ldi	r30, 0x02	; 2
     372:	f1 e0       	ldi	r31, 0x01	; 1
     374:	80 81       	ld	r24, Z
     376:	8f 7b       	andi	r24, 0xBF	; 191
     378:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     37a:	2f ef       	ldi	r18, 0xFF	; 255
     37c:	8a e6       	ldi	r24, 0x6A	; 106
     37e:	93 e0       	ldi	r25, 0x03	; 3
     380:	21 50       	subi	r18, 0x01	; 1
     382:	80 40       	sbci	r24, 0x00	; 0
     384:	90 40       	sbci	r25, 0x00	; 0
     386:	e1 f7       	brne	.-8      	; 0x380 <motor_reset_encoder+0x10>
     388:	00 c0       	rjmp	.+0      	; 0x38a <motor_reset_encoder+0x1a>
     38a:	00 00       	nop
	_delay_ms(70);	
	set_bit(PORTH, PH6);
     38c:	80 81       	ld	r24, Z
     38e:	80 64       	ori	r24, 0x40	; 64
     390:	80 83       	st	Z, r24
     392:	08 95       	ret

00000394 <motor_read_encoder>:
	//Reset
}

int16_t motor_read_encoder(void){
	clr_bit(PORTH, PH5);		//!OE low
     394:	e2 e0       	ldi	r30, 0x02	; 2
     396:	f1 e0       	ldi	r31, 0x01	; 1
     398:	80 81       	ld	r24, Z
     39a:	8f 7d       	andi	r24, 0xDF	; 223
     39c:	80 83       	st	Z, r24
	clr_bit(PORTH, PH3);		//SEL low
     39e:	80 81       	ld	r24, Z
     3a0:	87 7f       	andi	r24, 0xF7	; 247
     3a2:	80 83       	st	Z, r24
     3a4:	2f ef       	ldi	r18, 0xFF	; 255
     3a6:	89 ef       	ldi	r24, 0xF9	; 249
     3a8:	90 e0       	ldi	r25, 0x00	; 0
     3aa:	21 50       	subi	r18, 0x01	; 1
     3ac:	80 40       	sbci	r24, 0x00	; 0
     3ae:	90 40       	sbci	r25, 0x00	; 0
     3b0:	e1 f7       	brne	.-8      	; 0x3aa <motor_read_encoder+0x16>
     3b2:	00 c0       	rjmp	.+0      	; 0x3b4 <motor_read_encoder+0x20>
     3b4:	00 00       	nop
	_delay_ms(20); 
	int16_t data = PINK << 8;	//Read MSB
     3b6:	60 91 06 01 	lds	r22, 0x0106
     3ba:	70 e0       	ldi	r23, 0x00	; 0
     3bc:	76 2f       	mov	r23, r22
     3be:	66 27       	eor	r22, r22
	set_bit(PORTH, PH3);		//SEL high
     3c0:	80 81       	ld	r24, Z
     3c2:	88 60       	ori	r24, 0x08	; 8
     3c4:	80 83       	st	Z, r24
     3c6:	2f ef       	ldi	r18, 0xFF	; 255
     3c8:	89 ef       	ldi	r24, 0xF9	; 249
     3ca:	90 e0       	ldi	r25, 0x00	; 0
     3cc:	21 50       	subi	r18, 0x01	; 1
     3ce:	80 40       	sbci	r24, 0x00	; 0
     3d0:	90 40       	sbci	r25, 0x00	; 0
     3d2:	e1 f7       	brne	.-8      	; 0x3cc <motor_read_encoder+0x38>
     3d4:	00 c0       	rjmp	.+0      	; 0x3d6 <motor_read_encoder+0x42>
     3d6:	00 00       	nop
	_delay_ms(20);
	
	//printf("K = %d\n", PINK);
	data = PINK | data;
     3d8:	80 91 06 01 	lds	r24, 0x0106
	//motor_reset_encoder();
	set_bit(PORTH, PH5);		//!OE high
     3dc:	90 81       	ld	r25, Z
     3de:	90 62       	ori	r25, 0x20	; 32
     3e0:	90 83       	st	Z, r25
	int16_t data = PINK << 8;	//Read MSB
	set_bit(PORTH, PH3);		//SEL high
	_delay_ms(20);
	
	//printf("K = %d\n", PINK);
	data = PINK | data;
     3e2:	68 2b       	or	r22, r24
	//motor_reset_encoder();
	set_bit(PORTH, PH5);		//!OE high
	
	return data*(-0.027);
     3e4:	88 27       	eor	r24, r24
     3e6:	77 fd       	sbrc	r23, 7
     3e8:	80 95       	com	r24
     3ea:	98 2f       	mov	r25, r24
     3ec:	b8 d2       	rcall	.+1392   	; 0x95e <__floatsisf>
     3ee:	2b e1       	ldi	r18, 0x1B	; 27
     3f0:	3f e2       	ldi	r19, 0x2F	; 47
     3f2:	4d ed       	ldi	r20, 0xDD	; 221
     3f4:	5c eb       	ldi	r21, 0xBC	; 188
     3f6:	67 d3       	rcall	.+1742   	; 0xac6 <__mulsf3>
     3f8:	7f d2       	rcall	.+1278   	; 0x8f8 <__fixsfsi>
}
     3fa:	cb 01       	movw	r24, r22
     3fc:	08 95       	ret

000003fe <motor_calibration>:


void motor_calibration(void){
	
	//drive to left corner
	dir = LEFT;
     3fe:	81 e0       	ldi	r24, 0x01	; 1
     400:	80 93 80 02 	sts	0x0280, r24
	motor_drive(180);
     404:	84 eb       	ldi	r24, 0xB4	; 180
     406:	90 e0       	ldi	r25, 0x00	; 0
     408:	ac df       	rcall	.-168    	; 0x362 <motor_drive>
     40a:	2f ef       	ldi	r18, 0xFF	; 255
     40c:	89 e6       	ldi	r24, 0x69	; 105
     40e:	98 e1       	ldi	r25, 0x18	; 24
     410:	21 50       	subi	r18, 0x01	; 1
     412:	80 40       	sbci	r24, 0x00	; 0
     414:	90 40       	sbci	r25, 0x00	; 0
     416:	e1 f7       	brne	.-8      	; 0x410 <motor_calibration+0x12>
     418:	00 c0       	rjmp	.+0      	; 0x41a <motor_calibration+0x1c>
     41a:	00 00       	nop
	_delay_ms(500);
	
	//choose zero-position
	motor_reset_encoder();
     41c:	a9 df       	rcall	.-174    	; 0x370 <motor_reset_encoder>
	printf("encoder value %d\n", motor_read_encoder());
     41e:	ba df       	rcall	.-140    	; 0x394 <motor_read_encoder>
     420:	9f 93       	push	r25
     422:	8f 93       	push	r24
     424:	8a e5       	ldi	r24, 0x5A	; 90
     426:	92 e0       	ldi	r25, 0x02	; 2
     428:	9f 93       	push	r25
     42a:	8f 93       	push	r24
     42c:	ff d3       	rcall	.+2046   	; 0xc2c <printf>
	
	dir = RIGHT;
     42e:	10 92 80 02 	sts	0x0280, r1
	motor_drive(180);
     432:	84 eb       	ldi	r24, 0xB4	; 180
     434:	90 e0       	ldi	r25, 0x00	; 0
     436:	95 df       	rcall	.-214    	; 0x362 <motor_drive>
     438:	2f ef       	ldi	r18, 0xFF	; 255
     43a:	89 e6       	ldi	r24, 0x69	; 105
     43c:	98 e1       	ldi	r25, 0x18	; 24
     43e:	21 50       	subi	r18, 0x01	; 1
     440:	80 40       	sbci	r24, 0x00	; 0
     442:	90 40       	sbci	r25, 0x00	; 0
     444:	e1 f7       	brne	.-8      	; 0x43e <motor_calibration+0x40>
     446:	00 c0       	rjmp	.+0      	; 0x448 <motor_calibration+0x4a>
     448:	00 00       	nop
	_delay_ms(500);
	right_pos = motor_read_encoder();
     44a:	a4 df       	rcall	.-184    	; 0x394 <motor_read_encoder>
     44c:	90 93 82 02 	sts	0x0282, r25
     450:	80 93 81 02 	sts	0x0281, r24
	motor_drive(STOP);
     454:	80 e0       	ldi	r24, 0x00	; 0
     456:	90 e0       	ldi	r25, 0x00	; 0
     458:	84 df       	rcall	.-248    	; 0x362 <motor_drive>
	printf("top %d\n", right_pos);
     45a:	80 91 82 02 	lds	r24, 0x0282
     45e:	8f 93       	push	r24
     460:	80 91 81 02 	lds	r24, 0x0281
     464:	8f 93       	push	r24
     466:	8c e6       	ldi	r24, 0x6C	; 108
     468:	92 e0       	ldi	r25, 0x02	; 2
     46a:	9f 93       	push	r25
     46c:	8f 93       	push	r24
     46e:	de d3       	rcall	.+1980   	; 0xc2c <printf>
     470:	8d b7       	in	r24, 0x3d	; 61
     472:	9e b7       	in	r25, 0x3e	; 62
     474:	08 96       	adiw	r24, 0x08	; 8
     476:	0f b6       	in	r0, 0x3f	; 63
     478:	f8 94       	cli
     47a:	9e bf       	out	0x3e, r25	; 62
     47c:	0f be       	out	0x3f, r0	; 63
     47e:	8d bf       	out	0x3d, r24	; 61
     480:	08 95       	ret

00000482 <motor_init>:
int prev_error = 0; 

 

void motor_init(void){
	DAC_init();
     482:	46 df       	rcall	.-372    	; 0x310 <DAC_init>
	//declare output pins
	set_bit(DDRH, PH4);				//EN as output
     484:	e1 e0       	ldi	r30, 0x01	; 1
     486:	f1 e0       	ldi	r31, 0x01	; 1
     488:	80 81       	ld	r24, Z
     48a:	80 61       	ori	r24, 0x10	; 16
     48c:	80 83       	st	Z, r24
	//enable motor
	set_bit(PORTH, PH4);
     48e:	a2 e0       	ldi	r26, 0x02	; 2
     490:	b1 e0       	ldi	r27, 0x01	; 1
     492:	8c 91       	ld	r24, X
     494:	80 61       	ori	r24, 0x10	; 16
     496:	8c 93       	st	X, r24
	set_bit(DDRH, PH1);				//DIR as output
     498:	80 81       	ld	r24, Z
     49a:	82 60       	ori	r24, 0x02	; 2
     49c:	80 83       	st	Z, r24
	set_bit(DDRH, PH5);				//!OE as output
     49e:	80 81       	ld	r24, Z
     4a0:	80 62       	ori	r24, 0x20	; 32
     4a2:	80 83       	st	Z, r24
	set_bit(DDRH, PH3);				//SEL as output
     4a4:	80 81       	ld	r24, Z
     4a6:	88 60       	ori	r24, 0x08	; 8
     4a8:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//!RST as output
     4aa:	80 81       	ld	r24, Z
     4ac:	80 64       	ori	r24, 0x40	; 64
     4ae:	80 83       	st	Z, r24
	
	set_bit(PORTH, PH5);			//Output enables
     4b0:	8c 91       	ld	r24, X
     4b2:	80 62       	ori	r24, 0x20	; 32
     4b4:	8c 93       	st	X, r24
	set_bit(PORTH, PH6);			//set restart to pin
     4b6:	8c 91       	ld	r24, X
     4b8:	80 64       	ori	r24, 0x40	; 64
     4ba:	8c 93       	st	X, r24
	
	
	
	DDRK = 0x00;
     4bc:	10 92 07 01 	sts	0x0107, r1
	motor_reset_encoder();
     4c0:	57 df       	rcall	.-338    	; 0x370 <motor_reset_encoder>
	
	sei();
     4c2:	78 94       	sei
	motor_calibration();
     4c4:	9c df       	rcall	.-200    	; 0x3fe <motor_calibration>
	cli();
     4c6:	f8 94       	cli
		
	//Set timer/counter0 interrupt
	//Normal mode
	clr_bit(TCCR3A, WGM31);
     4c8:	e0 e9       	ldi	r30, 0x90	; 144
     4ca:	f0 e0       	ldi	r31, 0x00	; 0
     4cc:	80 81       	ld	r24, Z
     4ce:	8d 7f       	andi	r24, 0xFD	; 253
     4d0:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     4d2:	80 81       	ld	r24, Z
     4d4:	8e 7f       	andi	r24, 0xFE	; 254
     4d6:	80 83       	st	Z, r24
	
	//Prescaler Fosc/8
	set_bit(TCCR3B, CS31);
     4d8:	e1 e9       	ldi	r30, 0x91	; 145
     4da:	f0 e0       	ldi	r31, 0x00	; 0
     4dc:	80 81       	ld	r24, Z
     4de:	82 60       	ori	r24, 0x02	; 2
     4e0:	80 83       	st	Z, r24
	
	
	
	
	//Interrupt enable overflow
	set_bit(TIMSK3, TOIE3);
     4e2:	e1 e7       	ldi	r30, 0x71	; 113
     4e4:	f0 e0       	ldi	r31, 0x00	; 0
     4e6:	80 81       	ld	r24, Z
     4e8:	81 60       	ori	r24, 0x01	; 1
     4ea:	80 83       	st	Z, r24
     4ec:	08 95       	ret

000004ee <servo_init>:
#include "driver_servo.h"
#include <stdio.h>
#include <avr/io.h>
#include "driver_uart.h"
void servo_init(void){
	pwm_init();
     4ee:	91 d0       	rcall	.+290    	; 0x612 <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     4f0:	66 ea       	ldi	r22, 0xA6	; 166
     4f2:	7b e9       	ldi	r23, 0x9B	; 155
     4f4:	84 ec       	ldi	r24, 0xC4	; 196
     4f6:	9a e3       	ldi	r25, 0x3A	; 58
     4f8:	b3 c0       	rjmp	.+358    	; 0x660 <pwm_set_pulse_width>
     4fa:	08 95       	ret

000004fc <solenoid_init>:
#include <util/delay.h>


void solenoid_init(void){
	//Set solenoidpin(A1 == PF1) to output
	set_bit(DDRF, PF1);
     4fc:	81 9a       	sbi	0x10, 1	; 16
	set_bit(PORTF, PF1);
     4fe:	89 9a       	sbi	0x11, 1	; 17
     500:	08 95       	ret

00000502 <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while(!( UCSR0A & (1<<UDRE0)) );
     502:	e0 ec       	ldi	r30, 0xC0	; 192
     504:	f0 e0       	ldi	r31, 0x00	; 0
     506:	90 81       	ld	r25, Z
     508:	95 ff       	sbrs	r25, 5
     50a:	fd cf       	rjmp	.-6      	; 0x506 <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     50c:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     510:	80 e0       	ldi	r24, 0x00	; 0
     512:	90 e0       	ldi	r25, 0x00	; 0
     514:	08 95       	ret

00000516 <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     516:	e0 ec       	ldi	r30, 0xC0	; 192
     518:	f0 e0       	ldi	r31, 0x00	; 0
     51a:	80 81       	ld	r24, Z
     51c:	88 23       	and	r24, r24
     51e:	ec f7       	brge	.-6      	; 0x51a <UART_receive+0x4>
 
	//Get and return received data from buffer
 
	return UDR0;
     520:	80 91 c6 00 	lds	r24, 0x00C6
}
     524:	08 95       	ret

00000526 <UART_init>:

int UART_init(unsigned int ubrr){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     526:	80 93 c4 00 	sts	0x00C4, r24

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     52a:	88 e1       	ldi	r24, 0x18	; 24
     52c:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     530:	6b e8       	ldi	r22, 0x8B	; 139
     532:	72 e0       	ldi	r23, 0x02	; 2
     534:	81 e8       	ldi	r24, 0x81	; 129
     536:	92 e0       	ldi	r25, 0x02	; 2
     538:	2f d3       	rcall	.+1630   	; 0xb98 <fdevopen>
     53a:	90 93 84 02 	sts	0x0284, r25
     53e:	80 93 83 02 	sts	0x0283, r24
	
	
	return 0; 
}
     542:	80 e0       	ldi	r24, 0x00	; 0
     544:	90 e0       	ldi	r25, 0x00	; 0
     546:	08 95       	ret

00000548 <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		//send same data two times
	SPI_deactivate_SS();	
	return status;
}
     548:	51 d0       	rcall	.+162    	; 0x5ec <SPI_activate_SS>
     54a:	80 ec       	ldi	r24, 0xC0	; 192
     54c:	49 d0       	rcall	.+146    	; 0x5e0 <SPI_read_write>
     54e:	50 c0       	rjmp	.+160    	; 0x5f0 <SPI_deactivate_SS>
     550:	08 95       	ret

00000552 <MCP2515_read>:
     552:	cf 93       	push	r28
     554:	c8 2f       	mov	r28, r24
     556:	4a d0       	rcall	.+148    	; 0x5ec <SPI_activate_SS>
     558:	83 e0       	ldi	r24, 0x03	; 3
     55a:	42 d0       	rcall	.+132    	; 0x5e0 <SPI_read_write>
     55c:	8c 2f       	mov	r24, r28
     55e:	40 d0       	rcall	.+128    	; 0x5e0 <SPI_read_write>
     560:	80 e0       	ldi	r24, 0x00	; 0
     562:	3e d0       	rcall	.+124    	; 0x5e0 <SPI_read_write>
     564:	c8 2f       	mov	r28, r24
     566:	44 d0       	rcall	.+136    	; 0x5f0 <SPI_deactivate_SS>
     568:	8c 2f       	mov	r24, r28
     56a:	cf 91       	pop	r28
     56c:	08 95       	ret

0000056e <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     56e:	1f 93       	push	r17
     570:	cf 93       	push	r28
     572:	df 93       	push	r29
     574:	18 2f       	mov	r17, r24
     576:	d6 2f       	mov	r29, r22
     578:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     57a:	38 d0       	rcall	.+112    	; 0x5ec <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     57c:	85 e0       	ldi	r24, 0x05	; 5
     57e:	30 d0       	rcall	.+96     	; 0x5e0 <SPI_read_write>
	SPI_read_write(address);
     580:	81 2f       	mov	r24, r17
     582:	2e d0       	rcall	.+92     	; 0x5e0 <SPI_read_write>
	SPI_read_write(mask_byte);
     584:	8d 2f       	mov	r24, r29
     586:	2c d0       	rcall	.+88     	; 0x5e0 <SPI_read_write>
	SPI_read_write(data_byte);
     588:	8c 2f       	mov	r24, r28
     58a:	2a d0       	rcall	.+84     	; 0x5e0 <SPI_read_write>
	SPI_deactivate_SS();
     58c:	31 d0       	rcall	.+98     	; 0x5f0 <SPI_deactivate_SS>
     58e:	df 91       	pop	r29
     590:	cf 91       	pop	r28
     592:	1f 91       	pop	r17
     594:	08 95       	ret

00000596 <main>:
int flag = 0;

int main(void)
{
	
	cli();
     596:	f8 94       	cli
	UART_init(MYUBRR);
     598:	87 e6       	ldi	r24, 0x67	; 103
     59a:	90 e0       	ldi	r25, 0x00	; 0
     59c:	c4 df       	rcall	.-120    	; 0x526 <UART_init>
	CAN_init();
     59e:	14 de       	rcall	.-984    	; 0x1c8 <CAN_init>
	servo_init();
     5a0:	a6 df       	rcall	.-180    	; 0x4ee <servo_init>
	ADC_init();
     5a2:	8f de       	rcall	.-738    	; 0x2c2 <ADC_init>
	motor_init();
     5a4:	6e df       	rcall	.-292    	; 0x482 <motor_init>
	solenoid_init();
     5a6:	aa df       	rcall	.-172    	; 0x4fc <solenoid_init>
	sei();			//global interrupt enable
     5a8:	78 94       	sei
     5aa:	8f e9       	ldi	r24, 0x9F	; 159
     5ac:	9f e0       	ldi	r25, 0x0F	; 15
     5ae:	01 97       	sbiw	r24, 0x01	; 1
     5b0:	f1 f7       	brne	.-4      	; 0x5ae <main+0x18>
     5b2:	00 c0       	rjmp	.+0      	; 0x5b4 <main+0x1e>
     5b4:	00 00       	nop
     5b6:	f9 cf       	rjmp	.-14     	; 0x5aa <main+0x14>

000005b8 <__vector_35>:
		
	}
	return 0;
}

ISR(TIMER3_OVF_vect){
     5b8:	1f 92       	push	r1
     5ba:	0f 92       	push	r0
     5bc:	0f b6       	in	r0, 0x3f	; 63
     5be:	0f 92       	push	r0
     5c0:	11 24       	eor	r1, r1
     5c2:	8f 93       	push	r24
     5c4:	9f 93       	push	r25

	flag = 1;
     5c6:	81 e0       	ldi	r24, 0x01	; 1
     5c8:	90 e0       	ldi	r25, 0x00	; 0
     5ca:	90 93 75 02 	sts	0x0275, r25
     5ce:	80 93 74 02 	sts	0x0274, r24
     5d2:	9f 91       	pop	r25
     5d4:	8f 91       	pop	r24
     5d6:	0f 90       	pop	r0
     5d8:	0f be       	out	0x3f, r0	; 63
     5da:	0f 90       	pop	r0
     5dc:	1f 90       	pop	r1
     5de:	18 95       	reti

000005e0 <SPI_read_write>:

}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     5e0:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     5e2:	0d b4       	in	r0, 0x2d	; 45
     5e4:	07 fe       	sbrs	r0, 7
     5e6:	fd cf       	rjmp	.-6      	; 0x5e2 <SPI_read_write+0x2>
	
	return SPDR;
     5e8:	8e b5       	in	r24, 0x2e	; 46
}
     5ea:	08 95       	ret

000005ec <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     5ec:	2f 98       	cbi	0x05, 7	; 5
     5ee:	08 95       	ret

000005f0 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     5f0:	2f 9a       	sbi	0x05, 7	; 5
     5f2:	08 95       	ret

000005f4 <SPI_init>:
	
	//Data order MSB transmitted first
	//clr_bit(SPCR, DORD);
	
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     5f4:	8c b5       	in	r24, 0x2c	; 44
     5f6:	80 61       	ori	r24, 0x10	; 16
     5f8:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     5fa:	8c b5       	in	r24, 0x2c	; 44
     5fc:	81 60       	ori	r24, 0x01	; 1
     5fe:	8c bd       	out	0x2c, r24	; 44
	
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     600:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     602:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     604:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     606:	20 9a       	sbi	0x04, 0	; 4


	//SPI enable
	set_bit(SPCR, SPE);
     608:	8c b5       	in	r24, 0x2c	; 44
     60a:	80 64       	ori	r24, 0x40	; 64
     60c:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     60e:	f0 cf       	rjmp	.-32     	; 0x5f0 <SPI_deactivate_SS>
     610:	08 95       	ret

00000612 <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     612:	e0 e8       	ldi	r30, 0x80	; 128
     614:	f0 e0       	ldi	r31, 0x00	; 0
     616:	80 81       	ld	r24, Z
     618:	80 68       	ori	r24, 0x80	; 128
     61a:	80 83       	st	Z, r24
     61c:	80 81       	ld	r24, Z
     61e:	8f 7b       	andi	r24, 0xBF	; 191
     620:	80 83       	st	Z, r24
     622:	80 81       	ld	r24, Z
     624:	82 60       	ori	r24, 0x02	; 2
     626:	80 83       	st	Z, r24
     628:	80 81       	ld	r24, Z
     62a:	8e 7f       	andi	r24, 0xFE	; 254
     62c:	80 83       	st	Z, r24
     62e:	e1 e8       	ldi	r30, 0x81	; 129
     630:	f0 e0       	ldi	r31, 0x00	; 0
     632:	80 81       	ld	r24, Z
     634:	88 60       	ori	r24, 0x08	; 8
     636:	80 83       	st	Z, r24
     638:	80 81       	ld	r24, Z
     63a:	80 61       	ori	r24, 0x10	; 16
     63c:	80 83       	st	Z, r24
     63e:	80 81       	ld	r24, Z
     640:	84 60       	ori	r24, 0x04	; 4
     642:	80 83       	st	Z, r24
     644:	80 81       	ld	r24, Z
     646:	8d 7f       	andi	r24, 0xFD	; 253
     648:	80 83       	st	Z, r24
     64a:	80 81       	ld	r24, Z
     64c:	8e 7f       	andi	r24, 0xFE	; 254
     64e:	80 83       	st	Z, r24
     650:	25 9a       	sbi	0x04, 5	; 4
     652:	81 ee       	ldi	r24, 0xE1	; 225
     654:	94 e0       	ldi	r25, 0x04	; 4
     656:	90 93 87 00 	sts	0x0087, r25
     65a:	80 93 86 00 	sts	0x0086, r24
     65e:	08 95       	ret

00000660 <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     660:	cf 92       	push	r12
     662:	df 92       	push	r13
     664:	ef 92       	push	r14
     666:	ff 92       	push	r15
     668:	cf 93       	push	r28
     66a:	6b 01       	movw	r12, r22
     66c:	7c 01       	movw	r14, r24
	cli();
     66e:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     670:	c1 e0       	ldi	r28, 0x01	; 1
     672:	2a ef       	ldi	r18, 0xFA	; 250
     674:	3d ee       	ldi	r19, 0xED	; 237
     676:	4b e6       	ldi	r20, 0x6B	; 107
     678:	5a e3       	ldi	r21, 0x3A	; 58
     67a:	21 d2       	rcall	.+1090   	; 0xabe <__gesf2>
     67c:	18 16       	cp	r1, r24
     67e:	0c f0       	brlt	.+2      	; 0x682 <pwm_set_pulse_width+0x22>
     680:	c0 e0       	ldi	r28, 0x00	; 0
     682:	cc 23       	and	r28, r28
     684:	d1 f0       	breq	.+52     	; 0x6ba <pwm_set_pulse_width+0x5a>
     686:	27 e2       	ldi	r18, 0x27	; 39
     688:	30 ea       	ldi	r19, 0xA0	; 160
     68a:	49 e0       	ldi	r20, 0x09	; 9
     68c:	5b e3       	ldi	r21, 0x3B	; 59
     68e:	c7 01       	movw	r24, r14
     690:	b6 01       	movw	r22, r12
     692:	2e d1       	rcall	.+604    	; 0x8f0 <__cmpsf2>
     694:	88 23       	and	r24, r24
     696:	8c f4       	brge	.+34     	; 0x6ba <pwm_set_pulse_width+0x5a>
		
		uint16_t pulse = PWM_FREQ*sec -0.5;
     698:	20 e0       	ldi	r18, 0x00	; 0
     69a:	34 e2       	ldi	r19, 0x24	; 36
     69c:	44 e7       	ldi	r20, 0x74	; 116
     69e:	57 e4       	ldi	r21, 0x47	; 71
     6a0:	c7 01       	movw	r24, r14
     6a2:	b6 01       	movw	r22, r12
     6a4:	10 d2       	rcall	.+1056   	; 0xac6 <__mulsf3>
     6a6:	20 e0       	ldi	r18, 0x00	; 0
     6a8:	30 e0       	ldi	r19, 0x00	; 0
     6aa:	40 e0       	ldi	r20, 0x00	; 0
     6ac:	5f e3       	ldi	r21, 0x3F	; 63
     6ae:	bb d0       	rcall	.+374    	; 0x826 <__subsf3>
     6b0:	28 d1       	rcall	.+592    	; 0x902 <__fixunssfsi>
		OCR1A = pulse;
     6b2:	70 93 89 00 	sts	0x0089, r23
     6b6:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
     6ba:	78 94       	sei
}
     6bc:	cf 91       	pop	r28
     6be:	ff 90       	pop	r15
     6c0:	ef 90       	pop	r14
     6c2:	df 90       	pop	r13
     6c4:	cf 90       	pop	r12
     6c6:	08 95       	ret

000006c8 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     6c8:	8c e0       	ldi	r24, 0x0C	; 12
     6ca:	80 93 b8 00 	sts	0x00B8, r24
     6ce:	8f ef       	ldi	r24, 0xFF	; 255
     6d0:	80 93 bb 00 	sts	0x00BB, r24
     6d4:	84 e0       	ldi	r24, 0x04	; 4
     6d6:	80 93 bc 00 	sts	0x00BC, r24
     6da:	08 95       	ret

000006dc <TWI_Start_Transceiver_With_Data>:
     6dc:	ec eb       	ldi	r30, 0xBC	; 188
     6de:	f0 e0       	ldi	r31, 0x00	; 0
     6e0:	20 81       	ld	r18, Z
     6e2:	20 fd       	sbrc	r18, 0
     6e4:	fd cf       	rjmp	.-6      	; 0x6e0 <TWI_Start_Transceiver_With_Data+0x4>
     6e6:	60 93 79 02 	sts	0x0279, r22
     6ea:	fc 01       	movw	r30, r24
     6ec:	20 81       	ld	r18, Z
     6ee:	20 93 7a 02 	sts	0x027A, r18
     6f2:	20 fd       	sbrc	r18, 0
     6f4:	0c c0       	rjmp	.+24     	; 0x70e <TWI_Start_Transceiver_With_Data+0x32>
     6f6:	62 30       	cpi	r22, 0x02	; 2
     6f8:	50 f0       	brcs	.+20     	; 0x70e <TWI_Start_Transceiver_With_Data+0x32>
     6fa:	dc 01       	movw	r26, r24
     6fc:	11 96       	adiw	r26, 0x01	; 1
     6fe:	eb e7       	ldi	r30, 0x7B	; 123
     700:	f2 e0       	ldi	r31, 0x02	; 2
     702:	81 e0       	ldi	r24, 0x01	; 1
     704:	9d 91       	ld	r25, X+
     706:	91 93       	st	Z+, r25
     708:	8f 5f       	subi	r24, 0xFF	; 255
     70a:	86 13       	cpse	r24, r22
     70c:	fb cf       	rjmp	.-10     	; 0x704 <TWI_Start_Transceiver_With_Data+0x28>
     70e:	10 92 78 02 	sts	0x0278, r1
     712:	88 ef       	ldi	r24, 0xF8	; 248
     714:	80 93 06 02 	sts	0x0206, r24
     718:	85 ea       	ldi	r24, 0xA5	; 165
     71a:	80 93 bc 00 	sts	0x00BC, r24
     71e:	08 95       	ret

00000720 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     720:	1f 92       	push	r1
     722:	0f 92       	push	r0
     724:	0f b6       	in	r0, 0x3f	; 63
     726:	0f 92       	push	r0
     728:	11 24       	eor	r1, r1
     72a:	0b b6       	in	r0, 0x3b	; 59
     72c:	0f 92       	push	r0
     72e:	2f 93       	push	r18
     730:	3f 93       	push	r19
     732:	8f 93       	push	r24
     734:	9f 93       	push	r25
     736:	af 93       	push	r26
     738:	bf 93       	push	r27
     73a:	ef 93       	push	r30
     73c:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     73e:	80 91 b9 00 	lds	r24, 0x00B9
     742:	90 e0       	ldi	r25, 0x00	; 0
     744:	fc 01       	movw	r30, r24
     746:	38 97       	sbiw	r30, 0x08	; 8
     748:	e1 35       	cpi	r30, 0x51	; 81
     74a:	f1 05       	cpc	r31, r1
     74c:	08 f0       	brcs	.+2      	; 0x750 <__vector_39+0x30>
     74e:	55 c0       	rjmp	.+170    	; 0x7fa <__vector_39+0xda>
     750:	ee 58       	subi	r30, 0x8E	; 142
     752:	ff 4f       	sbci	r31, 0xFF	; 255
     754:	1b c2       	rjmp	.+1078   	; 0xb8c <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     756:	10 92 77 02 	sts	0x0277, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     75a:	e0 91 77 02 	lds	r30, 0x0277
     75e:	80 91 79 02 	lds	r24, 0x0279
     762:	e8 17       	cp	r30, r24
     764:	70 f4       	brcc	.+28     	; 0x782 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     766:	81 e0       	ldi	r24, 0x01	; 1
     768:	8e 0f       	add	r24, r30
     76a:	80 93 77 02 	sts	0x0277, r24
     76e:	f0 e0       	ldi	r31, 0x00	; 0
     770:	e6 58       	subi	r30, 0x86	; 134
     772:	fd 4f       	sbci	r31, 0xFD	; 253
     774:	80 81       	ld	r24, Z
     776:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     77a:	85 e8       	ldi	r24, 0x85	; 133
     77c:	80 93 bc 00 	sts	0x00BC, r24
     780:	43 c0       	rjmp	.+134    	; 0x808 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     782:	80 91 78 02 	lds	r24, 0x0278
     786:	81 60       	ori	r24, 0x01	; 1
     788:	80 93 78 02 	sts	0x0278, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     78c:	84 e9       	ldi	r24, 0x94	; 148
     78e:	80 93 bc 00 	sts	0x00BC, r24
     792:	3a c0       	rjmp	.+116    	; 0x808 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     794:	e0 91 77 02 	lds	r30, 0x0277
     798:	81 e0       	ldi	r24, 0x01	; 1
     79a:	8e 0f       	add	r24, r30
     79c:	80 93 77 02 	sts	0x0277, r24
     7a0:	80 91 bb 00 	lds	r24, 0x00BB
     7a4:	f0 e0       	ldi	r31, 0x00	; 0
     7a6:	e6 58       	subi	r30, 0x86	; 134
     7a8:	fd 4f       	sbci	r31, 0xFD	; 253
     7aa:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     7ac:	20 91 77 02 	lds	r18, 0x0277
     7b0:	30 e0       	ldi	r19, 0x00	; 0
     7b2:	80 91 79 02 	lds	r24, 0x0279
     7b6:	90 e0       	ldi	r25, 0x00	; 0
     7b8:	01 97       	sbiw	r24, 0x01	; 1
     7ba:	28 17       	cp	r18, r24
     7bc:	39 07       	cpc	r19, r25
     7be:	24 f4       	brge	.+8      	; 0x7c8 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7c0:	85 ec       	ldi	r24, 0xC5	; 197
     7c2:	80 93 bc 00 	sts	0x00BC, r24
     7c6:	20 c0       	rjmp	.+64     	; 0x808 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7c8:	85 e8       	ldi	r24, 0x85	; 133
     7ca:	80 93 bc 00 	sts	0x00BC, r24
     7ce:	1c c0       	rjmp	.+56     	; 0x808 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     7d0:	80 91 bb 00 	lds	r24, 0x00BB
     7d4:	e0 91 77 02 	lds	r30, 0x0277
     7d8:	f0 e0       	ldi	r31, 0x00	; 0
     7da:	e6 58       	subi	r30, 0x86	; 134
     7dc:	fd 4f       	sbci	r31, 0xFD	; 253
     7de:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     7e0:	80 91 78 02 	lds	r24, 0x0278
     7e4:	81 60       	ori	r24, 0x01	; 1
     7e6:	80 93 78 02 	sts	0x0278, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7ea:	84 e9       	ldi	r24, 0x94	; 148
     7ec:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     7f0:	0b c0       	rjmp	.+22     	; 0x808 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7f2:	85 ea       	ldi	r24, 0xA5	; 165
     7f4:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     7f8:	07 c0       	rjmp	.+14     	; 0x808 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     7fa:	80 91 b9 00 	lds	r24, 0x00B9
     7fe:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     802:	84 e0       	ldi	r24, 0x04	; 4
     804:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     808:	ff 91       	pop	r31
     80a:	ef 91       	pop	r30
     80c:	bf 91       	pop	r27
     80e:	af 91       	pop	r26
     810:	9f 91       	pop	r25
     812:	8f 91       	pop	r24
     814:	3f 91       	pop	r19
     816:	2f 91       	pop	r18
     818:	0f 90       	pop	r0
     81a:	0b be       	out	0x3b, r0	; 59
     81c:	0f 90       	pop	r0
     81e:	0f be       	out	0x3f, r0	; 63
     820:	0f 90       	pop	r0
     822:	1f 90       	pop	r1
     824:	18 95       	reti

00000826 <__subsf3>:
     826:	50 58       	subi	r21, 0x80	; 128

00000828 <__addsf3>:
     828:	bb 27       	eor	r27, r27
     82a:	aa 27       	eor	r26, r26
     82c:	0e d0       	rcall	.+28     	; 0x84a <__addsf3x>
     82e:	0d c1       	rjmp	.+538    	; 0xa4a <__fp_round>
     830:	fe d0       	rcall	.+508    	; 0xa2e <__fp_pscA>
     832:	30 f0       	brcs	.+12     	; 0x840 <__addsf3+0x18>
     834:	03 d1       	rcall	.+518    	; 0xa3c <__fp_pscB>
     836:	20 f0       	brcs	.+8      	; 0x840 <__addsf3+0x18>
     838:	31 f4       	brne	.+12     	; 0x846 <__addsf3+0x1e>
     83a:	9f 3f       	cpi	r25, 0xFF	; 255
     83c:	11 f4       	brne	.+4      	; 0x842 <__addsf3+0x1a>
     83e:	1e f4       	brtc	.+6      	; 0x846 <__addsf3+0x1e>
     840:	f3 c0       	rjmp	.+486    	; 0xa28 <__fp_nan>
     842:	0e f4       	brtc	.+2      	; 0x846 <__addsf3+0x1e>
     844:	e0 95       	com	r30
     846:	e7 fb       	bst	r30, 7
     848:	e9 c0       	rjmp	.+466    	; 0xa1c <__fp_inf>

0000084a <__addsf3x>:
     84a:	e9 2f       	mov	r30, r25
     84c:	0f d1       	rcall	.+542    	; 0xa6c <__fp_split3>
     84e:	80 f3       	brcs	.-32     	; 0x830 <__addsf3+0x8>
     850:	ba 17       	cp	r27, r26
     852:	62 07       	cpc	r22, r18
     854:	73 07       	cpc	r23, r19
     856:	84 07       	cpc	r24, r20
     858:	95 07       	cpc	r25, r21
     85a:	18 f0       	brcs	.+6      	; 0x862 <__addsf3x+0x18>
     85c:	71 f4       	brne	.+28     	; 0x87a <__addsf3x+0x30>
     85e:	9e f5       	brtc	.+102    	; 0x8c6 <__addsf3x+0x7c>
     860:	27 c1       	rjmp	.+590    	; 0xab0 <__fp_zero>
     862:	0e f4       	brtc	.+2      	; 0x866 <__addsf3x+0x1c>
     864:	e0 95       	com	r30
     866:	0b 2e       	mov	r0, r27
     868:	ba 2f       	mov	r27, r26
     86a:	a0 2d       	mov	r26, r0
     86c:	0b 01       	movw	r0, r22
     86e:	b9 01       	movw	r22, r18
     870:	90 01       	movw	r18, r0
     872:	0c 01       	movw	r0, r24
     874:	ca 01       	movw	r24, r20
     876:	a0 01       	movw	r20, r0
     878:	11 24       	eor	r1, r1
     87a:	ff 27       	eor	r31, r31
     87c:	59 1b       	sub	r21, r25
     87e:	99 f0       	breq	.+38     	; 0x8a6 <__addsf3x+0x5c>
     880:	59 3f       	cpi	r21, 0xF9	; 249
     882:	50 f4       	brcc	.+20     	; 0x898 <__addsf3x+0x4e>
     884:	50 3e       	cpi	r21, 0xE0	; 224
     886:	68 f1       	brcs	.+90     	; 0x8e2 <__addsf3x+0x98>
     888:	1a 16       	cp	r1, r26
     88a:	f0 40       	sbci	r31, 0x00	; 0
     88c:	a2 2f       	mov	r26, r18
     88e:	23 2f       	mov	r18, r19
     890:	34 2f       	mov	r19, r20
     892:	44 27       	eor	r20, r20
     894:	58 5f       	subi	r21, 0xF8	; 248
     896:	f3 cf       	rjmp	.-26     	; 0x87e <__addsf3x+0x34>
     898:	46 95       	lsr	r20
     89a:	37 95       	ror	r19
     89c:	27 95       	ror	r18
     89e:	a7 95       	ror	r26
     8a0:	f0 40       	sbci	r31, 0x00	; 0
     8a2:	53 95       	inc	r21
     8a4:	c9 f7       	brne	.-14     	; 0x898 <__addsf3x+0x4e>
     8a6:	7e f4       	brtc	.+30     	; 0x8c6 <__addsf3x+0x7c>
     8a8:	1f 16       	cp	r1, r31
     8aa:	ba 0b       	sbc	r27, r26
     8ac:	62 0b       	sbc	r22, r18
     8ae:	73 0b       	sbc	r23, r19
     8b0:	84 0b       	sbc	r24, r20
     8b2:	ba f0       	brmi	.+46     	; 0x8e2 <__addsf3x+0x98>
     8b4:	91 50       	subi	r25, 0x01	; 1
     8b6:	a1 f0       	breq	.+40     	; 0x8e0 <__addsf3x+0x96>
     8b8:	ff 0f       	add	r31, r31
     8ba:	bb 1f       	adc	r27, r27
     8bc:	66 1f       	adc	r22, r22
     8be:	77 1f       	adc	r23, r23
     8c0:	88 1f       	adc	r24, r24
     8c2:	c2 f7       	brpl	.-16     	; 0x8b4 <__addsf3x+0x6a>
     8c4:	0e c0       	rjmp	.+28     	; 0x8e2 <__addsf3x+0x98>
     8c6:	ba 0f       	add	r27, r26
     8c8:	62 1f       	adc	r22, r18
     8ca:	73 1f       	adc	r23, r19
     8cc:	84 1f       	adc	r24, r20
     8ce:	48 f4       	brcc	.+18     	; 0x8e2 <__addsf3x+0x98>
     8d0:	87 95       	ror	r24
     8d2:	77 95       	ror	r23
     8d4:	67 95       	ror	r22
     8d6:	b7 95       	ror	r27
     8d8:	f7 95       	ror	r31
     8da:	9e 3f       	cpi	r25, 0xFE	; 254
     8dc:	08 f0       	brcs	.+2      	; 0x8e0 <__addsf3x+0x96>
     8de:	b3 cf       	rjmp	.-154    	; 0x846 <__addsf3+0x1e>
     8e0:	93 95       	inc	r25
     8e2:	88 0f       	add	r24, r24
     8e4:	08 f0       	brcs	.+2      	; 0x8e8 <__addsf3x+0x9e>
     8e6:	99 27       	eor	r25, r25
     8e8:	ee 0f       	add	r30, r30
     8ea:	97 95       	ror	r25
     8ec:	87 95       	ror	r24
     8ee:	08 95       	ret

000008f0 <__cmpsf2>:
     8f0:	71 d0       	rcall	.+226    	; 0x9d4 <__fp_cmp>
     8f2:	08 f4       	brcc	.+2      	; 0x8f6 <__cmpsf2+0x6>
     8f4:	81 e0       	ldi	r24, 0x01	; 1
     8f6:	08 95       	ret

000008f8 <__fixsfsi>:
     8f8:	04 d0       	rcall	.+8      	; 0x902 <__fixunssfsi>
     8fa:	68 94       	set
     8fc:	b1 11       	cpse	r27, r1
     8fe:	d9 c0       	rjmp	.+434    	; 0xab2 <__fp_szero>
     900:	08 95       	ret

00000902 <__fixunssfsi>:
     902:	bc d0       	rcall	.+376    	; 0xa7c <__fp_splitA>
     904:	88 f0       	brcs	.+34     	; 0x928 <__fixunssfsi+0x26>
     906:	9f 57       	subi	r25, 0x7F	; 127
     908:	90 f0       	brcs	.+36     	; 0x92e <__fixunssfsi+0x2c>
     90a:	b9 2f       	mov	r27, r25
     90c:	99 27       	eor	r25, r25
     90e:	b7 51       	subi	r27, 0x17	; 23
     910:	a0 f0       	brcs	.+40     	; 0x93a <__fixunssfsi+0x38>
     912:	d1 f0       	breq	.+52     	; 0x948 <__fixunssfsi+0x46>
     914:	66 0f       	add	r22, r22
     916:	77 1f       	adc	r23, r23
     918:	88 1f       	adc	r24, r24
     91a:	99 1f       	adc	r25, r25
     91c:	1a f0       	brmi	.+6      	; 0x924 <__fixunssfsi+0x22>
     91e:	ba 95       	dec	r27
     920:	c9 f7       	brne	.-14     	; 0x914 <__fixunssfsi+0x12>
     922:	12 c0       	rjmp	.+36     	; 0x948 <__fixunssfsi+0x46>
     924:	b1 30       	cpi	r27, 0x01	; 1
     926:	81 f0       	breq	.+32     	; 0x948 <__fixunssfsi+0x46>
     928:	c3 d0       	rcall	.+390    	; 0xab0 <__fp_zero>
     92a:	b1 e0       	ldi	r27, 0x01	; 1
     92c:	08 95       	ret
     92e:	c0 c0       	rjmp	.+384    	; 0xab0 <__fp_zero>
     930:	67 2f       	mov	r22, r23
     932:	78 2f       	mov	r23, r24
     934:	88 27       	eor	r24, r24
     936:	b8 5f       	subi	r27, 0xF8	; 248
     938:	39 f0       	breq	.+14     	; 0x948 <__fixunssfsi+0x46>
     93a:	b9 3f       	cpi	r27, 0xF9	; 249
     93c:	cc f3       	brlt	.-14     	; 0x930 <__fixunssfsi+0x2e>
     93e:	86 95       	lsr	r24
     940:	77 95       	ror	r23
     942:	67 95       	ror	r22
     944:	b3 95       	inc	r27
     946:	d9 f7       	brne	.-10     	; 0x93e <__fixunssfsi+0x3c>
     948:	3e f4       	brtc	.+14     	; 0x958 <__fixunssfsi+0x56>
     94a:	90 95       	com	r25
     94c:	80 95       	com	r24
     94e:	70 95       	com	r23
     950:	61 95       	neg	r22
     952:	7f 4f       	sbci	r23, 0xFF	; 255
     954:	8f 4f       	sbci	r24, 0xFF	; 255
     956:	9f 4f       	sbci	r25, 0xFF	; 255
     958:	08 95       	ret

0000095a <__floatunsisf>:
     95a:	e8 94       	clt
     95c:	09 c0       	rjmp	.+18     	; 0x970 <__floatsisf+0x12>

0000095e <__floatsisf>:
     95e:	97 fb       	bst	r25, 7
     960:	3e f4       	brtc	.+14     	; 0x970 <__floatsisf+0x12>
     962:	90 95       	com	r25
     964:	80 95       	com	r24
     966:	70 95       	com	r23
     968:	61 95       	neg	r22
     96a:	7f 4f       	sbci	r23, 0xFF	; 255
     96c:	8f 4f       	sbci	r24, 0xFF	; 255
     96e:	9f 4f       	sbci	r25, 0xFF	; 255
     970:	99 23       	and	r25, r25
     972:	a9 f0       	breq	.+42     	; 0x99e <__floatsisf+0x40>
     974:	f9 2f       	mov	r31, r25
     976:	96 e9       	ldi	r25, 0x96	; 150
     978:	bb 27       	eor	r27, r27
     97a:	93 95       	inc	r25
     97c:	f6 95       	lsr	r31
     97e:	87 95       	ror	r24
     980:	77 95       	ror	r23
     982:	67 95       	ror	r22
     984:	b7 95       	ror	r27
     986:	f1 11       	cpse	r31, r1
     988:	f8 cf       	rjmp	.-16     	; 0x97a <__floatsisf+0x1c>
     98a:	fa f4       	brpl	.+62     	; 0x9ca <__floatsisf+0x6c>
     98c:	bb 0f       	add	r27, r27
     98e:	11 f4       	brne	.+4      	; 0x994 <__floatsisf+0x36>
     990:	60 ff       	sbrs	r22, 0
     992:	1b c0       	rjmp	.+54     	; 0x9ca <__floatsisf+0x6c>
     994:	6f 5f       	subi	r22, 0xFF	; 255
     996:	7f 4f       	sbci	r23, 0xFF	; 255
     998:	8f 4f       	sbci	r24, 0xFF	; 255
     99a:	9f 4f       	sbci	r25, 0xFF	; 255
     99c:	16 c0       	rjmp	.+44     	; 0x9ca <__floatsisf+0x6c>
     99e:	88 23       	and	r24, r24
     9a0:	11 f0       	breq	.+4      	; 0x9a6 <__floatsisf+0x48>
     9a2:	96 e9       	ldi	r25, 0x96	; 150
     9a4:	11 c0       	rjmp	.+34     	; 0x9c8 <__floatsisf+0x6a>
     9a6:	77 23       	and	r23, r23
     9a8:	21 f0       	breq	.+8      	; 0x9b2 <__floatsisf+0x54>
     9aa:	9e e8       	ldi	r25, 0x8E	; 142
     9ac:	87 2f       	mov	r24, r23
     9ae:	76 2f       	mov	r23, r22
     9b0:	05 c0       	rjmp	.+10     	; 0x9bc <__floatsisf+0x5e>
     9b2:	66 23       	and	r22, r22
     9b4:	71 f0       	breq	.+28     	; 0x9d2 <__floatsisf+0x74>
     9b6:	96 e8       	ldi	r25, 0x86	; 134
     9b8:	86 2f       	mov	r24, r22
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	60 e0       	ldi	r22, 0x00	; 0
     9be:	2a f0       	brmi	.+10     	; 0x9ca <__floatsisf+0x6c>
     9c0:	9a 95       	dec	r25
     9c2:	66 0f       	add	r22, r22
     9c4:	77 1f       	adc	r23, r23
     9c6:	88 1f       	adc	r24, r24
     9c8:	da f7       	brpl	.-10     	; 0x9c0 <__floatsisf+0x62>
     9ca:	88 0f       	add	r24, r24
     9cc:	96 95       	lsr	r25
     9ce:	87 95       	ror	r24
     9d0:	97 f9       	bld	r25, 7
     9d2:	08 95       	ret

000009d4 <__fp_cmp>:
     9d4:	99 0f       	add	r25, r25
     9d6:	00 08       	sbc	r0, r0
     9d8:	55 0f       	add	r21, r21
     9da:	aa 0b       	sbc	r26, r26
     9dc:	e0 e8       	ldi	r30, 0x80	; 128
     9de:	fe ef       	ldi	r31, 0xFE	; 254
     9e0:	16 16       	cp	r1, r22
     9e2:	17 06       	cpc	r1, r23
     9e4:	e8 07       	cpc	r30, r24
     9e6:	f9 07       	cpc	r31, r25
     9e8:	c0 f0       	brcs	.+48     	; 0xa1a <__fp_cmp+0x46>
     9ea:	12 16       	cp	r1, r18
     9ec:	13 06       	cpc	r1, r19
     9ee:	e4 07       	cpc	r30, r20
     9f0:	f5 07       	cpc	r31, r21
     9f2:	98 f0       	brcs	.+38     	; 0xa1a <__fp_cmp+0x46>
     9f4:	62 1b       	sub	r22, r18
     9f6:	73 0b       	sbc	r23, r19
     9f8:	84 0b       	sbc	r24, r20
     9fa:	95 0b       	sbc	r25, r21
     9fc:	39 f4       	brne	.+14     	; 0xa0c <__fp_cmp+0x38>
     9fe:	0a 26       	eor	r0, r26
     a00:	61 f0       	breq	.+24     	; 0xa1a <__fp_cmp+0x46>
     a02:	23 2b       	or	r18, r19
     a04:	24 2b       	or	r18, r20
     a06:	25 2b       	or	r18, r21
     a08:	21 f4       	brne	.+8      	; 0xa12 <__fp_cmp+0x3e>
     a0a:	08 95       	ret
     a0c:	0a 26       	eor	r0, r26
     a0e:	09 f4       	brne	.+2      	; 0xa12 <__fp_cmp+0x3e>
     a10:	a1 40       	sbci	r26, 0x01	; 1
     a12:	a6 95       	lsr	r26
     a14:	8f ef       	ldi	r24, 0xFF	; 255
     a16:	81 1d       	adc	r24, r1
     a18:	81 1d       	adc	r24, r1
     a1a:	08 95       	ret

00000a1c <__fp_inf>:
     a1c:	97 f9       	bld	r25, 7
     a1e:	9f 67       	ori	r25, 0x7F	; 127
     a20:	80 e8       	ldi	r24, 0x80	; 128
     a22:	70 e0       	ldi	r23, 0x00	; 0
     a24:	60 e0       	ldi	r22, 0x00	; 0
     a26:	08 95       	ret

00000a28 <__fp_nan>:
     a28:	9f ef       	ldi	r25, 0xFF	; 255
     a2a:	80 ec       	ldi	r24, 0xC0	; 192
     a2c:	08 95       	ret

00000a2e <__fp_pscA>:
     a2e:	00 24       	eor	r0, r0
     a30:	0a 94       	dec	r0
     a32:	16 16       	cp	r1, r22
     a34:	17 06       	cpc	r1, r23
     a36:	18 06       	cpc	r1, r24
     a38:	09 06       	cpc	r0, r25
     a3a:	08 95       	ret

00000a3c <__fp_pscB>:
     a3c:	00 24       	eor	r0, r0
     a3e:	0a 94       	dec	r0
     a40:	12 16       	cp	r1, r18
     a42:	13 06       	cpc	r1, r19
     a44:	14 06       	cpc	r1, r20
     a46:	05 06       	cpc	r0, r21
     a48:	08 95       	ret

00000a4a <__fp_round>:
     a4a:	09 2e       	mov	r0, r25
     a4c:	03 94       	inc	r0
     a4e:	00 0c       	add	r0, r0
     a50:	11 f4       	brne	.+4      	; 0xa56 <__fp_round+0xc>
     a52:	88 23       	and	r24, r24
     a54:	52 f0       	brmi	.+20     	; 0xa6a <__fp_round+0x20>
     a56:	bb 0f       	add	r27, r27
     a58:	40 f4       	brcc	.+16     	; 0xa6a <__fp_round+0x20>
     a5a:	bf 2b       	or	r27, r31
     a5c:	11 f4       	brne	.+4      	; 0xa62 <__fp_round+0x18>
     a5e:	60 ff       	sbrs	r22, 0
     a60:	04 c0       	rjmp	.+8      	; 0xa6a <__fp_round+0x20>
     a62:	6f 5f       	subi	r22, 0xFF	; 255
     a64:	7f 4f       	sbci	r23, 0xFF	; 255
     a66:	8f 4f       	sbci	r24, 0xFF	; 255
     a68:	9f 4f       	sbci	r25, 0xFF	; 255
     a6a:	08 95       	ret

00000a6c <__fp_split3>:
     a6c:	57 fd       	sbrc	r21, 7
     a6e:	90 58       	subi	r25, 0x80	; 128
     a70:	44 0f       	add	r20, r20
     a72:	55 1f       	adc	r21, r21
     a74:	59 f0       	breq	.+22     	; 0xa8c <__fp_splitA+0x10>
     a76:	5f 3f       	cpi	r21, 0xFF	; 255
     a78:	71 f0       	breq	.+28     	; 0xa96 <__fp_splitA+0x1a>
     a7a:	47 95       	ror	r20

00000a7c <__fp_splitA>:
     a7c:	88 0f       	add	r24, r24
     a7e:	97 fb       	bst	r25, 7
     a80:	99 1f       	adc	r25, r25
     a82:	61 f0       	breq	.+24     	; 0xa9c <__fp_splitA+0x20>
     a84:	9f 3f       	cpi	r25, 0xFF	; 255
     a86:	79 f0       	breq	.+30     	; 0xaa6 <__fp_splitA+0x2a>
     a88:	87 95       	ror	r24
     a8a:	08 95       	ret
     a8c:	12 16       	cp	r1, r18
     a8e:	13 06       	cpc	r1, r19
     a90:	14 06       	cpc	r1, r20
     a92:	55 1f       	adc	r21, r21
     a94:	f2 cf       	rjmp	.-28     	; 0xa7a <__fp_split3+0xe>
     a96:	46 95       	lsr	r20
     a98:	f1 df       	rcall	.-30     	; 0xa7c <__fp_splitA>
     a9a:	08 c0       	rjmp	.+16     	; 0xaac <__fp_splitA+0x30>
     a9c:	16 16       	cp	r1, r22
     a9e:	17 06       	cpc	r1, r23
     aa0:	18 06       	cpc	r1, r24
     aa2:	99 1f       	adc	r25, r25
     aa4:	f1 cf       	rjmp	.-30     	; 0xa88 <__fp_splitA+0xc>
     aa6:	86 95       	lsr	r24
     aa8:	71 05       	cpc	r23, r1
     aaa:	61 05       	cpc	r22, r1
     aac:	08 94       	sec
     aae:	08 95       	ret

00000ab0 <__fp_zero>:
     ab0:	e8 94       	clt

00000ab2 <__fp_szero>:
     ab2:	bb 27       	eor	r27, r27
     ab4:	66 27       	eor	r22, r22
     ab6:	77 27       	eor	r23, r23
     ab8:	cb 01       	movw	r24, r22
     aba:	97 f9       	bld	r25, 7
     abc:	08 95       	ret

00000abe <__gesf2>:
     abe:	8a df       	rcall	.-236    	; 0x9d4 <__fp_cmp>
     ac0:	08 f4       	brcc	.+2      	; 0xac4 <__gesf2+0x6>
     ac2:	8f ef       	ldi	r24, 0xFF	; 255
     ac4:	08 95       	ret

00000ac6 <__mulsf3>:
     ac6:	0b d0       	rcall	.+22     	; 0xade <__mulsf3x>
     ac8:	c0 cf       	rjmp	.-128    	; 0xa4a <__fp_round>
     aca:	b1 df       	rcall	.-158    	; 0xa2e <__fp_pscA>
     acc:	28 f0       	brcs	.+10     	; 0xad8 <__mulsf3+0x12>
     ace:	b6 df       	rcall	.-148    	; 0xa3c <__fp_pscB>
     ad0:	18 f0       	brcs	.+6      	; 0xad8 <__mulsf3+0x12>
     ad2:	95 23       	and	r25, r21
     ad4:	09 f0       	breq	.+2      	; 0xad8 <__mulsf3+0x12>
     ad6:	a2 cf       	rjmp	.-188    	; 0xa1c <__fp_inf>
     ad8:	a7 cf       	rjmp	.-178    	; 0xa28 <__fp_nan>
     ada:	11 24       	eor	r1, r1
     adc:	ea cf       	rjmp	.-44     	; 0xab2 <__fp_szero>

00000ade <__mulsf3x>:
     ade:	c6 df       	rcall	.-116    	; 0xa6c <__fp_split3>
     ae0:	a0 f3       	brcs	.-24     	; 0xaca <__mulsf3+0x4>

00000ae2 <__mulsf3_pse>:
     ae2:	95 9f       	mul	r25, r21
     ae4:	d1 f3       	breq	.-12     	; 0xada <__mulsf3+0x14>
     ae6:	95 0f       	add	r25, r21
     ae8:	50 e0       	ldi	r21, 0x00	; 0
     aea:	55 1f       	adc	r21, r21
     aec:	62 9f       	mul	r22, r18
     aee:	f0 01       	movw	r30, r0
     af0:	72 9f       	mul	r23, r18
     af2:	bb 27       	eor	r27, r27
     af4:	f0 0d       	add	r31, r0
     af6:	b1 1d       	adc	r27, r1
     af8:	63 9f       	mul	r22, r19
     afa:	aa 27       	eor	r26, r26
     afc:	f0 0d       	add	r31, r0
     afe:	b1 1d       	adc	r27, r1
     b00:	aa 1f       	adc	r26, r26
     b02:	64 9f       	mul	r22, r20
     b04:	66 27       	eor	r22, r22
     b06:	b0 0d       	add	r27, r0
     b08:	a1 1d       	adc	r26, r1
     b0a:	66 1f       	adc	r22, r22
     b0c:	82 9f       	mul	r24, r18
     b0e:	22 27       	eor	r18, r18
     b10:	b0 0d       	add	r27, r0
     b12:	a1 1d       	adc	r26, r1
     b14:	62 1f       	adc	r22, r18
     b16:	73 9f       	mul	r23, r19
     b18:	b0 0d       	add	r27, r0
     b1a:	a1 1d       	adc	r26, r1
     b1c:	62 1f       	adc	r22, r18
     b1e:	83 9f       	mul	r24, r19
     b20:	a0 0d       	add	r26, r0
     b22:	61 1d       	adc	r22, r1
     b24:	22 1f       	adc	r18, r18
     b26:	74 9f       	mul	r23, r20
     b28:	33 27       	eor	r19, r19
     b2a:	a0 0d       	add	r26, r0
     b2c:	61 1d       	adc	r22, r1
     b2e:	23 1f       	adc	r18, r19
     b30:	84 9f       	mul	r24, r20
     b32:	60 0d       	add	r22, r0
     b34:	21 1d       	adc	r18, r1
     b36:	82 2f       	mov	r24, r18
     b38:	76 2f       	mov	r23, r22
     b3a:	6a 2f       	mov	r22, r26
     b3c:	11 24       	eor	r1, r1
     b3e:	9f 57       	subi	r25, 0x7F	; 127
     b40:	50 40       	sbci	r21, 0x00	; 0
     b42:	8a f0       	brmi	.+34     	; 0xb66 <__mulsf3_pse+0x84>
     b44:	e1 f0       	breq	.+56     	; 0xb7e <__mulsf3_pse+0x9c>
     b46:	88 23       	and	r24, r24
     b48:	4a f0       	brmi	.+18     	; 0xb5c <__mulsf3_pse+0x7a>
     b4a:	ee 0f       	add	r30, r30
     b4c:	ff 1f       	adc	r31, r31
     b4e:	bb 1f       	adc	r27, r27
     b50:	66 1f       	adc	r22, r22
     b52:	77 1f       	adc	r23, r23
     b54:	88 1f       	adc	r24, r24
     b56:	91 50       	subi	r25, 0x01	; 1
     b58:	50 40       	sbci	r21, 0x00	; 0
     b5a:	a9 f7       	brne	.-22     	; 0xb46 <__mulsf3_pse+0x64>
     b5c:	9e 3f       	cpi	r25, 0xFE	; 254
     b5e:	51 05       	cpc	r21, r1
     b60:	70 f0       	brcs	.+28     	; 0xb7e <__mulsf3_pse+0x9c>
     b62:	5c cf       	rjmp	.-328    	; 0xa1c <__fp_inf>
     b64:	a6 cf       	rjmp	.-180    	; 0xab2 <__fp_szero>
     b66:	5f 3f       	cpi	r21, 0xFF	; 255
     b68:	ec f3       	brlt	.-6      	; 0xb64 <__mulsf3_pse+0x82>
     b6a:	98 3e       	cpi	r25, 0xE8	; 232
     b6c:	dc f3       	brlt	.-10     	; 0xb64 <__mulsf3_pse+0x82>
     b6e:	86 95       	lsr	r24
     b70:	77 95       	ror	r23
     b72:	67 95       	ror	r22
     b74:	b7 95       	ror	r27
     b76:	f7 95       	ror	r31
     b78:	e7 95       	ror	r30
     b7a:	9f 5f       	subi	r25, 0xFF	; 255
     b7c:	c1 f7       	brne	.-16     	; 0xb6e <__mulsf3_pse+0x8c>
     b7e:	fe 2b       	or	r31, r30
     b80:	88 0f       	add	r24, r24
     b82:	91 1d       	adc	r25, r1
     b84:	96 95       	lsr	r25
     b86:	87 95       	ror	r24
     b88:	97 f9       	bld	r25, 7
     b8a:	08 95       	ret

00000b8c <__tablejump2__>:
     b8c:	ee 0f       	add	r30, r30
     b8e:	ff 1f       	adc	r31, r31

00000b90 <__tablejump__>:
     b90:	05 90       	lpm	r0, Z+
     b92:	f4 91       	lpm	r31, Z
     b94:	e0 2d       	mov	r30, r0
     b96:	19 94       	eijmp

00000b98 <fdevopen>:
     b98:	0f 93       	push	r16
     b9a:	1f 93       	push	r17
     b9c:	cf 93       	push	r28
     b9e:	df 93       	push	r29
     ba0:	ec 01       	movw	r28, r24
     ba2:	8b 01       	movw	r16, r22
     ba4:	00 97       	sbiw	r24, 0x00	; 0
     ba6:	31 f4       	brne	.+12     	; 0xbb4 <fdevopen+0x1c>
     ba8:	61 15       	cp	r22, r1
     baa:	71 05       	cpc	r23, r1
     bac:	19 f4       	brne	.+6      	; 0xbb4 <fdevopen+0x1c>
     bae:	80 e0       	ldi	r24, 0x00	; 0
     bb0:	90 e0       	ldi	r25, 0x00	; 0
     bb2:	37 c0       	rjmp	.+110    	; 0xc22 <fdevopen+0x8a>
     bb4:	6e e0       	ldi	r22, 0x0E	; 14
     bb6:	70 e0       	ldi	r23, 0x00	; 0
     bb8:	81 e0       	ldi	r24, 0x01	; 1
     bba:	90 e0       	ldi	r25, 0x00	; 0
     bbc:	63 d2       	rcall	.+1222   	; 0x1084 <calloc>
     bbe:	fc 01       	movw	r30, r24
     bc0:	00 97       	sbiw	r24, 0x00	; 0
     bc2:	a9 f3       	breq	.-22     	; 0xbae <fdevopen+0x16>
     bc4:	80 e8       	ldi	r24, 0x80	; 128
     bc6:	83 83       	std	Z+3, r24	; 0x03
     bc8:	01 15       	cp	r16, r1
     bca:	11 05       	cpc	r17, r1
     bcc:	71 f0       	breq	.+28     	; 0xbea <fdevopen+0x52>
     bce:	13 87       	std	Z+11, r17	; 0x0b
     bd0:	02 87       	std	Z+10, r16	; 0x0a
     bd2:	81 e8       	ldi	r24, 0x81	; 129
     bd4:	83 83       	std	Z+3, r24	; 0x03
     bd6:	80 91 85 02 	lds	r24, 0x0285
     bda:	90 91 86 02 	lds	r25, 0x0286
     bde:	89 2b       	or	r24, r25
     be0:	21 f4       	brne	.+8      	; 0xbea <fdevopen+0x52>
     be2:	f0 93 86 02 	sts	0x0286, r31
     be6:	e0 93 85 02 	sts	0x0285, r30
     bea:	20 97       	sbiw	r28, 0x00	; 0
     bec:	c9 f0       	breq	.+50     	; 0xc20 <fdevopen+0x88>
     bee:	d1 87       	std	Z+9, r29	; 0x09
     bf0:	c0 87       	std	Z+8, r28	; 0x08
     bf2:	83 81       	ldd	r24, Z+3	; 0x03
     bf4:	82 60       	ori	r24, 0x02	; 2
     bf6:	83 83       	std	Z+3, r24	; 0x03
     bf8:	80 91 87 02 	lds	r24, 0x0287
     bfc:	90 91 88 02 	lds	r25, 0x0288
     c00:	89 2b       	or	r24, r25
     c02:	71 f4       	brne	.+28     	; 0xc20 <fdevopen+0x88>
     c04:	f0 93 88 02 	sts	0x0288, r31
     c08:	e0 93 87 02 	sts	0x0287, r30
     c0c:	80 91 89 02 	lds	r24, 0x0289
     c10:	90 91 8a 02 	lds	r25, 0x028A
     c14:	89 2b       	or	r24, r25
     c16:	21 f4       	brne	.+8      	; 0xc20 <fdevopen+0x88>
     c18:	f0 93 8a 02 	sts	0x028A, r31
     c1c:	e0 93 89 02 	sts	0x0289, r30
     c20:	cf 01       	movw	r24, r30
     c22:	df 91       	pop	r29
     c24:	cf 91       	pop	r28
     c26:	1f 91       	pop	r17
     c28:	0f 91       	pop	r16
     c2a:	08 95       	ret

00000c2c <printf>:
     c2c:	cf 93       	push	r28
     c2e:	df 93       	push	r29
     c30:	cd b7       	in	r28, 0x3d	; 61
     c32:	de b7       	in	r29, 0x3e	; 62
     c34:	fe 01       	movw	r30, r28
     c36:	36 96       	adiw	r30, 0x06	; 6
     c38:	61 91       	ld	r22, Z+
     c3a:	71 91       	ld	r23, Z+
     c3c:	af 01       	movw	r20, r30
     c3e:	80 91 87 02 	lds	r24, 0x0287
     c42:	90 91 88 02 	lds	r25, 0x0288
     c46:	30 d0       	rcall	.+96     	; 0xca8 <vfprintf>
     c48:	df 91       	pop	r29
     c4a:	cf 91       	pop	r28
     c4c:	08 95       	ret

00000c4e <puts>:
     c4e:	0f 93       	push	r16
     c50:	1f 93       	push	r17
     c52:	cf 93       	push	r28
     c54:	df 93       	push	r29
     c56:	e0 91 87 02 	lds	r30, 0x0287
     c5a:	f0 91 88 02 	lds	r31, 0x0288
     c5e:	23 81       	ldd	r18, Z+3	; 0x03
     c60:	21 ff       	sbrs	r18, 1
     c62:	1b c0       	rjmp	.+54     	; 0xc9a <puts+0x4c>
     c64:	ec 01       	movw	r28, r24
     c66:	00 e0       	ldi	r16, 0x00	; 0
     c68:	10 e0       	ldi	r17, 0x00	; 0
     c6a:	89 91       	ld	r24, Y+
     c6c:	60 91 87 02 	lds	r22, 0x0287
     c70:	70 91 88 02 	lds	r23, 0x0288
     c74:	db 01       	movw	r26, r22
     c76:	18 96       	adiw	r26, 0x08	; 8
     c78:	ed 91       	ld	r30, X+
     c7a:	fc 91       	ld	r31, X
     c7c:	19 97       	sbiw	r26, 0x09	; 9
     c7e:	88 23       	and	r24, r24
     c80:	31 f0       	breq	.+12     	; 0xc8e <puts+0x40>
     c82:	19 95       	eicall
     c84:	89 2b       	or	r24, r25
     c86:	89 f3       	breq	.-30     	; 0xc6a <puts+0x1c>
     c88:	0f ef       	ldi	r16, 0xFF	; 255
     c8a:	1f ef       	ldi	r17, 0xFF	; 255
     c8c:	ee cf       	rjmp	.-36     	; 0xc6a <puts+0x1c>
     c8e:	8a e0       	ldi	r24, 0x0A	; 10
     c90:	19 95       	eicall
     c92:	89 2b       	or	r24, r25
     c94:	11 f4       	brne	.+4      	; 0xc9a <puts+0x4c>
     c96:	c8 01       	movw	r24, r16
     c98:	02 c0       	rjmp	.+4      	; 0xc9e <puts+0x50>
     c9a:	8f ef       	ldi	r24, 0xFF	; 255
     c9c:	9f ef       	ldi	r25, 0xFF	; 255
     c9e:	df 91       	pop	r29
     ca0:	cf 91       	pop	r28
     ca2:	1f 91       	pop	r17
     ca4:	0f 91       	pop	r16
     ca6:	08 95       	ret

00000ca8 <vfprintf>:
     ca8:	2f 92       	push	r2
     caa:	3f 92       	push	r3
     cac:	4f 92       	push	r4
     cae:	5f 92       	push	r5
     cb0:	6f 92       	push	r6
     cb2:	7f 92       	push	r7
     cb4:	8f 92       	push	r8
     cb6:	9f 92       	push	r9
     cb8:	af 92       	push	r10
     cba:	bf 92       	push	r11
     cbc:	cf 92       	push	r12
     cbe:	df 92       	push	r13
     cc0:	ef 92       	push	r14
     cc2:	ff 92       	push	r15
     cc4:	0f 93       	push	r16
     cc6:	1f 93       	push	r17
     cc8:	cf 93       	push	r28
     cca:	df 93       	push	r29
     ccc:	cd b7       	in	r28, 0x3d	; 61
     cce:	de b7       	in	r29, 0x3e	; 62
     cd0:	2c 97       	sbiw	r28, 0x0c	; 12
     cd2:	0f b6       	in	r0, 0x3f	; 63
     cd4:	f8 94       	cli
     cd6:	de bf       	out	0x3e, r29	; 62
     cd8:	0f be       	out	0x3f, r0	; 63
     cda:	cd bf       	out	0x3d, r28	; 61
     cdc:	7c 01       	movw	r14, r24
     cde:	6b 01       	movw	r12, r22
     ce0:	8a 01       	movw	r16, r20
     ce2:	fc 01       	movw	r30, r24
     ce4:	17 82       	std	Z+7, r1	; 0x07
     ce6:	16 82       	std	Z+6, r1	; 0x06
     ce8:	83 81       	ldd	r24, Z+3	; 0x03
     cea:	81 ff       	sbrs	r24, 1
     cec:	b0 c1       	rjmp	.+864    	; 0x104e <vfprintf+0x3a6>
     cee:	ce 01       	movw	r24, r28
     cf0:	01 96       	adiw	r24, 0x01	; 1
     cf2:	4c 01       	movw	r8, r24
     cf4:	f7 01       	movw	r30, r14
     cf6:	93 81       	ldd	r25, Z+3	; 0x03
     cf8:	f6 01       	movw	r30, r12
     cfa:	93 fd       	sbrc	r25, 3
     cfc:	85 91       	lpm	r24, Z+
     cfe:	93 ff       	sbrs	r25, 3
     d00:	81 91       	ld	r24, Z+
     d02:	6f 01       	movw	r12, r30
     d04:	88 23       	and	r24, r24
     d06:	09 f4       	brne	.+2      	; 0xd0a <vfprintf+0x62>
     d08:	9e c1       	rjmp	.+828    	; 0x1046 <vfprintf+0x39e>
     d0a:	85 32       	cpi	r24, 0x25	; 37
     d0c:	39 f4       	brne	.+14     	; 0xd1c <vfprintf+0x74>
     d0e:	93 fd       	sbrc	r25, 3
     d10:	85 91       	lpm	r24, Z+
     d12:	93 ff       	sbrs	r25, 3
     d14:	81 91       	ld	r24, Z+
     d16:	6f 01       	movw	r12, r30
     d18:	85 32       	cpi	r24, 0x25	; 37
     d1a:	21 f4       	brne	.+8      	; 0xd24 <vfprintf+0x7c>
     d1c:	b7 01       	movw	r22, r14
     d1e:	90 e0       	ldi	r25, 0x00	; 0
     d20:	0f d3       	rcall	.+1566   	; 0x1340 <fputc>
     d22:	e8 cf       	rjmp	.-48     	; 0xcf4 <vfprintf+0x4c>
     d24:	51 2c       	mov	r5, r1
     d26:	31 2c       	mov	r3, r1
     d28:	20 e0       	ldi	r18, 0x00	; 0
     d2a:	20 32       	cpi	r18, 0x20	; 32
     d2c:	a0 f4       	brcc	.+40     	; 0xd56 <vfprintf+0xae>
     d2e:	8b 32       	cpi	r24, 0x2B	; 43
     d30:	69 f0       	breq	.+26     	; 0xd4c <vfprintf+0xa4>
     d32:	30 f4       	brcc	.+12     	; 0xd40 <vfprintf+0x98>
     d34:	80 32       	cpi	r24, 0x20	; 32
     d36:	59 f0       	breq	.+22     	; 0xd4e <vfprintf+0xa6>
     d38:	83 32       	cpi	r24, 0x23	; 35
     d3a:	69 f4       	brne	.+26     	; 0xd56 <vfprintf+0xae>
     d3c:	20 61       	ori	r18, 0x10	; 16
     d3e:	2c c0       	rjmp	.+88     	; 0xd98 <vfprintf+0xf0>
     d40:	8d 32       	cpi	r24, 0x2D	; 45
     d42:	39 f0       	breq	.+14     	; 0xd52 <vfprintf+0xaa>
     d44:	80 33       	cpi	r24, 0x30	; 48
     d46:	39 f4       	brne	.+14     	; 0xd56 <vfprintf+0xae>
     d48:	21 60       	ori	r18, 0x01	; 1
     d4a:	26 c0       	rjmp	.+76     	; 0xd98 <vfprintf+0xf0>
     d4c:	22 60       	ori	r18, 0x02	; 2
     d4e:	24 60       	ori	r18, 0x04	; 4
     d50:	23 c0       	rjmp	.+70     	; 0xd98 <vfprintf+0xf0>
     d52:	28 60       	ori	r18, 0x08	; 8
     d54:	21 c0       	rjmp	.+66     	; 0xd98 <vfprintf+0xf0>
     d56:	27 fd       	sbrc	r18, 7
     d58:	27 c0       	rjmp	.+78     	; 0xda8 <vfprintf+0x100>
     d5a:	30 ed       	ldi	r19, 0xD0	; 208
     d5c:	38 0f       	add	r19, r24
     d5e:	3a 30       	cpi	r19, 0x0A	; 10
     d60:	78 f4       	brcc	.+30     	; 0xd80 <vfprintf+0xd8>
     d62:	26 ff       	sbrs	r18, 6
     d64:	06 c0       	rjmp	.+12     	; 0xd72 <vfprintf+0xca>
     d66:	fa e0       	ldi	r31, 0x0A	; 10
     d68:	5f 9e       	mul	r5, r31
     d6a:	30 0d       	add	r19, r0
     d6c:	11 24       	eor	r1, r1
     d6e:	53 2e       	mov	r5, r19
     d70:	13 c0       	rjmp	.+38     	; 0xd98 <vfprintf+0xf0>
     d72:	8a e0       	ldi	r24, 0x0A	; 10
     d74:	38 9e       	mul	r3, r24
     d76:	30 0d       	add	r19, r0
     d78:	11 24       	eor	r1, r1
     d7a:	33 2e       	mov	r3, r19
     d7c:	20 62       	ori	r18, 0x20	; 32
     d7e:	0c c0       	rjmp	.+24     	; 0xd98 <vfprintf+0xf0>
     d80:	8e 32       	cpi	r24, 0x2E	; 46
     d82:	21 f4       	brne	.+8      	; 0xd8c <vfprintf+0xe4>
     d84:	26 fd       	sbrc	r18, 6
     d86:	5f c1       	rjmp	.+702    	; 0x1046 <vfprintf+0x39e>
     d88:	20 64       	ori	r18, 0x40	; 64
     d8a:	06 c0       	rjmp	.+12     	; 0xd98 <vfprintf+0xf0>
     d8c:	8c 36       	cpi	r24, 0x6C	; 108
     d8e:	11 f4       	brne	.+4      	; 0xd94 <vfprintf+0xec>
     d90:	20 68       	ori	r18, 0x80	; 128
     d92:	02 c0       	rjmp	.+4      	; 0xd98 <vfprintf+0xf0>
     d94:	88 36       	cpi	r24, 0x68	; 104
     d96:	41 f4       	brne	.+16     	; 0xda8 <vfprintf+0x100>
     d98:	f6 01       	movw	r30, r12
     d9a:	93 fd       	sbrc	r25, 3
     d9c:	85 91       	lpm	r24, Z+
     d9e:	93 ff       	sbrs	r25, 3
     da0:	81 91       	ld	r24, Z+
     da2:	6f 01       	movw	r12, r30
     da4:	81 11       	cpse	r24, r1
     da6:	c1 cf       	rjmp	.-126    	; 0xd2a <vfprintf+0x82>
     da8:	98 2f       	mov	r25, r24
     daa:	9f 7d       	andi	r25, 0xDF	; 223
     dac:	95 54       	subi	r25, 0x45	; 69
     dae:	93 30       	cpi	r25, 0x03	; 3
     db0:	28 f4       	brcc	.+10     	; 0xdbc <vfprintf+0x114>
     db2:	0c 5f       	subi	r16, 0xFC	; 252
     db4:	1f 4f       	sbci	r17, 0xFF	; 255
     db6:	ff e3       	ldi	r31, 0x3F	; 63
     db8:	f9 83       	std	Y+1, r31	; 0x01
     dba:	0d c0       	rjmp	.+26     	; 0xdd6 <vfprintf+0x12e>
     dbc:	83 36       	cpi	r24, 0x63	; 99
     dbe:	31 f0       	breq	.+12     	; 0xdcc <vfprintf+0x124>
     dc0:	83 37       	cpi	r24, 0x73	; 115
     dc2:	71 f0       	breq	.+28     	; 0xde0 <vfprintf+0x138>
     dc4:	83 35       	cpi	r24, 0x53	; 83
     dc6:	09 f0       	breq	.+2      	; 0xdca <vfprintf+0x122>
     dc8:	57 c0       	rjmp	.+174    	; 0xe78 <vfprintf+0x1d0>
     dca:	21 c0       	rjmp	.+66     	; 0xe0e <vfprintf+0x166>
     dcc:	f8 01       	movw	r30, r16
     dce:	80 81       	ld	r24, Z
     dd0:	89 83       	std	Y+1, r24	; 0x01
     dd2:	0e 5f       	subi	r16, 0xFE	; 254
     dd4:	1f 4f       	sbci	r17, 0xFF	; 255
     dd6:	44 24       	eor	r4, r4
     dd8:	43 94       	inc	r4
     dda:	51 2c       	mov	r5, r1
     ddc:	54 01       	movw	r10, r8
     dde:	14 c0       	rjmp	.+40     	; 0xe08 <vfprintf+0x160>
     de0:	38 01       	movw	r6, r16
     de2:	f2 e0       	ldi	r31, 0x02	; 2
     de4:	6f 0e       	add	r6, r31
     de6:	71 1c       	adc	r7, r1
     de8:	f8 01       	movw	r30, r16
     dea:	a0 80       	ld	r10, Z
     dec:	b1 80       	ldd	r11, Z+1	; 0x01
     dee:	26 ff       	sbrs	r18, 6
     df0:	03 c0       	rjmp	.+6      	; 0xdf8 <vfprintf+0x150>
     df2:	65 2d       	mov	r22, r5
     df4:	70 e0       	ldi	r23, 0x00	; 0
     df6:	02 c0       	rjmp	.+4      	; 0xdfc <vfprintf+0x154>
     df8:	6f ef       	ldi	r22, 0xFF	; 255
     dfa:	7f ef       	ldi	r23, 0xFF	; 255
     dfc:	c5 01       	movw	r24, r10
     dfe:	2c 87       	std	Y+12, r18	; 0x0c
     e00:	94 d2       	rcall	.+1320   	; 0x132a <strnlen>
     e02:	2c 01       	movw	r4, r24
     e04:	83 01       	movw	r16, r6
     e06:	2c 85       	ldd	r18, Y+12	; 0x0c
     e08:	2f 77       	andi	r18, 0x7F	; 127
     e0a:	22 2e       	mov	r2, r18
     e0c:	16 c0       	rjmp	.+44     	; 0xe3a <vfprintf+0x192>
     e0e:	38 01       	movw	r6, r16
     e10:	f2 e0       	ldi	r31, 0x02	; 2
     e12:	6f 0e       	add	r6, r31
     e14:	71 1c       	adc	r7, r1
     e16:	f8 01       	movw	r30, r16
     e18:	a0 80       	ld	r10, Z
     e1a:	b1 80       	ldd	r11, Z+1	; 0x01
     e1c:	26 ff       	sbrs	r18, 6
     e1e:	03 c0       	rjmp	.+6      	; 0xe26 <vfprintf+0x17e>
     e20:	65 2d       	mov	r22, r5
     e22:	70 e0       	ldi	r23, 0x00	; 0
     e24:	02 c0       	rjmp	.+4      	; 0xe2a <vfprintf+0x182>
     e26:	6f ef       	ldi	r22, 0xFF	; 255
     e28:	7f ef       	ldi	r23, 0xFF	; 255
     e2a:	c5 01       	movw	r24, r10
     e2c:	2c 87       	std	Y+12, r18	; 0x0c
     e2e:	6b d2       	rcall	.+1238   	; 0x1306 <strnlen_P>
     e30:	2c 01       	movw	r4, r24
     e32:	2c 85       	ldd	r18, Y+12	; 0x0c
     e34:	20 68       	ori	r18, 0x80	; 128
     e36:	22 2e       	mov	r2, r18
     e38:	83 01       	movw	r16, r6
     e3a:	23 fc       	sbrc	r2, 3
     e3c:	19 c0       	rjmp	.+50     	; 0xe70 <vfprintf+0x1c8>
     e3e:	83 2d       	mov	r24, r3
     e40:	90 e0       	ldi	r25, 0x00	; 0
     e42:	48 16       	cp	r4, r24
     e44:	59 06       	cpc	r5, r25
     e46:	a0 f4       	brcc	.+40     	; 0xe70 <vfprintf+0x1c8>
     e48:	b7 01       	movw	r22, r14
     e4a:	80 e2       	ldi	r24, 0x20	; 32
     e4c:	90 e0       	ldi	r25, 0x00	; 0
     e4e:	78 d2       	rcall	.+1264   	; 0x1340 <fputc>
     e50:	3a 94       	dec	r3
     e52:	f5 cf       	rjmp	.-22     	; 0xe3e <vfprintf+0x196>
     e54:	f5 01       	movw	r30, r10
     e56:	27 fc       	sbrc	r2, 7
     e58:	85 91       	lpm	r24, Z+
     e5a:	27 fe       	sbrs	r2, 7
     e5c:	81 91       	ld	r24, Z+
     e5e:	5f 01       	movw	r10, r30
     e60:	b7 01       	movw	r22, r14
     e62:	90 e0       	ldi	r25, 0x00	; 0
     e64:	6d d2       	rcall	.+1242   	; 0x1340 <fputc>
     e66:	31 10       	cpse	r3, r1
     e68:	3a 94       	dec	r3
     e6a:	f1 e0       	ldi	r31, 0x01	; 1
     e6c:	4f 1a       	sub	r4, r31
     e6e:	51 08       	sbc	r5, r1
     e70:	41 14       	cp	r4, r1
     e72:	51 04       	cpc	r5, r1
     e74:	79 f7       	brne	.-34     	; 0xe54 <vfprintf+0x1ac>
     e76:	de c0       	rjmp	.+444    	; 0x1034 <vfprintf+0x38c>
     e78:	84 36       	cpi	r24, 0x64	; 100
     e7a:	11 f0       	breq	.+4      	; 0xe80 <vfprintf+0x1d8>
     e7c:	89 36       	cpi	r24, 0x69	; 105
     e7e:	31 f5       	brne	.+76     	; 0xecc <vfprintf+0x224>
     e80:	f8 01       	movw	r30, r16
     e82:	27 ff       	sbrs	r18, 7
     e84:	07 c0       	rjmp	.+14     	; 0xe94 <vfprintf+0x1ec>
     e86:	60 81       	ld	r22, Z
     e88:	71 81       	ldd	r23, Z+1	; 0x01
     e8a:	82 81       	ldd	r24, Z+2	; 0x02
     e8c:	93 81       	ldd	r25, Z+3	; 0x03
     e8e:	0c 5f       	subi	r16, 0xFC	; 252
     e90:	1f 4f       	sbci	r17, 0xFF	; 255
     e92:	08 c0       	rjmp	.+16     	; 0xea4 <vfprintf+0x1fc>
     e94:	60 81       	ld	r22, Z
     e96:	71 81       	ldd	r23, Z+1	; 0x01
     e98:	88 27       	eor	r24, r24
     e9a:	77 fd       	sbrc	r23, 7
     e9c:	80 95       	com	r24
     e9e:	98 2f       	mov	r25, r24
     ea0:	0e 5f       	subi	r16, 0xFE	; 254
     ea2:	1f 4f       	sbci	r17, 0xFF	; 255
     ea4:	2f 76       	andi	r18, 0x6F	; 111
     ea6:	b2 2e       	mov	r11, r18
     ea8:	97 ff       	sbrs	r25, 7
     eaa:	09 c0       	rjmp	.+18     	; 0xebe <vfprintf+0x216>
     eac:	90 95       	com	r25
     eae:	80 95       	com	r24
     eb0:	70 95       	com	r23
     eb2:	61 95       	neg	r22
     eb4:	7f 4f       	sbci	r23, 0xFF	; 255
     eb6:	8f 4f       	sbci	r24, 0xFF	; 255
     eb8:	9f 4f       	sbci	r25, 0xFF	; 255
     eba:	20 68       	ori	r18, 0x80	; 128
     ebc:	b2 2e       	mov	r11, r18
     ebe:	2a e0       	ldi	r18, 0x0A	; 10
     ec0:	30 e0       	ldi	r19, 0x00	; 0
     ec2:	a4 01       	movw	r20, r8
     ec4:	6f d2       	rcall	.+1246   	; 0x13a4 <__ultoa_invert>
     ec6:	a8 2e       	mov	r10, r24
     ec8:	a8 18       	sub	r10, r8
     eca:	43 c0       	rjmp	.+134    	; 0xf52 <vfprintf+0x2aa>
     ecc:	85 37       	cpi	r24, 0x75	; 117
     ece:	29 f4       	brne	.+10     	; 0xeda <vfprintf+0x232>
     ed0:	2f 7e       	andi	r18, 0xEF	; 239
     ed2:	b2 2e       	mov	r11, r18
     ed4:	2a e0       	ldi	r18, 0x0A	; 10
     ed6:	30 e0       	ldi	r19, 0x00	; 0
     ed8:	25 c0       	rjmp	.+74     	; 0xf24 <vfprintf+0x27c>
     eda:	f2 2f       	mov	r31, r18
     edc:	f9 7f       	andi	r31, 0xF9	; 249
     ede:	bf 2e       	mov	r11, r31
     ee0:	8f 36       	cpi	r24, 0x6F	; 111
     ee2:	c1 f0       	breq	.+48     	; 0xf14 <vfprintf+0x26c>
     ee4:	18 f4       	brcc	.+6      	; 0xeec <vfprintf+0x244>
     ee6:	88 35       	cpi	r24, 0x58	; 88
     ee8:	79 f0       	breq	.+30     	; 0xf08 <vfprintf+0x260>
     eea:	ad c0       	rjmp	.+346    	; 0x1046 <vfprintf+0x39e>
     eec:	80 37       	cpi	r24, 0x70	; 112
     eee:	19 f0       	breq	.+6      	; 0xef6 <vfprintf+0x24e>
     ef0:	88 37       	cpi	r24, 0x78	; 120
     ef2:	21 f0       	breq	.+8      	; 0xefc <vfprintf+0x254>
     ef4:	a8 c0       	rjmp	.+336    	; 0x1046 <vfprintf+0x39e>
     ef6:	2f 2f       	mov	r18, r31
     ef8:	20 61       	ori	r18, 0x10	; 16
     efa:	b2 2e       	mov	r11, r18
     efc:	b4 fe       	sbrs	r11, 4
     efe:	0d c0       	rjmp	.+26     	; 0xf1a <vfprintf+0x272>
     f00:	8b 2d       	mov	r24, r11
     f02:	84 60       	ori	r24, 0x04	; 4
     f04:	b8 2e       	mov	r11, r24
     f06:	09 c0       	rjmp	.+18     	; 0xf1a <vfprintf+0x272>
     f08:	24 ff       	sbrs	r18, 4
     f0a:	0a c0       	rjmp	.+20     	; 0xf20 <vfprintf+0x278>
     f0c:	9f 2f       	mov	r25, r31
     f0e:	96 60       	ori	r25, 0x06	; 6
     f10:	b9 2e       	mov	r11, r25
     f12:	06 c0       	rjmp	.+12     	; 0xf20 <vfprintf+0x278>
     f14:	28 e0       	ldi	r18, 0x08	; 8
     f16:	30 e0       	ldi	r19, 0x00	; 0
     f18:	05 c0       	rjmp	.+10     	; 0xf24 <vfprintf+0x27c>
     f1a:	20 e1       	ldi	r18, 0x10	; 16
     f1c:	30 e0       	ldi	r19, 0x00	; 0
     f1e:	02 c0       	rjmp	.+4      	; 0xf24 <vfprintf+0x27c>
     f20:	20 e1       	ldi	r18, 0x10	; 16
     f22:	32 e0       	ldi	r19, 0x02	; 2
     f24:	f8 01       	movw	r30, r16
     f26:	b7 fe       	sbrs	r11, 7
     f28:	07 c0       	rjmp	.+14     	; 0xf38 <vfprintf+0x290>
     f2a:	60 81       	ld	r22, Z
     f2c:	71 81       	ldd	r23, Z+1	; 0x01
     f2e:	82 81       	ldd	r24, Z+2	; 0x02
     f30:	93 81       	ldd	r25, Z+3	; 0x03
     f32:	0c 5f       	subi	r16, 0xFC	; 252
     f34:	1f 4f       	sbci	r17, 0xFF	; 255
     f36:	06 c0       	rjmp	.+12     	; 0xf44 <vfprintf+0x29c>
     f38:	60 81       	ld	r22, Z
     f3a:	71 81       	ldd	r23, Z+1	; 0x01
     f3c:	80 e0       	ldi	r24, 0x00	; 0
     f3e:	90 e0       	ldi	r25, 0x00	; 0
     f40:	0e 5f       	subi	r16, 0xFE	; 254
     f42:	1f 4f       	sbci	r17, 0xFF	; 255
     f44:	a4 01       	movw	r20, r8
     f46:	2e d2       	rcall	.+1116   	; 0x13a4 <__ultoa_invert>
     f48:	a8 2e       	mov	r10, r24
     f4a:	a8 18       	sub	r10, r8
     f4c:	fb 2d       	mov	r31, r11
     f4e:	ff 77       	andi	r31, 0x7F	; 127
     f50:	bf 2e       	mov	r11, r31
     f52:	b6 fe       	sbrs	r11, 6
     f54:	0b c0       	rjmp	.+22     	; 0xf6c <vfprintf+0x2c4>
     f56:	2b 2d       	mov	r18, r11
     f58:	2e 7f       	andi	r18, 0xFE	; 254
     f5a:	a5 14       	cp	r10, r5
     f5c:	50 f4       	brcc	.+20     	; 0xf72 <vfprintf+0x2ca>
     f5e:	b4 fe       	sbrs	r11, 4
     f60:	0a c0       	rjmp	.+20     	; 0xf76 <vfprintf+0x2ce>
     f62:	b2 fc       	sbrc	r11, 2
     f64:	08 c0       	rjmp	.+16     	; 0xf76 <vfprintf+0x2ce>
     f66:	2b 2d       	mov	r18, r11
     f68:	2e 7e       	andi	r18, 0xEE	; 238
     f6a:	05 c0       	rjmp	.+10     	; 0xf76 <vfprintf+0x2ce>
     f6c:	7a 2c       	mov	r7, r10
     f6e:	2b 2d       	mov	r18, r11
     f70:	03 c0       	rjmp	.+6      	; 0xf78 <vfprintf+0x2d0>
     f72:	7a 2c       	mov	r7, r10
     f74:	01 c0       	rjmp	.+2      	; 0xf78 <vfprintf+0x2d0>
     f76:	75 2c       	mov	r7, r5
     f78:	24 ff       	sbrs	r18, 4
     f7a:	0d c0       	rjmp	.+26     	; 0xf96 <vfprintf+0x2ee>
     f7c:	fe 01       	movw	r30, r28
     f7e:	ea 0d       	add	r30, r10
     f80:	f1 1d       	adc	r31, r1
     f82:	80 81       	ld	r24, Z
     f84:	80 33       	cpi	r24, 0x30	; 48
     f86:	11 f4       	brne	.+4      	; 0xf8c <vfprintf+0x2e4>
     f88:	29 7e       	andi	r18, 0xE9	; 233
     f8a:	09 c0       	rjmp	.+18     	; 0xf9e <vfprintf+0x2f6>
     f8c:	22 ff       	sbrs	r18, 2
     f8e:	06 c0       	rjmp	.+12     	; 0xf9c <vfprintf+0x2f4>
     f90:	73 94       	inc	r7
     f92:	73 94       	inc	r7
     f94:	04 c0       	rjmp	.+8      	; 0xf9e <vfprintf+0x2f6>
     f96:	82 2f       	mov	r24, r18
     f98:	86 78       	andi	r24, 0x86	; 134
     f9a:	09 f0       	breq	.+2      	; 0xf9e <vfprintf+0x2f6>
     f9c:	73 94       	inc	r7
     f9e:	23 fd       	sbrc	r18, 3
     fa0:	12 c0       	rjmp	.+36     	; 0xfc6 <vfprintf+0x31e>
     fa2:	20 ff       	sbrs	r18, 0
     fa4:	06 c0       	rjmp	.+12     	; 0xfb2 <vfprintf+0x30a>
     fa6:	5a 2c       	mov	r5, r10
     fa8:	73 14       	cp	r7, r3
     faa:	18 f4       	brcc	.+6      	; 0xfb2 <vfprintf+0x30a>
     fac:	53 0c       	add	r5, r3
     fae:	57 18       	sub	r5, r7
     fb0:	73 2c       	mov	r7, r3
     fb2:	73 14       	cp	r7, r3
     fb4:	60 f4       	brcc	.+24     	; 0xfce <vfprintf+0x326>
     fb6:	b7 01       	movw	r22, r14
     fb8:	80 e2       	ldi	r24, 0x20	; 32
     fba:	90 e0       	ldi	r25, 0x00	; 0
     fbc:	2c 87       	std	Y+12, r18	; 0x0c
     fbe:	c0 d1       	rcall	.+896    	; 0x1340 <fputc>
     fc0:	73 94       	inc	r7
     fc2:	2c 85       	ldd	r18, Y+12	; 0x0c
     fc4:	f6 cf       	rjmp	.-20     	; 0xfb2 <vfprintf+0x30a>
     fc6:	73 14       	cp	r7, r3
     fc8:	10 f4       	brcc	.+4      	; 0xfce <vfprintf+0x326>
     fca:	37 18       	sub	r3, r7
     fcc:	01 c0       	rjmp	.+2      	; 0xfd0 <vfprintf+0x328>
     fce:	31 2c       	mov	r3, r1
     fd0:	24 ff       	sbrs	r18, 4
     fd2:	11 c0       	rjmp	.+34     	; 0xff6 <vfprintf+0x34e>
     fd4:	b7 01       	movw	r22, r14
     fd6:	80 e3       	ldi	r24, 0x30	; 48
     fd8:	90 e0       	ldi	r25, 0x00	; 0
     fda:	2c 87       	std	Y+12, r18	; 0x0c
     fdc:	b1 d1       	rcall	.+866    	; 0x1340 <fputc>
     fde:	2c 85       	ldd	r18, Y+12	; 0x0c
     fe0:	22 ff       	sbrs	r18, 2
     fe2:	16 c0       	rjmp	.+44     	; 0x1010 <vfprintf+0x368>
     fe4:	21 ff       	sbrs	r18, 1
     fe6:	03 c0       	rjmp	.+6      	; 0xfee <vfprintf+0x346>
     fe8:	88 e5       	ldi	r24, 0x58	; 88
     fea:	90 e0       	ldi	r25, 0x00	; 0
     fec:	02 c0       	rjmp	.+4      	; 0xff2 <vfprintf+0x34a>
     fee:	88 e7       	ldi	r24, 0x78	; 120
     ff0:	90 e0       	ldi	r25, 0x00	; 0
     ff2:	b7 01       	movw	r22, r14
     ff4:	0c c0       	rjmp	.+24     	; 0x100e <vfprintf+0x366>
     ff6:	82 2f       	mov	r24, r18
     ff8:	86 78       	andi	r24, 0x86	; 134
     ffa:	51 f0       	breq	.+20     	; 0x1010 <vfprintf+0x368>
     ffc:	21 fd       	sbrc	r18, 1
     ffe:	02 c0       	rjmp	.+4      	; 0x1004 <vfprintf+0x35c>
    1000:	80 e2       	ldi	r24, 0x20	; 32
    1002:	01 c0       	rjmp	.+2      	; 0x1006 <vfprintf+0x35e>
    1004:	8b e2       	ldi	r24, 0x2B	; 43
    1006:	27 fd       	sbrc	r18, 7
    1008:	8d e2       	ldi	r24, 0x2D	; 45
    100a:	b7 01       	movw	r22, r14
    100c:	90 e0       	ldi	r25, 0x00	; 0
    100e:	98 d1       	rcall	.+816    	; 0x1340 <fputc>
    1010:	a5 14       	cp	r10, r5
    1012:	30 f4       	brcc	.+12     	; 0x1020 <vfprintf+0x378>
    1014:	b7 01       	movw	r22, r14
    1016:	80 e3       	ldi	r24, 0x30	; 48
    1018:	90 e0       	ldi	r25, 0x00	; 0
    101a:	92 d1       	rcall	.+804    	; 0x1340 <fputc>
    101c:	5a 94       	dec	r5
    101e:	f8 cf       	rjmp	.-16     	; 0x1010 <vfprintf+0x368>
    1020:	aa 94       	dec	r10
    1022:	f4 01       	movw	r30, r8
    1024:	ea 0d       	add	r30, r10
    1026:	f1 1d       	adc	r31, r1
    1028:	80 81       	ld	r24, Z
    102a:	b7 01       	movw	r22, r14
    102c:	90 e0       	ldi	r25, 0x00	; 0
    102e:	88 d1       	rcall	.+784    	; 0x1340 <fputc>
    1030:	a1 10       	cpse	r10, r1
    1032:	f6 cf       	rjmp	.-20     	; 0x1020 <vfprintf+0x378>
    1034:	33 20       	and	r3, r3
    1036:	09 f4       	brne	.+2      	; 0x103a <vfprintf+0x392>
    1038:	5d ce       	rjmp	.-838    	; 0xcf4 <vfprintf+0x4c>
    103a:	b7 01       	movw	r22, r14
    103c:	80 e2       	ldi	r24, 0x20	; 32
    103e:	90 e0       	ldi	r25, 0x00	; 0
    1040:	7f d1       	rcall	.+766    	; 0x1340 <fputc>
    1042:	3a 94       	dec	r3
    1044:	f7 cf       	rjmp	.-18     	; 0x1034 <vfprintf+0x38c>
    1046:	f7 01       	movw	r30, r14
    1048:	86 81       	ldd	r24, Z+6	; 0x06
    104a:	97 81       	ldd	r25, Z+7	; 0x07
    104c:	02 c0       	rjmp	.+4      	; 0x1052 <vfprintf+0x3aa>
    104e:	8f ef       	ldi	r24, 0xFF	; 255
    1050:	9f ef       	ldi	r25, 0xFF	; 255
    1052:	2c 96       	adiw	r28, 0x0c	; 12
    1054:	0f b6       	in	r0, 0x3f	; 63
    1056:	f8 94       	cli
    1058:	de bf       	out	0x3e, r29	; 62
    105a:	0f be       	out	0x3f, r0	; 63
    105c:	cd bf       	out	0x3d, r28	; 61
    105e:	df 91       	pop	r29
    1060:	cf 91       	pop	r28
    1062:	1f 91       	pop	r17
    1064:	0f 91       	pop	r16
    1066:	ff 90       	pop	r15
    1068:	ef 90       	pop	r14
    106a:	df 90       	pop	r13
    106c:	cf 90       	pop	r12
    106e:	bf 90       	pop	r11
    1070:	af 90       	pop	r10
    1072:	9f 90       	pop	r9
    1074:	8f 90       	pop	r8
    1076:	7f 90       	pop	r7
    1078:	6f 90       	pop	r6
    107a:	5f 90       	pop	r5
    107c:	4f 90       	pop	r4
    107e:	3f 90       	pop	r3
    1080:	2f 90       	pop	r2
    1082:	08 95       	ret

00001084 <calloc>:
    1084:	0f 93       	push	r16
    1086:	1f 93       	push	r17
    1088:	cf 93       	push	r28
    108a:	df 93       	push	r29
    108c:	86 9f       	mul	r24, r22
    108e:	80 01       	movw	r16, r0
    1090:	87 9f       	mul	r24, r23
    1092:	10 0d       	add	r17, r0
    1094:	96 9f       	mul	r25, r22
    1096:	10 0d       	add	r17, r0
    1098:	11 24       	eor	r1, r1
    109a:	c8 01       	movw	r24, r16
    109c:	0d d0       	rcall	.+26     	; 0x10b8 <malloc>
    109e:	ec 01       	movw	r28, r24
    10a0:	00 97       	sbiw	r24, 0x00	; 0
    10a2:	21 f0       	breq	.+8      	; 0x10ac <calloc+0x28>
    10a4:	a8 01       	movw	r20, r16
    10a6:	60 e0       	ldi	r22, 0x00	; 0
    10a8:	70 e0       	ldi	r23, 0x00	; 0
    10aa:	38 d1       	rcall	.+624    	; 0x131c <memset>
    10ac:	ce 01       	movw	r24, r28
    10ae:	df 91       	pop	r29
    10b0:	cf 91       	pop	r28
    10b2:	1f 91       	pop	r17
    10b4:	0f 91       	pop	r16
    10b6:	08 95       	ret

000010b8 <malloc>:
    10b8:	cf 93       	push	r28
    10ba:	df 93       	push	r29
    10bc:	82 30       	cpi	r24, 0x02	; 2
    10be:	91 05       	cpc	r25, r1
    10c0:	10 f4       	brcc	.+4      	; 0x10c6 <malloc+0xe>
    10c2:	82 e0       	ldi	r24, 0x02	; 2
    10c4:	90 e0       	ldi	r25, 0x00	; 0
    10c6:	e0 91 8d 02 	lds	r30, 0x028D
    10ca:	f0 91 8e 02 	lds	r31, 0x028E
    10ce:	20 e0       	ldi	r18, 0x00	; 0
    10d0:	30 e0       	ldi	r19, 0x00	; 0
    10d2:	a0 e0       	ldi	r26, 0x00	; 0
    10d4:	b0 e0       	ldi	r27, 0x00	; 0
    10d6:	30 97       	sbiw	r30, 0x00	; 0
    10d8:	39 f1       	breq	.+78     	; 0x1128 <malloc+0x70>
    10da:	40 81       	ld	r20, Z
    10dc:	51 81       	ldd	r21, Z+1	; 0x01
    10de:	48 17       	cp	r20, r24
    10e0:	59 07       	cpc	r21, r25
    10e2:	b8 f0       	brcs	.+46     	; 0x1112 <malloc+0x5a>
    10e4:	48 17       	cp	r20, r24
    10e6:	59 07       	cpc	r21, r25
    10e8:	71 f4       	brne	.+28     	; 0x1106 <malloc+0x4e>
    10ea:	82 81       	ldd	r24, Z+2	; 0x02
    10ec:	93 81       	ldd	r25, Z+3	; 0x03
    10ee:	10 97       	sbiw	r26, 0x00	; 0
    10f0:	29 f0       	breq	.+10     	; 0x10fc <malloc+0x44>
    10f2:	13 96       	adiw	r26, 0x03	; 3
    10f4:	9c 93       	st	X, r25
    10f6:	8e 93       	st	-X, r24
    10f8:	12 97       	sbiw	r26, 0x02	; 2
    10fa:	2c c0       	rjmp	.+88     	; 0x1154 <malloc+0x9c>
    10fc:	90 93 8e 02 	sts	0x028E, r25
    1100:	80 93 8d 02 	sts	0x028D, r24
    1104:	27 c0       	rjmp	.+78     	; 0x1154 <malloc+0x9c>
    1106:	21 15       	cp	r18, r1
    1108:	31 05       	cpc	r19, r1
    110a:	31 f0       	breq	.+12     	; 0x1118 <malloc+0x60>
    110c:	42 17       	cp	r20, r18
    110e:	53 07       	cpc	r21, r19
    1110:	18 f0       	brcs	.+6      	; 0x1118 <malloc+0x60>
    1112:	a9 01       	movw	r20, r18
    1114:	db 01       	movw	r26, r22
    1116:	01 c0       	rjmp	.+2      	; 0x111a <malloc+0x62>
    1118:	ef 01       	movw	r28, r30
    111a:	9a 01       	movw	r18, r20
    111c:	bd 01       	movw	r22, r26
    111e:	df 01       	movw	r26, r30
    1120:	02 80       	ldd	r0, Z+2	; 0x02
    1122:	f3 81       	ldd	r31, Z+3	; 0x03
    1124:	e0 2d       	mov	r30, r0
    1126:	d7 cf       	rjmp	.-82     	; 0x10d6 <malloc+0x1e>
    1128:	21 15       	cp	r18, r1
    112a:	31 05       	cpc	r19, r1
    112c:	f9 f0       	breq	.+62     	; 0x116c <malloc+0xb4>
    112e:	28 1b       	sub	r18, r24
    1130:	39 0b       	sbc	r19, r25
    1132:	24 30       	cpi	r18, 0x04	; 4
    1134:	31 05       	cpc	r19, r1
    1136:	80 f4       	brcc	.+32     	; 0x1158 <malloc+0xa0>
    1138:	8a 81       	ldd	r24, Y+2	; 0x02
    113a:	9b 81       	ldd	r25, Y+3	; 0x03
    113c:	61 15       	cp	r22, r1
    113e:	71 05       	cpc	r23, r1
    1140:	21 f0       	breq	.+8      	; 0x114a <malloc+0x92>
    1142:	fb 01       	movw	r30, r22
    1144:	93 83       	std	Z+3, r25	; 0x03
    1146:	82 83       	std	Z+2, r24	; 0x02
    1148:	04 c0       	rjmp	.+8      	; 0x1152 <malloc+0x9a>
    114a:	90 93 8e 02 	sts	0x028E, r25
    114e:	80 93 8d 02 	sts	0x028D, r24
    1152:	fe 01       	movw	r30, r28
    1154:	32 96       	adiw	r30, 0x02	; 2
    1156:	44 c0       	rjmp	.+136    	; 0x11e0 <malloc+0x128>
    1158:	fe 01       	movw	r30, r28
    115a:	e2 0f       	add	r30, r18
    115c:	f3 1f       	adc	r31, r19
    115e:	81 93       	st	Z+, r24
    1160:	91 93       	st	Z+, r25
    1162:	22 50       	subi	r18, 0x02	; 2
    1164:	31 09       	sbc	r19, r1
    1166:	39 83       	std	Y+1, r19	; 0x01
    1168:	28 83       	st	Y, r18
    116a:	3a c0       	rjmp	.+116    	; 0x11e0 <malloc+0x128>
    116c:	20 91 8b 02 	lds	r18, 0x028B
    1170:	30 91 8c 02 	lds	r19, 0x028C
    1174:	23 2b       	or	r18, r19
    1176:	41 f4       	brne	.+16     	; 0x1188 <malloc+0xd0>
    1178:	20 91 02 02 	lds	r18, 0x0202
    117c:	30 91 03 02 	lds	r19, 0x0203
    1180:	30 93 8c 02 	sts	0x028C, r19
    1184:	20 93 8b 02 	sts	0x028B, r18
    1188:	20 91 00 02 	lds	r18, 0x0200
    118c:	30 91 01 02 	lds	r19, 0x0201
    1190:	21 15       	cp	r18, r1
    1192:	31 05       	cpc	r19, r1
    1194:	41 f4       	brne	.+16     	; 0x11a6 <malloc+0xee>
    1196:	2d b7       	in	r18, 0x3d	; 61
    1198:	3e b7       	in	r19, 0x3e	; 62
    119a:	40 91 04 02 	lds	r20, 0x0204
    119e:	50 91 05 02 	lds	r21, 0x0205
    11a2:	24 1b       	sub	r18, r20
    11a4:	35 0b       	sbc	r19, r21
    11a6:	e0 91 8b 02 	lds	r30, 0x028B
    11aa:	f0 91 8c 02 	lds	r31, 0x028C
    11ae:	e2 17       	cp	r30, r18
    11b0:	f3 07       	cpc	r31, r19
    11b2:	a0 f4       	brcc	.+40     	; 0x11dc <malloc+0x124>
    11b4:	2e 1b       	sub	r18, r30
    11b6:	3f 0b       	sbc	r19, r31
    11b8:	28 17       	cp	r18, r24
    11ba:	39 07       	cpc	r19, r25
    11bc:	78 f0       	brcs	.+30     	; 0x11dc <malloc+0x124>
    11be:	ac 01       	movw	r20, r24
    11c0:	4e 5f       	subi	r20, 0xFE	; 254
    11c2:	5f 4f       	sbci	r21, 0xFF	; 255
    11c4:	24 17       	cp	r18, r20
    11c6:	35 07       	cpc	r19, r21
    11c8:	48 f0       	brcs	.+18     	; 0x11dc <malloc+0x124>
    11ca:	4e 0f       	add	r20, r30
    11cc:	5f 1f       	adc	r21, r31
    11ce:	50 93 8c 02 	sts	0x028C, r21
    11d2:	40 93 8b 02 	sts	0x028B, r20
    11d6:	81 93       	st	Z+, r24
    11d8:	91 93       	st	Z+, r25
    11da:	02 c0       	rjmp	.+4      	; 0x11e0 <malloc+0x128>
    11dc:	e0 e0       	ldi	r30, 0x00	; 0
    11de:	f0 e0       	ldi	r31, 0x00	; 0
    11e0:	cf 01       	movw	r24, r30
    11e2:	df 91       	pop	r29
    11e4:	cf 91       	pop	r28
    11e6:	08 95       	ret

000011e8 <free>:
    11e8:	cf 93       	push	r28
    11ea:	df 93       	push	r29
    11ec:	00 97       	sbiw	r24, 0x00	; 0
    11ee:	09 f4       	brne	.+2      	; 0x11f2 <free+0xa>
    11f0:	87 c0       	rjmp	.+270    	; 0x1300 <free+0x118>
    11f2:	fc 01       	movw	r30, r24
    11f4:	32 97       	sbiw	r30, 0x02	; 2
    11f6:	13 82       	std	Z+3, r1	; 0x03
    11f8:	12 82       	std	Z+2, r1	; 0x02
    11fa:	c0 91 8d 02 	lds	r28, 0x028D
    11fe:	d0 91 8e 02 	lds	r29, 0x028E
    1202:	20 97       	sbiw	r28, 0x00	; 0
    1204:	81 f4       	brne	.+32     	; 0x1226 <free+0x3e>
    1206:	20 81       	ld	r18, Z
    1208:	31 81       	ldd	r19, Z+1	; 0x01
    120a:	28 0f       	add	r18, r24
    120c:	39 1f       	adc	r19, r25
    120e:	80 91 8b 02 	lds	r24, 0x028B
    1212:	90 91 8c 02 	lds	r25, 0x028C
    1216:	82 17       	cp	r24, r18
    1218:	93 07       	cpc	r25, r19
    121a:	79 f5       	brne	.+94     	; 0x127a <free+0x92>
    121c:	f0 93 8c 02 	sts	0x028C, r31
    1220:	e0 93 8b 02 	sts	0x028B, r30
    1224:	6d c0       	rjmp	.+218    	; 0x1300 <free+0x118>
    1226:	de 01       	movw	r26, r28
    1228:	20 e0       	ldi	r18, 0x00	; 0
    122a:	30 e0       	ldi	r19, 0x00	; 0
    122c:	ae 17       	cp	r26, r30
    122e:	bf 07       	cpc	r27, r31
    1230:	50 f4       	brcc	.+20     	; 0x1246 <free+0x5e>
    1232:	12 96       	adiw	r26, 0x02	; 2
    1234:	4d 91       	ld	r20, X+
    1236:	5c 91       	ld	r21, X
    1238:	13 97       	sbiw	r26, 0x03	; 3
    123a:	9d 01       	movw	r18, r26
    123c:	41 15       	cp	r20, r1
    123e:	51 05       	cpc	r21, r1
    1240:	09 f1       	breq	.+66     	; 0x1284 <free+0x9c>
    1242:	da 01       	movw	r26, r20
    1244:	f3 cf       	rjmp	.-26     	; 0x122c <free+0x44>
    1246:	b3 83       	std	Z+3, r27	; 0x03
    1248:	a2 83       	std	Z+2, r26	; 0x02
    124a:	40 81       	ld	r20, Z
    124c:	51 81       	ldd	r21, Z+1	; 0x01
    124e:	84 0f       	add	r24, r20
    1250:	95 1f       	adc	r25, r21
    1252:	8a 17       	cp	r24, r26
    1254:	9b 07       	cpc	r25, r27
    1256:	71 f4       	brne	.+28     	; 0x1274 <free+0x8c>
    1258:	8d 91       	ld	r24, X+
    125a:	9c 91       	ld	r25, X
    125c:	11 97       	sbiw	r26, 0x01	; 1
    125e:	84 0f       	add	r24, r20
    1260:	95 1f       	adc	r25, r21
    1262:	02 96       	adiw	r24, 0x02	; 2
    1264:	91 83       	std	Z+1, r25	; 0x01
    1266:	80 83       	st	Z, r24
    1268:	12 96       	adiw	r26, 0x02	; 2
    126a:	8d 91       	ld	r24, X+
    126c:	9c 91       	ld	r25, X
    126e:	13 97       	sbiw	r26, 0x03	; 3
    1270:	93 83       	std	Z+3, r25	; 0x03
    1272:	82 83       	std	Z+2, r24	; 0x02
    1274:	21 15       	cp	r18, r1
    1276:	31 05       	cpc	r19, r1
    1278:	29 f4       	brne	.+10     	; 0x1284 <free+0x9c>
    127a:	f0 93 8e 02 	sts	0x028E, r31
    127e:	e0 93 8d 02 	sts	0x028D, r30
    1282:	3e c0       	rjmp	.+124    	; 0x1300 <free+0x118>
    1284:	d9 01       	movw	r26, r18
    1286:	13 96       	adiw	r26, 0x03	; 3
    1288:	fc 93       	st	X, r31
    128a:	ee 93       	st	-X, r30
    128c:	12 97       	sbiw	r26, 0x02	; 2
    128e:	4d 91       	ld	r20, X+
    1290:	5d 91       	ld	r21, X+
    1292:	a4 0f       	add	r26, r20
    1294:	b5 1f       	adc	r27, r21
    1296:	ea 17       	cp	r30, r26
    1298:	fb 07       	cpc	r31, r27
    129a:	79 f4       	brne	.+30     	; 0x12ba <free+0xd2>
    129c:	80 81       	ld	r24, Z
    129e:	91 81       	ldd	r25, Z+1	; 0x01
    12a0:	84 0f       	add	r24, r20
    12a2:	95 1f       	adc	r25, r21
    12a4:	02 96       	adiw	r24, 0x02	; 2
    12a6:	d9 01       	movw	r26, r18
    12a8:	11 96       	adiw	r26, 0x01	; 1
    12aa:	9c 93       	st	X, r25
    12ac:	8e 93       	st	-X, r24
    12ae:	82 81       	ldd	r24, Z+2	; 0x02
    12b0:	93 81       	ldd	r25, Z+3	; 0x03
    12b2:	13 96       	adiw	r26, 0x03	; 3
    12b4:	9c 93       	st	X, r25
    12b6:	8e 93       	st	-X, r24
    12b8:	12 97       	sbiw	r26, 0x02	; 2
    12ba:	e0 e0       	ldi	r30, 0x00	; 0
    12bc:	f0 e0       	ldi	r31, 0x00	; 0
    12be:	8a 81       	ldd	r24, Y+2	; 0x02
    12c0:	9b 81       	ldd	r25, Y+3	; 0x03
    12c2:	00 97       	sbiw	r24, 0x00	; 0
    12c4:	19 f0       	breq	.+6      	; 0x12cc <free+0xe4>
    12c6:	fe 01       	movw	r30, r28
    12c8:	ec 01       	movw	r28, r24
    12ca:	f9 cf       	rjmp	.-14     	; 0x12be <free+0xd6>
    12cc:	ce 01       	movw	r24, r28
    12ce:	02 96       	adiw	r24, 0x02	; 2
    12d0:	28 81       	ld	r18, Y
    12d2:	39 81       	ldd	r19, Y+1	; 0x01
    12d4:	82 0f       	add	r24, r18
    12d6:	93 1f       	adc	r25, r19
    12d8:	20 91 8b 02 	lds	r18, 0x028B
    12dc:	30 91 8c 02 	lds	r19, 0x028C
    12e0:	28 17       	cp	r18, r24
    12e2:	39 07       	cpc	r19, r25
    12e4:	69 f4       	brne	.+26     	; 0x1300 <free+0x118>
    12e6:	30 97       	sbiw	r30, 0x00	; 0
    12e8:	29 f4       	brne	.+10     	; 0x12f4 <free+0x10c>
    12ea:	10 92 8e 02 	sts	0x028E, r1
    12ee:	10 92 8d 02 	sts	0x028D, r1
    12f2:	02 c0       	rjmp	.+4      	; 0x12f8 <free+0x110>
    12f4:	13 82       	std	Z+3, r1	; 0x03
    12f6:	12 82       	std	Z+2, r1	; 0x02
    12f8:	d0 93 8c 02 	sts	0x028C, r29
    12fc:	c0 93 8b 02 	sts	0x028B, r28
    1300:	df 91       	pop	r29
    1302:	cf 91       	pop	r28
    1304:	08 95       	ret

00001306 <strnlen_P>:
    1306:	fc 01       	movw	r30, r24
    1308:	05 90       	lpm	r0, Z+
    130a:	61 50       	subi	r22, 0x01	; 1
    130c:	70 40       	sbci	r23, 0x00	; 0
    130e:	01 10       	cpse	r0, r1
    1310:	d8 f7       	brcc	.-10     	; 0x1308 <strnlen_P+0x2>
    1312:	80 95       	com	r24
    1314:	90 95       	com	r25
    1316:	8e 0f       	add	r24, r30
    1318:	9f 1f       	adc	r25, r31
    131a:	08 95       	ret

0000131c <memset>:
    131c:	dc 01       	movw	r26, r24
    131e:	01 c0       	rjmp	.+2      	; 0x1322 <memset+0x6>
    1320:	6d 93       	st	X+, r22
    1322:	41 50       	subi	r20, 0x01	; 1
    1324:	50 40       	sbci	r21, 0x00	; 0
    1326:	e0 f7       	brcc	.-8      	; 0x1320 <memset+0x4>
    1328:	08 95       	ret

0000132a <strnlen>:
    132a:	fc 01       	movw	r30, r24
    132c:	61 50       	subi	r22, 0x01	; 1
    132e:	70 40       	sbci	r23, 0x00	; 0
    1330:	01 90       	ld	r0, Z+
    1332:	01 10       	cpse	r0, r1
    1334:	d8 f7       	brcc	.-10     	; 0x132c <strnlen+0x2>
    1336:	80 95       	com	r24
    1338:	90 95       	com	r25
    133a:	8e 0f       	add	r24, r30
    133c:	9f 1f       	adc	r25, r31
    133e:	08 95       	ret

00001340 <fputc>:
    1340:	0f 93       	push	r16
    1342:	1f 93       	push	r17
    1344:	cf 93       	push	r28
    1346:	df 93       	push	r29
    1348:	18 2f       	mov	r17, r24
    134a:	09 2f       	mov	r16, r25
    134c:	eb 01       	movw	r28, r22
    134e:	8b 81       	ldd	r24, Y+3	; 0x03
    1350:	81 fd       	sbrc	r24, 1
    1352:	03 c0       	rjmp	.+6      	; 0x135a <fputc+0x1a>
    1354:	8f ef       	ldi	r24, 0xFF	; 255
    1356:	9f ef       	ldi	r25, 0xFF	; 255
    1358:	20 c0       	rjmp	.+64     	; 0x139a <fputc+0x5a>
    135a:	82 ff       	sbrs	r24, 2
    135c:	10 c0       	rjmp	.+32     	; 0x137e <fputc+0x3e>
    135e:	4e 81       	ldd	r20, Y+6	; 0x06
    1360:	5f 81       	ldd	r21, Y+7	; 0x07
    1362:	2c 81       	ldd	r18, Y+4	; 0x04
    1364:	3d 81       	ldd	r19, Y+5	; 0x05
    1366:	42 17       	cp	r20, r18
    1368:	53 07       	cpc	r21, r19
    136a:	7c f4       	brge	.+30     	; 0x138a <fputc+0x4a>
    136c:	e8 81       	ld	r30, Y
    136e:	f9 81       	ldd	r31, Y+1	; 0x01
    1370:	9f 01       	movw	r18, r30
    1372:	2f 5f       	subi	r18, 0xFF	; 255
    1374:	3f 4f       	sbci	r19, 0xFF	; 255
    1376:	39 83       	std	Y+1, r19	; 0x01
    1378:	28 83       	st	Y, r18
    137a:	10 83       	st	Z, r17
    137c:	06 c0       	rjmp	.+12     	; 0x138a <fputc+0x4a>
    137e:	e8 85       	ldd	r30, Y+8	; 0x08
    1380:	f9 85       	ldd	r31, Y+9	; 0x09
    1382:	81 2f       	mov	r24, r17
    1384:	19 95       	eicall
    1386:	89 2b       	or	r24, r25
    1388:	29 f7       	brne	.-54     	; 0x1354 <fputc+0x14>
    138a:	2e 81       	ldd	r18, Y+6	; 0x06
    138c:	3f 81       	ldd	r19, Y+7	; 0x07
    138e:	2f 5f       	subi	r18, 0xFF	; 255
    1390:	3f 4f       	sbci	r19, 0xFF	; 255
    1392:	3f 83       	std	Y+7, r19	; 0x07
    1394:	2e 83       	std	Y+6, r18	; 0x06
    1396:	81 2f       	mov	r24, r17
    1398:	90 2f       	mov	r25, r16
    139a:	df 91       	pop	r29
    139c:	cf 91       	pop	r28
    139e:	1f 91       	pop	r17
    13a0:	0f 91       	pop	r16
    13a2:	08 95       	ret

000013a4 <__ultoa_invert>:
    13a4:	fa 01       	movw	r30, r20
    13a6:	aa 27       	eor	r26, r26
    13a8:	28 30       	cpi	r18, 0x08	; 8
    13aa:	51 f1       	breq	.+84     	; 0x1400 <__ultoa_invert+0x5c>
    13ac:	20 31       	cpi	r18, 0x10	; 16
    13ae:	81 f1       	breq	.+96     	; 0x1410 <__ultoa_invert+0x6c>
    13b0:	e8 94       	clt
    13b2:	6f 93       	push	r22
    13b4:	6e 7f       	andi	r22, 0xFE	; 254
    13b6:	6e 5f       	subi	r22, 0xFE	; 254
    13b8:	7f 4f       	sbci	r23, 0xFF	; 255
    13ba:	8f 4f       	sbci	r24, 0xFF	; 255
    13bc:	9f 4f       	sbci	r25, 0xFF	; 255
    13be:	af 4f       	sbci	r26, 0xFF	; 255
    13c0:	b1 e0       	ldi	r27, 0x01	; 1
    13c2:	3e d0       	rcall	.+124    	; 0x1440 <__ultoa_invert+0x9c>
    13c4:	b4 e0       	ldi	r27, 0x04	; 4
    13c6:	3c d0       	rcall	.+120    	; 0x1440 <__ultoa_invert+0x9c>
    13c8:	67 0f       	add	r22, r23
    13ca:	78 1f       	adc	r23, r24
    13cc:	89 1f       	adc	r24, r25
    13ce:	9a 1f       	adc	r25, r26
    13d0:	a1 1d       	adc	r26, r1
    13d2:	68 0f       	add	r22, r24
    13d4:	79 1f       	adc	r23, r25
    13d6:	8a 1f       	adc	r24, r26
    13d8:	91 1d       	adc	r25, r1
    13da:	a1 1d       	adc	r26, r1
    13dc:	6a 0f       	add	r22, r26
    13de:	71 1d       	adc	r23, r1
    13e0:	81 1d       	adc	r24, r1
    13e2:	91 1d       	adc	r25, r1
    13e4:	a1 1d       	adc	r26, r1
    13e6:	20 d0       	rcall	.+64     	; 0x1428 <__ultoa_invert+0x84>
    13e8:	09 f4       	brne	.+2      	; 0x13ec <__ultoa_invert+0x48>
    13ea:	68 94       	set
    13ec:	3f 91       	pop	r19
    13ee:	2a e0       	ldi	r18, 0x0A	; 10
    13f0:	26 9f       	mul	r18, r22
    13f2:	11 24       	eor	r1, r1
    13f4:	30 19       	sub	r19, r0
    13f6:	30 5d       	subi	r19, 0xD0	; 208
    13f8:	31 93       	st	Z+, r19
    13fa:	de f6       	brtc	.-74     	; 0x13b2 <__ultoa_invert+0xe>
    13fc:	cf 01       	movw	r24, r30
    13fe:	08 95       	ret
    1400:	46 2f       	mov	r20, r22
    1402:	47 70       	andi	r20, 0x07	; 7
    1404:	40 5d       	subi	r20, 0xD0	; 208
    1406:	41 93       	st	Z+, r20
    1408:	b3 e0       	ldi	r27, 0x03	; 3
    140a:	0f d0       	rcall	.+30     	; 0x142a <__ultoa_invert+0x86>
    140c:	c9 f7       	brne	.-14     	; 0x1400 <__ultoa_invert+0x5c>
    140e:	f6 cf       	rjmp	.-20     	; 0x13fc <__ultoa_invert+0x58>
    1410:	46 2f       	mov	r20, r22
    1412:	4f 70       	andi	r20, 0x0F	; 15
    1414:	40 5d       	subi	r20, 0xD0	; 208
    1416:	4a 33       	cpi	r20, 0x3A	; 58
    1418:	18 f0       	brcs	.+6      	; 0x1420 <__ultoa_invert+0x7c>
    141a:	49 5d       	subi	r20, 0xD9	; 217
    141c:	31 fd       	sbrc	r19, 1
    141e:	40 52       	subi	r20, 0x20	; 32
    1420:	41 93       	st	Z+, r20
    1422:	02 d0       	rcall	.+4      	; 0x1428 <__ultoa_invert+0x84>
    1424:	a9 f7       	brne	.-22     	; 0x1410 <__ultoa_invert+0x6c>
    1426:	ea cf       	rjmp	.-44     	; 0x13fc <__ultoa_invert+0x58>
    1428:	b4 e0       	ldi	r27, 0x04	; 4
    142a:	a6 95       	lsr	r26
    142c:	97 95       	ror	r25
    142e:	87 95       	ror	r24
    1430:	77 95       	ror	r23
    1432:	67 95       	ror	r22
    1434:	ba 95       	dec	r27
    1436:	c9 f7       	brne	.-14     	; 0x142a <__ultoa_invert+0x86>
    1438:	00 97       	sbiw	r24, 0x00	; 0
    143a:	61 05       	cpc	r22, r1
    143c:	71 05       	cpc	r23, r1
    143e:	08 95       	ret
    1440:	9b 01       	movw	r18, r22
    1442:	ac 01       	movw	r20, r24
    1444:	0a 2e       	mov	r0, r26
    1446:	06 94       	lsr	r0
    1448:	57 95       	ror	r21
    144a:	47 95       	ror	r20
    144c:	37 95       	ror	r19
    144e:	27 95       	ror	r18
    1450:	ba 95       	dec	r27
    1452:	c9 f7       	brne	.-14     	; 0x1446 <__ultoa_invert+0xa2>
    1454:	62 0f       	add	r22, r18
    1456:	73 1f       	adc	r23, r19
    1458:	84 1f       	adc	r24, r20
    145a:	95 1f       	adc	r25, r21
    145c:	a0 1d       	adc	r26, r0
    145e:	08 95       	ret

00001460 <_exit>:
    1460:	f8 94       	cli

00001462 <__stop_program>:
    1462:	ff cf       	rjmp	.-2      	; 0x1462 <__stop_program>
