INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'qspi_data_info_64_mem'...
WARNING:sim - A core named 'qspi_data_info_64_mem' already exists in the
   project. Output products for this core may be overwritten.
Applying external generics to 'qspi_data_info_64_mem'...
Delivering associated files for 'qspi_data_info_64_mem'...
Delivering EJava files for 'qspi_data_info_64_mem'...
Generating implementation netlist for 'qspi_data_info_64_mem'...
INFO:sim - Pre-processing HDL files for 'qspi_data_info_64_mem'...
Running synthesis for 'qspi_data_info_64_mem'
Running ngcbuild...
Writing VEO instantiation template for 'qspi_data_info_64_mem'...
Writing Verilog behavioral simulation model for 'qspi_data_info_64_mem'...
WARNING:sim - Overwriting existing file
   /home/liaoll/project/WH/trust_verification/soc_integrated/program/qspi_contro
   ller/MEM/data_info_64/fpga/tmp/_cg/qspi_data_info_64_mem/doc/dist_mem_gen_v7_
   2_vinfo.html with file from view xilinx_documentation
Delivered 2 files into directory
/home/liaoll/project/WH/trust_verification/soc_integrated/program/qspi_controlle
r/MEM/data_info_64/fpga/tmp/_cg/qspi_data_info_64_mem
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'qspi_data_info_64_mem'...
Generating ISE project...
XCO file found: qspi_data_info_64_mem.xco
XMDF file found: qspi_data_info_64_mem_xmdf.tcl
Adding
/home/liaoll/project/WH/trust_verification/soc_integrated/program/qspi_controlle
r/MEM/data_info_64/fpga/tmp/_cg/qspi_data_info_64_mem.asy -view all -origin_type
imported
Adding
/home/liaoll/project/WH/trust_verification/soc_integrated/program/qspi_controlle
r/MEM/data_info_64/fpga/tmp/_cg/qspi_data_info_64_mem.ngc -view all -origin_type
created
Checking file
"/home/liaoll/project/WH/trust_verification/soc_integrated/program/qspi_controll
er/MEM/data_info_64/fpga/tmp/_cg/qspi_data_info_64_mem.ngc" for project device
match ...
File
"/home/liaoll/project/WH/trust_verification/soc_integrated/program/qspi_controll
er/MEM/data_info_64/fpga/tmp/_cg/qspi_data_info_64_mem.ngc" device information
matches project device.
Adding
/home/liaoll/project/WH/trust_verification/soc_integrated/program/qspi_controlle
r/MEM/data_info_64/fpga/tmp/_cg/qspi_data_info_64_mem.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/liaoll/project/WH/trust_verification/soc_integrated/program/qspi_contr
   oller/MEM/data_info_64/fpga/tmp/_cg/qspi_data_info_64_mem.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/liaoll/project/WH/trust_verification/soc_integrated/program/qspi_controlle
r/MEM/data_info_64/fpga/tmp/_cg/qspi_data_info_64_mem.veo -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/qspi_data_info_64_mem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
