--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise C:/270/Lab4/Lab4_v/Lab4_v.ise
-intstyle ise -e 3 -s 4 -xml Lab4_code Lab4_code.ncd -o Lab4_code.twr
Lab4_code.pcf -ucf Lab4_code.ucf

Design file:              Lab4_code.ncd
Physical constraint file: Lab4_code.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
up          |   -0.621(R)|    4.145(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Q<0>        |   11.504(R)|clk_BUFGP         |   0.000|
Q<1>        |   11.681(R)|clk_BUFGP         |   0.000|
Q<2>        |   12.858(R)|clk_BUFGP         |   0.000|
Q<3>        |   12.005(R)|clk_BUFGP         |   0.000|
SSD<0>      |   10.764(R)|clk_BUFGP         |   0.000|
SSD<1>      |   10.778(R)|clk_BUFGP         |   0.000|
SSD<2>      |   11.633(R)|clk_BUFGP         |   0.000|
SSD<3>      |   12.714(R)|clk_BUFGP         |   0.000|
SSD<4>      |   12.202(R)|clk_BUFGP         |   0.000|
SSD<5>      |   11.321(R)|clk_BUFGP         |   0.000|
SSD<6>      |   11.643(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.538|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jun 23 18:47:33 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 115 MB



