%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% This layout was adapted from one found at latextemplates.com which
% was adapted from another.
%
% License: CC BY-NC-SA 3.0
% (http://creativecommons.org/licenses/by-nc-sa/3.0/)
%
% Original header:
%
% This is a LaTeX version of the sample laboratory report from
% Virginia Tech's copyrighted 08-09 CHEM 1045/1046 lab manual.
% Reproduction of this one appendix section for academic purposes
% should fall under fair use.
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\documentclass{article}

\usepackage{graphicx} % Lets us use images
\usepackage[acronym]{glossaries} % Lets us use acronyms

\author{Charles Pittman}
\title{ELEC-311\\ Project 1\\ Combinational Circuit Analysis}
\date{September 17, 2013}

\loadglsentries{acronyms} % Actually loads 'acronyms.tex'
\makeglossaries

\begin{document}

\maketitle % Inserts title, author, and date from above

\pagebreak

% Removes indentation from paragraphs: \setlength\parindent{0pt}

% Number the enumerate environment (unordered lists) by letter:
\renewcommand{\labelenumi}{\alph{enumi}.}

\section{Objective}
\label{sec:objective}

% Multiple objectives:
 \begin{description}
 \item[First Objective] \hfill \\
   Analyze a combinational logic circuit and determine its behavior.
 \item[Second Objective] \hfill \\
   Use the Xilinx ISE Design Suite to simulate the logic circuit and
   program a \gls{fpga} board to verify the behavior.
 \end{description}

\section{Discussion}
\label{sec:procedure}

The circuit being studied is shown in Figure~\ref{fig:circuit}.
Working from right to left, the Boolean equation for the circuit can
be written: $(\overline{S} \cdot I_0 + I_1) \cdot E \cdot (I_0 + S
\cdot I_1)$.  A truth table for this equation is shown below.
\begin{figure}[hbtp]
  \centering
  \includegraphics[width=\textwidth]{img/circuit}
  \caption{Circuit to be analyzed.}
  \label{fig:circuit}
\end{figure}

\begin{table}[hbtp]
  \label{tab:truth}
  \centering
  % This LaTeX table template is generated by emacs 24.3.1
  \begin{tabular}{cccc|c || cccc|c}
    $I_0$ & $E$ & $I_1$ & $S$ & $Z$ & $I_0$ & $E$ & $I_1$ & $S$ & $Z$ \\
    \hline
    0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\
    0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 0 \\
    0 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & 0 \\
    0 & 0 & 1 & 1 & 0 & 1 & 0 & 1 & 1 & 0 \\
    0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 1 \\
    0 & 1 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 0 \\
    0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 1 \\
    0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
  \end{tabular}
  \caption{Truth table for circuit in Figure~\ref{fig:circuit}}
\end{table}

After sketching the circuit with the Xilinx schematic capture, the logic was translated to run on a Basys2 (\gls{fpga} board used).  Switches on the board were used to input a string of bits, with an LED showing the function's result.

\section{Results}
\label{sec:results}

\end{document}
