##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for LCD_SPI_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK(fixed-function):R vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (LCD_SPI_IntClock:R vs. LCD_SPI_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK                  | Frequency: 39.19 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: LCD_SPI_IntClock           | Frequency: 53.58 MHz  | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock               Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                  CyBUS_CLK         41666.7          16150       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(fixed-function)  CyBUS_CLK         41666.7          11921       N/A              N/A         N/A              N/A         N/A              N/A         
LCD_SPI_IntClock           LCD_SPI_IntClock  41666.7          23004       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase    
---------------  ------------  ------------------  
LCD_MISO(0)_PAD  16222         LCD_SPI_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase    
---------------  ------------  ------------------  
LCD_CS(0)_PAD    22952         LCD_SPI_IntClock:R  
LCD_MOSI(0)_PAD  31421         LCD_SPI_IntClock:R  
LCD_SCK(0)_PAD   22859         LCD_SPI_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 39.19 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Counter:CounterUDB:count_stored_i\/q
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 16150p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21287
-------------------------------------   ----- 
End-of-path arrival time (ps)           21287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:count_stored_i\/clock_0         macrocell25         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Counter:CounterUDB:count_stored_i\/q             macrocell25     1250   1250  16150  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_1          macrocell9      2234   3484  16150  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350   6834  16150  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell2   2723   9557  16150  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell2   5130  14687  16150  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell3      0  14687  16150  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell3   3300  17987  16150  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell4      0  17987  16150  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell4   3300  21287  16150  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell5      0  21287  16150  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock        datapathcell5       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for LCD_SPI_IntClock
**********************************************
Clock: LCD_SPI_IntClock
Frequency: 53.58 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \LCD_SPI:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \LCD_SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15153
-------------------------------------   ----- 
End-of-path arrival time (ps)           15153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360  23004  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell11     3526   8886  23004  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg_split_1\/q       macrocell11     3350  12236  23004  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg\/main_1          macrocell17     2917  15153  23004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg\/clock_0                       macrocell17         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Counter:CounterUDB:count_stored_i\/q
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 16150p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21287
-------------------------------------   ----- 
End-of-path arrival time (ps)           21287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:count_stored_i\/clock_0         macrocell25         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Counter:CounterUDB:count_stored_i\/q             macrocell25     1250   1250  16150  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_1          macrocell9      2234   3484  16150  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350   6834  16150  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell2   2723   9557  16150  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell2   5130  14687  16150  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell3      0  14687  16150  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell3   3300  17987  16150  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell4      0  17987  16150  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell4   3300  21287  16150  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell5      0  21287  16150  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock        datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK(fixed-function):R vs. CyBUS_CLK:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Timer:TimerHW\/tc
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 11921p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                       -4230
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25516
-------------------------------------   ----- 
End-of-path arrival time (ps)           25516
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\Systick_Timer:TimerHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Timer:TimerHW\/tc                                timercell       1000   1000  11921  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_2          macrocell9      6713   7713  11921  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350  11063  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell2   2723  13786  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell2   5130  18916  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell3      0  18916  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell3   3300  22216  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell4      0  22216  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell4   3300  25516  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell5      0  25516  11921  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock        datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (LCD_SPI_IntClock:R vs. LCD_SPI_IntClock:R)
*************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \LCD_SPI:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \LCD_SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15153
-------------------------------------   ----- 
End-of-path arrival time (ps)           15153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360  23004  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell11     3526   8886  23004  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg_split_1\/q       macrocell11     3350  12236  23004  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg\/main_1          macrocell17     2917  15153  23004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg\/clock_0                       macrocell17         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Timer:TimerHW\/tc
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 11921p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                       -4230
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25516
-------------------------------------   ----- 
End-of-path arrival time (ps)           25516
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\Systick_Timer:TimerHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Timer:TimerHW\/tc                                timercell       1000   1000  11921  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_2          macrocell9      6713   7713  11921  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350  11063  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell2   2723  13786  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell2   5130  18916  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell3      0  18916  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell3   3300  22216  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell4      0  22216  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell4   3300  25516  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell5      0  25516  11921  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock        datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Timer:TimerHW\/tc
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 15221p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                       -4230
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22216
-------------------------------------   ----- 
End-of-path arrival time (ps)           22216
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\Systick_Timer:TimerHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Timer:TimerHW\/tc                                timercell       1000   1000  11921  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_2          macrocell9      6713   7713  11921  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350  11063  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell2   2723  13786  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell2   5130  18916  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell3      0  18916  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell3   3300  22216  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell4      0  22216  15221  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/clock        datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Timer:TimerHW\/tc
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 18521p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                       -4230
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18916
-------------------------------------   ----- 
End-of-path arrival time (ps)           18916
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\Systick_Timer:TimerHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Timer:TimerHW\/tc                                timercell       1000   1000  11921  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_2          macrocell9      6713   7713  11921  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350  11063  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell2   2723  13786  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell2   5130  18916  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell3      0  18916  18521  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/clock        datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Timer:TimerHW\/tc
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 20731p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14876
-------------------------------------   ----- 
End-of-path arrival time (ps)           14876
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\Systick_Timer:TimerHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Timer:TimerHW\/tc                                timercell       1000   1000  11921  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_2          macrocell9      6713   7713  11921  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350  11063  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell4   3813  14876  20731  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/clock        datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Timer:TimerHW\/tc
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 20733p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14874
-------------------------------------   ----- 
End-of-path arrival time (ps)           14874
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\Systick_Timer:TimerHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Timer:TimerHW\/tc                                timercell       1000   1000  11921  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_2          macrocell9      6713   7713  11921  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350  11063  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell5   3811  14874  20733  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/clock        datapathcell5       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Timer:TimerHW\/tc
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 21821p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13786
-------------------------------------   ----- 
End-of-path arrival time (ps)           13786
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\Systick_Timer:TimerHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Timer:TimerHW\/tc                                timercell       1000   1000  11921  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_2          macrocell9      6713   7713  11921  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350  11063  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell2   2723  13786  21821  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Timer:TimerHW\/tc
Path End       : \Systick_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Systick_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 21822p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13785
-------------------------------------   ----- 
End-of-path arrival time (ps)           13785
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\Systick_Timer:TimerHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Timer:TimerHW\/tc                                timercell       1000   1000  11921  RISE       1
\Systick_Counter:CounterUDB:count_enable\/main_2          macrocell9      6713   7713  11921  RISE       1
\Systick_Counter:CounterUDB:count_enable\/q               macrocell9      3350  11063  11921  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell3   2722  13785  21822  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/clock        datapathcell3       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \LCD_SPI:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \LCD_SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15153
-------------------------------------   ----- 
End-of-path arrival time (ps)           15153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360  23004  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell11     3526   8886  23004  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg_split_1\/q       macrocell11     3350  12236  23004  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg\/main_1          macrocell17     2917  15153  23004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \LCD_SPI:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \LCD_SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 24515p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13642
-------------------------------------   ----- 
End-of-path arrival time (ps)           13642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:sR8:Dp:u0\/so_comb          datapathcell1   5360   5360  23004  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      2636   7996  24515  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  11346  24515  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg\/main_0        macrocell17     2296  13642  24515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_pre_reg\/clock_0                       macrocell17         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Systick_Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Systick_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 26770p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14396
-------------------------------------   ----- 
End-of-path arrival time (ps)           14396
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell2       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell2   1600   1600  26770  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell3      0   1600  26770  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell3   1280   2880  26770  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell4      0   2880  26770  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell4   1280   4160  26770  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell5      0   4160  26770  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell5   2270   6430  26770  RISE       1
\Systick_Counter:CounterUDB:status_0\/main_0             macrocell7      2302   8732  26770  RISE       1
\Systick_Counter:CounterUDB:status_0\/q                  macrocell7      3350  12082  26770  RISE       1
\Systick_Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2314  14396  26770  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sSTSReg:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_4
Path End       : \LCD_SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \LCD_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 26844p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11973
-------------------------------------   ----- 
End-of-path arrival time (ps)           11973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_4   count7cell      1940   1940  26506  RISE       1
\LCD_SPI:BSPIM:load_rx_data\/main_0  macrocell2      3437   5377  26844  RISE       1
\LCD_SPI:BSPIM:load_rx_data\/q       macrocell2      3350   8727  26844  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   3246  11973  26844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : \LCD_SPI:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \LCD_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 26988p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8669
-------------------------------------   ---- 
End-of-path arrival time (ps)           8669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q            macrocell12     1250   1250  25060  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   7419   8669  26988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Systick_Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Systick_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27261p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13906
-------------------------------------   ----- 
End-of-path arrival time (ps)           13906
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell2       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell2   1240   1240  27261  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell3      0   1240  27261  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell3   1210   2450  27261  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell4      0   2450  27261  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell4   1210   3660  27261  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell5      0   3660  27261  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell5   2270   5930  27261  RISE       1
\Systick_Counter:CounterUDB:status_2\/main_0             macrocell8      2305   8235  27261  RISE       1
\Systick_Counter:CounterUDB:status_2\/q                  macrocell8      3350  11585  27261  RISE       1
\Systick_Counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell3    2320  13906  27261  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sSTSReg:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \LCD_SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \LCD_SPI:BSPIM:RxStsReg\/clock
Path slack     : 27447p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13720
-------------------------------------   ----- 
End-of-path arrival time (ps)           13720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  27447  RISE       1
\LCD_SPI:BSPIM:rx_status_6\/main_5          macrocell6      4484   8064  27447  RISE       1
\LCD_SPI:BSPIM:rx_status_6\/q               macrocell6      3350  11414  27447  RISE       1
\LCD_SPI:BSPIM:RxStsReg\/status_6           statusicell2    2306  13720  27447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:RxStsReg\/clock                             statusicell2        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : \LCD_SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \LCD_SPI:BSPIM:TxStsReg\/clock
Path slack     : 28183p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12984
-------------------------------------   ----- 
End-of-path arrival time (ps)           12984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q           macrocell13    1250   1250  25164  RISE       1
\LCD_SPI:BSPIM:tx_status_0\/main_1  macrocell4     5476   6726  28183  RISE       1
\LCD_SPI:BSPIM:tx_status_0\/q       macrocell4     3350  10076  28183  RISE       1
\LCD_SPI:BSPIM:TxStsReg\/status_0   statusicell1   2908  12984  28183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:TxStsReg\/clock                             statusicell1        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : \LCD_SPI:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \LCD_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29041p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q            macrocell14     1250   1250  26304  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   5366   6616  29041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_4
Path End       : \LCD_SPI:BSPIM:TxStsReg\/status_3
Capture Clock  : \LCD_SPI:BSPIM:TxStsReg\/clock
Path slack     : 29211p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11956
-------------------------------------   ----- 
End-of-path arrival time (ps)           11956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_4   count7cell     1940   1940  26506  RISE       1
\LCD_SPI:BSPIM:load_rx_data\/main_0  macrocell2     3437   5377  26844  RISE       1
\LCD_SPI:BSPIM:load_rx_data\/q       macrocell2     3350   8727  26844  RISE       1
\LCD_SPI:BSPIM:TxStsReg\/status_3    statusicell1   3229  11956  29211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:TxStsReg\/clock                             statusicell1        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \LCD_SPI:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \LCD_SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 29412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8745
-------------------------------------   ---- 
End-of-path arrival time (ps)           8745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:sR8:Dp:u0\/so_comb   datapathcell1   5360   5360  23004  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/main_3  macrocell16     3385   8745  29412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \LCD_SPI:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \LCD_SPI:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 29412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8745
-------------------------------------   ---- 
End-of-path arrival time (ps)           8745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:sR8:Dp:u0\/so_comb        datapathcell1   5360   5360  23004  RISE       1
\LCD_SPI:BSPIM:mosi_from_dp_reg\/main_0  macrocell19     3385   8745  29412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Systick_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Systick_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 29425p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8732
-------------------------------------   ---- 
End-of-path arrival time (ps)           8732
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell2       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell2   1600   1600  26770  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell3      0   1600  26770  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell3   1280   2880  26770  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell4      0   2880  26770  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell4   1280   4160  26770  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell5      0   4160  26770  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell5   2270   6430  26770  RISE       1
\Systick_Counter:CounterUDB:prevCompare\/main_0          macrocell24     2302   8732  29425  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:prevCompare\/clock_0            macrocell24         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : Net_313/main_0
Capture Clock  : Net_313/clock_0
Path slack     : 29471p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8685
-------------------------------------   ---- 
End-of-path arrival time (ps)           8685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q  macrocell12   1250   1250  25060  RISE       1
Net_313/main_0             macrocell15   7435   8685  29471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_313/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \LCD_SPI:BSPIM:state_2\/main_8
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 29549p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8608
-------------------------------------   ---- 
End-of-path arrival time (ps)           8608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  29549  RISE       1
\LCD_SPI:BSPIM:state_2\/main_8              macrocell12     5028   8608  29549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \LCD_SPI:BSPIM:state_0\/main_8
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 29549p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8608
-------------------------------------   ---- 
End-of-path arrival time (ps)           8608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  29549  RISE       1
\LCD_SPI:BSPIM:state_0\/main_8              macrocell14     5028   8608  29549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Systick_Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Systick_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29719p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell2       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell2    760    760  29719  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell3      0    760  29719  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell3   1210   1970  29719  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell4      0   1970  29719  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell4   1210   3180  29719  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell5      0   3180  29719  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell5   2740   5920  29719  RISE       1
\Systick_Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    5528  11448  29719  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sSTSReg:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Systick_Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Systick_Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 29921p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/clock        datapathcell2       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Systick_Counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell2   1240   1240  27261  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell3      0   1240  27261  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell3   1210   2450  27261  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell4      0   2450  27261  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell4   1210   3660  27261  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell5      0   3660  27261  RISE       1
\Systick_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell5   2270   5930  27261  RISE       1
\Systick_Counter:CounterUDB:overflow_reg_i\/main_0       macrocell23     2305   8235  29921  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:overflow_reg_i\/clock_0         macrocell23         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : \LCD_SPI:BSPIM:load_cond\/main_0
Capture Clock  : \LCD_SPI:BSPIM:load_cond\/clock_0
Path slack     : 30103p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8054
-------------------------------------   ---- 
End-of-path arrival time (ps)           8054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q         macrocell12   1250   1250  25060  RISE       1
\LCD_SPI:BSPIM:load_cond\/main_0  macrocell18   6804   8054  30103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : \LCD_SPI:BSPIM:cnt_enable\/main_0
Capture Clock  : \LCD_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 30103p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8054
-------------------------------------   ---- 
End-of-path arrival time (ps)           8054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q          macrocell12   1250   1250  25060  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/main_0  macrocell21   6804   8054  30103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \LCD_SPI:BSPIM:state_1\/main_8
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 30330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7827
-------------------------------------   ---- 
End-of-path arrival time (ps)           7827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  29549  RISE       1
\LCD_SPI:BSPIM:state_1\/main_8              macrocell13     4247   7827  30330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Systick_Timer:TimerHW\/tc
Path End       : \Systick_Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Systick_Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 30444p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK(fixed-function):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7713
-------------------------------------   ---- 
End-of-path arrival time (ps)           7713
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                      clockblockcell      0      0  RISE       1
\Systick_Timer:TimerHW\/clock                                  timercell           0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Systick_Timer:TimerHW\/tc                          timercell     1000   1000  11921  RISE       1
\Systick_Counter:CounterUDB:count_stored_i\/main_0  macrocell25   6713   7713  30444  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Systick_Counter:CounterUDB:count_stored_i\/clock_0         macrocell25         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : \LCD_SPI:BSPIM:state_1\/main_0
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 30555p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7602
-------------------------------------   ---- 
End-of-path arrival time (ps)           7602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q       macrocell12   1250   1250  25060  RISE       1
\LCD_SPI:BSPIM:state_1\/main_0  macrocell13   6352   7602  30555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : \LCD_SPI:BSPIM:state_2\/main_1
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 30729p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7428
-------------------------------------   ---- 
End-of-path arrival time (ps)           7428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q       macrocell13   1250   1250  25164  RISE       1
\LCD_SPI:BSPIM:state_2\/main_1  macrocell12   6178   7428  30729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : \LCD_SPI:BSPIM:state_0\/main_1
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 30729p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7428
-------------------------------------   ---- 
End-of-path arrival time (ps)           7428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q       macrocell13   1250   1250  25164  RISE       1
\LCD_SPI:BSPIM:state_0\/main_1  macrocell14   6178   7428  30729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : \LCD_SPI:BSPIM:ld_ident\/main_1
Capture Clock  : \LCD_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 30729p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7428
-------------------------------------   ---- 
End-of-path arrival time (ps)           7428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q        macrocell13   1250   1250  25164  RISE       1
\LCD_SPI:BSPIM:ld_ident\/main_1  macrocell20   6178   7428  30729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : \LCD_SPI:BSPIM:load_cond\/main_1
Capture Clock  : \LCD_SPI:BSPIM:load_cond\/clock_0
Path slack     : 30742p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q         macrocell13   1250   1250  25164  RISE       1
\LCD_SPI:BSPIM:load_cond\/main_1  macrocell18   6165   7415  30742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : \LCD_SPI:BSPIM:cnt_enable\/main_1
Capture Clock  : \LCD_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 30742p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q          macrocell13   1250   1250  25164  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/main_1  macrocell21   6165   7415  30742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : Net_313/main_2
Capture Clock  : Net_313/clock_0
Path slack     : 30982p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7175
-------------------------------------   ---- 
End-of-path arrival time (ps)           7175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q  macrocell14   1250   1250  26304  RISE       1
Net_313/main_2             macrocell15   5925   7175  30982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_313/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : \LCD_SPI:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \LCD_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 31193p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q            macrocell13     1250   1250  25164  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   3214   4464  31193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : Net_315/main_1
Capture Clock  : Net_315/clock_0
Path slack     : 31431p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6726
-------------------------------------   ---- 
End-of-path arrival time (ps)           6726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q  macrocell13   1250   1250  25164  RISE       1
Net_315/main_1             macrocell22   5476   6726  31431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : Net_315/main_0
Capture Clock  : Net_315/clock_0
Path slack     : 31500p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6657
-------------------------------------   ---- 
End-of-path arrival time (ps)           6657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q  macrocell12   1250   1250  25060  RISE       1
Net_315/main_0             macrocell22   5407   6657  31500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:ld_ident\/q
Path End       : \LCD_SPI:BSPIM:state_1\/main_9
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 31841p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6316
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:ld_ident\/q      macrocell20   1250   1250  26759  RISE       1
\LCD_SPI:BSPIM:state_1\/main_9  macrocell13   5066   6316  31841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_4
Path End       : \LCD_SPI:BSPIM:state_1\/main_3
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 31855p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26506  RISE       1
\LCD_SPI:BSPIM:state_1\/main_3      macrocell13   4361   6301  31855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : \LCD_SPI:BSPIM:state_1\/main_2
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 31941p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q       macrocell14   1250   1250  26304  RISE       1
\LCD_SPI:BSPIM:state_1\/main_2  macrocell13   4965   6215  31941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : \LCD_SPI:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \LCD_SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31966p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6190
-------------------------------------   ---- 
End-of-path arrival time (ps)           6190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q           macrocell13   1250   1250  25164  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/main_1  macrocell16   4940   6190  31966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_2
Path End       : \LCD_SPI:BSPIM:state_1\/main_5
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 32111p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6046
-------------------------------------   ---- 
End-of-path arrival time (ps)           6046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26482  RISE       1
\LCD_SPI:BSPIM:state_1\/main_5      macrocell13   4106   6046  32111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_0
Path End       : \LCD_SPI:BSPIM:state_1\/main_7
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 32158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26521  RISE       1
\LCD_SPI:BSPIM:state_1\/main_7      macrocell13   4059   5999  32158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_3
Path End       : \LCD_SPI:BSPIM:state_1\/main_4
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 32164p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26525  RISE       1
\LCD_SPI:BSPIM:state_1\/main_4      macrocell13   4053   5993  32164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : \LCD_SPI:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \LCD_SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 32462p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q           macrocell12   1250   1250  25060  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/main_0  macrocell16   4445   5695  32462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : \LCD_SPI:BSPIM:state_2\/main_0
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 32470p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q       macrocell12   1250   1250  25060  RISE       1
\LCD_SPI:BSPIM:state_2\/main_0  macrocell12   4437   5687  32470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : \LCD_SPI:BSPIM:state_0\/main_0
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 32470p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q       macrocell12   1250   1250  25060  RISE       1
\LCD_SPI:BSPIM:state_0\/main_0  macrocell14   4437   5687  32470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_2\/q
Path End       : \LCD_SPI:BSPIM:ld_ident\/main_0
Capture Clock  : \LCD_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 32470p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_2\/q        macrocell12   1250   1250  25060  RISE       1
\LCD_SPI:BSPIM:ld_ident\/main_0  macrocell20   4437   5687  32470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_1
Path End       : \LCD_SPI:BSPIM:state_1\/main_6
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 32497p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5659
-------------------------------------   ---- 
End-of-path arrival time (ps)           5659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26859  RISE       1
\LCD_SPI:BSPIM:state_1\/main_6      macrocell13   3719   5659  32497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_4
Path End       : \LCD_SPI:BSPIM:load_cond\/main_3
Capture Clock  : \LCD_SPI:BSPIM:load_cond\/clock_0
Path slack     : 32780p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26506  RISE       1
\LCD_SPI:BSPIM:load_cond\/main_3    macrocell18   3437   5377  32780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_4
Path End       : \LCD_SPI:BSPIM:state_2\/main_3
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 32928p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26506  RISE       1
\LCD_SPI:BSPIM:state_2\/main_3      macrocell12   3288   5228  32928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_4
Path End       : \LCD_SPI:BSPIM:state_0\/main_3
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 32928p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26506  RISE       1
\LCD_SPI:BSPIM:state_0\/main_3      macrocell14   3288   5228  32928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_4
Path End       : \LCD_SPI:BSPIM:ld_ident\/main_3
Capture Clock  : \LCD_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 32928p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26506  RISE       1
\LCD_SPI:BSPIM:ld_ident\/main_3     macrocell20   3288   5228  32928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_2
Path End       : \LCD_SPI:BSPIM:state_2\/main_5
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 33076p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26482  RISE       1
\LCD_SPI:BSPIM:state_2\/main_5      macrocell12   3141   5081  33076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_2
Path End       : \LCD_SPI:BSPIM:state_0\/main_5
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 33076p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26482  RISE       1
\LCD_SPI:BSPIM:state_0\/main_5      macrocell14   3141   5081  33076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_2
Path End       : \LCD_SPI:BSPIM:ld_ident\/main_5
Capture Clock  : \LCD_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 33076p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26482  RISE       1
\LCD_SPI:BSPIM:ld_ident\/main_5     macrocell20   3141   5081  33076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_3
Path End       : \LCD_SPI:BSPIM:state_2\/main_4
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 33108p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26525  RISE       1
\LCD_SPI:BSPIM:state_2\/main_4      macrocell12   3108   5048  33108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_3
Path End       : \LCD_SPI:BSPIM:state_0\/main_4
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 33108p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26525  RISE       1
\LCD_SPI:BSPIM:state_0\/main_4      macrocell14   3108   5048  33108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_3
Path End       : \LCD_SPI:BSPIM:ld_ident\/main_4
Capture Clock  : \LCD_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 33108p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26525  RISE       1
\LCD_SPI:BSPIM:ld_ident\/main_4     macrocell20   3108   5048  33108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_0
Path End       : \LCD_SPI:BSPIM:state_2\/main_7
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 33112p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26521  RISE       1
\LCD_SPI:BSPIM:state_2\/main_7      macrocell12   3105   5045  33112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_0
Path End       : \LCD_SPI:BSPIM:state_0\/main_7
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 33112p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26521  RISE       1
\LCD_SPI:BSPIM:state_0\/main_7      macrocell14   3105   5045  33112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_0
Path End       : \LCD_SPI:BSPIM:ld_ident\/main_7
Capture Clock  : \LCD_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 33112p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26521  RISE       1
\LCD_SPI:BSPIM:ld_ident\/main_7     macrocell20   3105   5045  33112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_2
Path End       : \LCD_SPI:BSPIM:load_cond\/main_5
Capture Clock  : \LCD_SPI:BSPIM:load_cond\/clock_0
Path slack     : 33210p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26482  RISE       1
\LCD_SPI:BSPIM:load_cond\/main_5    macrocell18   3006   4946  33210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_0
Path End       : \LCD_SPI:BSPIM:load_cond\/main_7
Capture Clock  : \LCD_SPI:BSPIM:load_cond\/clock_0
Path slack     : 33258p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26521  RISE       1
\LCD_SPI:BSPIM:load_cond\/main_7    macrocell18   2959   4899  33258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_3
Path End       : \LCD_SPI:BSPIM:load_cond\/main_4
Capture Clock  : \LCD_SPI:BSPIM:load_cond\/clock_0
Path slack     : 33265p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26525  RISE       1
\LCD_SPI:BSPIM:load_cond\/main_4    macrocell18   2951   4891  33265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_313/q
Path End       : Net_313/main_3
Capture Clock  : Net_313/clock_0
Path slack     : 33407p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_313/clock_0                                            macrocell15         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_313/q       macrocell15   1250   1250  33407  RISE       1
Net_313/main_3  macrocell15   3500   4750  33407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_313/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_1
Path End       : \LCD_SPI:BSPIM:load_cond\/main_6
Capture Clock  : \LCD_SPI:BSPIM:load_cond\/clock_0
Path slack     : 33422p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26859  RISE       1
\LCD_SPI:BSPIM:load_cond\/main_6    macrocell18   2794   4734  33422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_315/q
Path End       : Net_315/main_3
Capture Clock  : Net_315/clock_0
Path slack     : 33430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_315/q       macrocell22   1250   1250  33430  RISE       1
Net_315/main_3  macrocell22   3477   4727  33430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_1
Path End       : \LCD_SPI:BSPIM:state_2\/main_6
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 33430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26859  RISE       1
\LCD_SPI:BSPIM:state_2\/main_6      macrocell12   2786   4726  33430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_1
Path End       : \LCD_SPI:BSPIM:state_0\/main_6
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 33430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26859  RISE       1
\LCD_SPI:BSPIM:state_0\/main_6      macrocell14   2786   4726  33430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:BitCounter\/count_1
Path End       : \LCD_SPI:BSPIM:ld_ident\/main_6
Capture Clock  : \LCD_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 33430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26859  RISE       1
\LCD_SPI:BSPIM:ld_ident\/main_6     macrocell20   2786   4726  33430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:cnt_enable\/q
Path End       : \LCD_SPI:BSPIM:BitCounter\/enable
Capture Clock  : \LCD_SPI:BSPIM:BitCounter\/clock
Path slack     : 33572p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -4060
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:cnt_enable\/q       macrocell21   1250   1250  33572  RISE       1
\LCD_SPI:BSPIM:BitCounter\/enable  count7cell    2785   4035  33572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : \LCD_SPI:BSPIM:state_1\/main_1
Capture Clock  : \LCD_SPI:BSPIM:state_1\/clock_0
Path slack     : 33705p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q       macrocell13   1250   1250  25164  RISE       1
\LCD_SPI:BSPIM:state_1\/main_1  macrocell13   3202   4452  33705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_1\/q
Path End       : Net_313/main_1
Capture Clock  : Net_313/clock_0
Path slack     : 33706p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_1\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_1\/q  macrocell13   1250   1250  25164  RISE       1
Net_313/main_1             macrocell15   3201   4451  33706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_313/clock_0                                            macrocell15         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : Net_315/main_2
Capture Clock  : Net_315/clock_0
Path slack     : 33726p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q  macrocell14   1250   1250  26304  RISE       1
Net_315/main_2             macrocell22   3180   4430  33726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : \LCD_SPI:BSPIM:load_cond\/main_2
Capture Clock  : \LCD_SPI:BSPIM:load_cond\/clock_0
Path slack     : 33730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q         macrocell14   1250   1250  26304  RISE       1
\LCD_SPI:BSPIM:load_cond\/main_2  macrocell18   3177   4427  33730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : \LCD_SPI:BSPIM:cnt_enable\/main_2
Capture Clock  : \LCD_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 33730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q          macrocell14   1250   1250  26304  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/main_2  macrocell21   3177   4427  33730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : \LCD_SPI:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \LCD_SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 33733p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q           macrocell14   1250   1250  26304  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/main_2  macrocell16   3173   4423  33733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : \LCD_SPI:BSPIM:state_2\/main_2
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 33737p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q       macrocell14   1250   1250  26304  RISE       1
\LCD_SPI:BSPIM:state_2\/main_2  macrocell12   3170   4420  33737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : \LCD_SPI:BSPIM:state_0\/main_2
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 33737p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q       macrocell14   1250   1250  26304  RISE       1
\LCD_SPI:BSPIM:state_0\/main_2  macrocell14   3170   4420  33737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:state_0\/q
Path End       : \LCD_SPI:BSPIM:ld_ident\/main_2
Capture Clock  : \LCD_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 33737p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:state_0\/q        macrocell14   1250   1250  26304  RISE       1
\LCD_SPI:BSPIM:ld_ident\/main_2  macrocell20   3170   4420  33737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:ld_ident\/q
Path End       : \LCD_SPI:BSPIM:state_2\/main_9
Capture Clock  : \LCD_SPI:BSPIM:state_2\/clock_0
Path slack     : 33983p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:ld_ident\/q      macrocell20   1250   1250  26759  RISE       1
\LCD_SPI:BSPIM:state_2\/main_9  macrocell12   2924   4174  33983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:ld_ident\/q
Path End       : \LCD_SPI:BSPIM:state_0\/main_9
Capture Clock  : \LCD_SPI:BSPIM:state_0\/clock_0
Path slack     : 33983p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:ld_ident\/q      macrocell20   1250   1250  26759  RISE       1
\LCD_SPI:BSPIM:state_0\/main_9  macrocell14   2924   4174  33983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:state_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:ld_ident\/q
Path End       : \LCD_SPI:BSPIM:ld_ident\/main_8
Capture Clock  : \LCD_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 33983p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:ld_ident\/q       macrocell20   1250   1250  26759  RISE       1
\LCD_SPI:BSPIM:ld_ident\/main_8  macrocell20   2924   4174  33983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:ld_ident\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:cnt_enable\/q
Path End       : \LCD_SPI:BSPIM:cnt_enable\/main_3
Capture Clock  : \LCD_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 34130p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:cnt_enable\/q       macrocell21   1250   1250  33572  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/main_3  macrocell21   2777   4027  34130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:cnt_enable\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:mosi_hs_reg\/q
Path End       : \LCD_SPI:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \LCD_SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:mosi_hs_reg\/q       macrocell16   1250   1250  34605  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/main_4  macrocell16   2302   3552  34605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:mosi_from_dp_reg\/q
Path End       : \LCD_SPI:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \LCD_SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_from_dp_reg\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:mosi_from_dp_reg\/q  macrocell19   1250   1250  34610  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/main_5  macrocell16   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:mosi_hs_reg\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_SPI:BSPIM:load_cond\/q
Path End       : \LCD_SPI:BSPIM:load_cond\/main_8
Capture Clock  : \LCD_SPI:BSPIM:load_cond\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (LCD_SPI_IntClock:R#1 vs. LCD_SPI_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\LCD_SPI:BSPIM:load_cond\/q       macrocell18   1250   1250  34612  RISE       1
\LCD_SPI:BSPIM:load_cond\/main_8  macrocell18   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_SPI:BSPIM:load_cond\/clock_0                          macrocell18         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

