[p LITE_MODE AUTOSTATIC PIC14 PIC14E ]
[d version 1.1 ]
[d edition pro ]
[d chip 16LF1618 ]
[d frameptr 6 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"79 E:\SAT\Viper\Arun\Celtic_XC8\Celtic_XC8_Test.X\main.c
[v _MIPIDATA MIPIDATA `(v  1 e 0 0 ]
"86
[v _main main `(v  1 e 0 0 ]
"58 E:\SAT\Viper\Arun\Celtic_XC8\Celtic_XC8_Test.X\mcc_generated_files/dac1.c
[v _DAC1_Initialize DAC1_Initialize `(v  1 e 0 0 ]
"65
[v _DAC1_SetOutput DAC1_SetOutput `(v  1 e 0 0 ]
"58 E:\SAT\Viper\Arun\Celtic_XC8\Celtic_XC8_Test.X\mcc_generated_files/fvr.c
[v _FVR_Initialize FVR_Initialize `(v  1 e 0 0 ]
"75 E:\SAT\Viper\Arun\Celtic_XC8\Celtic_XC8_Test.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 0 0 ]
"83
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 0 0 ]
"51 E:\SAT\Viper\Arun\Celtic_XC8\Celtic_XC8_Test.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 0 0 ]
"64 E:\SAT\Viper\Arun\Celtic_XC8\Celtic_XC8_Test.X\mcc_generated_files/spi.c
[v _SPI_Initialize SPI_Initialize `(v  1 e 0 0 ]
"77
[v _SPI_Exchange8bit SPI_Exchange8bit `(uc  1 e 1 0 ]
"501 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic16lf1618.h
[v _PORTC PORTC `VEuc  1 e 1 @14 ]
"1562
[v _TRISA TRISA `VEuc  1 e 1 @140 ]
"1611
[v _TRISB TRISB `VEuc  1 e 1 @141 ]
"1649
[v _TRISC TRISC `VEuc  1 e 1 @142 ]
[s S149 . 1 `uc 1 PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 TMR0SE 1 0 :1:4 
`uc 1 TMR0CS 1 0 :1:5 
`uc 1 INTEDG 1 0 :1:6 
`uc 1 nWPUEN 1 0 :1:7 
]
"1999
[s S156 . 1 `uc 1 PS0 1 0 :1:0 
`uc 1 PS1 1 0 :1:1 
`uc 1 PS2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
]
[u S163 . 1 `S149 1 . 1 0 `S156 1 . 1 0 ]
[v _OPTION_REGbits OPTION_REGbits `VES163  1 e 1 @149 ]
"2119
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @152 ]
"2176
[v _OSCCON OSCCON `VEuc  1 e 1 @153 ]
"2247
[v _OSCSTAT OSCSTAT `VEuc  1 e 1 @154 ]
"2532
[v _LATA LATA `VEuc  1 e 1 @268 ]
"2581
[v _LATB LATB `VEuc  1 e 1 @269 ]
"2619
[v _LATC LATC `VEuc  1 e 1 @270 ]
"2981
[v _FVRCON FVRCON `VEuc  1 e 1 @279 ]
[s S97 . 1 `uc 1 ADFVR 1 0 :2:0 
`uc 1 CDAFVR 1 0 :2:2 
`uc 1 TSRNG 1 0 :1:4 
`uc 1 TSEN 1 0 :1:5 
`uc 1 FVRRDY 1 0 :1:6 
`uc 1 FVREN 1 0 :1:7 
]
"3002
[s S104 . 1 `uc 1 ADFVR0 1 0 :1:0 
`uc 1 ADFVR1 1 0 :1:1 
`uc 1 CDAFVR0 1 0 :1:2 
`uc 1 CDAFVR1 1 0 :1:3 
]
[u S109 . 1 `S97 1 . 1 0 `S104 1 . 1 0 ]
[v _FVRCONbits FVRCONbits `VES109  1 e 1 @279 ]
"3056
[v _DAC1CON0 DAC1CON0 `VEuc  1 e 1 @280 ]
"3105
[v _DAC1CON1 DAC1CON1 `VEuc  1 e 1 @281 ]
"3219
[v _ANSELA ANSELA `VEuc  1 e 1 @396 ]
"3265
[v _ANSELB ANSELB `VEuc  1 e 1 @397 ]
"3303
[v _ANSELC ANSELC `VEuc  1 e 1 @398 ]
"4417
[v _WPUB WPUB `VEuc  1 e 1 @525 ]
"4455
[v _WPUC WPUC `VEuc  1 e 1 @526 ]
"4529
[v _SSPBUF SSPBUF `VEuc  1 e 1 @529 ]
"4777
[v _SSP1ADD SSP1ADD `VEuc  1 e 1 @530 ]
"5283
[v _SSP1STAT SSP1STAT `VEuc  1 e 1 @532 ]
[s S49 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
"5305
[u S58 . 1 `S49 1 . 1 0 ]
[v _SSP1STATbits SSP1STATbits `VES58  1 e 1 @532 ]
"5404
[v _SSP1CON1 SSP1CON1 `VEuc  1 e 1 @533 ]
[s S22 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
"5437
[s S28 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S33 . 1 `S22 1 . 1 0 `S28 1 . 1 0 ]
[v _SSP1CON1bits SSP1CON1bits `VES33  1 e 1 @533 ]
"20695
[v _PPSLOCK PPSLOCK `VEuc  1 e 1 @3599 ]
[s S183 . 1 `uc 1 PPSLOCKED 1 0 :1:0 
]
"20705
[u S185 . 1 `S183 1 . 1 0 ]
[v _PPSLOCKbits PPSLOCKbits `VES185  1 e 1 @3599 ]
"21402
[v _SSPCLKPPS SSPCLKPPS `VEuc  1 e 1 @3616 ]
"21445
[v _SSPDATPPS SSPDATPPS `VEuc  1 e 1 @3617 ]
"22348
[v _RB6PPS RB6PPS `VEuc  1 e 1 @3742 ]
"22391
[v _RB7PPS RB7PPS `VEuc  1 e 1 @3743 ]
"26402
[v _GIE GIE `VEb  1 e 0 @95 ]
"26796
[v _LATA1 LATA1 `VEb  1 e 0 @2145 ]
"26798
[v _LATA2 LATA2 `VEb  1 e 0 @2146 ]
"26802
[v _LATA4 LATA4 `VEb  1 e 0 @2148 ]
"26806
[v _LATB4 LATB4 `VEb  1 e 0 @2156 ]
"52 E:\SAT\Viper\Arun\Celtic_XC8\Celtic_XC8_Test.X\main.c
[v _DacOutput DacOutput `DCC[4]uc  1 e 4 0 ]
"65
[v _USIDHIGH USIDHIGH `DCC[44]uc  1 e 44 0 ]
"76
[v _Byte1 Byte1 `uc  1 e 1 0 ]
[v _Byte2 Byte2 `uc  1 e 1 0 ]
[v _Byte3 Byte3 `uc  1 e 1 0 ]
"77
[v _readDummy readDummy `uc  1 e 1 0 ]
"86
[v _main main `(v  1 e 0 0 ]
{
"173
} 0
"75 E:\SAT\Viper\Arun\Celtic_XC8\Celtic_XC8_Test.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 0 0 ]
{
"81
} 0
"64 E:\SAT\Viper\Arun\Celtic_XC8\Celtic_XC8_Test.X\mcc_generated_files/spi.c
[v _SPI_Initialize SPI_Initialize `(v  1 e 0 0 ]
{
"75
} 0
"51 E:\SAT\Viper\Arun\Celtic_XC8\Celtic_XC8_Test.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 0 0 ]
{
"69
[v PIN_MANAGER_Initialize@state state `uc  1 a 1 0 ]
"83
} 0
"83 E:\SAT\Viper\Arun\Celtic_XC8\Celtic_XC8_Test.X\mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 0 0 ]
{
"92
} 0
"58 E:\SAT\Viper\Arun\Celtic_XC8\Celtic_XC8_Test.X\mcc_generated_files/fvr.c
[v _FVR_Initialize FVR_Initialize `(v  1 e 0 0 ]
{
"61
} 0
"58 E:\SAT\Viper\Arun\Celtic_XC8\Celtic_XC8_Test.X\mcc_generated_files/dac1.c
[v _DAC1_Initialize DAC1_Initialize `(v  1 e 0 0 ]
{
"63
} 0
"79 E:\SAT\Viper\Arun\Celtic_XC8\Celtic_XC8_Test.X\main.c
[v _MIPIDATA MIPIDATA `(v  1 e 0 0 ]
{
[v MIPIDATA@i i `uc  1 a 1 wreg ]
"82
[v MIPIDATA@j_241 j `uc  1 a 1 6 ]
"80
[v MIPIDATA@j j `uc  1 a 1 5 ]
"79
[v MIPIDATA@i i `uc  1 a 1 wreg ]
[v MIPIDATA@i i `uc  1 a 1 4 ]
"84
} 0
"77 E:\SAT\Viper\Arun\Celtic_XC8\Celtic_XC8_Test.X\mcc_generated_files/spi.c
[v _SPI_Exchange8bit SPI_Exchange8bit `(uc  1 e 1 0 ]
{
[v SPI_Exchange8bit@data data `uc  1 a 1 wreg ]
[v SPI_Exchange8bit@data data `uc  1 a 1 wreg ]
"79
[v SPI_Exchange8bit@data data `uc  1 a 1 0 ]
"87
} 0
"65 E:\SAT\Viper\Arun\Celtic_XC8\Celtic_XC8_Test.X\mcc_generated_files/dac1.c
[v _DAC1_SetOutput DAC1_SetOutput `(v  1 e 0 0 ]
{
[v DAC1_SetOutput@inputData inputData `uc  1 a 1 wreg ]
[v DAC1_SetOutput@inputData inputData `uc  1 a 1 wreg ]
[v DAC1_SetOutput@inputData inputData `uc  1 a 1 0 ]
"67
} 0
