
SAMV71_TimerCounterExample.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000744  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000042c  20400000  00400744  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000004c  2040042c  00400b70  0002042c  2**2
                  ALLOC
  3 .heap         00000200  20400478  00400bbc  0002042c  2**0
                  ALLOC
  4 .stack        00000400  20400678  00400dbc  0002042c  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  0002042c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045a  2**0
                  CONTENTS, READONLY
  7 .debug_info   000058f4  00000000  00000000  000204b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000fcd  00000000  00000000  00025da7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000d9b  00000000  00000000  00026d74  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000190  00000000  00000000  00027b0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000100  00000000  00000000  00027c9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00038ff5  00000000  00000000  00027d9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000073a6  00000000  00000000  00060d94  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00142fda  00000000  00000000  0006813a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000408  00000000  00000000  001ab114  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	78 0a 40 20 e5 01 40 00 e1 01 40 00 e1 01 40 00     x.@ ..@...@...@.
  400010:	e1 01 40 00 e1 01 40 00 e1 01 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	e1 01 40 00 e1 01 40 00 00 00 00 00 e1 01 40 00     ..@...@.......@.
  40003c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40004c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40005c:	e1 01 40 00 e1 01 40 00 00 00 00 00 e1 01 40 00     ..@...@.......@.
  40006c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40007c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40008c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40009c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  4000ac:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  4000bc:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  4000cc:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  4000dc:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  4000ec:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  4000fc:	01 05 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40010c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 00 00 00 00     ..@...@...@.....
  40011c:	00 00 00 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ......@...@...@.
  40012c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40013c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40014c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40015c:	e1 01 40 00 e1 01 40 00 e1 01 40 00                 ..@...@...@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	2040042c 	.word	0x2040042c
  400184:	00000000 	.word	0x00000000
  400188:	00400744 	.word	0x00400744

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00400744 	.word	0x00400744
  4001c8:	20400430 	.word	0x20400430
  4001cc:	00400744 	.word	0x00400744
  4001d0:	00000000 	.word	0x00000000

004001d4 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
  4001d4:	b508      	push	{r3, lr}
	system_init();
  4001d6:	4b01      	ldr	r3, [pc, #4]	; (4001dc <atmel_start_init+0x8>)
  4001d8:	4798      	blx	r3
  4001da:	bd08      	pop	{r3, pc}
  4001dc:	004002b5 	.word	0x004002b5

004001e0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4001e0:	e7fe      	b.n	4001e0 <Dummy_Handler>
	...

004001e4 <Reset_Handler>:
{
  4001e4:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  4001e6:	4b10      	ldr	r3, [pc, #64]	; (400228 <Reset_Handler+0x44>)
  4001e8:	4a10      	ldr	r2, [pc, #64]	; (40022c <Reset_Handler+0x48>)
  4001ea:	429a      	cmp	r2, r3
  4001ec:	d009      	beq.n	400202 <Reset_Handler+0x1e>
  4001ee:	4b0e      	ldr	r3, [pc, #56]	; (400228 <Reset_Handler+0x44>)
  4001f0:	4a0e      	ldr	r2, [pc, #56]	; (40022c <Reset_Handler+0x48>)
  4001f2:	e003      	b.n	4001fc <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
  4001f4:	6811      	ldr	r1, [r2, #0]
  4001f6:	6019      	str	r1, [r3, #0]
  4001f8:	3304      	adds	r3, #4
  4001fa:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
  4001fc:	490c      	ldr	r1, [pc, #48]	; (400230 <Reset_Handler+0x4c>)
  4001fe:	428b      	cmp	r3, r1
  400200:	d3f8      	bcc.n	4001f4 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
  400202:	4b0c      	ldr	r3, [pc, #48]	; (400234 <Reset_Handler+0x50>)
  400204:	e002      	b.n	40020c <Reset_Handler+0x28>
                *pDest++ = 0;
  400206:	2200      	movs	r2, #0
  400208:	601a      	str	r2, [r3, #0]
  40020a:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
  40020c:	4a0a      	ldr	r2, [pc, #40]	; (400238 <Reset_Handler+0x54>)
  40020e:	4293      	cmp	r3, r2
  400210:	d3f9      	bcc.n	400206 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400212:	4a0a      	ldr	r2, [pc, #40]	; (40023c <Reset_Handler+0x58>)
  400214:	4b0a      	ldr	r3, [pc, #40]	; (400240 <Reset_Handler+0x5c>)
  400216:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40021a:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  40021c:	4b09      	ldr	r3, [pc, #36]	; (400244 <Reset_Handler+0x60>)
  40021e:	4798      	blx	r3
        main();
  400220:	4b09      	ldr	r3, [pc, #36]	; (400248 <Reset_Handler+0x64>)
  400222:	4798      	blx	r3
  400224:	e7fe      	b.n	400224 <Reset_Handler+0x40>
  400226:	bf00      	nop
  400228:	20400000 	.word	0x20400000
  40022c:	00400744 	.word	0x00400744
  400230:	2040042c 	.word	0x2040042c
  400234:	2040042c 	.word	0x2040042c
  400238:	20400478 	.word	0x20400478
  40023c:	e000ed00 	.word	0xe000ed00
  400240:	00400000 	.word	0x00400000
  400244:	00400599 	.word	0x00400599
  400248:	00400561 	.word	0x00400561

0040024c <TIMER_0_PORT_init>:
}

static inline void hri_pio_set_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  40024c:	4b06      	ldr	r3, [pc, #24]	; (400268 <TIMER_0_PORT_init+0x1c>)
  40024e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400250:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  400254:	671a      	str	r2, [r3, #112]	; 0x70
}

static inline void hri_pio_clear_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400256:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400258:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  40025c:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  40025e:	f44f 7200 	mov.w	r2, #512	; 0x200
  400262:	605a      	str	r2, [r3, #4]
  400264:	4770      	bx	lr
  400266:	bf00      	nop
  400268:	400e1200 	.word	0x400e1200

0040026c <TIMER_0_CLOCK_init>:
}

static inline hri_pmc_pcsr1_reg_t hri_pmc_get_PCSR1_reg(const void *const hw, hri_pmc_pcsr1_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  40026c:	4b10      	ldr	r3, [pc, #64]	; (4002b0 <TIMER_0_CLOCK_init+0x44>)
  40026e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
			hri_pmc_set_PCSR0_reg(PMC, (1 << periph_id));
		}
	} else if (periph_id < 64) {
		periph_id -= 32;
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  400272:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  400276:	d104      	bne.n	400282 <TIMER_0_CLOCK_init+0x16>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400278:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40027c:	4b0c      	ldr	r3, [pc, #48]	; (4002b0 <TIMER_0_CLOCK_init+0x44>)
  40027e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400282:	4b0b      	ldr	r3, [pc, #44]	; (4002b0 <TIMER_0_CLOCK_init+0x44>)
  400284:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  400288:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40028c:	d104      	bne.n	400298 <TIMER_0_CLOCK_init+0x2c>
	((Pmc *)hw)->PMC_PCER1 = mask;
  40028e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400292:	4b07      	ldr	r3, [pc, #28]	; (4002b0 <TIMER_0_CLOCK_init+0x44>)
  400294:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400298:	4b05      	ldr	r3, [pc, #20]	; (4002b0 <TIMER_0_CLOCK_init+0x44>)
  40029a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  40029e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4002a2:	d104      	bne.n	4002ae <TIMER_0_CLOCK_init+0x42>
	((Pmc *)hw)->PMC_PCER1 = mask;
  4002a4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4002a8:	4b01      	ldr	r3, [pc, #4]	; (4002b0 <TIMER_0_CLOCK_init+0x44>)
  4002aa:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  4002ae:	4770      	bx	lr
  4002b0:	400e0600 	.word	0x400e0600

004002b4 <system_init>:
	_pmc_enable_periph_clock(ID_TC2_CHANNEL1);
	_pmc_enable_periph_clock(ID_TC2_CHANNEL2);
}

void system_init(void)
{
  4002b4:	b508      	push	{r3, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
  4002b6:	4b14      	ldr	r3, [pc, #80]	; (400308 <system_init+0x54>)
  4002b8:	4798      	blx	r3
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4002ba:	4b14      	ldr	r3, [pc, #80]	; (40030c <system_init+0x58>)
  4002bc:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  4002be:	f413 6f80 	tst.w	r3, #1024	; 0x400
  4002c2:	d103      	bne.n	4002cc <system_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4002c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4002c8:	4b10      	ldr	r3, [pc, #64]	; (40030c <system_init+0x58>)
  4002ca:	611a      	str	r2, [r3, #16]
}

static inline void hri_wdt_set_MR_WDDIS_bit(const void *const hw)
{
	WDT_CRITICAL_SECTION_ENTER();
	((Wdt *)hw)->WDT_MR |= WDT_MR_WDDIS;
  4002cc:	4a10      	ldr	r2, [pc, #64]	; (400310 <system_init+0x5c>)
  4002ce:	6853      	ldr	r3, [r2, #4]
  4002d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  4002d4:	6053      	str	r3, [r2, #4]
	((Pio *)hw)->PIO_SODR = mask;
  4002d6:	4b0f      	ldr	r3, [pc, #60]	; (400314 <system_init+0x60>)
  4002d8:	2220      	movs	r2, #32
  4002da:	631a      	str	r2, [r3, #48]	; 0x30
	((Pio *)hw)->PIO_OER = mask;
  4002dc:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  4002de:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  4002e0:	4a0d      	ldr	r2, [pc, #52]	; (400318 <system_init+0x64>)
  4002e2:	2108      	movs	r1, #8
  4002e4:	6151      	str	r1, [r2, #20]
  4002e6:	2104      	movs	r1, #4
  4002e8:	6151      	str	r1, [r2, #20]
  4002ea:	2240      	movs	r2, #64	; 0x40
  4002ec:	615a      	str	r2, [r3, #20]
  4002ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4002f2:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
  4002f6:	615a      	str	r2, [r3, #20]
	gpio_set_pin_direction(GPIO_IN_CH0, GPIO_DIRECTION_IN);
	gpio_set_pin_direction(GPIO_IN_CH1, GPIO_DIRECTION_IN);
	gpio_set_pin_direction(GPIO_IN_CH2, GPIO_DIRECTION_IN);
	gpio_set_pin_direction(GPIO_IN_CH3, GPIO_DIRECTION_IN);

	TIMER_0_CLOCK_init();
  4002f8:	4b08      	ldr	r3, [pc, #32]	; (40031c <system_init+0x68>)
  4002fa:	4798      	blx	r3
	TIMER_0_PORT_init();
  4002fc:	4b08      	ldr	r3, [pc, #32]	; (400320 <system_init+0x6c>)
  4002fe:	4798      	blx	r3
	TIMER_0_init();
  400300:	4b08      	ldr	r3, [pc, #32]	; (400324 <system_init+0x70>)
  400302:	4798      	blx	r3
  400304:	bd08      	pop	{r3, pc}
  400306:	bf00      	nop
  400308:	00400349 	.word	0x00400349
  40030c:	400e0600 	.word	0x400e0600
  400310:	400e1850 	.word	0x400e1850
  400314:	400e0e00 	.word	0x400e0e00
  400318:	400e1000 	.word	0x400e1000
  40031c:	0040026d 	.word	0x0040026d
  400320:	0040024d 	.word	0x0040024d
  400324:	0040044d 	.word	0x0040044d

00400328 <atomic_enter_critical>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400328:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
  40032c:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  40032e:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  400330:	f3bf 8f5f 	dmb	sy
  400334:	4770      	bx	lr

00400336 <atomic_leave_critical>:
  400336:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
  40033a:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
  40033c:	f383 8810 	msr	PRIMASK, r3
  400340:	4770      	bx	lr

00400342 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
  400342:	b900      	cbnz	r0, 400346 <assert+0x4>
		__asm("BKPT #0");
  400344:	be00      	bkpt	0x0000
  400346:	4770      	bx	lr

00400348 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
  400348:	b500      	push	{lr}
  40034a:	b083      	sub	sp, #12
/**
 * \brief Enable FPU
 */
static inline void _fpu_enable(void)
{
	CRITICAL_SECTION_ENTER()
  40034c:	a801      	add	r0, sp, #4
  40034e:	4b0e      	ldr	r3, [pc, #56]	; (400388 <_init_chip+0x40>)
  400350:	4798      	blx	r3
	/** Set bits 20-23 to enable CP10 and CP11 coprocessors */
	SCB->CPACR |= (0xFu << 20);
  400352:	4a0e      	ldr	r2, [pc, #56]	; (40038c <_init_chip+0x44>)
  400354:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
  400358:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40035c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
  400360:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400364:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	CRITICAL_SECTION_LEAVE()
  400368:	a801      	add	r0, sp, #4
  40036a:	4b09      	ldr	r3, [pc, #36]	; (400390 <_init_chip+0x48>)
  40036c:	4798      	blx	r3

static inline void hri_efc_write_EEFC_FMR_FWS_bf(const void *const hw, hri_efc_eefc_fmr_reg_t data)
{
	uint32_t tmp;
	EFC_CRITICAL_SECTION_ENTER();
	tmp = ((Efc *)hw)->EEFC_FMR;
  40036e:	4a09      	ldr	r2, [pc, #36]	; (400394 <_init_chip+0x4c>)
  400370:	6813      	ldr	r3, [r2, #0]
	tmp &= ~EEFC_FMR_FWS_Msk;
  400372:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
	tmp |= EEFC_FMR_FWS(data);
  400376:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
	((Efc *)hw)->EEFC_FMR = tmp;
  40037a:	6013      	str	r3, [r2, #0]
#if CONF_DMA_ENABLE
	_pmc_enable_periph_clock(ID_XDMAC);
	_dma_init();

#endif
	_pmc_init();
  40037c:	4b06      	ldr	r3, [pc, #24]	; (400398 <_init_chip+0x50>)
  40037e:	4798      	blx	r3
}
  400380:	b003      	add	sp, #12
  400382:	f85d fb04 	ldr.w	pc, [sp], #4
  400386:	bf00      	nop
  400388:	00400329 	.word	0x00400329
  40038c:	e000ed00 	.word	0xe000ed00
  400390:	00400337 	.word	0x00400337
  400394:	400e0c00 	.word	0x400e0c00
  400398:	00400439 	.word	0x00400439

0040039c <_pmc_init_sources>:
	PMC_CRITICAL_SECTION_LEAVE();
}

static inline hri_pmc_ckgr_mor_reg_t hri_pmc_read_CKGR_MOR_reg(const void *const hw)
{
	return ((Pmc *)hw)->CKGR_MOR;
  40039c:	490e      	ldr	r1, [pc, #56]	; (4003d8 <_pmc_init_sources+0x3c>)
  40039e:	6a0a      	ldr	r2, [r1, #32]
	/* Enable Main XTAL oscillator */
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTEN;
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY | CKGR_MOR_MOSCSEL;
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
#else
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTBY;
  4003a0:	f022 0202 	bic.w	r2, r2, #2
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(CONF_XOSC20M_STARTUP_TIME);
  4003a4:	4b0d      	ldr	r3, [pc, #52]	; (4003dc <_pmc_init_sources+0x40>)
  4003a6:	4313      	orrs	r3, r2
	((Pmc *)hw)->CKGR_MOR = data;
  4003a8:	620b      	str	r3, [r1, #32]
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MOSCXTS) > 0;
  4003aa:	4b0b      	ldr	r3, [pc, #44]	; (4003d8 <_pmc_init_sources+0x3c>)
  4003ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
	while (!hri_pmc_get_SR_MOSCXTS_bit(PMC)) {
  4003ae:	f013 0f01 	tst.w	r3, #1
  4003b2:	d0fa      	beq.n	4003aa <_pmc_init_sources+0xe>
	((Pmc *)hw)->CKGR_MOR |= mask;
  4003b4:	4b08      	ldr	r3, [pc, #32]	; (4003d8 <_pmc_init_sources+0x3c>)
  4003b6:	6a19      	ldr	r1, [r3, #32]
  4003b8:	4a09      	ldr	r2, [pc, #36]	; (4003e0 <_pmc_init_sources+0x44>)
  4003ba:	430a      	orrs	r2, r1
  4003bc:	621a      	str	r2, [r3, #32]

static inline void hri_pmc_write_CKGR_PLLAR_MULA_bf(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->CKGR_PLLAR;
  4003be:	6a99      	ldr	r1, [r3, #40]	; 0x28
	tmp &= ~CKGR_PLLAR_MULA_Msk;
  4003c0:	4a08      	ldr	r2, [pc, #32]	; (4003e4 <_pmc_init_sources+0x48>)
  4003c2:	400a      	ands	r2, r1
	tmp |= CKGR_PLLAR_MULA(data);
	((Pmc *)hw)->CKGR_PLLAR = tmp;
  4003c4:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline void hri_pmc_write_CKGR_PLLAR_reg(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	PMC_CRITICAL_SECTION_ENTER();
	((Pmc *)hw)->CKGR_PLLAR = data;
  4003c6:	4a08      	ldr	r2, [pc, #32]	; (4003e8 <_pmc_init_sources+0x4c>)
  4003c8:	629a      	str	r2, [r3, #40]	; 0x28
	return (((Pmc *)hw)->PMC_SR & PMC_SR_LOCKA) > 0;
  4003ca:	4b03      	ldr	r3, [pc, #12]	; (4003d8 <_pmc_init_sources+0x3c>)
  4003cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
#if (CONF_PLLACK_ENABLE == 1)
	data = CKGR_PLLAR_MULA(CONF_PLLACK_MUL - 1) | CKGR_PLLAR_DIVA(CONF_PLLACK_DIV) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	/* Stop PLL first */
	hri_pmc_write_CKGR_PLLAR_MULA_bf(PMC, 0);
	hri_pmc_write_CKGR_PLLAR_reg(PMC, (CKGR_PLLAR_ONE | data));
	while (!hri_pmc_get_SR_LOCKA_bit(PMC)) {
  4003ce:	f013 0f02 	tst.w	r3, #2
  4003d2:	d0fa      	beq.n	4003ca <_pmc_init_sources+0x2e>
#if (CONF_CLK_CFDEN_ENABLE == 1)
	/* Enable main clock failure detection */
	hri_pmc_set_CKGR_MOR_CFDEN_bit(PMC);
#endif
#endif
}
  4003d4:	4770      	bx	lr
  4003d6:	bf00      	nop
  4003d8:	400e0600 	.word	0x400e0600
  4003dc:	00373e01 	.word	0x00373e01
  4003e0:	01370000 	.word	0x01370000
  4003e4:	f800ffff 	.word	0xf800ffff
  4003e8:	20183f01 	.word	0x20183f01

004003ec <_pmc_init_master_clock>:

static inline void hri_pmc_write_MCKR_PRES_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  4003ec:	4a11      	ldr	r2, [pc, #68]	; (400434 <_pmc_init_master_clock+0x48>)
  4003ee:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_PRES_Msk;
  4003f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
	tmp |= PMC_MCKR_PRES(data);
	((Pmc *)hw)->PMC_MCKR = tmp;
  4003f4:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  4003f6:	4b0f      	ldr	r3, [pc, #60]	; (400434 <_pmc_init_master_clock+0x48>)
  4003f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
		/* Wait until master clock is ready */
	}
#elif ((CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_PLLACK) || (CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_UPLLCKDIV))
	hri_pmc_write_MCKR_PRES_bf(PMC, CONF_MCKR_PRESC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  4003fa:	f013 0f08 	tst.w	r3, #8
  4003fe:	d0fa      	beq.n	4003f6 <_pmc_init_master_clock+0xa>

static inline void hri_pmc_write_MCKR_MDIV_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  400400:	4a0c      	ldr	r2, [pc, #48]	; (400434 <_pmc_init_master_clock+0x48>)
  400402:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_MDIV_Msk;
  400404:	f423 7340 	bic.w	r3, r3, #768	; 0x300
	tmp |= PMC_MCKR_MDIV(data);
  400408:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	((Pmc *)hw)->PMC_MCKR = tmp;
  40040c:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  40040e:	4b09      	ldr	r3, [pc, #36]	; (400434 <_pmc_init_master_clock+0x48>)
  400410:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_MDIV_bf(PMC, CONF_MCK_DIV);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  400412:	f013 0f08 	tst.w	r3, #8
  400416:	d0fa      	beq.n	40040e <_pmc_init_master_clock+0x22>
	tmp = ((Pmc *)hw)->PMC_MCKR;
  400418:	4a06      	ldr	r2, [pc, #24]	; (400434 <_pmc_init_master_clock+0x48>)
  40041a:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_CSS_Msk;
  40041c:	f023 0303 	bic.w	r3, r3, #3
	tmp |= PMC_MCKR_CSS(data);
  400420:	f043 0302 	orr.w	r3, r3, #2
	((Pmc *)hw)->PMC_MCKR = tmp;
  400424:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  400426:	4b03      	ldr	r3, [pc, #12]	; (400434 <_pmc_init_master_clock+0x48>)
  400428:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_CSS_bf(PMC, CONF_CLK_GEN_MCKR_SRC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  40042a:	f013 0f08 	tst.w	r3, #8
  40042e:	d0fa      	beq.n	400426 <_pmc_init_master_clock+0x3a>
		/* Wait until master clock is ready */
	}
#endif
#endif
}
  400430:	4770      	bx	lr
  400432:	bf00      	nop
  400434:	400e0600 	.word	0x400e0600

00400438 <_pmc_init>:
/**
 * \brief Initializes cortex M7 core clock
 *
 */
void _pmc_init(void)
{
  400438:	b508      	push	{r3, lr}
	_pmc_init_sources();
  40043a:	4b02      	ldr	r3, [pc, #8]	; (400444 <_pmc_init+0xc>)
  40043c:	4798      	blx	r3
	_pmc_init_master_clock();
  40043e:	4b02      	ldr	r3, [pc, #8]	; (400448 <_pmc_init+0x10>)
  400440:	4798      	blx	r3
  400442:	bd08      	pop	{r3, pc}
  400444:	0040039d 	.word	0x0040039d
  400448:	004003ed 	.word	0x004003ed

0040044c <TIMER_0_init>:
}

static inline void hri_tc_write_BCR_reg(const void *const hw, hri_tc_bcr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TC_BCR = data;
  40044c:	4b15      	ldr	r3, [pc, #84]	; (4004a4 <TIMER_0_init+0x58>)
  40044e:	2201      	movs	r2, #1
  400450:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	((Tc *)hw)->TC_BMR = data;
  400454:	220f      	movs	r2, #15
  400456:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  40045a:	f244 0205 	movw	r2, #16389	; 0x4005
  40045e:	605a      	str	r2, [r3, #4]
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  400460:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  400464:	61da      	str	r2, [r3, #28]
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = data;
  400466:	2110      	movs	r1, #16
  400468:	6259      	str	r1, [r3, #36]	; 0x24
	((Tc *)hw)->TcChannel[submodule_index].TC_IDR = ~data;
  40046a:	f06f 0110 	mvn.w	r1, #16
  40046e:	6299      	str	r1, [r3, #40]	; 0x28
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  400470:	490d      	ldr	r1, [pc, #52]	; (4004a8 <TIMER_0_init+0x5c>)
  400472:	6459      	str	r1, [r3, #68]	; 0x44
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  400474:	65da      	str	r2, [r3, #92]	; 0x5c
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  400476:	4a0d      	ldr	r2, [pc, #52]	; (4004ac <TIMER_0_init+0x60>)
  400478:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  40047c:	f240 224a 	movw	r2, #586	; 0x24a
  400480:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	                     3 << TC_CMR_TCCLKS_Pos | 2 << TC_CMR_WAVEFORM_WAVSEL_Pos | 1 << TC_CMR_WAVE_Pos
	                         | 3 << TC_CMR_WAVEFORM_ACPC_Pos);

	hri_tc_write_RC_reg(TC2, TC_CHANNEL_2, 0x24a << TC_RC_RC_Pos);

	tc2_channel_cb[TC_CHANNEL_0] = NULL;
  400484:	2000      	movs	r0, #0
  400486:	4b0a      	ldr	r3, [pc, #40]	; (4004b0 <TIMER_0_init+0x64>)
  400488:	6018      	str	r0, [r3, #0]
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40048a:	4b0a      	ldr	r3, [pc, #40]	; (4004b4 <TIMER_0_init+0x68>)
  40048c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400490:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400494:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400498:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40049c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4004a0:	605a      	str	r2, [r3, #4]
	NVIC_DisableIRQ(TC6_IRQn);
	NVIC_ClearPendingIRQ(TC6_IRQn);
	NVIC_EnableIRQ(TC6_IRQn);

	return 0;
}
  4004a2:	4770      	bx	lr
  4004a4:	40014000 	.word	0x40014000
  4004a8:	0c00c406 	.word	0x0c00c406
  4004ac:	000cc003 	.word	0x000cc003
  4004b0:	20400448 	.word	0x20400448
  4004b4:	e000e100 	.word	0xe000e100

004004b8 <start_timer>:

void start_timer(const void *hw, uint8_t channel)
{
	if (channel < TC_CHANNEL_COUNT) {
  4004b8:	2902      	cmp	r1, #2
  4004ba:	d802      	bhi.n	4004c2 <start_timer+0xa>
	((Tc *)hw)->TcChannel[submodule_index].TC_CCR = data;
  4004bc:	0189      	lsls	r1, r1, #6
  4004be:	2305      	movs	r3, #5
  4004c0:	5043      	str	r3, [r0, r1]
  4004c2:	4770      	bx	lr

004004c4 <tc_register_callback>:
		hri_tc_write_CCR_reg(hw, channel, TC_CCR_CLKDIS);
	}
}

void tc_register_callback(void *hw, uint8_t channel, void *cb)
{
  4004c4:	b570      	push	{r4, r5, r6, lr}
  4004c6:	460c      	mov	r4, r1
  4004c8:	4616      	mov	r6, r2
	ASSERT(hw && (channel < TC_CHANNEL_COUNT));
  4004ca:	4605      	mov	r5, r0
  4004cc:	226e      	movs	r2, #110	; 0x6e
  4004ce:	4908      	ldr	r1, [pc, #32]	; (4004f0 <tc_register_callback+0x2c>)
  4004d0:	3000      	adds	r0, #0
  4004d2:	bf18      	it	ne
  4004d4:	2001      	movne	r0, #1
  4004d6:	2c02      	cmp	r4, #2
  4004d8:	bf88      	it	hi
  4004da:	2000      	movhi	r0, #0
  4004dc:	4b05      	ldr	r3, [pc, #20]	; (4004f4 <tc_register_callback+0x30>)
  4004de:	4798      	blx	r3
	if (hw == TC2) {
  4004e0:	4b05      	ldr	r3, [pc, #20]	; (4004f8 <tc_register_callback+0x34>)
  4004e2:	429d      	cmp	r5, r3
  4004e4:	d000      	beq.n	4004e8 <tc_register_callback+0x24>
  4004e6:	bd70      	pop	{r4, r5, r6, pc}
		tc2_channel_cb[channel] = cb;
  4004e8:	4b04      	ldr	r3, [pc, #16]	; (4004fc <tc_register_callback+0x38>)
  4004ea:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
	}
}
  4004ee:	e7fa      	b.n	4004e6 <tc_register_callback+0x22>
  4004f0:	00400708 	.word	0x00400708
  4004f4:	00400343 	.word	0x00400343
  4004f8:	40014000 	.word	0x40014000
  4004fc:	20400448 	.word	0x20400448

00400500 <TC6_Handler>:

/* TC2 Channel 0 interrupt handler */
void TC6_Handler(void)
{
  400500:	b508      	push	{r3, lr}
	tmp = ((Tc *)hw)->TcChannel[submodule_index].TC_SR;
  400502:	4b04      	ldr	r3, [pc, #16]	; (400514 <TC6_Handler+0x14>)
  400504:	6a1b      	ldr	r3, [r3, #32]
	tmp &= mask;
  400506:	4804      	ldr	r0, [pc, #16]	; (400518 <TC6_Handler+0x18>)
  400508:	4018      	ands	r0, r3
	uint32_t status;
	status = hri_tc_get_SR_reg(TC2, TC_CHANNEL_0, TC_SR_Msk);
	if (tc2_channel_cb[TC_CHANNEL_0] != NULL) {
  40050a:	4b04      	ldr	r3, [pc, #16]	; (40051c <TC6_Handler+0x1c>)
  40050c:	681b      	ldr	r3, [r3, #0]
  40050e:	b103      	cbz	r3, 400512 <TC6_Handler+0x12>
		tc2_channel_cb[TC_CHANNEL_0](status);
  400510:	4798      	blx	r3
  400512:	bd08      	pop	{r3, pc}
  400514:	40014000 	.word	0x40014000
  400518:	000700ff 	.word	0x000700ff
  40051c:	20400448 	.word	0x20400448

00400520 <channel_0_cb>:
	tmp = ((Pio *)hw)->PIO_ODSR;
  400520:	4a04      	ldr	r2, [pc, #16]	; (400534 <channel_0_cb+0x14>)
  400522:	6b93      	ldr	r3, [r2, #56]	; 0x38
	tmp &= mask;
  400524:	f003 0320 	and.w	r3, r3, #32
{
	uint32_t    bits_clear, bits_set;
	void *const hw = port_to_reg(port);

	bits_clear = hri_pio_get_ODSR_reg(hw, mask);
	bits_set   = (~bits_clear) & mask;
  400528:	43d9      	mvns	r1, r3
  40052a:	f001 0120 	and.w	r1, r1, #32
	((Pio *)hw)->PIO_SODR = mask;
  40052e:	6311      	str	r1, [r2, #48]	; 0x30
	((Pio *)hw)->PIO_CODR = mask;
  400530:	6353      	str	r3, [r2, #52]	; 0x34
  400532:	4770      	bx	lr
  400534:	400e0e00 	.word	0x400e0e00

00400538 <check_status>:
	return ((Pio *)hw)->PIO_PDSR;
  400538:	4b07      	ldr	r3, [pc, #28]	; (400558 <check_status+0x20>)
  40053a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	 ch3_status = gpio_get_pin_level(GPIO_IN_CH3);
}

void check_status(void)
{
	if (gpio_get_pin_level(GPIO_IN_CH0)) {
  40053c:	f013 0f08 	tst.w	r3, #8
  400540:	d008      	beq.n	400554 <check_status+0x1c>
	tmp = ((Pio *)hw)->PIO_ODSR;
  400542:	4a06      	ldr	r2, [pc, #24]	; (40055c <check_status+0x24>)
  400544:	6b93      	ldr	r3, [r2, #56]	; 0x38
	tmp &= mask;
  400546:	f003 0320 	and.w	r3, r3, #32
  40054a:	43d9      	mvns	r1, r3
  40054c:	f001 0120 	and.w	r1, r1, #32
	((Pio *)hw)->PIO_SODR = mask;
  400550:	6311      	str	r1, [r2, #48]	; 0x30
	((Pio *)hw)->PIO_CODR = mask;
  400552:	6353      	str	r3, [r2, #52]	; 0x34
  400554:	4770      	bx	lr
  400556:	bf00      	nop
  400558:	400e1000 	.word	0x400e1000
  40055c:	400e0e00 	.word	0x400e0e00

00400560 <main>:
		 //delay_ms(500);
	}
}

int main(void)
{
  400560:	b508      	push	{r3, lr}
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
  400562:	4b07      	ldr	r3, [pc, #28]	; (400580 <main+0x20>)
  400564:	4798      	blx	r3

	/* Register callback function for TC Channel 0 interrupt */
	tc_register_callback(TC_LITE_DRIVER_EXAMPLE_INSTANCE, 0, channel_0_cb); //why do we need this? // this is for driving pin with TC in capture mode... 
  400566:	4c07      	ldr	r4, [pc, #28]	; (400584 <main+0x24>)
  400568:	4a07      	ldr	r2, [pc, #28]	; (400588 <main+0x28>)
  40056a:	2100      	movs	r1, #0
  40056c:	4620      	mov	r0, r4
  40056e:	4b07      	ldr	r3, [pc, #28]	; (40058c <main+0x2c>)
  400570:	4798      	blx	r3

	/* Start TC channel 2 - configured in Waveform mode, generate PWM waveform and used as clock source to TC channel 0
	 * and 1 */
	start_timer(TC_LITE_DRIVER_EXAMPLE_INSTANCE, 2); //why do we need this? 
  400572:	2102      	movs	r1, #2
  400574:	4620      	mov	r0, r4
  400576:	4b06      	ldr	r3, [pc, #24]	; (400590 <main+0x30>)
  400578:	4798      	blx	r3
	/* Start TC channel 1 - configured in Waveform mode and generate PWM waveform on GPIO pin */
	//start_timer(TC_LITE_DRIVER_EXAMPLE_INSTANCE, 1);
	
	//check_status();
	while(1) {
		check_status();
  40057a:	4b06      	ldr	r3, [pc, #24]	; (400594 <main+0x34>)
  40057c:	4798      	blx	r3
  40057e:	e7fc      	b.n	40057a <main+0x1a>
  400580:	004001d5 	.word	0x004001d5
  400584:	40014000 	.word	0x40014000
  400588:	00400521 	.word	0x00400521
  40058c:	004004c5 	.word	0x004004c5
  400590:	004004b9 	.word	0x004004b9
  400594:	00400539 	.word	0x00400539

00400598 <__libc_init_array>:
  400598:	b570      	push	{r4, r5, r6, lr}
  40059a:	4e0f      	ldr	r6, [pc, #60]	; (4005d8 <__libc_init_array+0x40>)
  40059c:	4d0f      	ldr	r5, [pc, #60]	; (4005dc <__libc_init_array+0x44>)
  40059e:	1b76      	subs	r6, r6, r5
  4005a0:	10b6      	asrs	r6, r6, #2
  4005a2:	bf18      	it	ne
  4005a4:	2400      	movne	r4, #0
  4005a6:	d005      	beq.n	4005b4 <__libc_init_array+0x1c>
  4005a8:	3401      	adds	r4, #1
  4005aa:	f855 3b04 	ldr.w	r3, [r5], #4
  4005ae:	4798      	blx	r3
  4005b0:	42a6      	cmp	r6, r4
  4005b2:	d1f9      	bne.n	4005a8 <__libc_init_array+0x10>
  4005b4:	4e0a      	ldr	r6, [pc, #40]	; (4005e0 <__libc_init_array+0x48>)
  4005b6:	4d0b      	ldr	r5, [pc, #44]	; (4005e4 <__libc_init_array+0x4c>)
  4005b8:	1b76      	subs	r6, r6, r5
  4005ba:	f000 f8b1 	bl	400720 <_init>
  4005be:	10b6      	asrs	r6, r6, #2
  4005c0:	bf18      	it	ne
  4005c2:	2400      	movne	r4, #0
  4005c4:	d006      	beq.n	4005d4 <__libc_init_array+0x3c>
  4005c6:	3401      	adds	r4, #1
  4005c8:	f855 3b04 	ldr.w	r3, [r5], #4
  4005cc:	4798      	blx	r3
  4005ce:	42a6      	cmp	r6, r4
  4005d0:	d1f9      	bne.n	4005c6 <__libc_init_array+0x2e>
  4005d2:	bd70      	pop	{r4, r5, r6, pc}
  4005d4:	bd70      	pop	{r4, r5, r6, pc}
  4005d6:	bf00      	nop
  4005d8:	0040072c 	.word	0x0040072c
  4005dc:	0040072c 	.word	0x0040072c
  4005e0:	00400734 	.word	0x00400734
  4005e4:	0040072c 	.word	0x0040072c

004005e8 <register_fini>:
  4005e8:	4b02      	ldr	r3, [pc, #8]	; (4005f4 <register_fini+0xc>)
  4005ea:	b113      	cbz	r3, 4005f2 <register_fini+0xa>
  4005ec:	4802      	ldr	r0, [pc, #8]	; (4005f8 <register_fini+0x10>)
  4005ee:	f000 b805 	b.w	4005fc <atexit>
  4005f2:	4770      	bx	lr
  4005f4:	00000000 	.word	0x00000000
  4005f8:	00400609 	.word	0x00400609

004005fc <atexit>:
  4005fc:	2300      	movs	r3, #0
  4005fe:	4601      	mov	r1, r0
  400600:	461a      	mov	r2, r3
  400602:	4618      	mov	r0, r3
  400604:	f000 b81e 	b.w	400644 <__register_exitproc>

00400608 <__libc_fini_array>:
  400608:	b538      	push	{r3, r4, r5, lr}
  40060a:	4c0a      	ldr	r4, [pc, #40]	; (400634 <__libc_fini_array+0x2c>)
  40060c:	4d0a      	ldr	r5, [pc, #40]	; (400638 <__libc_fini_array+0x30>)
  40060e:	1b64      	subs	r4, r4, r5
  400610:	10a4      	asrs	r4, r4, #2
  400612:	d00a      	beq.n	40062a <__libc_fini_array+0x22>
  400614:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  400618:	3b01      	subs	r3, #1
  40061a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40061e:	3c01      	subs	r4, #1
  400620:	f855 3904 	ldr.w	r3, [r5], #-4
  400624:	4798      	blx	r3
  400626:	2c00      	cmp	r4, #0
  400628:	d1f9      	bne.n	40061e <__libc_fini_array+0x16>
  40062a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40062e:	f000 b881 	b.w	400734 <_fini>
  400632:	bf00      	nop
  400634:	00400744 	.word	0x00400744
  400638:	00400740 	.word	0x00400740

0040063c <__retarget_lock_acquire_recursive>:
  40063c:	4770      	bx	lr
  40063e:	bf00      	nop

00400640 <__retarget_lock_release_recursive>:
  400640:	4770      	bx	lr
  400642:	bf00      	nop

00400644 <__register_exitproc>:
  400644:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400648:	4d2c      	ldr	r5, [pc, #176]	; (4006fc <__register_exitproc+0xb8>)
  40064a:	4606      	mov	r6, r0
  40064c:	6828      	ldr	r0, [r5, #0]
  40064e:	4698      	mov	r8, r3
  400650:	460f      	mov	r7, r1
  400652:	4691      	mov	r9, r2
  400654:	f7ff fff2 	bl	40063c <__retarget_lock_acquire_recursive>
  400658:	4b29      	ldr	r3, [pc, #164]	; (400700 <__register_exitproc+0xbc>)
  40065a:	681c      	ldr	r4, [r3, #0]
  40065c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  400660:	2b00      	cmp	r3, #0
  400662:	d03e      	beq.n	4006e2 <__register_exitproc+0x9e>
  400664:	685a      	ldr	r2, [r3, #4]
  400666:	2a1f      	cmp	r2, #31
  400668:	dc1c      	bgt.n	4006a4 <__register_exitproc+0x60>
  40066a:	f102 0e01 	add.w	lr, r2, #1
  40066e:	b176      	cbz	r6, 40068e <__register_exitproc+0x4a>
  400670:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  400674:	2401      	movs	r4, #1
  400676:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40067a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40067e:	4094      	lsls	r4, r2
  400680:	4320      	orrs	r0, r4
  400682:	2e02      	cmp	r6, #2
  400684:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  400688:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40068c:	d023      	beq.n	4006d6 <__register_exitproc+0x92>
  40068e:	3202      	adds	r2, #2
  400690:	f8c3 e004 	str.w	lr, [r3, #4]
  400694:	6828      	ldr	r0, [r5, #0]
  400696:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40069a:	f7ff ffd1 	bl	400640 <__retarget_lock_release_recursive>
  40069e:	2000      	movs	r0, #0
  4006a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4006a4:	4b17      	ldr	r3, [pc, #92]	; (400704 <__register_exitproc+0xc0>)
  4006a6:	b30b      	cbz	r3, 4006ec <__register_exitproc+0xa8>
  4006a8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4006ac:	f3af 8000 	nop.w
  4006b0:	4603      	mov	r3, r0
  4006b2:	b1d8      	cbz	r0, 4006ec <__register_exitproc+0xa8>
  4006b4:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4006b8:	6002      	str	r2, [r0, #0]
  4006ba:	2100      	movs	r1, #0
  4006bc:	6041      	str	r1, [r0, #4]
  4006be:	460a      	mov	r2, r1
  4006c0:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4006c4:	f04f 0e01 	mov.w	lr, #1
  4006c8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4006cc:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4006d0:	2e00      	cmp	r6, #0
  4006d2:	d0dc      	beq.n	40068e <__register_exitproc+0x4a>
  4006d4:	e7cc      	b.n	400670 <__register_exitproc+0x2c>
  4006d6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4006da:	430c      	orrs	r4, r1
  4006dc:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4006e0:	e7d5      	b.n	40068e <__register_exitproc+0x4a>
  4006e2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4006e6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4006ea:	e7bb      	b.n	400664 <__register_exitproc+0x20>
  4006ec:	6828      	ldr	r0, [r5, #0]
  4006ee:	f7ff ffa7 	bl	400640 <__retarget_lock_release_recursive>
  4006f2:	f04f 30ff 	mov.w	r0, #4294967295
  4006f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4006fa:	bf00      	nop
  4006fc:	20400428 	.word	0x20400428
  400700:	0040071c 	.word	0x0040071c
  400704:	00000000 	.word	0x00000000
  400708:	682f2e2e 	.word	0x682f2e2e
  40070c:	742f6c70 	.word	0x742f6c70
  400710:	63742f63 	.word	0x63742f63
  400714:	74696c5f 	.word	0x74696c5f
  400718:	00632e65 	.word	0x00632e65

0040071c <_global_impure_ptr>:
  40071c:	20400000                                ..@ 

00400720 <_init>:
  400720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400722:	bf00      	nop
  400724:	bcf8      	pop	{r3, r4, r5, r6, r7}
  400726:	bc08      	pop	{r3}
  400728:	469e      	mov	lr, r3
  40072a:	4770      	bx	lr

0040072c <__init_array_start>:
  40072c:	004005e9 	.word	0x004005e9

00400730 <__frame_dummy_init_array_entry>:
  400730:	0040018d                                ..@.

00400734 <_fini>:
  400734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400736:	bf00      	nop
  400738:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40073a:	bc08      	pop	{r3}
  40073c:	469e      	mov	lr, r3
  40073e:	4770      	bx	lr

00400740 <__fini_array_start>:
  400740:	00400169 	.word	0x00400169
