_svd: ../svd/stm32f0x0.svd

ADC:
  CCR:
    _delete:
      - VBATEN
  CFGR1:
    EXTSEL:
      TIM1_TRGO: [0, "Timer 1 TRGO Event"]
      TIM1_CC4: [1, "Timer 1 CC4 event"]
      TIM3_TRGO: [3, "Timer 3 TRGO event"]
      TIM15_TRGO: [4, "Timer 15 TRGO event"]

RCC:
  AHBENR:
    _add:
      IOPDEN:
        description: "I/O port D clock enable"
        bitOffset: 20
        bitWidth: 1
  CFGR:
    _modify:
      PLLSRC:
        bitOffset: 16
        bitWidth: 1

SPI1:
  SR:
    _delete:
      - CHSIDE
      - UDR
  _include:
    - common_patches/16bit.yaml
    - common_patches/spi/dr8.yaml

SYSCFG:
  _include:
    - common_patches/syscfg/f0.yaml
    - ../peripherals/syscfg/syscfg_f0.yaml
    - ../peripherals/syscfg/exti.yaml

  EXTICR1:
    EXTI0:
      PA: [0, "Select PAx as the source input for the EXTIx external interrupt"]
      PB: [1, "Select PBx as the source input for the EXTIx external interrupt"]
      PC: [2, "Select PCx as the source input for the EXTIx external interrupt"]
      PD: [3, "Select PDx as the source input for the EXTIx external interrupt"]
      PF: [5, "Select PFx as the source input for the EXTIx external interrupt"]

TIM1[456]:
  _include: ../peripherals/tim/tim_16bit.yaml

IWDG:
  _include:
    - common_patches/16bit.yaml
    - ../peripherals/iwdg/iwdg_with_WINR.yaml

WWDG:
  _include:
    - common_patches/16bit.yaml
    - ../peripherals/wwdg/wwdg.yaml

_include:
  - ./common_patches/rcc/rename_CIR_HSI14RDYIE_field.yaml
  - ./common_patches/spi/rename_dff_tifrfe.yaml
  - ./common_patches/i2c/merge_CR2_SADDx_fields.yaml
  - ./common_patches/i2c/merge_OAR1_OA1x_fields.yaml
  - ./common_patches/rcc/f0_no_hdmi_cec.yaml
  - ./common_patches/rcc/f0_v18pwrrstf.yaml
  - ./common_patches/adc/f0_cfgr2_ckmode.yaml
  - ./common_patches/adc/f0_fixes.yaml
  - ./common_patches/rcc/f0_usart3.yaml
  - ./common_patches/rcc/f0_usart6.yaml
  - ./common_patches/dma/f0_dmaen.yaml
  - ./common_patches/rcc/f0_usben.yaml
  - ./common_patches/rcc/f0_hsi48cal.yaml
  - ./common_patches/usart/merge_CR2_ADDx_fields.yaml
  - ./common_patches/usart/rename_CR1_M0_field.yaml
  - ./common_patches/usart/merge_BRR_fields.yaml
  - common_patches/tim/common.yaml
  - common_patches/tim/tim1_16bit_l.yaml
  - common_patches/tim/tim2345_16bit_l.yaml
  - ../peripherals/tim/tim_basic_no_opm.yaml
  - ../peripherals/tim/tim_advanced.yaml
  - ../peripherals/tim/tim2345_16bit.yaml
  - ../peripherals/tim/tim16.yaml
  - ../peripherals/tim/tim6.yaml
  - ../peripherals/tim/v1/ccm.yaml
  - collect/tim/ccr.yaml
  - ../peripherals/gpio/v2/common.yaml
  - ../peripherals/gpio/gpio_with_brr.yaml
  - collect/gpio/v2.yaml
  - ../peripherals/crc/crc_advanced.yaml
  - ../peripherals/crc/crc_idr_8bit.yaml
  - ../peripherals/pwr/pwr_v1.yaml
  - ../peripherals/exti/exti.yaml
  - ../peripherals/rcc/rcc_f0x0.yaml
  - ../peripherals/dma/dma_v1.yaml
  - collect/dma/v1.yaml
  - ../peripherals/i2c/i2c_v2.yaml
  - ../peripherals/usart/usart_v2B1.yaml
  - collect/rtc/bkpr.yaml
  - ../peripherals/adc/adc_aditf4_v1_1.yaml
  - ../peripherals/spi/spi_v2_without_UDR_CHSIDE.yaml
  - ../peripherals/usb/usb_with_LPM.yaml
  - common_patches/flash/f0_ram_parity_check.yaml
  - ../peripherals/flash/flash_f0.yaml
  - ./common_patches/nvic/2_prio_bits.yaml
  - ./common_patches/crc/f0_init_addr_fix.yaml
