Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_LowerApproxCLA_behav xil_defaultlib.Testbench_LowerApproxCLA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/LowerPartApproximateAdderCLA/LowerPartApproximateAdderCLA.srcs/sources_1/new/LowerApproxCLA.v" Line 1. Module LowerApproxCLA_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Amaan/Documents/University/Year 3/EEE381_IIP/FPGA/LowerPartApproximateAdderCLA/LowerPartApproximateAdderCLA.srcs/sources_1/new/LowerApproxCLA.v" Line 1. Module LowerApproxCLA_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PGGen
Compiling module xil_defaultlib.LowerApproxCLA_default
Compiling module xil_defaultlib.Testbench_LowerApproxCLA
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_LowerApproxCLA_behav
