design_1_DMA_READ_CTRL_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_DMA_READ_CTRL_0_0/sim/design_1_DMA_READ_CTRL_0_0.v,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_DMA_WRITE_CTRL_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_DMA_WRITE_CTRL_0_0/sim/design_1_DMA_WRITE_CTRL_0_0.v,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
lib_pkg_v1_0_rfs.vhd,vhdl,lib_pkg_v1_0_2,../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_5,../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/276e/simulation/fifo_generator_vlog_beh.v,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_5,../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_5,../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
lib_fifo_v1_0_rfs.vhd,vhdl,lib_fifo_v1_0_14,../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
lib_srl_fifo_v1_0_rfs.vhd,vhdl,lib_srl_fifo_v1_0_2,../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_datamover_v5_1_vh_rfs.vhd,vhdl,axi_datamover_v5_1_24,../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/4ab6/hdl/axi_datamover_v5_1_vh_rfs.vhd,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_sg_v4_1_rfs.vhd,vhdl,axi_sg_v4_1_13,../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_dma_v7_1_vh_rfs.vhd,vhdl,axi_dma_v7_1_23,../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/89d8/hdl/axi_dma_v7_1_vh_rfs.vhd,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_dma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_dma_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dma_1_0/sim/design_1_axi_dma_1_0.vhd,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_bram_ctrl_v4_1_rfs.vhd,vhdl,axi_bram_ctrl_v4_1_4,../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_0,../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_22,../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_21,../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_crossbar_v2_1_vl_rfs.v,verilog,axi_crossbar_v2_1_23,../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
util_vector_logic_v2_0_vl_rfs.v,verilog,util_vector_logic_v2_0_1,../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/3f90/hdl/util_vector_logic_v2_0_vl_rfs.v,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/2985/simulation/blk_mem_gen_v8_4.v,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_CTRL.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
