<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Interactive Guide to Instruction Set Architectures</title>
    <script src="https://cdn.tailwindcss.com"></script>
    <script src="https://cdn.jsdelivr.net/npm/chart.js"></script>
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;500;600;700&display=swap" rel="stylesheet">
    <!-- Chosen Palette: Warm Harmony -->
    <!-- Application Structure Plan: A tab-based single-page application is used to create a non-linear, exploratory learning experience. The structure includes: 1) Introduction, 2) Core Concepts (Instruction Anatomy, Addressing Modes), 3) RISC vs. CISC Philosophy, 4) An interactive ISA Explorer for LC-3, MIPS, & ARM, and 5) Synthesis. This themed, tabbed structure is chosen for superior usability over a linear document, allowing users to focus on specific areas of interest and easily compare different architectures, which is a key goal of the source material. -->
    <!-- Visualization & Content Choices: The application translates the report's text into interactive elements. Goal: Inform -> Method: HTML/CSS diagrams (e.g., ISA as a bridge, instruction formats). Goal: Compare -> Method: Side-by-side tables (RISC/CISC), and an interactive Chart.js bar chart in the ISA Explorer to compare architectural features dynamically. Goal: Organize/Explore -> Method: Click-to-reveal cards for addressing modes and a dropdown-driven content switcher for the ISA Explorer. These choices prioritize user engagement and comprehension over passive reading. All diagrams are built with HTML/CSS. -->
    <!-- CONFIRMATION: NO SVG graphics used. NO Mermaid JS used. -->
    <style>
        body {
            font-family: 'Inter', sans-serif;
            background-color: #FDFBF7;
            color: #4A4A4A;
        }
        .tab-button {
            transition: all 0.3s ease;
            border-bottom: 2px solid transparent;
        }
        .tab-button.active {
            color: #C07A56;
            border-bottom-color: #C07A56;
        }
        .tab-content {
            display: none;
        }
        .tab-content.active {
            display: block;
        }
        .card {
            background-color: #FFFFFF;
            border: 1px solid #EAEAEA;
            border-radius: 0.75rem;
            padding: 1.5rem;
            transition: all 0.3s ease;
        }
        .card:hover {
            box-shadow: 0 4px 15px rgba(0,0,0,0.05);
            transform: translateY(-2px);
        }
        .isa-diagram div {
            border: 1px solid #D1D5DB;
            padding: 0.5rem 1rem;
            border-radius: 0.375rem;
            text-align: center;
            font-size: 0.875rem;
            font-weight: 500;
        }
        .instruction-format div {
            display: flex;
            align-items: center;
            justify-content: center;
            border: 1px dashed #9CA3AF;
            padding: 0.75rem;
            margin: 0 0.25rem;
            border-radius: 0.375rem;
            min-height: 50px;
        }
        .opcode { background-color: #FEEBCB; color: #9C4221; }
        .operand { background-color: #EBF4FF; color: #3B82F6; }
        .mode { background-color: #E6F4EA; color: #2F855A; }
        .chart-container {
            position: relative;
            width: 100%;
            max-width: 700px;
            margin-left: auto;
            margin-right: auto;
            height: 350px;
            max-height: 400px;
        }
        @media (min-width: 768px) {
            .chart-container { height: 400px; }
        }
    </style>
</head>
<body class="antialiased">
    <div class="container mx-auto px-4 py-8 max-w-7xl">
        <header class="text-center mb-10">
            <h1 class="text-4xl md:text-5xl font-bold text-[#3A3A3A]">Interactive Guide to Instruction Set Architectures</h1>
            <p class="mt-2 text-lg text-gray-600">The fundamental bridge between software and hardware.</p>
        </header>

        <div class="sticky top-0 bg-[#FDFBF7] z-10 mb-8 border-b border-gray-200">
            <nav id="tabs" class="flex flex-wrap justify-center -mb-px">
                <button class="tab-button text-lg font-medium py-4 px-6 active" data-tab="introduction">Introduction</button>
                <button class="tab-button text-lg font-medium py-4 px-6" data-tab="concepts">Core Concepts</button>
                <button class="tab-button text-lg font-medium py-4 px-6" data-tab="philosophy">RISC vs. CISC</button>
                <button class="tab-button text-lg font-medium py-4 px-6" data-tab="explorer">ISA Explorer</button>
                <button class="tab-button text-lg font-medium py-4 px-6" data-tab="synthesis">Synthesis</button>
            </nav>
        </div>

        <main id="tab-contents">
            <div id="introduction" class="tab-content active animate-fade-in">
                <div class="card">
                     <h2 class="text-2xl font-bold mb-4 text-[#C07A56]">What is an ISA?</h2>
                    <p class="text-gray-700 leading-relaxed mb-6">The Instruction Set Architecture (ISA) is the most critical concept in computer architecture. It serves as an abstract model and a functional definition of a computer system, acting as the definitive interface between the hardware and the software. Think of it as a contract or a programmer's manual for the CPU. It specifies everything the software needs to know to control the processor, including the supported data types, available registers, the set of machine instructions it can execute, and how it interacts with memory. This abstraction allows hardware manufacturers to innovate and improve processors without breaking existing software, and allows software developers to write programs that run on any hardware adhering to that ISA.</p>
                    <div class="isa-diagram flex flex-col md:flex-row items-center justify-center space-y-4 md:space-y-0 md:space-x-4 p-6 bg-gray-50 rounded-lg">
                        <div class="bg-blue-100 text-blue-800">Application Software</div>
                        <div class="text-2xl font-bold text-gray-500">&harr;</div>
                        <div class="bg-green-100 text-green-800">Compiler / OS</div>
                        <div class="text-2xl font-bold text-gray-500">&harr;</div>
                        <div class="bg-orange-100 text-orange-800 font-bold shadow-lg">Instruction Set Architecture (ISA)</div>
                        <div class="text-2xl font-bold text-gray-500">&harr;</div>
                        <div class="bg-purple-100 text-purple-800">Microarchitecture</div>
                        <div class="text-2xl font-bold text-gray-500">&harr;</div>
                        <div class="bg-gray-200 text-gray-800">Physical Hardware</div>
                    </div>
                     <p class="mt-4 text-center text-sm text-gray-600">The ISA provides a stable layer, decoupling software evolution from hardware implementation.</p>
                </div>
            </div>

            <div id="concepts" class="tab-content animate-fade-in">
                <div class="card mb-8">
                    <h2 class="text-2xl font-bold mb-4 text-[#C07A56]">Anatomy of a Machine Instruction</h2>
                    <p class="text-gray-700 leading-relaxed mb-6">Machine instructions are the primitive commands a processor executes, encoded as binary sequences. They typically consist of an **opcode** that specifies the operation (like ADD or LOAD) and **operands** that specify the data or data locations. An instruction's structure is defined by its format, which can be fixed-length (simpler to decode, common in RISC) or variable-length (more code-dense, common in CISC).</p>
                    <div class="p-4 bg-gray-50 rounded-lg">
                        <h3 class="font-semibold text-lg mb-2 text-center">Typical Instruction Formats by Operand Count</h3>
                        <p class="text-gray-600 mb-6 text-center">The number of explicit addresses an instruction contains defines its format and impacts program length and complexity. Below are examples of how the expression `X = (A + B) * (C + D)` might be computed.</p>
                        <div class="grid grid-cols-1 md:grid-cols-2 lg:grid-cols-4 gap-4">
                            <div class="border p-4 rounded-lg">
                                <h4 class="font-bold text-center">Three-Address</h4>
                                <div class="instruction-format my-2 w-full"><div class="opcode w-1/4">ADD</div><div class="operand w-1/4">R1</div><div class="operand w-1/4">A</div><div class="operand w-1/4">B</div></div>
                                <code class="text-xs block text-center bg-gray-100 p-2 rounded">
                                    ADD R1, A, B<br>ADD R2, C, D<br>MUL X, R1, R2
                                </code>
                            </div>
                            <div class="border p-4 rounded-lg">
                                <h4 class="font-bold text-center">Two-Address</h4>
                                <div class="instruction-format my-2 w-full"><div class="opcode w-1/3">MOV</div><div class="operand w-1/3">R1</div><div class="operand w-1/3">A</div></div>
                                <code class="text-xs block text-center bg-gray-100 p-2 rounded">
                                    MOV R1, A<br>ADD R1, B<br>MOV R2, C<br>ADD R2, D<br>MUL R1, R2<br>MOV X, R1
                                </code>
                            </div>
                            <div class="border p-4 rounded-lg">
                                <h4 class="font-bold text-center">One-Address</h4>
                                <div class="instruction-format my-2 w-full"><div class="opcode w-1/2">LOAD</div><div class="operand w-1/2">A</div></div>
                                <code class="text-xs block text-center bg-gray-100 p-2 rounded">
                                    LOAD A<br>ADD B<br>STORE T<br>LOAD C<br>ADD D<br>MUL T<br>STORE X
                                </code>
                            </div>
                            <div class="border p-4 rounded-lg">
                                <h4 class="font-bold text-center">Zero-Address (Stack)</h4>
                                <div class="instruction-format my-2 w-full"><div class="opcode w-full">PUSH A</div></div>
                                <code class="text-xs block text-center bg-gray-100 p-2 rounded">
                                    PUSH A<br>PUSH B<br>ADD<br>PUSH C<br>PUSH D<br>ADD<br>MUL<br>POP X
                                </code>
                            </div>
                        </div>
                    </div>
                </div>
                <div class="card">
                    <h2 class="text-2xl font-bold mb-4 text-[#C07A56]">Addressing Modes</h2>
                    <p class="text-gray-700 leading-relaxed mb-6">Addressing modes are the methods used to determine the location of an operand. They provide flexibility for accessing data in registers, in memory, or directly within an instruction. A rich set of addressing modes can simplify programming but increases CPU complexity. Click on a mode below to see how it works.</p>
                    <div id="addressing-modes-grid" class="grid grid-cols-2 md:grid-cols-3 lg:grid-cols-4 gap-4">
                    </div>
                    <div id="addressing-mode-details" class="mt-6 p-4 bg-gray-50 rounded-lg min-h-[120px]">
                        <p class="text-gray-500 text-center">Select an addressing mode to see details.</p>
                    </div>
                </div>
            </div>

            <div id="philosophy" class="tab-content animate-fade-in">
                 <div class="card">
                    <h2 class="text-2xl font-bold mb-4 text-[#C07A56]">Design Philosophies: RISC vs. CISC</h2>
                     <p class="text-gray-700 leading-relaxed mb-6">Two dominant philosophies shape ISA design: Reduced Instruction Set Computing (RISC) and Complex Instruction Set Computing (CISC). RISC prioritizes speed and efficiency through a small set of simple, fast instructions, relying on compilers for complex tasks. CISC aims to reduce the instruction count per program by providing powerful, complex instructions that can perform multi-step operations. This fundamental difference leads to distinct trade-offs in performance, power consumption, and hardware complexity.</p>
                    <div class="overflow-x-auto">
                        <table class="w-full text-left border-collapse">
                            <thead>
                                <tr class="bg-gray-100">
                                    <th class="p-4 font-bold text-lg border-b-2 border-gray-200">Feature</th>
                                    <th class="p-4 font-bold text-lg border-b-2 border-gray-200">RISC (Reduced)</th>
                                    <th class="p-4 font-bold text-lg border-b-2 border-gray-200">CISC (Complex)</th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr class="border-b border-gray-200">
                                    <td class="p-4 font-semibold">Emphasis</td>
                                    <td class="p-4">Simplicity of hardware, speed of each instruction.</td>
                                    <td class="p-4">Power of each instruction, ease of assembly programming.</td>
                                </tr>
                                <tr class="bg-gray-50 border-b border-gray-200">
                                    <td class="p-4 font-semibold">Instruction Set</td>
                                    <td class="p-4">Small, simple, fixed-length.</td>
                                    <td class="p-4">Large, complex, variable-length.</td>
                                </tr>
                                <tr class="border-b border-gray-200">
                                    <td class="p-4 font-semibold">Memory Access</td>
                                    <td class="p-4">Load/Store architecture (only specific instructions access memory).</td>
                                    <td class="p-4">Many instructions can access memory directly (register-memory).</td>
                                </tr>
                                <tr class="bg-gray-50 border-b border-gray-200">
                                    <td class="p-4 font-semibold">Registers</td>
                                    <td class="p-4">Many general-purpose registers.</td>
                                    <td class="p-4">Fewer registers, often specialized.</td>
                                </tr>
                                 <tr class="border-b border-gray-200">
                                    <td class="p-4 font-semibold">Pipelining</td>
                                    <td class="p-4">Easy and efficient.</td>
                                    <td class="p-4">Difficult due to instruction variability.</td>
                                </tr>
                                 <tr class="bg-gray-50">
                                    <td class="p-4 font-semibold">Control Unit</td>
                                    <td class="p-4">Typically hard-wired.</td>
                                    <td class="p-4">Typically micro-programmed.</td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                </div>
            </div>

            <div id="explorer" class="tab-content animate-fade-in">
                <div class="card">
                     <h2 class="text-2xl font-bold mb-4 text-[#C07A56]">ISA Explorer</h2>
                     <p class="text-gray-700 leading-relaxed mb-6">While theoretical concepts are useful, ISAs are best understood through real-world examples. This explorer allows you to compare the key features of three distinct architectures: **LC-3** (an educational ISA), **MIPS** (a classic RISC ISA), and **ARM** (a commercially dominant, evolving RISC ISA). Select an ISA from the dropdown to see its characteristics and how it compares to others.</p>
                     <div class="mb-8 flex flex-col sm:flex-row items-center justify-center gap-4">
                        <label for="isa-select" class="font-semibold text-lg">Select an ISA to explore:</label>
                        <select id="isa-select" class="p-2 border rounded-md shadow-sm focus:ring-[#C07A56] focus:border-[#C07A56]">
                            <option value="LC-3">LC-3</option>
                            <option value="MIPS">MIPS</option>
                            <option value="ARM" selected>ARM</option>
                        </select>
                    </div>
                    
                    <div class="grid grid-cols-1 lg:grid-cols-2 gap-8">
                        <div id="isa-details" class="p-6 bg-gray-50 rounded-lg">
                            <!-- Details will be populated by JS -->
                        </div>
                        <div class="flex flex-col">
                            <h3 class="text-xl font-bold text-center mb-4">Architectural Comparison</h3>
                            <div class="chart-container">
                                <canvas id="isa-chart"></canvas>
                            </div>
                        </div>
                    </div>
                </div>
            </div>

            <div id="synthesis" class="tab-content animate-fade-in">
                <div class="card">
                    <h2 class="text-2xl font-bold mb-4 text-[#C07A56]">Synthesis & Future Trends</h2>
                    <p class="text-gray-700 leading-relaxed mb-4">The design of an ISA is a story of trade-offs—balancing instruction richness against hardware simplicity, code density against decoding speed, and generality against specialization. While the historic RISC vs. CISC debate has blurred, with modern CPUs often borrowing concepts from both, the core principles remain relevant.</p>
                    <p class="text-gray-700 leading-relaxed mb-6">The future of ISAs is being shaped by several key trends:</p>
                    <ul class="list-disc list-inside space-y-3 text-gray-700">
                        <li><strong class="text-gray-800">Domain-Specific Architectures (DSAs):</strong> There is a major shift towards ISAs or extensions tailored for specific workloads like AI/ML, graphics, and networking. These DSAs can provide massive performance and efficiency gains over general-purpose CPUs for their target tasks.</li>
                        <li><strong class="text-gray-800">Open ISAs:</strong> The rise of open-source ISAs like RISC-V is revolutionizing the field. By removing licensing barriers, open ISAs foster collaboration, innovation, and customization, enabling a new wave of specialized processors.</li>
                        <li><strong class="text-gray-800">Enhanced Security:</strong> With growing threats, new ISAs are embedding security features directly into the hardware, providing foundational support for memory protection, secure enclaves, and cryptography.</li>
                         <li><strong class="text-gray-800">Modularity:</strong> Modern ISAs are often designed with a standard base and optional extensions. This allows hardware designers to build processors with only the features they need, optimizing for cost, power, and area while maintaining software compatibility.</li>
                    </ul>
                    <p class="mt-6 text-gray-700 leading-relaxed">The future is heterogeneous, where general-purpose cores will work alongside a diverse array of specialized accelerators. The ISA will remain the critical link, evolving to orchestrate this complex and powerful computational landscape.</p>
                </div>
            </div>
        </main>
    </div>

    <script>
        const tabs = document.querySelectorAll('.tab-button');
        const tabContents = document.querySelectorAll('.tab-content');

        document.getElementById('tabs').addEventListener('click', (event) => {
            if (!event.target.classList.contains('tab-button')) return;
            
            const targetTab = event.target.dataset.tab;

            tabs.forEach(tab => {
                tab.classList.toggle('active', tab.dataset.tab === targetTab);
            });

            tabContents.forEach(content => {
                content.classList.toggle('active', content.id === targetTab);
            });
        });

        const addressingModes = [
            { name: 'Immediate', desc: 'The operand is a constant value embedded within the instruction itself.', example: 'ADD R1, R1, #5' },
            { name: 'Register Direct', desc: 'The operand is located in a CPU register specified by the instruction.', example: 'ADD R1, R2, R3' },
            { name: 'Register Indirect', desc: 'The instruction specifies a register which holds the memory address of the operand.', example: 'LDR R1, [R2]' },
            { name: 'Direct (Absolute)', desc: 'The instruction contains the full memory address of the operand.', example: 'LDR R1, [0x1000]' },
            { name: 'PC-Relative', desc: 'The operand\'s address is calculated by adding an offset to the Program Counter (PC).', example: 'BEQ loop_start' },
            { name: 'Indexed', desc: 'The address is the sum of a base register and an index register (or offset). Ideal for arrays.', example: 'LDR R0, [R1, R2]' },
            { name: 'Indirect', desc: 'The instruction points to a memory address which contains the address of the actual operand.', example: 'LDI R1, [R2]' },
            { name: 'Auto-Increment', desc: 'The register holding the address is automatically incremented after the data access.', example: 'LDR R0, [R1], #4' }
        ];

        const addressingGrid = document.getElementById('addressing-modes-grid');
        const addressingDetails = document.getElementById('addressing-mode-details');

        addressingModes.forEach((mode, index) => {
            const button = document.createElement('button');
            button.className = 'w-full text-center p-3 border rounded-lg bg-white hover:bg-gray-100 transition';
            button.textContent = mode.name;
            button.onclick = () => {
                addressingDetails.innerHTML = `
                    <h4 class="font-bold text-lg mb-2">${mode.name}</h4>
                    <p class="text-gray-600 mb-2">${mode.desc}</p>
                    <code class="text-sm bg-gray-200 text-gray-800 p-2 rounded-md inline-block">${mode.example}</code>
                `;
            };
            addressingGrid.appendChild(button);
        });

        const isaData = {
            'LC-3': {
                name: 'LC-3 (Little Computer 3)',
                purpose: 'Educational, designed for teaching computer architecture fundamentals.',
                class: 'RISC-like',
                wordSize: 16,
                gprs: 8,
                instrLength: '16-bit fixed',
                features: 'Simple instruction set (15 opcodes), condition codes (N,Z,P) for branching, TRAP mechanism for OS calls.',
                comparison: { wordSize: 16, gprs: 8, instrLength: 16 }
            },
            'MIPS': {
                name: 'MIPS (Microprocessor w/o Interlocked Pipeline Stages)',
                purpose: 'Classic academic and commercial RISC ISA, influential in CPU design.',
                class: 'RISC',
                wordSize: 32,
                gprs: 32,
                instrLength: '32-bit fixed',
                features: 'Load/Store architecture, 32 GPRs ($0 is hardwired to zero), branch delay slot, simple instruction formats (R, I, J type).',
                comparison: { wordSize: 32, gprs: 32, instrLength: 32 }
            },
            'ARM': {
                name: 'ARM (Advanced RISC Machines)',
                purpose: 'Commercially dominant RISC ISA, ubiquitous in mobile and embedded systems.',
                class: 'RISC (with extensions)',
                wordSize: 32,
                gprs: 16,
                instrLength: '32-bit (A32) & 16/32-bit (Thumb)',
                features: 'Conditional execution on most instructions, barrel shifter for complex shifts in one cycle, Thumb instruction set for code density, multiple architecture profiles (A, R, M).',
                comparison: { wordSize: 32, gprs: 16, instrLength: 32 }
            }
        };

        const isaSelect = document.getElementById('isa-select');
        const isaDetailsContainer = document.getElementById('isa-details');
        let isaChart = null;

        function updateIsaExplorer(selectedIsa) {
            const data = isaData[selectedIsa];
            isaDetailsContainer.innerHTML = `
                <h3 class="font-bold text-2xl mb-2">${data.name}</h3>
                <p class="text-lg text-gray-700 mb-4"><strong class="font-semibold">Purpose:</strong> ${data.purpose}</p>
                <div class="grid grid-cols-2 gap-4 text-center mb-4">
                    <div class="bg-white p-3 rounded-lg shadow-sm"><div class="text-sm font-bold text-gray-500">Class</div><div class="text-xl font-semibold">${data.class}</div></div>
                    <div class="bg-white p-3 rounded-lg shadow-sm"><div class="text-sm font-bold text-gray-500">Word Size</div><div class="text-xl font-semibold">${data.wordSize}-bit</div></div>
                    <div class="bg-white p-3 rounded-lg shadow-sm"><div class="text-sm font-bold text-gray-500">GPRs</div><div class="text-xl font-semibold">${data.gprs}</div></div>
                    <div class="bg-white p-3 rounded-lg shadow-sm"><div class="text-sm font-bold text-gray-500">Instr. Length</div><div class="text-xl font-semibold">${data.instrLength}</div></div>
                </div>
                <div class="bg-white p-4 rounded-lg shadow-sm">
                    <h4 class="font-semibold text-lg mb-2">Key Features</h4>
                    <p class="text-gray-600">${data.features}</p>
                </div>
            `;
            updateChart(selectedIsa);
        }
        
        function updateChart(selectedIsa) {
            const ctx = document.getElementById('isa-chart').getContext('2d');
            const chartData = {
                labels: ['Word Size (bits)', 'GPR Count', 'Instruction Length (bits)'],
                datasets: [
                    {
                        label: 'LC-3',
                        data: [isaData['LC-3'].comparison.wordSize, isaData['LC-3'].comparison.gprs, isaData['LC-3'].comparison.instrLength],
                        backgroundColor: '#FEEBCB',
                        borderColor: '#FBD38D',
                        borderWidth: 1
                    },
                    {
                        label: 'MIPS',
                        data: [isaData['MIPS'].comparison.wordSize, isaData['MIPS'].comparison.gprs, isaData['MIPS'].comparison.instrLength],
                        backgroundColor: '#EBF4FF',
                        borderColor: '#90CDF4',
                        borderWidth: 1
                    },
                    {
                        label: 'ARM',
                        data: [isaData['ARM'].comparison.wordSize, isaData['ARM'].comparison.gprs, isaData['ARM'].comparison.instrLength],
                        backgroundColor: '#E6F4EA',
                        borderColor: '#9AE6B4',
                        borderWidth: 1
                    }
                ].filter(d => d.label === selectedIsa)
            };
            
            if (isaChart) {
                isaChart.data = chartData;
                isaChart.update();
            } else {
                 isaChart = new Chart(ctx, {
                    type: 'bar',
                    data: chartData,
                    options: {
                        responsive: true,
                        maintainAspectRatio: false,
                        indexAxis: 'y',
                        plugins: {
                            legend: {
                                display: false
                            },
                            title: {
                                display: true,
                                text: `Metrics for ${selectedIsa}`,
                                font: {
                                    size: 16
                                }
                            }
                        },
                        scales: {
                            x: {
                                beginAtZero: true
                            }
                        }
                    }
                });
            }
             isaChart.options.plugins.title.text = `Metrics for ${selectedIsa}`;
             isaChart.update();
        }

        isaSelect.addEventListener('change', (e) => {
            updateIsaExplorer(e.target.value);
        });

        document.addEventListener('DOMContentLoaded', () => {
             updateIsaExplorer(isaSelect.value);
        });

    </script>
</body>
</html>
