Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Fri Apr 12 19:40:13 2024
| Host              : temsip07.eng.niigata-u.ac.jp running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/shu_abe/document/l2norm_modelcomposer/l2norm_FPGA_project/fmax/cordicmaxtiming_report.txt
| Design            : cordic_max_fixpt16
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.28 03-30-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                               Violations  
------  --------  ----------------------------------------  ----------  
XDCH-2  Warning   Same min and max delay values on IO port  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     41.757        0.000                      0                  396        0.035        0.000                      0                  396       24.468        0.000                       0                   366  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                41.757        0.000                      0                  396        0.035        0.000                      0                  396       24.468        0.000                       0                   366  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       41.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.757ns  (required time - arrival time)
  Source:                 gate_in2[0]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 2.717ns (28.276%)  route 6.891ns (71.724%))
  Logic Levels:           22  (CARRY8=10 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Input Delay:            0.000ns
  Clock Path Skew:        1.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.375ns = ( 51.375 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.661ns (routing 0.001ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AW15                                              0.000     0.000 r  gate_in2[0] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[0]_inst/I
    AW15                                                              r  gate_in2_IBUF[0]_inst/INBUF_INST/PAD
    AW15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.635     0.635 r  gate_in2_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.635    gate_in2_IBUF[0]_inst/OUT
    AW15                                                              r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/I
    AW15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.635 r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=65, routed)          2.471     3.106    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/B[0]
    SLICE_X118Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/I3
    SLICE_X118Y442       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     3.206 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/O
                         net (fo=2, routed)           1.318     4.524    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I2
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X117Y443       LUT5 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.114     4.638 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.184     4.821    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/I4
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X117Y443       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.870 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.011     4.881    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/o6lut_i[13]
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X117Y443       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.036 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.062    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[3].carry_out[3]
    SLICE_X117Y444                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X117Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.118 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.252     5.370    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/I2
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X119Y446       LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.112     5.482 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.582     6.064    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o5lut_i[16]
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/DI[1]
    SLICE_X119Y446       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[6])
                                                      0.181     6.245 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.464     6.709    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I3
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y446       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099     6.808 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.264     7.072    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/I4
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y446       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     7.125 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015     7.140    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[23]
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y446       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     7.257 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.283    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X121Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y447       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     7.399 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[7]
                         net (fo=2, routed)           0.206     7.605    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[31]
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I0
    SLICE_X120Y447       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.755 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.010     7.765    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y447       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.880 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.906    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X120Y448                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X120Y448       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.962 f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.267     8.230    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X120Y443                                                    f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X120Y443       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     8.380 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.151     8.531    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X120Y441       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.581 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.590    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X120Y441       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.780 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.806    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X120Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X120Y442       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.821 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.847    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X120Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X120Y443       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.903 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/O[0]
                         net (fo=16, routed)          0.506     9.408    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/inp[16]
    SLICE_X120Y440                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_8/I3
    SLICE_X120Y440       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     9.556 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_8/O
                         net (fo=1, routed)           0.051     9.607    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/s_axis_cartesian_tdata[8]
    SLICE_X120Y440       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.661    51.375    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X120Y440       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[8]/C
                         clock pessimism              0.000    51.375    
                         clock uncertainty           -0.035    51.339    
    SLICE_X120Y440       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    51.364    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         51.364    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                 41.757    

Slack (MET) :             41.799ns  (required time - arrival time)
  Source:                 gate_in2[0]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.549ns  (logic 2.754ns (28.837%)  route 6.795ns (71.163%))
  Logic Levels:           22  (CARRY8=10 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Input Delay:            0.000ns
  Clock Path Skew:        1.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.358ns = ( 51.358 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AW15                                              0.000     0.000 r  gate_in2[0] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[0]_inst/I
    AW15                                                              r  gate_in2_IBUF[0]_inst/INBUF_INST/PAD
    AW15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.635     0.635 r  gate_in2_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.635    gate_in2_IBUF[0]_inst/OUT
    AW15                                                              r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/I
    AW15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.635 r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=65, routed)          2.471     3.106    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/B[0]
    SLICE_X118Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/I3
    SLICE_X118Y442       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     3.206 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/O
                         net (fo=2, routed)           1.318     4.524    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I2
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X117Y443       LUT5 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.114     4.638 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.184     4.821    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/I4
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X117Y443       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.870 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.011     4.881    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/o6lut_i[13]
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X117Y443       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.036 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.062    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[3].carry_out[3]
    SLICE_X117Y444                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X117Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.118 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.252     5.370    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/I2
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X119Y446       LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.112     5.482 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.582     6.064    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o5lut_i[16]
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/DI[1]
    SLICE_X119Y446       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[6])
                                                      0.181     6.245 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.464     6.709    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I3
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y446       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099     6.808 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.264     7.072    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/I4
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y446       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     7.125 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015     7.140    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[23]
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y446       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     7.257 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.283    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X121Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y447       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     7.399 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[7]
                         net (fo=2, routed)           0.206     7.605    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[31]
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I0
    SLICE_X120Y447       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.755 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.010     7.765    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y447       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.880 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.906    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X120Y448                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X120Y448       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.962 f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.267     8.230    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X120Y443                                                    f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X120Y443       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     8.380 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.151     8.531    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X120Y441       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.581 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.590    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X120Y441       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.780 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.806    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X120Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X120Y442       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.821 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.847    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X120Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X120Y443       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     8.939 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[4]
                         net (fo=16, routed)          0.413     9.352    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_3
    SLICE_X119Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_15/I1
    SLICE_X119Y441       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     9.501 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_15/O
                         net (fo=1, routed)           0.048     9.549    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/s_axis_cartesian_tdata[1]
    SLICE_X119Y441       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.644    51.358    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X119Y441       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.000    51.358    
                         clock uncertainty           -0.035    51.322    
    SLICE_X119Y441       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    51.347    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         51.347    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                 41.799    

Slack (MET) :             41.808ns  (required time - arrival time)
  Source:                 gate_in2[0]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 2.715ns (28.413%)  route 6.840ns (71.587%))
  Logic Levels:           22  (CARRY8=10 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Input Delay:            0.000ns
  Clock Path Skew:        1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.373ns = ( 51.373 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.659ns (routing 0.001ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AW15                                              0.000     0.000 r  gate_in2[0] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[0]_inst/I
    AW15                                                              r  gate_in2_IBUF[0]_inst/INBUF_INST/PAD
    AW15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.635     0.635 r  gate_in2_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.635    gate_in2_IBUF[0]_inst/OUT
    AW15                                                              r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/I
    AW15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.635 r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=65, routed)          2.471     3.106    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/B[0]
    SLICE_X118Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/I3
    SLICE_X118Y442       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     3.206 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/O
                         net (fo=2, routed)           1.318     4.524    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I2
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X117Y443       LUT5 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.114     4.638 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.184     4.821    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/I4
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X117Y443       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.870 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.011     4.881    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/o6lut_i[13]
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X117Y443       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.036 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.062    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[3].carry_out[3]
    SLICE_X117Y444                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X117Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.118 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.252     5.370    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/I2
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X119Y446       LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.112     5.482 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.582     6.064    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o5lut_i[16]
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/DI[1]
    SLICE_X119Y446       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[6])
                                                      0.181     6.245 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.464     6.709    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I3
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y446       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099     6.808 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.264     7.072    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/I4
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y446       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     7.125 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015     7.140    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[23]
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y446       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     7.257 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.283    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X121Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y447       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     7.399 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[7]
                         net (fo=2, routed)           0.206     7.605    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[31]
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I0
    SLICE_X120Y447       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.755 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.010     7.765    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y447       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.880 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.906    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X120Y448                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X120Y448       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.962 f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.267     8.230    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X120Y443                                                    f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X120Y443       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     8.380 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.151     8.531    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X120Y441       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.581 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.590    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X120Y441       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.780 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.806    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X120Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X120Y442       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.821 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.847    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X120Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X120Y443       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.903 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/O[0]
                         net (fo=16, routed)          0.457     9.359    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/inp[16]
    SLICE_X120Y440                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_12/I3
    SLICE_X120Y440       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     9.505 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_12/O
                         net (fo=1, routed)           0.049     9.554    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/s_axis_cartesian_tdata[4]
    SLICE_X120Y440       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.659    51.373    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X120Y440       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]/C
                         clock pessimism              0.000    51.373    
                         clock uncertainty           -0.035    51.337    
    SLICE_X120Y440       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    51.362    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         51.362    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                 41.808    

Slack (MET) :             41.831ns  (required time - arrival time)
  Source:                 gate_in2[0]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 2.729ns (28.672%)  route 6.788ns (71.328%))
  Logic Levels:           22  (CARRY8=10 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Input Delay:            0.000ns
  Clock Path Skew:        1.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.358ns = ( 51.358 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AW15                                              0.000     0.000 r  gate_in2[0] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[0]_inst/I
    AW15                                                              r  gate_in2_IBUF[0]_inst/INBUF_INST/PAD
    AW15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.635     0.635 r  gate_in2_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.635    gate_in2_IBUF[0]_inst/OUT
    AW15                                                              r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/I
    AW15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.635 r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=65, routed)          2.471     3.106    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/B[0]
    SLICE_X118Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/I3
    SLICE_X118Y442       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     3.206 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/O
                         net (fo=2, routed)           1.318     4.524    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I2
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X117Y443       LUT5 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.114     4.638 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.184     4.821    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/I4
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X117Y443       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.870 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.011     4.881    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/o6lut_i[13]
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X117Y443       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.036 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.062    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[3].carry_out[3]
    SLICE_X117Y444                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X117Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.118 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.252     5.370    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/I2
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X119Y446       LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.112     5.482 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.582     6.064    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o5lut_i[16]
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/DI[1]
    SLICE_X119Y446       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[6])
                                                      0.181     6.245 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.464     6.709    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I3
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y446       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099     6.808 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.264     7.072    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/I4
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y446       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     7.125 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015     7.140    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[23]
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y446       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     7.257 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.283    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X121Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y447       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     7.399 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[7]
                         net (fo=2, routed)           0.206     7.605    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[31]
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I0
    SLICE_X120Y447       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.755 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.010     7.765    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y447       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.880 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.906    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X120Y448                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X120Y448       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.962 f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.267     8.230    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X120Y443                                                    f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X120Y443       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     8.380 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.151     8.531    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X120Y441       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.581 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.590    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X120Y441       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.780 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.806    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X120Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X120Y442       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.821 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.847    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X120Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X120Y443       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     8.939 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[4]
                         net (fo=16, routed)          0.405     9.344    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_3
    SLICE_X119Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_14/I1
    SLICE_X119Y441       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     9.468 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_14/O
                         net (fo=1, routed)           0.049     9.517    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/s_axis_cartesian_tdata[2]
    SLICE_X119Y441       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.644    51.358    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X119Y441       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[2]/C
                         clock pessimism              0.000    51.358    
                         clock uncertainty           -0.035    51.322    
    SLICE_X119Y441       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    51.347    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         51.347    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                 41.831    

Slack (MET) :             41.867ns  (required time - arrival time)
  Source:                 gate_in2[0]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.481ns  (logic 2.735ns (28.844%)  route 6.746ns (71.156%))
  Logic Levels:           22  (CARRY8=10 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Input Delay:            0.000ns
  Clock Path Skew:        1.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.358ns = ( 51.358 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AW15                                              0.000     0.000 r  gate_in2[0] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[0]_inst/I
    AW15                                                              r  gate_in2_IBUF[0]_inst/INBUF_INST/PAD
    AW15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.635     0.635 r  gate_in2_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.635    gate_in2_IBUF[0]_inst/OUT
    AW15                                                              r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/I
    AW15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.635 r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=65, routed)          2.471     3.106    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/B[0]
    SLICE_X118Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/I3
    SLICE_X118Y442       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     3.206 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/O
                         net (fo=2, routed)           1.318     4.524    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I2
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X117Y443       LUT5 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.114     4.638 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.184     4.821    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/I4
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X117Y443       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.870 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.011     4.881    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/o6lut_i[13]
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X117Y443       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.036 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.062    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[3].carry_out[3]
    SLICE_X117Y444                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X117Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.118 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.252     5.370    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/I2
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X119Y446       LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.112     5.482 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.582     6.064    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o5lut_i[16]
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/DI[1]
    SLICE_X119Y446       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[6])
                                                      0.181     6.245 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.464     6.709    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I3
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y446       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099     6.808 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.264     7.072    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/I4
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y446       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     7.125 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015     7.140    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[23]
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y446       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     7.257 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.283    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X121Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y447       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     7.399 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[7]
                         net (fo=2, routed)           0.206     7.605    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[31]
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I0
    SLICE_X120Y447       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.755 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.010     7.765    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y447       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.880 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.906    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X120Y448                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X120Y448       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.962 f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.267     8.230    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X120Y443                                                    f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X120Y443       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     8.380 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.151     8.531    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X120Y441       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.581 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.590    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X120Y441       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.780 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.806    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X120Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X120Y442       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.821 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.847    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X120Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X120Y443       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     8.923 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/O[1]
                         net (fo=16, routed)          0.362     9.285    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/inp[17]
    SLICE_X119Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_11/I2
    SLICE_X119Y441       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     9.431 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_11/O
                         net (fo=1, routed)           0.050     9.481    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/s_axis_cartesian_tdata[5]
    SLICE_X119Y441       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.644    51.358    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X119Y441       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[5]/C
                         clock pessimism              0.000    51.358    
                         clock uncertainty           -0.035    51.322    
    SLICE_X119Y441       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    51.347    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         51.347    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                 41.867    

Slack (MET) :             41.876ns  (required time - arrival time)
  Source:                 gate_in2[0]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 2.745ns (28.954%)  route 6.735ns (71.046%))
  Logic Levels:           22  (CARRY8=10 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Input Delay:            0.000ns
  Clock Path Skew:        1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 51.366 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.652ns (routing 0.001ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AW15                                              0.000     0.000 r  gate_in2[0] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[0]_inst/I
    AW15                                                              r  gate_in2_IBUF[0]_inst/INBUF_INST/PAD
    AW15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.635     0.635 r  gate_in2_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.635    gate_in2_IBUF[0]_inst/OUT
    AW15                                                              r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/I
    AW15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.635 r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=65, routed)          2.471     3.106    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/B[0]
    SLICE_X118Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/I3
    SLICE_X118Y442       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     3.206 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/O
                         net (fo=2, routed)           1.318     4.524    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I2
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X117Y443       LUT5 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.114     4.638 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.184     4.821    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/I4
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X117Y443       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.870 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.011     4.881    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/o6lut_i[13]
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X117Y443       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.036 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.062    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[3].carry_out[3]
    SLICE_X117Y444                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X117Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.118 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.252     5.370    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/I2
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X119Y446       LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.112     5.482 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.582     6.064    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o5lut_i[16]
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/DI[1]
    SLICE_X119Y446       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[6])
                                                      0.181     6.245 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.464     6.709    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I3
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y446       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099     6.808 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.264     7.072    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/I4
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y446       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     7.125 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015     7.140    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[23]
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y446       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     7.257 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.283    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X121Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y447       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     7.399 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[7]
                         net (fo=2, routed)           0.206     7.605    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[31]
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I0
    SLICE_X120Y447       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.755 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.010     7.765    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y447       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.880 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.906    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X120Y448                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X120Y448       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.962 f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.267     8.230    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X120Y443                                                    f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X120Y443       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     8.380 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.151     8.531    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X120Y441       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.581 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.590    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X120Y441       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.780 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.806    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X120Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X120Y442       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.821 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.847    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X120Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X120Y443       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     8.929 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/O[3]
                         net (fo=16, routed)          0.350     9.278    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/inp[19]
    SLICE_X119Y440                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_1/I4
    SLICE_X119Y440       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     9.428 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_1/O
                         net (fo=1, routed)           0.051     9.479    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/s_axis_cartesian_tdata[15]
    SLICE_X119Y440       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.652    51.366    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X119Y440       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]/C
                         clock pessimism              0.000    51.366    
                         clock uncertainty           -0.035    51.330    
    SLICE_X119Y440       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    51.355    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         51.355    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                 41.876    

Slack (MET) :             41.879ns  (required time - arrival time)
  Source:                 gate_in2[0]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.474ns  (logic 2.753ns (29.055%)  route 6.721ns (70.945%))
  Logic Levels:           22  (CARRY8=10 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Input Delay:            0.000ns
  Clock Path Skew:        1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 51.364 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.650ns (routing 0.001ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AW15                                              0.000     0.000 r  gate_in2[0] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[0]_inst/I
    AW15                                                              r  gate_in2_IBUF[0]_inst/INBUF_INST/PAD
    AW15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.635     0.635 r  gate_in2_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.635    gate_in2_IBUF[0]_inst/OUT
    AW15                                                              r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/I
    AW15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.635 r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=65, routed)          2.471     3.106    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/B[0]
    SLICE_X118Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/I3
    SLICE_X118Y442       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     3.206 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/O
                         net (fo=2, routed)           1.318     4.524    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I2
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X117Y443       LUT5 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.114     4.638 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.184     4.821    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/I4
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X117Y443       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.870 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.011     4.881    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/o6lut_i[13]
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X117Y443       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.036 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.062    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[3].carry_out[3]
    SLICE_X117Y444                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X117Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.118 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.252     5.370    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/I2
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X119Y446       LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.112     5.482 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.582     6.064    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o5lut_i[16]
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/DI[1]
    SLICE_X119Y446       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[6])
                                                      0.181     6.245 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.464     6.709    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I3
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y446       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099     6.808 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.264     7.072    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/I4
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y446       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     7.125 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015     7.140    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[23]
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y446       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     7.257 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.283    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X121Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y447       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     7.399 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[7]
                         net (fo=2, routed)           0.206     7.605    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[31]
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I0
    SLICE_X120Y447       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.755 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.010     7.765    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y447       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.880 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.906    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X120Y448                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X120Y448       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.962 f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.267     8.230    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X120Y443                                                    f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X120Y443       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     8.380 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.151     8.531    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X120Y441       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.581 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.590    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X120Y441       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.780 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.806    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X120Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X120Y442       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.821 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.847    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X120Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X120Y443       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     8.939 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[4]
                         net (fo=16, routed)          0.338     9.277    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_3
    SLICE_X119Y440                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_6/I1
    SLICE_X119Y440       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     9.425 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_6/O
                         net (fo=1, routed)           0.049     9.474    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/s_axis_cartesian_tdata[10]
    SLICE_X119Y440       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.650    51.364    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X119Y440       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[10]/C
                         clock pessimism              0.000    51.364    
                         clock uncertainty           -0.035    51.328    
    SLICE_X119Y440       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    51.353    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         51.353    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                 41.879    

Slack (MET) :             41.887ns  (required time - arrival time)
  Source:                 gate_in2[0]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 2.744ns (28.977%)  route 6.725ns (71.023%))
  Logic Levels:           22  (CARRY8=10 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Input Delay:            0.000ns
  Clock Path Skew:        1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 51.366 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.652ns (routing 0.001ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AW15                                              0.000     0.000 r  gate_in2[0] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[0]_inst/I
    AW15                                                              r  gate_in2_IBUF[0]_inst/INBUF_INST/PAD
    AW15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.635     0.635 r  gate_in2_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.635    gate_in2_IBUF[0]_inst/OUT
    AW15                                                              r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/I
    AW15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.635 r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=65, routed)          2.471     3.106    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/B[0]
    SLICE_X118Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/I3
    SLICE_X118Y442       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     3.206 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/O
                         net (fo=2, routed)           1.318     4.524    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I2
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X117Y443       LUT5 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.114     4.638 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.184     4.821    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/I4
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X117Y443       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.870 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.011     4.881    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/o6lut_i[13]
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X117Y443       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.036 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.062    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[3].carry_out[3]
    SLICE_X117Y444                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X117Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.118 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.252     5.370    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/I2
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X119Y446       LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.112     5.482 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.582     6.064    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o5lut_i[16]
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/DI[1]
    SLICE_X119Y446       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[6])
                                                      0.181     6.245 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.464     6.709    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I3
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y446       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099     6.808 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.264     7.072    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/I4
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y446       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     7.125 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015     7.140    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[23]
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y446       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     7.257 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.283    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X121Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y447       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     7.399 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[7]
                         net (fo=2, routed)           0.206     7.605    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[31]
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I0
    SLICE_X120Y447       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.755 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.010     7.765    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y447       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.880 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.906    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X120Y448                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X120Y448       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.962 f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.267     8.230    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X120Y443                                                    f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X120Y443       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     8.380 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.151     8.531    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X120Y441       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.581 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.590    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X120Y441       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.780 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.806    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X120Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X120Y442       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.821 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.847    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X120Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X120Y443       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     8.929 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/O[3]
                         net (fo=16, routed)          0.343     9.271    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/inp[19]
    SLICE_X119Y440                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_16/I4
    SLICE_X119Y440       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     9.420 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_16/O
                         net (fo=1, routed)           0.048     9.468    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/s_axis_cartesian_tdata[0]
    SLICE_X119Y440       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.652    51.366    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X119Y440       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.000    51.366    
                         clock uncertainty           -0.035    51.330    
    SLICE_X119Y440       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    51.355    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         51.355    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                 41.887    

Slack (MET) :             41.898ns  (required time - arrival time)
  Source:                 gate_in2[0]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.455ns  (logic 2.715ns (28.711%)  route 6.740ns (71.289%))
  Logic Levels:           22  (CARRY8=10 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Input Delay:            0.000ns
  Clock Path Skew:        1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 51.364 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.650ns (routing 0.001ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AW15                                              0.000     0.000 r  gate_in2[0] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[0]_inst/I
    AW15                                                              r  gate_in2_IBUF[0]_inst/INBUF_INST/PAD
    AW15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.635     0.635 r  gate_in2_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.635    gate_in2_IBUF[0]_inst/OUT
    AW15                                                              r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/I
    AW15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.635 r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=65, routed)          2.471     3.106    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/B[0]
    SLICE_X118Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/I3
    SLICE_X118Y442       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     3.206 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/O
                         net (fo=2, routed)           1.318     4.524    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I2
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X117Y443       LUT5 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.114     4.638 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.184     4.821    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/I4
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X117Y443       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.870 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.011     4.881    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/o6lut_i[13]
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X117Y443       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.036 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.062    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[3].carry_out[3]
    SLICE_X117Y444                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X117Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.118 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.252     5.370    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/I2
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X119Y446       LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.112     5.482 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.582     6.064    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o5lut_i[16]
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/DI[1]
    SLICE_X119Y446       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[6])
                                                      0.181     6.245 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.464     6.709    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I3
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y446       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099     6.808 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.264     7.072    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/I4
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y446       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     7.125 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015     7.140    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[23]
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y446       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     7.257 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.283    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X121Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y447       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     7.399 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[7]
                         net (fo=2, routed)           0.206     7.605    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[31]
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I0
    SLICE_X120Y447       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.755 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.010     7.765    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y447       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.880 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.906    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X120Y448                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X120Y448       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.962 f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.267     8.230    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X120Y443                                                    f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X120Y443       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     8.380 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.151     8.531    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X120Y441       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.581 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.590    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X120Y441       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.780 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.806    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X120Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X120Y442       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.821 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.847    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X120Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X120Y443       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.903 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/O[0]
                         net (fo=16, routed)          0.357     9.260    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/inp[16]
    SLICE_X119Y440                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_4/I3
    SLICE_X119Y440       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     9.406 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_4/O
                         net (fo=1, routed)           0.049     9.455    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/s_axis_cartesian_tdata[12]
    SLICE_X119Y440       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.650    51.364    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X119Y440       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[12]/C
                         clock pessimism              0.000    51.364    
                         clock uncertainty           -0.035    51.328    
    SLICE_X119Y440       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    51.353    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         51.353    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                 41.898    

Slack (MET) :             41.902ns  (required time - arrival time)
  Source:                 gate_in2[0]
                            (input port clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 2.693ns (28.491%)  route 6.758ns (71.509%))
  Logic Levels:           22  (CARRY8=10 IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Input Delay:            0.000ns
  Clock Path Skew:        1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 51.364 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.650ns (routing 0.001ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    AW15                                              0.000     0.000 r  gate_in2[0] (IN)
                         net (fo=0)                   0.000     0.000    gate_in2_IBUF[0]_inst/I
    AW15                                                              r  gate_in2_IBUF[0]_inst/INBUF_INST/PAD
    AW15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.635     0.635 r  gate_in2_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.635    gate_in2_IBUF[0]_inst/OUT
    AW15                                                              r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/I
    AW15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.635 r  gate_in2_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=65, routed)          2.471     3.106    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/B[0]
    SLICE_X118Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/I3
    SLICE_X118Y442       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     3.206 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/g0_b3__22/O
                         net (fo=2, routed)           1.318     4.524    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/I2
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X117Y443       LUT5 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.114     4.638 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[12].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.184     4.821    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/I4
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X117Y443       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.870 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_lut_pairs[13].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.011     4.881    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/o6lut_i[13]
    SLICE_X117Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[5]
    SLICE_X117Y443       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.036 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[2].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.062    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[3].carry_out[3]
    SLICE_X117Y444                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X117Y444       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.118 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[1].one_layer_adders_gen[1].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.252     5.370    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/I2
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/I2
    SLICE_X119Y446       LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.112     5.482 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_lut_pairs[16].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.582     6.064    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/o5lut_i[16]
    SLICE_X119Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/DI[1]
    SLICE_X119Y446       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[6])
                                                      0.181     6.245 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[2].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[6]
                         net (fo=2, routed)           0.464     6.709    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/I3
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/I3
    SLICE_X121Y446       LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.099     6.808 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[22].lutpairmode0.lutXo6/LUT5/O
                         net (fo=3, routed)           0.264     7.072    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/I4
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/I4
    SLICE_X121Y446       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     7.125 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_lut_pairs[23].lutpairmode0.lutXo6/LUT6/O
                         net (fo=1, routed)           0.015     7.140    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/o6lut_i[23]
    SLICE_X121Y446                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/S[7]
    SLICE_X121Y446       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     7.257 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[4].gen_carry4.yn.mcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.283    cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[5].carry_out[3]
    SLICE_X121Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/CI
    SLICE_X121Y447       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     7.399 r  cordic_max_fixpt16_struct/subsystem16bit/mult2/comp0.core_instance0/U0/i_mult/gLUT.gLUT_area.iLUT6/adders_gen[3].one_layer_adders_gen[0].s/gen_carry4s[6].gen_carry4.yn.mcy00_CARRY4_CARRY8/O[7]
                         net (fo=2, routed)           0.206     7.605    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[31]
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/I0
    SLICE_X120Y447       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     7.755 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1/O
                         net (fo=1, routed)           0.010     7.765    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[31].carryxor_i_1_n_0
    SLICE_X120Y447                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/S[7]
    SLICE_X120Y447       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.880 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     7.906    cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
    SLICE_X120Y448                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/CI
    SLICE_X120Y448       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.962 f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_CARRY4_CARRY8/O[0]
                         net (fo=2, routed)           0.267     8.230    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/S[32]
    SLICE_X120Y443                                                    f  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/I2
    SLICE_X120Y443       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     8.380 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3/O
                         net (fo=1, routed)           0.151     8.531    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_3_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/I2
    SLICE_X120Y441       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     8.581 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1/O
                         net (fo=1, routed)           0.009     8.590    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_i_1_n_0
    SLICE_X120Y441                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/S[0]
    SLICE_X120Y441       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.780 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry/CO[7]
                         net (fo=1, routed)           0.026     8.806    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry_n_0
    SLICE_X120Y442                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CI
    SLICE_X120Y442       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.821 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0/CO[7]
                         net (fo=1, routed)           0.026     8.847    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__0_n_0
    SLICE_X120Y443                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CI
    SLICE_X120Y443       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092     8.939 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1/CO[4]
                         net (fo=16, routed)          0.374     9.313    cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/result_signed_carry__1_n_3
    SLICE_X119Y440                                                    r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_5/I1
    SLICE_X119Y440       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     9.401 r  cordic_max_fixpt16_struct/subsystem16bit/addsub1/conv_typ_s/ct_u0.quant_rtf/cordic_max_fixpt16_cordic_v6_0_i0_instance_i_5/O
                         net (fo=1, routed)           0.050     9.451    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/s_axis_cartesian_tdata[11]
    SLICE_X119Y440       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    BA14                                              0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404    50.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    50.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    50.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    50.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    50.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.650    51.364    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X119Y440       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[11]/C
                         clock pessimism              0.000    51.364    
                         clock uncertainty           -0.035    51.328    
    SLICE_X119Y440       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    51.353    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         51.353    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                 41.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.060ns (34.540%)  route 0.114ns (65.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      0.659ns (routing 0.001ns, distribution 0.658ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.001ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.659     1.373    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X119Y432       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y432       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.433 r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[14]/Q
                         net (fo=2, routed)           0.114     1.546    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[16]_0[14]
    SLICE_X117Y433       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.753     1.759    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X117Y433       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[15]/C
                         clock pessimism             -0.311     1.449    
    SLICE_X117Y433       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.511    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.060ns (41.840%)  route 0.083ns (58.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      0.667ns (routing 0.001ns, distribution 0.666ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.001ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.667     1.381    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X119Y429       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y429       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.441 r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[10]/Q
                         net (fo=2, routed)           0.083     1.525    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[14]_0[10]
    SLICE_X118Y429       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.791     1.797    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X118Y429       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[11]/C
                         clock pessimism             -0.370     1.427    
    SLICE_X118Y429       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.489    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.060ns (42.134%)  route 0.082ns (57.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      0.667ns (routing 0.001ns, distribution 0.666ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.001ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.667     1.381    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X119Y429       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y429       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.441 r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=2, routed)           0.082     1.524    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[14]_0[4]
    SLICE_X118Y429       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.791     1.797    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X118Y429       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[5]/C
                         clock pessimism             -0.370     1.427    
    SLICE_X118Y429       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.487    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.037ns (35.233%)  route 0.068ns (64.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.432ns (routing 0.000ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.432     0.882    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X121Y435       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y435       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.919 r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.068     0.987    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_inv_sqrt_out/B[0]
    SLICE_X121Y434       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.493     1.168    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X121Y434       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                         clock pessimism             -0.266     0.902    
    SLICE_X121Y434       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.949    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.059ns (27.315%)  route 0.157ns (72.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      0.657ns (routing 0.001ns, distribution 0.656ns)
  Clock Net Delay (Destination): 0.789ns (routing 0.001ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.657     1.371    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/aclk
    SLICE_X117Y430       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y430       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.430 r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[9]/Q
                         net (fo=1, routed)           0.157     1.587    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/p_1_in[10]
    SLICE_X118Y433       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.789     1.795    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/aclk
    SLICE_X118Y433       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[10]/C
                         clock pessimism             -0.311     1.485    
    SLICE_X118Y433       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.547    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/gen_rtl.gen_dly.gen_regs.delay_bus_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.058ns (35.066%)  route 0.107ns (64.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      0.671ns (routing 0.001ns, distribution 0.670ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.001ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.671     1.385    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X120Y424       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y424       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.443 r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[3]/Q
                         net (fo=2, routed)           0.107     1.550    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_inv_sqrt_out/B[3]
    SLICE_X119Y424       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.754     1.760    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X119Y424       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                         clock pessimism             -0.311     1.450    
    SLICE_X119Y424       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.510    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.255%)  route 0.066ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.437ns (routing 0.000ns, distribution 0.437ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.001ns, distribution 0.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.437     0.886    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X121Y433       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y433       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.925 r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[16].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[2]/Q
                         net (fo=2, routed)           0.066     0.991    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_inv_sqrt_out/B[2]
    SLICE_X121Y432       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.494     1.169    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X121Y432       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[3]/C
                         clock pessimism             -0.266     0.903    
    SLICE_X121Y432       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.950    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.058ns (26.977%)  route 0.157ns (73.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.659ns (routing 0.001ns, distribution 0.658ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.001ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.659     1.373    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X120Y440       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y440       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.431 r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[3]/Q
                         net (fo=1, routed)           0.157     1.588    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_0
    SLICE_X121Y436       SRL16E                                       r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.821     1.827    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X121Y436       SRL16E                                       r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
                         clock pessimism             -0.310     1.516    
    SLICE_X121Y436       SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     1.545    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.449%)  route 0.071ns (64.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.433ns (routing 0.000ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.001ns, distribution 0.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     0.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.289    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.433    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.450 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.433     0.883    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X121Y434       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y434       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.922 r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.071     0.993    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_inv_sqrt_out/B[0]
    SLICE_X121Y432       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.475     0.475 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.475    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.475 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.656    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.675 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.494     1.169    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X121Y432       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                         clock pessimism             -0.266     0.903    
    SLICE_X121Y432       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.950    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.058ns (25.217%)  route 0.172ns (74.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.676ns (routing 0.001ns, distribution 0.675ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.001ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.676     1.390    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X121Y431       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y431       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.448 r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.172     1.620    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/B[0]
    SLICE_X122Y429       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=365, routed)         0.820     1.826    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/aclk
    SLICE_X122Y429       FDRE                                         r  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                         clock pessimism             -0.310     1.516    
    SLICE_X122Y429       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     1.576    cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y168   clk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         50.000      48.936     SLICE_X122Y429  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_srl5/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         50.000      48.936     SLICE_X122Y429  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         50.000      48.936     SLICE_X122Y429  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         50.000      48.936     SLICE_X121Y436  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         50.000      48.936     SLICE_X121Y436  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         50.000      48.936     SLICE_X122Y429  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         50.000      48.936     SLICE_X122Y429  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         50.000      48.936     SLICE_X121Y436  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][0]_srl1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         50.000      48.936     SLICE_X121Y436  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[14].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y429  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y429  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y429  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y429  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y429  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y429  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X121Y436  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X121Y436  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X121Y436  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X121Y436  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y429  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y429  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[4][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y429  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y429  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y429  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X122Y429  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X121Y436  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X121Y436  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X121Y436  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         25.000      24.468     SLICE_X121Y436  cordic_max_fixpt16_struct/subsystem16bit/cordic16/cordic_max_fixpt16_cordic_v6_0_i0_instance/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK



