
*** Running vivado
    with args -log Generator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Generator.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Generator.tcl -notrace
Command: synth_design -top Generator -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5048 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 930.758 ; gain = 233.844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Generator' [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/Generator.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/Generator.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/Generator.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/Generator.v:29]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.runs/synth_1/.Xil/Vivado-11756-LAPTOP-9O34ELCS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.runs/synth_1/.Xil/Vivado-11756-LAPTOP-9O34ELCS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'wave_controller' [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/wave_controller.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/wave_controller.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/wave_controller.v:27]
INFO: [Synth 8-6157] synthesizing module 'sin_controller' [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/sin_controller.v:23]
	Parameter CNT_MAX bound to: 15'b110000110100111 
INFO: [Synth 8-6157] synthesizing module 'cordic_0' [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.runs/synth_1/.Xil/Vivado-11756-LAPTOP-9O34ELCS/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_0' (2#1) [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.runs/synth_1/.Xil/Vivado-11756-LAPTOP-9O34ELCS/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sin_controller' (3#1) [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/sin_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'triangle_controller' [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/triangle_controller.v:1]
	Parameter CNT_MAX bound to: 16'b1011111010111011 
INFO: [Synth 8-6155] done synthesizing module 'triangle_controller' (4#1) [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/triangle_controller.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'triangle_out' does not match port width (8) of module 'triangle_controller' [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/wave_controller.v:58]
INFO: [Synth 8-6157] synthesizing module 'square_controller' [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/squar_controller.v:23]
	Parameter CNT_MAX bound to: 25'b1011111010111100000111111 
INFO: [Synth 8-6155] done synthesizing module 'square_controller' (5#1) [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/squar_controller.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'square_out' does not match port width (8) of module 'square_controller' [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/wave_controller.v:86]
INFO: [Synth 8-6155] done synthesizing module 'wave_controller' (6#1) [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/wave_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'dac_controller' [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/dac_controller.v:23]
	Parameter DAC_BIT15_14 bound to: 2'b00 
	Parameter DAC_BIT13_12 bound to: 2'b00 
	Parameter DAC_BIT3_0 bound to: 4'b0000 
	Parameter STATE_IDLE bound to: 5'b00000 
	Parameter STATE_DB15 bound to: 5'b00001 
	Parameter STATE_DB14 bound to: 5'b00010 
	Parameter STATE_DB13 bound to: 5'b00011 
	Parameter STATE_DB12 bound to: 5'b00100 
	Parameter STATE_DB11 bound to: 5'b00101 
	Parameter STATE_DB10 bound to: 5'b00110 
	Parameter STATE_DB09 bound to: 5'b00111 
	Parameter STATE_DB08 bound to: 5'b01000 
	Parameter STATE_DB07 bound to: 5'b01001 
	Parameter STATE_DB06 bound to: 5'b01010 
	Parameter STATE_DB05 bound to: 5'b01011 
	Parameter STATE_DB04 bound to: 5'b01100 
	Parameter STATE_DB03 bound to: 5'b01101 
	Parameter STATE_DB02 bound to: 5'b01110 
	Parameter STATE_DB01 bound to: 5'b01111 
	Parameter STATE_DB00 bound to: 5'b10000 
	Parameter STATE_DONE bound to: 5'b10001 
INFO: [Synth 8-6155] done synthesizing module 'dac_controller' (7#1) [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/dac_controller.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uut_dac_controller'. This will prevent further optimization [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/Generator.v:71]
INFO: [Synth 8-6155] done synthesizing module 'Generator' (8#1) [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/new/Generator.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1004.648 ; gain = 307.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1004.648 ; gain = 307.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1004.648 ; gain = 307.734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1004.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'uut_wave_controller/uut_sin_controller/uut_cordic_0'
Finished Parsing XDC File [c:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'uut_wave_controller/uut_sin_controller/uut_cordic_0'
Parsing XDC File [c:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'uut_wave_controller/uut_triangle_controller/uut_cordic_0'
Finished Parsing XDC File [c:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'uut_wave_controller/uut_triangle_controller/uut_cordic_0'
Parsing XDC File [c:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'uut_wave_controller/uut_square_controller/uut_cordic_0'
Finished Parsing XDC File [c:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'uut_wave_controller/uut_square_controller/uut_cordic_0'
Parsing XDC File [c:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u1_clk_wiz_0'
Finished Parsing XDC File [c:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u1_clk_wiz_0'
Parsing XDC File [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Generator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Generator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1105.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1105.336 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'uut_wave_controller/uut_sin_controller/uut_cordic_0' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'uut_wave_controller/uut_square_controller/uut_cordic_0' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'uut_wave_controller/uut_triangle_controller/uut_cordic_0' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1108.348 ; gain = 411.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1108.348 ; gain = 411.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_i. (constraint file  {c:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_i. (constraint file  {c:/Users/kxdn/Desktop/Generator SSS/Generator SSS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 7).
Applied set_property DONT_TOUCH = true for uut_wave_controller/uut_sin_controller/uut_cordic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_wave_controller/uut_triangle_controller/uut_cordic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut_wave_controller/uut_square_controller/uut_cordic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u1_clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1108.348 ; gain = 411.434
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'dac_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                            00110 |                            00000
              STATE_DB15 |                            01010 |                            00001
              STATE_DB14 |                            01000 |                            00010
              STATE_DB13 |                            00100 |                            00011
              STATE_DB12 |                            00101 |                            00100
              STATE_DB11 |                            10001 |                            00101
              STATE_DB10 |                            01111 |                            00110
              STATE_DB09 |                            01101 |                            00111
              STATE_DB08 |                            01110 |                            01000
              STATE_DB07 |                            10000 |                            01001
              STATE_DB06 |                            01100 |                            01010
              STATE_DB05 |                            01011 |                            01011
              STATE_DB04 |                            00011 |                            01100
              STATE_DB03 |                            00010 |                            01101
              STATE_DB02 |                            00000 |                            01110
              STATE_DB01 |                            00001 |                            01111
              STATE_DB00 |                            01001 |                            10000
              STATE_DONE |                            00111 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'sequential' in module 'dac_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1108.348 ; gain = 411.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 6     
	  18 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sin_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module triangle_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module square_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module wave_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
Module dac_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  18 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'uut_wave_controller/square_wave_reg[0]' (FDC) to 'uut_wave_controller/square_wave_reg[1]'
INFO: [Synth 8-3886] merging instance 'uut_wave_controller/square_wave_reg[1]' (FDC) to 'uut_wave_controller/square_wave_reg[2]'
INFO: [Synth 8-3886] merging instance 'uut_wave_controller/square_wave_reg[2]' (FDC) to 'uut_wave_controller/square_wave_reg[3]'
INFO: [Synth 8-3886] merging instance 'uut_wave_controller/square_wave_reg[3]' (FDC) to 'uut_wave_controller/square_wave_reg[4]'
INFO: [Synth 8-3886] merging instance 'uut_wave_controller/square_wave_reg[4]' (FDC) to 'uut_wave_controller/square_wave_reg[5]'
INFO: [Synth 8-3886] merging instance 'uut_wave_controller/square_wave_reg[5]' (FDC) to 'uut_wave_controller/square_wave_reg[6]'
INFO: [Synth 8-3886] merging instance 'uut_wave_controller/square_wave_reg[6]' (FDC) to 'uut_wave_controller/square_wave_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1108.348 ; gain = 411.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1108.348 ; gain = 411.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1108.348 ; gain = 411.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1108.348 ; gain = 411.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1111.473 ; gain = 414.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1111.473 ; gain = 414.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1111.473 ; gain = 414.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1111.473 ; gain = 414.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1111.473 ; gain = 414.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1111.473 ; gain = 414.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cordic_0      |         3|
|2     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |clk_wiz_0   |     1|
|2     |cordic_0    |     1|
|3     |cordic_0__3 |     1|
|4     |cordic_0__4 |     1|
|5     |CARRY4      |    40|
|6     |LUT1        |    12|
|7     |LUT2        |    83|
|8     |LUT3        |    25|
|9     |LUT4        |    18|
|10    |LUT5        |    65|
|11    |LUT6        |    61|
|12    |FDCE        |   179|
|13    |FDPE        |    14|
|14    |IBUF        |     5|
|15    |OBUF        |     3|
+------+------------+------+

Report Instance Areas: 
+------+----------------------------+--------------------+------+
|      |Instance                    |Module              |Cells |
+------+----------------------------+--------------------+------+
|1     |top                         |                    |   609|
|2     |  uut_wave_controller       |wave_controller     |   553|
|3     |    uut_sin_controller      |sin_controller      |   112|
|4     |    uut_square_controller   |square_controller   |   145|
|5     |    uut_triangle_controller |triangle_controller |   111|
|6     |  uut_dac_controller        |dac_controller      |    42|
+------+----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1111.473 ; gain = 414.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1111.473 ; gain = 310.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1111.473 ; gain = 414.559
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1120.363 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1125.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1125.469 ; gain = 666.113
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1125.469 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/kxdn/Desktop/Generator SSS/Generator SSS.runs/synth_1/Generator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Generator_utilization_synth.rpt -pb Generator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug  2 17:28:37 2020...
