Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul 31 14:24:21 2018
| Host         : GSSLW17031962 running 64-bit major release  (build 9200)
| Command      : report_utilization -file base_mb_wrapper_utilization_placed.rpt -pb base_mb_wrapper_utilization_placed.pb
| Design       : base_mb_wrapper
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 1592 |     0 |    242400 |  0.66 |
|   LUT as Logic             | 1444 |     0 |    242400 |  0.60 |
|   LUT as Memory            |  148 |     0 |    112800 |  0.13 |
|     LUT as Distributed RAM |   64 |     0 |           |       |
|     LUT as Shift Register  |   84 |     0 |           |       |
| CLB Registers              | 1595 |     0 |    484800 |  0.33 |
|   Register as Flip Flop    | 1594 |     0 |    484800 |  0.33 |
|   Register as Latch        |    0 |     0 |    484800 |  0.00 |
|   Register as AND/OR       |    1 |     0 |    484800 | <0.01 |
| CARRY8                     |   21 |     0 |     30300 |  0.07 |
| F7 Muxes                   |  109 |     0 |    121200 |  0.09 |
| F8 Muxes                   |    0 |     0 |     60600 |  0.00 |
| F9 Muxes                   |    0 |     0 |     30300 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 6     |          Yes |           - |          Set |
| 239   |          Yes |           - |        Reset |
| 87    |          Yes |         Set |            - |
| 1262  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       |  322 |     0 |     30300 |  1.06 |
|   CLBL                                    |  131 |     0 |           |       |
|   CLBM                                    |  191 |     0 |           |       |
| LUT as Logic                              | 1444 |     0 |    242400 |  0.60 |
|   using O5 output only                    |   30 |       |           |       |
|   using O6 output only                    | 1141 |       |           |       |
|   using O5 and O6                         |  273 |       |           |       |
| LUT as Memory                             |  148 |     0 |    112800 |  0.13 |
|   LUT as Distributed RAM                  |   64 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |    0 |       |           |       |
|     using O5 and O6                       |   64 |       |           |       |
|   LUT as Shift Register                   |   84 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |   50 |       |           |       |
|     using O5 and O6                       |   34 |       |           |       |
| LUT Flip Flop Pairs                       |  601 |     0 |    242400 |  0.25 |
|   fully used LUT-FF pairs                 |   76 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  500 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  360 |       |           |       |
| Unique Control Sets                       |  109 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    8 |     0 |       600 |  1.33 |
|   RAMB36/FIFO*    |    8 |     0 |       600 |  1.33 |
|     RAMB36E2 only |    8 |       |           |       |
|   RAMB18          |    0 |     0 |      1200 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    6 |     6 |       520 |  1.15 |
| HPIOB            |    3 |     3 |       416 |  0.72 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |    3 |     3 |       104 |  2.88 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |       480 |  0.83 |
|   BUFGCE             |    4 |     0 |       240 |  1.67 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 1262 |            Register |
| LUT6       |  492 |                 CLB |
| LUT5       |  432 |                 CLB |
| LUT3       |  403 |                 CLB |
| FDCE       |  239 |            Register |
| LUT4       |  219 |                 CLB |
| LUT2       |  156 |                 CLB |
| SRL16E     |  111 |                 CLB |
| MUXF7      |  109 |                 CLB |
| RAMD32     |   96 |                 CLB |
| FDSE       |   87 |            Register |
| RAMS32     |   32 |                 CLB |
| CARRY8     |   21 |                 CLB |
| LUT1       |   15 |                 CLB |
| RAMB36E2   |    8 |           Block Ram |
| SRLC16E    |    7 |                 CLB |
| FDPE       |    6 |            Register |
| BUFGCE     |    4 |               Clock |
| IBUFCTRL   |    3 |              Others |
| OBUF       |    2 |                 I/O |
| INBUF      |    2 |                 I/O |
| MMCME3_ADV |    1 |               Clock |
| DIFFINBUF  |    1 |                 I/O |
| BSCANE2    |    1 |       Configuration |
| AND2B1L    |    1 |              Others |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| base_mb_xbar_0                    |    1 |
| base_mb_rst_clk_wiz_1_100M_0      |    1 |
| base_mb_roic_interface_driver_0_0 |    1 |
| base_mb_pwmcore_0_0               |    1 |
| base_mb_microblaze_0_0            |    1 |
| base_mb_mdm_1_0                   |    1 |
| base_mb_lmb_bram_0                |    1 |
| base_mb_ilmb_v10_0                |    1 |
| base_mb_ilmb_bram_if_cntlr_0      |    1 |
| base_mb_dlmb_v10_0                |    1 |
| base_mb_dlmb_bram_if_cntlr_0      |    1 |
| base_mb_clk_wiz_1_0               |    1 |
| base_mb_axi_uartlite_0_0          |    1 |
+-----------------------------------+------+


