{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585359699805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585359699815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 27 21:41:39 2020 " "Processing started: Fri Mar 27 21:41:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585359699815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585359699815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DesignProblem2 -c DesignProblem2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DesignProblem2 -c DesignProblem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585359699815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585359700942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585359700942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designproblem2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file designproblem2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DesignProblem2-AttachAll " "Found design unit 1: DesignProblem2-AttachAll" {  } { { "DesignProblem2.vhd" "" { Text "C:/Users/gregm/Desktop/BOnus/Design Problem 2/DesignProblem2.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585359718049 ""} { "Info" "ISGN_ENTITY_NAME" "1 DesignProblem2 " "Found entity 1: DesignProblem2" {  } { { "DesignProblem2.vhd" "" { Text "C:/Users/gregm/Desktop/BOnus/Design Problem 2/DesignProblem2.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585359718049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585359718049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DesignProblem2 " "Elaborating entity \"DesignProblem2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585359718097 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Prod3 DesignProblem2.vhd(37) " "Verilog HDL or VHDL warning at DesignProblem2.vhd(37): object \"Prod3\" assigned a value but never read" {  } { { "DesignProblem2.vhd" "" { Text "C:/Users/gregm/Desktop/BOnus/Design Problem 2/DesignProblem2.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585359718098 "|DesignProblem2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Prod8 DesignProblem2.vhd(42) " "Verilog HDL or VHDL warning at DesignProblem2.vhd(42): object \"Prod8\" assigned a value but never read" {  } { { "DesignProblem2.vhd" "" { Text "C:/Users/gregm/Desktop/BOnus/Design Problem 2/DesignProblem2.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585359718099 "|DesignProblem2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] VCC " "Pin \"display\[0\]\" is stuck at VCC" {  } { { "DesignProblem2.vhd" "" { Text "C:/Users/gregm/Desktop/BOnus/Design Problem 2/DesignProblem2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585359718649 "|DesignProblem2|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] GND " "Pin \"display\[1\]\" is stuck at GND" {  } { { "DesignProblem2.vhd" "" { Text "C:/Users/gregm/Desktop/BOnus/Design Problem 2/DesignProblem2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585359718649 "|DesignProblem2|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[2\] GND " "Pin \"display\[2\]\" is stuck at GND" {  } { { "DesignProblem2.vhd" "" { Text "C:/Users/gregm/Desktop/BOnus/Design Problem 2/DesignProblem2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585359718649 "|DesignProblem2|display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[3\] GND " "Pin \"display\[3\]\" is stuck at GND" {  } { { "DesignProblem2.vhd" "" { Text "C:/Users/gregm/Desktop/BOnus/Design Problem 2/DesignProblem2.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1585359718649 "|DesignProblem2|display[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1585359718649 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1585359718730 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1585359719490 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585359719490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585359719633 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585359719633 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1585359719633 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1585359719633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585359719715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 27 21:41:59 2020 " "Processing ended: Fri Mar 27 21:41:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585359719715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585359719715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585359719715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585359719715 ""}
