{'character_miscompare': {'DefVars': [None, None],
                          'Lines': ['534:C', '534:C'],
                          'Sensitivities': [['character_miscompare'],
                                            ['character_miscompare']]},
 'clear_counters': {'DefVars': [None,
                                None,
                                None,
                                None,
                                None,
                                None,
                                None,
                                None],
                    'Lines': ['318:C',
                              '318:C',
                              '318:C',
                              '355:C',
                              '355:C',
                              '355:C',
                              '355:C',
                              '417:C'],
                    'Sensitivities': [['clear_counters'],
                                      ['clear_counters'],
                                      ['clear_counters'],
                                      ['clear_counters'],
                                      ['clear_counters'],
                                      ['clear_counters'],
                                      ['clear_counters'],
                                      ['clear_counters']]},
 'clock_count': {'DefVars': ['clock_count',
                             'clock_count_rollover',
                             'mid_bit_count'],
                 'Lines': ['322:D', '326:D', '335:D'],
                 'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f786018a490>,
                                   <pyverilog.vparser.ast.Assign object at 0x7f7860197f50>,
                                   <pyverilog.vparser.ast.Assign object at 0x7f786018a990>]},
 'clock_count_rollover': {'DefVars': [None, None],
                          'Lines': ['321:C', '321:C'],
                          'Sensitivities': [['clock_count_rollover'],
                                            ['clock_count_rollover']]},
 'enable_clock_count': {'DefVars': [None, None, 'mid_bit_count'],
                        'Lines': ['319:C', '319:C', '335:D'],
                        'Sensitivities': [['enable_clock_count'],
                                          ['enable_clock_count'],
                                          <pyverilog.vparser.ast.Assign object at 0x7f786018a990>]},
 'idle': {'DefVars': [None, None, None],
          'Lines': ['397:C', '411:C', '411:C'],
          'Sensitivities': [['idle'], ['idle'], ['idle']]},
 'm1_next_state': {'DefVars': ['m1_state'],
                   'Lines': ['444:D'],
                   'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860135090>]},
 'm1_state': {'DefVars': [None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None,
                          None],
              'Lines': ['463:C',
                        '463:C',
                        '463:C',
                        '463:C',
                        '463:C',
                        '463:C',
                        '463:C',
                        '463:C',
                        '463:C',
                        '463:C',
                        '463:C',
                        '463:C',
                        '463:C',
                        '463:C',
                        '463:C',
                        '463:C',
                        '463:C',
                        '463:C',
                        '463:C',
                        '463:C'],
              'Sensitivities': [['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state'],
                                ['m1_state']]},
 'main_count': {'DefVars': ['main_count',
                            'main_count',
                            'measurement',
                            'main_count_rollover'],
                'Lines': ['357:D', '363:D', '417:D', '423:D'],
                'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78605643d0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860564a50>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f786056d6d0>,
                                  <pyverilog.vparser.ast.Assign object at 0x7f786056d7d0>]},
 'main_count_rollover': {'DefVars': ['enable_clock_count',
                                     None,
                                     None,
                                     'baud_clk_o'],
                         'Lines': ['314:D', '362:C', '362:C', '424:D'],
                         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f7860197790>,
                                           ['main_count_rollover'],
                                           ['main_count_rollover'],
                                           <pyverilog.vparser.ast.Assign object at 0x7f786056d9d0>]},
 'measure': {'DefVars': ['enable_clock_count', None, None, None],
             'Lines': ['314:D', '357:C', '357:C', '357:C'],
             'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f7860197790>,
                               ['measure', 'mid_bit_count'],
                               ['measure', 'mid_bit_count'],
                               ['measure', 'mid_bit_count']]},
 'measurement': {'DefVars': ['main_count_rollover'],
                 'Lines': ['423:D'],
                 'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f786056d7d0>]},
 'mid_bit_count': {'DefVars': [None,
                               None,
                               None,
                               None,
                               'verify_done',
                               None,
                               None,
                               None,
                               None,
                               None,
                               None,
                               None,
                               None,
                               None,
                               None,
                               None],
                   'Lines': ['357:C',
                             '357:C',
                             '357:C',
                             '377:C',
                             '381:D',
                             '398:C',
                             '477:C',
                             '479:C',
                             '477:C',
                             '479:C',
                             '477:C',
                             '498:C',
                             '500:C',
                             '498:C',
                             '500:C',
                             '498:C'],
                   'Sensitivities': [['measure', 'mid_bit_count'],
                                     ['measure', 'mid_bit_count'],
                                     ['measure', 'mid_bit_count'],
                                     ['verify', 'mid_bit_count'],
                                     <pyverilog.vparser.ast.Assign object at 0x7f7860567510>,
                                     ['verify',
                                      'mid_bit_count',
                                      'target_bits',
                                      'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i'],
                                     ['mid_bit_count', 'serial_dat_i']]},
 'reset_i': {'DefVars': [None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None,
                         None],
             'Lines': ['317:C',
                       '317:C',
                       '317:C',
                       '317:C',
                       '351:C',
                       '351:C',
                       '351:C',
                       '351:C',
                       '351:C',
                       '373:C',
                       '373:C',
                       '373:C',
                       '394:C',
                       '394:C',
                       '394:C',
                       '443:C',
                       '443:C'],
             'Sensitivities': [['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i'],
                               ['reset_i']]},
 'run': {'DefVars': [None, None, 'baud_clk_o', 'auto_baud_locked_o'],
         'Lines': ['360:C', '360:C', '424:D', '558:D'],
         'Sensitivities': [['verify', 'run'],
                           ['verify', 'run'],
                           <pyverilog.vparser.ast.Assign object at 0x7f786056d9d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7f7860155090>]},
 'serial_dat_i': {'DefVars': [None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None,
                              None],
                  'Lines': ['398:C',
                            '487:C',
                            '487:C',
                            '468:C',
                            '468:C',
                            '508:C',
                            '508:C',
                            '477:C',
                            '479:C',
                            '477:C',
                            '479:C',
                            '477:C',
                            '498:C',
                            '500:C',
                            '498:C',
                            '500:C',
                            '498:C'],
                  'Sensitivities': [['verify',
                                     'mid_bit_count',
                                     'target_bits',
                                     'serial_dat_i'],
                                    ['serial_dat_i'],
                                    ['serial_dat_i'],
                                    ['serial_dat_i'],
                                    ['serial_dat_i'],
                                    ['serial_dat_i'],
                                    ['serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i'],
                                    ['mid_bit_count', 'serial_dat_i']]},
 'target_bits': {'DefVars': ['target_bits', 'verify_done', None],
                 'Lines': ['377:D', '381:D', '398:C'],
                 'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7860567350>,
                                   <pyverilog.vparser.ast.Assign object at 0x7f7860567510>,
                                   ['verify',
                                    'mid_bit_count',
                                    'target_bits',
                                    'serial_dat_i']]},
 'verify': {'DefVars': ['enable_clock_count',
                        None,
                        None,
                        None,
                        None,
                        'verify_done',
                        None],
            'Lines': ['314:D',
                      '360:C',
                      '360:C',
                      '376:C',
                      '377:C',
                      '381:D',
                      '398:C'],
            'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f7860197790>,
                              ['verify', 'run'],
                              ['verify', 'run'],
                              ['verify'],
                              ['verify', 'mid_bit_count'],
                              <pyverilog.vparser.ast.Assign object at 0x7f7860567510>,
                              ['verify',
                               'mid_bit_count',
                               'target_bits',
                               'serial_dat_i']]},
 'verify_done': {'DefVars': [None, None],
                 'Lines': ['525:C', '525:C'],
                 'Sensitivities': [['verify_done'], ['verify_done']]}}
