

================================================================
== Vitis HLS Report for 'axi4_conv2D'
================================================================
* Date:           Thu Sep 28 12:30:28 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        axi4_conv2D
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.092 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       91|       91|  0.910 us|  0.910 us|   92|   92|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_144  |axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2  |       85|       85|  0.850 us|  0.850 us|   85|   85|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i8 %weights, i64 0, i64 0"   --->   Operation 8 'getelementptr' 'weights_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (2.15ns)   --->   "%weights_load = load i4 %weights_addr"   --->   Operation 9 'load' 'weights_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 10 [1/2] (2.15ns)   --->   "%weights_load = load i4 %weights_addr"   --->   Operation 10 'load' 'weights_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%weights_addr_1 = getelementptr i8 %weights, i64 0, i64 1"   --->   Operation 11 'getelementptr' 'weights_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (2.15ns)   --->   "%weights_load_1 = load i4 %weights_addr_1"   --->   Operation 12 'load' 'weights_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%weights_addr_2 = getelementptr i8 %weights, i64 0, i64 2"   --->   Operation 13 'getelementptr' 'weights_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (2.15ns)   --->   "%weights_load_2 = load i4 %weights_addr_2"   --->   Operation 14 'load' 'weights_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 15 [1/2] (2.15ns)   --->   "%weights_load_1 = load i4 %weights_addr_1"   --->   Operation 15 'load' 'weights_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 16 [1/2] (2.15ns)   --->   "%weights_load_2 = load i4 %weights_addr_2"   --->   Operation 16 'load' 'weights_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%weights_addr_3 = getelementptr i8 %weights, i64 0, i64 3"   --->   Operation 17 'getelementptr' 'weights_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (2.15ns)   --->   "%weights_load_3 = load i4 %weights_addr_3"   --->   Operation 18 'load' 'weights_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%weights_addr_4 = getelementptr i8 %weights, i64 0, i64 4"   --->   Operation 19 'getelementptr' 'weights_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (2.15ns)   --->   "%weights_load_4 = load i4 %weights_addr_4"   --->   Operation 20 'load' 'weights_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 21 [1/2] (2.15ns)   --->   "%weights_load_3 = load i4 %weights_addr_3"   --->   Operation 21 'load' 'weights_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 22 [1/2] (2.15ns)   --->   "%weights_load_4 = load i4 %weights_addr_4"   --->   Operation 22 'load' 'weights_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%weights_addr_5 = getelementptr i8 %weights, i64 0, i64 5"   --->   Operation 23 'getelementptr' 'weights_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [2/2] (2.15ns)   --->   "%weights_load_5 = load i4 %weights_addr_5"   --->   Operation 24 'load' 'weights_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%weights_addr_6 = getelementptr i8 %weights, i64 0, i64 6"   --->   Operation 25 'getelementptr' 'weights_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [2/2] (2.15ns)   --->   "%weights_load_6 = load i4 %weights_addr_6"   --->   Operation 26 'load' 'weights_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 27 [1/2] (2.15ns)   --->   "%weights_load_5 = load i4 %weights_addr_5"   --->   Operation 27 'load' 'weights_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 28 [1/2] (2.15ns)   --->   "%weights_load_6 = load i4 %weights_addr_6"   --->   Operation 28 'load' 'weights_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%weights_addr_7 = getelementptr i8 %weights, i64 0, i64 7"   --->   Operation 29 'getelementptr' 'weights_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [2/2] (2.15ns)   --->   "%weights_load_7 = load i4 %weights_addr_7"   --->   Operation 30 'load' 'weights_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%weights_addr_8 = getelementptr i8 %weights, i64 0, i64 8"   --->   Operation 31 'getelementptr' 'weights_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (2.15ns)   --->   "%weights_load_8 = load i4 %weights_addr_8"   --->   Operation 32 'load' 'weights_load_8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%bias_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bias" [axi4_conv2D/axi4_conv2D.cpp:6]   --->   Operation 33 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%empty = trunc i32 %bias_read" [axi4_conv2D/axi4_conv2D.cpp:6]   --->   Operation 34 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln840 = trunc i32 %bias_read"   --->   Operation 35 'trunc' 'trunc_ln840' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/2] (2.15ns)   --->   "%weights_load_7 = load i4 %weights_addr_7"   --->   Operation 36 'load' 'weights_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 37 [1/2] (2.15ns)   --->   "%weights_load_8 = load i4 %weights_addr_8"   --->   Operation 37 'load' 'weights_load_8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln186 = call void @axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2, i8 %image_in, i8 %weights_load, i8 %weights_load_1, i8 %weights_load_2, i8 %weights_load_3, i8 %weights_load_4, i8 %weights_load_5, i8 %weights_load_6, i8 %weights_load_7, i8 %weights_load_8, i21 %empty, i8 %trunc_ln840, i8 %image_out"   --->   Operation 38 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [axi4_conv2D/axi4_conv2D.cpp:3]   --->   Operation 39 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %image_in"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %image_out"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bias"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln186 = call void @axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2, i8 %image_in, i8 %weights_load, i8 %weights_load_1, i8 %weights_load_2, i8 %weights_load_3, i8 %weights_load_4, i8 %weights_load_5, i8 %weights_load_6, i8 %weights_load_7, i8 %weights_load_8, i21 %empty, i8 %trunc_ln840, i8 %image_out"   --->   Operation 48 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [axi4_conv2D/axi4_conv2D.cpp:36]   --->   Operation 49 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ image_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weights_addr      (getelementptr) [ 00100000]
weights_load      (load         ) [ 00011111]
weights_addr_1    (getelementptr) [ 00010000]
weights_addr_2    (getelementptr) [ 00010000]
weights_load_1    (load         ) [ 00001111]
weights_load_2    (load         ) [ 00001111]
weights_addr_3    (getelementptr) [ 00001000]
weights_addr_4    (getelementptr) [ 00001000]
weights_load_3    (load         ) [ 00000111]
weights_load_4    (load         ) [ 00000111]
weights_addr_5    (getelementptr) [ 00000100]
weights_addr_6    (getelementptr) [ 00000100]
weights_load_5    (load         ) [ 00000011]
weights_load_6    (load         ) [ 00000011]
weights_addr_7    (getelementptr) [ 00000010]
weights_addr_8    (getelementptr) [ 00000010]
bias_read         (read         ) [ 00000000]
empty             (trunc        ) [ 00000001]
trunc_ln840       (trunc        ) [ 00000001]
weights_load_7    (load         ) [ 00000001]
weights_load_8    (load         ) [ 00000001]
spectopmodule_ln3 (spectopmodule) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
call_ln186        (call         ) [ 00000000]
ret_ln36          (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="bias_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/6 "/>
</bind>
</comp>

<comp id="54" class="1004" name="weights_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="0"/>
<pin id="76" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="77" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="78" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="8" slack="0"/>
<pin id="79" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_load/1 weights_load_1/2 weights_load_2/2 weights_load_3/3 weights_load_4/3 weights_load_5/4 weights_load_6/4 weights_load_7/5 weights_load_8/5 "/>
</bind>
</comp>

<comp id="68" class="1004" name="weights_addr_1_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_1/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="weights_addr_2_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="3" slack="0"/>
<pin id="85" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_2/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="weights_addr_3_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="3" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_3/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="weights_addr_4_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_4/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="weights_addr_5_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_5/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="weights_addr_6_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_6/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="weights_addr_7_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_7/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="weights_addr_8_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_8/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="4"/>
<pin id="148" dir="0" index="3" bw="8" slack="3"/>
<pin id="149" dir="0" index="4" bw="8" slack="3"/>
<pin id="150" dir="0" index="5" bw="8" slack="2"/>
<pin id="151" dir="0" index="6" bw="8" slack="2"/>
<pin id="152" dir="0" index="7" bw="8" slack="1"/>
<pin id="153" dir="0" index="8" bw="8" slack="1"/>
<pin id="154" dir="0" index="9" bw="8" slack="0"/>
<pin id="155" dir="0" index="10" bw="8" slack="0"/>
<pin id="156" dir="0" index="11" bw="21" slack="0"/>
<pin id="157" dir="0" index="12" bw="8" slack="0"/>
<pin id="158" dir="0" index="13" bw="8" slack="0"/>
<pin id="159" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln186/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="empty_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="trunc_ln840_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln840/6 "/>
</bind>
</comp>

<comp id="175" class="1005" name="weights_addr_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="1"/>
<pin id="177" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="180" class="1005" name="weights_load_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="4"/>
<pin id="182" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="weights_load "/>
</bind>
</comp>

<comp id="185" class="1005" name="weights_addr_1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="weights_addr_2_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="1"/>
<pin id="192" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="weights_load_1_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="3"/>
<pin id="197" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="weights_load_1 "/>
</bind>
</comp>

<comp id="200" class="1005" name="weights_load_2_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="3"/>
<pin id="202" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="weights_load_2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="weights_addr_3_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="1"/>
<pin id="207" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_3 "/>
</bind>
</comp>

<comp id="210" class="1005" name="weights_addr_4_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="1"/>
<pin id="212" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_4 "/>
</bind>
</comp>

<comp id="215" class="1005" name="weights_load_3_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="2"/>
<pin id="217" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weights_load_3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="weights_load_4_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="2"/>
<pin id="222" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weights_load_4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="weights_addr_5_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="1"/>
<pin id="227" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_5 "/>
</bind>
</comp>

<comp id="230" class="1005" name="weights_addr_6_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="1"/>
<pin id="232" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_6 "/>
</bind>
</comp>

<comp id="235" class="1005" name="weights_load_5_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_load_5 "/>
</bind>
</comp>

<comp id="240" class="1005" name="weights_load_6_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="1"/>
<pin id="242" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_load_6 "/>
</bind>
</comp>

<comp id="245" class="1005" name="weights_addr_7_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="1"/>
<pin id="247" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_7 "/>
</bind>
</comp>

<comp id="250" class="1005" name="weights_addr_8_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="1"/>
<pin id="252" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_8 "/>
</bind>
</comp>

<comp id="255" class="1005" name="empty_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="21" slack="1"/>
<pin id="257" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="260" class="1005" name="trunc_ln840_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="1"/>
<pin id="262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln840 "/>
</bind>
</comp>

<comp id="265" class="1005" name="weights_load_7_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="1"/>
<pin id="267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_load_7 "/>
</bind>
</comp>

<comp id="270" class="1005" name="weights_load_8_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_load_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="26" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="67"><net_src comp="54" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="89"><net_src comp="81" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="98"><net_src comp="90" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="107"><net_src comp="99" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="116"><net_src comp="108" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="125"><net_src comp="117" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="134"><net_src comp="126" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="143"><net_src comp="135" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="162"><net_src comp="62" pin="3"/><net_sink comp="144" pin=9"/></net>

<net id="163"><net_src comp="62" pin="7"/><net_sink comp="144" pin=10"/></net>

<net id="164"><net_src comp="2" pin="0"/><net_sink comp="144" pin=13"/></net>

<net id="168"><net_src comp="48" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="144" pin=11"/></net>

<net id="173"><net_src comp="48" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="144" pin=12"/></net>

<net id="178"><net_src comp="54" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="183"><net_src comp="62" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="188"><net_src comp="68" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="193"><net_src comp="81" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="198"><net_src comp="62" pin="7"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="144" pin=3"/></net>

<net id="203"><net_src comp="62" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="144" pin=4"/></net>

<net id="208"><net_src comp="90" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="213"><net_src comp="99" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="218"><net_src comp="62" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="144" pin=5"/></net>

<net id="223"><net_src comp="62" pin="7"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="144" pin=6"/></net>

<net id="228"><net_src comp="108" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="233"><net_src comp="117" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="238"><net_src comp="62" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="144" pin=7"/></net>

<net id="243"><net_src comp="62" pin="7"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="144" pin=8"/></net>

<net id="248"><net_src comp="126" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="253"><net_src comp="135" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="258"><net_src comp="165" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="144" pin=11"/></net>

<net id="263"><net_src comp="170" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="144" pin=12"/></net>

<net id="268"><net_src comp="62" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="144" pin=9"/></net>

<net id="273"><net_src comp="62" pin="7"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="144" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_out | {6 7 }
 - Input state : 
	Port: axi4_conv2D : image_in | {6 7 }
	Port: axi4_conv2D : weights | {1 2 3 4 5 6 }
	Port: axi4_conv2D : bias | {6 }
  - Chain level:
	State 1
		weights_load : 1
	State 2
		weights_load_1 : 1
		weights_load_2 : 1
	State 3
		weights_load_3 : 1
		weights_load_4 : 1
	State 4
		weights_load_5 : 1
		weights_load_6 : 1
	State 5
		weights_load_7 : 1
		weights_load_8 : 1
	State 6
		call_ln186 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_144 |    0    |  3.674  |   638   |   984   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                      bias_read_read_fu_48                      |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                          empty_fu_165                          |    0    |    0    |    0    |    0    |
|          |                       trunc_ln840_fu_170                       |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                |    0    |  3.674  |   638   |   984   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     empty_reg_255    |   21   |
|  trunc_ln840_reg_260 |    8   |
|weights_addr_1_reg_185|    4   |
|weights_addr_2_reg_190|    4   |
|weights_addr_3_reg_205|    4   |
|weights_addr_4_reg_210|    4   |
|weights_addr_5_reg_225|    4   |
|weights_addr_6_reg_230|    4   |
|weights_addr_7_reg_245|    4   |
|weights_addr_8_reg_250|    4   |
| weights_addr_reg_175 |    4   |
|weights_load_1_reg_195|    8   |
|weights_load_2_reg_200|    8   |
|weights_load_3_reg_215|    8   |
|weights_load_4_reg_220|    8   |
|weights_load_5_reg_235|    8   |
|weights_load_6_reg_240|    8   |
|weights_load_7_reg_265|    8   |
|weights_load_8_reg_270|    8   |
| weights_load_reg_180 |    8   |
+----------------------+--------+
|         Total        |   137  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                        grp_access_fu_62                        |  p0  |  10  |   4  |   40   ||    41   |
|                        grp_access_fu_62                        |  p2  |   8  |   0  |    0   ||    33   |
| grp_axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_144 |  p9  |   2  |   8  |   16   ||    9    |
| grp_axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_144 |  p10 |   2  |   8  |   16   ||    9    |
| grp_axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_144 |  p11 |   2  |  21  |   42   ||    9    |
| grp_axi4_conv2D_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_144 |  p12 |   2  |   8  |   16   ||    9    |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Total                             |      |      |      |   130  ||  10.114 ||   110   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    3   |   638  |   984  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   110  |
|  Register |    -   |    -   |   137  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   13   |   775  |  1094  |
+-----------+--------+--------+--------+--------+
