#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555f4700f9e0 .scope module, "microc_tb" "microc_tb" 2 2;
 .timescale -9 -11;
v0x555f4703fcb0_0 .var "test_clk", 0 0;
v0x555f4703fd70_0 .var "test_op", 2 0;
v0x555f4703fe80_0 .net "test_opcode", 5 0, L_0x555f470521f0;  1 drivers
v0x555f4703ff20_0 .var "test_reset", 0 0;
v0x555f4703ffc0_0 .var "test_s_inc", 0 0;
v0x555f47040100_0 .var "test_s_inm", 0 0;
v0x555f470401f0_0 .var "test_sabs", 0 0;
v0x555f470402e0_0 .var "test_we3", 0 0;
v0x555f470403d0_0 .var "test_wez", 0 0;
v0x555f47040470_0 .net "test_z", 0 0, v0x555f4703bf50_0;  1 drivers
S_0x555f4700fcc0 .scope module, "mic" "microc" 2 9, 3 4 0, S_0x555f4700f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_abs"
    .port_info 3 /INPUT 1 "s_inc"
    .port_info 4 /INPUT 1 "s_inm"
    .port_info 5 /INPUT 1 "we3"
    .port_info 6 /INPUT 1 "wez"
    .port_info 7 /INPUT 3 "op"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 6 "opcode"
v0x555f4703eaf0_0 .net "clk", 0 0, v0x555f4703fcb0_0;  1 drivers
v0x555f4703eb90_0 .net "op", 2 0, v0x555f4703fd70_0;  1 drivers
v0x555f4703ec80_0 .net "opcode", 5 0, L_0x555f470521f0;  alias, 1 drivers
v0x555f4703ed50_0 .net "reset", 0 0, v0x555f4703ff20_0;  1 drivers
v0x555f4703edf0_0 .net "s_abs", 0 0, v0x555f470401f0_0;  1 drivers
v0x555f4703eee0_0 .net "s_inc", 0 0, v0x555f4703ffc0_0;  1 drivers
v0x555f4703ef80_0 .net "s_inm", 0 0, v0x555f47040100_0;  1 drivers
v0x555f4703f050_0 .net "sal_alu", 7 0, v0x555f47039e30_0;  1 drivers
v0x555f4703f140_0 .net "sal_mp", 15 0, L_0x555f47040780;  1 drivers
v0x555f4703f270_0 .net "sal_mux_mpg", 9 0, L_0x555f47040890;  1 drivers
v0x555f4703f310_0 .net "sal_mux_s", 9 0, L_0x555f47050c20;  1 drivers
v0x555f4703f400_0 .net "sal_pc", 9 0, v0x555f4703e3e0_0;  1 drivers
v0x555f4703f4c0_0 .net "sal_rd1", 7 0, L_0x555f47051330;  1 drivers
v0x555f4703f5d0_0 .net "sal_rd2", 7 0, L_0x555f47051a40;  1 drivers
v0x555f4703f6e0_0 .net "sal_sum", 9 0, L_0x555f47050a80;  1 drivers
v0x555f4703f7f0_0 .net "wd3", 7 0, L_0x555f47051f10;  1 drivers
v0x555f4703f900_0 .net "we3", 0 0, v0x555f470402e0_0;  1 drivers
v0x555f4703f9a0_0 .net "wez", 0 0, v0x555f470403d0_0;  1 drivers
v0x555f4703fa40_0 .net "z", 0 0, v0x555f4703bf50_0;  alias, 1 drivers
v0x555f4703fae0_0 .net "zalu", 0 0, L_0x555f47051ea0;  1 drivers
L_0x555f47040930 .part L_0x555f47040780, 0, 10;
L_0x555f47050d90 .part L_0x555f47040780, 0, 10;
L_0x555f47051b90 .part L_0x555f47040780, 8, 4;
L_0x555f47051c30 .part L_0x555f47040780, 4, 4;
L_0x555f47051cd0 .part L_0x555f47040780, 0, 4;
L_0x555f47051fb0 .part L_0x555f47040780, 4, 8;
L_0x555f470521f0 .part L_0x555f47040780, 10, 6;
S_0x555f47015ad0 .scope module, "alum" "alu" 3 18, 4 1 0, S_0x555f4700fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x555f47051ea0 .functor NOT 1, L_0x555f47051d70, C4<0>, C4<0>, C4<0>;
v0x555f4700dae0_0 .net *"_s3", 0 0, L_0x555f47051d70;  1 drivers
v0x555f4700dbb0_0 .net "a", 7 0, L_0x555f47051330;  alias, 1 drivers
v0x555f47039c90_0 .net "b", 7 0, L_0x555f47051a40;  alias, 1 drivers
v0x555f47039d50_0 .net "op", 2 0, v0x555f4703fd70_0;  alias, 1 drivers
v0x555f47039e30_0 .var "s", 7 0;
v0x555f47039f60_0 .net "y", 7 0, v0x555f47039e30_0;  alias, 1 drivers
v0x555f4703a040_0 .net "zero", 0 0, L_0x555f47051ea0;  alias, 1 drivers
E_0x555f46fea100 .event edge, v0x555f47039d50_0, v0x555f47039c90_0, v0x555f4700dbb0_0;
L_0x555f47051d70 .reduce/or v0x555f47039e30_0;
S_0x555f4703a1a0 .scope module, "b_registro" "regfile" 3 17, 5 4 0, S_0x555f4700fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x555f4703a4d0_0 .net *"_s0", 31 0, L_0x555f47050ec0;  1 drivers
v0x555f4703a5d0_0 .net *"_s10", 5 0, L_0x555f47051120;  1 drivers
L_0x7f3de84ab138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555f4703a6b0_0 .net *"_s13", 1 0, L_0x7f3de84ab138;  1 drivers
L_0x7f3de84ab180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555f4703a770_0 .net/2u *"_s14", 7 0, L_0x7f3de84ab180;  1 drivers
v0x555f4703a850_0 .net *"_s18", 31 0, L_0x555f470514c0;  1 drivers
L_0x7f3de84ab1c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555f4703a980_0 .net *"_s21", 27 0, L_0x7f3de84ab1c8;  1 drivers
L_0x7f3de84ab210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555f4703aa60_0 .net/2u *"_s22", 31 0, L_0x7f3de84ab210;  1 drivers
v0x555f4703ab40_0 .net *"_s24", 0 0, L_0x555f470515f0;  1 drivers
v0x555f4703ac00_0 .net *"_s26", 7 0, L_0x555f47051730;  1 drivers
v0x555f4703ace0_0 .net *"_s28", 5 0, L_0x555f47051820;  1 drivers
L_0x7f3de84ab0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555f4703adc0_0 .net *"_s3", 27 0, L_0x7f3de84ab0a8;  1 drivers
L_0x7f3de84ab258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555f4703aea0_0 .net *"_s31", 1 0, L_0x7f3de84ab258;  1 drivers
L_0x7f3de84ab2a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555f4703af80_0 .net/2u *"_s32", 7 0, L_0x7f3de84ab2a0;  1 drivers
L_0x7f3de84ab0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555f4703b060_0 .net/2u *"_s4", 31 0, L_0x7f3de84ab0f0;  1 drivers
v0x555f4703b140_0 .net *"_s6", 0 0, L_0x555f47050f90;  1 drivers
v0x555f4703b200_0 .net *"_s8", 7 0, L_0x555f47051080;  1 drivers
v0x555f4703b2e0_0 .net "clk", 0 0, v0x555f4703fcb0_0;  alias, 1 drivers
v0x555f4703b3a0_0 .net "ra1", 3 0, L_0x555f47051b90;  1 drivers
v0x555f4703b480_0 .net "ra2", 3 0, L_0x555f47051c30;  1 drivers
v0x555f4703b560_0 .net "rd1", 7 0, L_0x555f47051330;  alias, 1 drivers
v0x555f4703b620_0 .net "rd2", 7 0, L_0x555f47051a40;  alias, 1 drivers
v0x555f4703b6c0 .array "regb", 15 0, 7 0;
v0x555f4703b760_0 .net "wa3", 3 0, L_0x555f47051cd0;  1 drivers
v0x555f4703b840_0 .net "wd3", 7 0, L_0x555f47051f10;  alias, 1 drivers
v0x555f4703b920_0 .net "we3", 0 0, v0x555f470402e0_0;  alias, 1 drivers
E_0x555f46fea4f0 .event posedge, v0x555f4703b2e0_0;
L_0x555f47050ec0 .concat [ 4 28 0 0], L_0x555f47051b90, L_0x7f3de84ab0a8;
L_0x555f47050f90 .cmp/ne 32, L_0x555f47050ec0, L_0x7f3de84ab0f0;
L_0x555f47051080 .array/port v0x555f4703b6c0, L_0x555f47051120;
L_0x555f47051120 .concat [ 4 2 0 0], L_0x555f47051b90, L_0x7f3de84ab138;
L_0x555f47051330 .functor MUXZ 8, L_0x7f3de84ab180, L_0x555f47051080, L_0x555f47050f90, C4<>;
L_0x555f470514c0 .concat [ 4 28 0 0], L_0x555f47051c30, L_0x7f3de84ab1c8;
L_0x555f470515f0 .cmp/ne 32, L_0x555f470514c0, L_0x7f3de84ab210;
L_0x555f47051730 .array/port v0x555f4703b6c0, L_0x555f47051820;
L_0x555f47051820 .concat [ 4 2 0 0], L_0x555f47051c30, L_0x7f3de84ab258;
L_0x555f47051a40 .functor MUXZ 8, L_0x7f3de84ab2a0, L_0x555f47051730, L_0x555f470515f0, C4<>;
S_0x555f4703bae0 .scope module, "ffz" "ffd" 3 20, 5 56 0, S_0x555f4700fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x555f4703bc80_0 .net "carga", 0 0, v0x555f470403d0_0;  alias, 1 drivers
v0x555f4703bd60_0 .net "clk", 0 0, v0x555f4703fcb0_0;  alias, 1 drivers
v0x555f4703be50_0 .net "d", 0 0, L_0x555f47051ea0;  alias, 1 drivers
v0x555f4703bf50_0 .var "q", 0 0;
v0x555f4703bff0_0 .net "reset", 0 0, v0x555f4703ff20_0;  alias, 1 drivers
E_0x555f46feadb0 .event posedge, v0x555f4703bff0_0, v0x555f4703b2e0_0;
S_0x555f4703c140 .scope module, "memoriap" "memprog" 3 13, 6 3 0, S_0x555f4700fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x555f47040780 .functor BUFZ 16, L_0x555f47040560, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555f4703c380_0 .net *"_s0", 15 0, L_0x555f47040560;  1 drivers
v0x555f4703c480_0 .net *"_s2", 11 0, L_0x555f47040600;  1 drivers
L_0x7f3de84ab018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555f4703c560_0 .net *"_s5", 1 0, L_0x7f3de84ab018;  1 drivers
v0x555f4703c620_0 .net "a", 9 0, v0x555f4703e3e0_0;  alias, 1 drivers
v0x555f4703c700_0 .net "clk", 0 0, v0x555f4703fcb0_0;  alias, 1 drivers
v0x555f4703c840 .array "mem", 1023 0, 15 0;
v0x555f4703c900_0 .net "rd", 15 0, L_0x555f47040780;  alias, 1 drivers
L_0x555f47040560 .array/port v0x555f4703c840, L_0x555f47040600;
L_0x555f47040600 .concat [ 10 2 0 0], v0x555f4703e3e0_0, L_0x7f3de84ab018;
S_0x555f4703ca60 .scope module, "mux1" "mux2" 3 19, 5 46 0, S_0x555f4700fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x555f4703cc80 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001000>;
v0x555f4703cd20_0 .net "d0", 7 0, L_0x555f47051fb0;  1 drivers
v0x555f4703ce00_0 .net "d1", 7 0, v0x555f47039e30_0;  alias, 1 drivers
v0x555f4703cec0_0 .net "s", 0 0, v0x555f47040100_0;  alias, 1 drivers
v0x555f4703cf90_0 .net "y", 7 0, L_0x555f47051f10;  alias, 1 drivers
L_0x555f47051f10 .functor MUXZ 8, L_0x555f47051fb0, v0x555f47039e30_0, v0x555f47040100_0, C4<>;
S_0x555f4703d0f0 .scope module, "mux_mpg" "mux2" 3 14, 5 46 0, S_0x555f4700fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x555f4703d2c0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x555f4703d390_0 .net "d0", 9 0, L_0x555f47040930;  1 drivers
L_0x7f3de84ab060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x555f4703d490_0 .net "d1", 9 0, L_0x7f3de84ab060;  1 drivers
v0x555f4703d570_0 .net "s", 0 0, v0x555f4703ffc0_0;  alias, 1 drivers
v0x555f4703d640_0 .net "y", 9 0, L_0x555f47040890;  alias, 1 drivers
L_0x555f47040890 .functor MUXZ 10, L_0x555f47040930, L_0x7f3de84ab060, v0x555f4703ffc0_0, C4<>;
S_0x555f4703d7d0 .scope module, "mux_sum" "mux2" 3 16, 5 46 0, S_0x555f4700fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x555f4703d9a0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x555f4703dae0_0 .net "d0", 9 0, L_0x555f47050a80;  alias, 1 drivers
v0x555f4703dbe0_0 .net "d1", 9 0, L_0x555f47050d90;  1 drivers
v0x555f4703dcc0_0 .net "s", 0 0, v0x555f470401f0_0;  alias, 1 drivers
v0x555f4703dd90_0 .net "y", 9 0, L_0x555f47050c20;  alias, 1 drivers
L_0x555f47050c20 .functor MUXZ 10, L_0x555f47050a80, L_0x555f47050d90, v0x555f470401f0_0, C4<>;
S_0x555f4703df20 .scope module, "pgc" "registro" 3 12, 5 35 0, S_0x555f4700fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x555f4703e0f0 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v0x555f4703e230_0 .net "clk", 0 0, v0x555f4703fcb0_0;  alias, 1 drivers
v0x555f4703e2f0_0 .net "d", 9 0, L_0x555f47050c20;  alias, 1 drivers
v0x555f4703e3e0_0 .var "q", 9 0;
v0x555f4703e4e0_0 .net "reset", 0 0, v0x555f4703ff20_0;  alias, 1 drivers
S_0x555f4703e600 .scope module, "sumador" "sum" 3 15, 5 28 0, S_0x555f4700fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x555f4703e7f0_0 .net "a", 9 0, v0x555f4703e3e0_0;  alias, 1 drivers
v0x555f4703e920_0 .net "b", 9 0, L_0x555f47040890;  alias, 1 drivers
v0x555f4703e9e0_0 .net "y", 9 0, L_0x555f47050a80;  alias, 1 drivers
L_0x555f47050a80 .arith/sum 10, v0x555f4703e3e0_0, L_0x555f47040890;
    .scope S_0x555f4703df20;
T_0 ;
    %wait E_0x555f46feadb0;
    %load/vec4 v0x555f4703e4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555f4703e3e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555f4703e2f0_0;
    %assign/vec4 v0x555f4703e3e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555f4703c140;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x555f4703c840 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x555f4703a1a0;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x555f4703b6c0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x555f4703a1a0;
T_3 ;
    %wait E_0x555f46fea4f0;
    %load/vec4 v0x555f4703b920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x555f4703b840_0;
    %load/vec4 v0x555f4703b760_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555f4703b6c0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555f47015ad0;
T_4 ;
    %wait E_0x555f46fea100;
    %load/vec4 v0x555f47039d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x555f47039e30_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x555f4700dbb0_0;
    %store/vec4 v0x555f47039e30_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x555f4700dbb0_0;
    %inv;
    %store/vec4 v0x555f47039e30_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x555f4700dbb0_0;
    %load/vec4 v0x555f47039c90_0;
    %add;
    %store/vec4 v0x555f47039e30_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x555f4700dbb0_0;
    %load/vec4 v0x555f47039c90_0;
    %sub;
    %store/vec4 v0x555f47039e30_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x555f4700dbb0_0;
    %load/vec4 v0x555f47039c90_0;
    %and;
    %store/vec4 v0x555f47039e30_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x555f4700dbb0_0;
    %load/vec4 v0x555f47039c90_0;
    %or;
    %store/vec4 v0x555f47039e30_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x555f4700dbb0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x555f47039e30_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x555f47039c90_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x555f47039e30_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555f4703bae0;
T_5 ;
    %wait E_0x555f46feadb0;
    %load/vec4 v0x555f4703bff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555f4703bf50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555f4703bc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x555f4703be50_0;
    %assign/vec4 v0x555f4703bf50_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555f4700f9e0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f4703fcb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f4703fcb0_0, 0, 1;
    %delay 1000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555f4700f9e0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f4703ff20_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f4703ff20_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x555f4700f9e0;
T_8 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f470401f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f4703ffc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f47040100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f470402e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f470403d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555f4703fd70_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f470401f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f4703ffc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f47040100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f470402e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f470403d0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555f4703fd70_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f470401f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f4703ffc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f47040100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f470402e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f470403d0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555f4703fd70_0, 0, 3;
    %delay 2000, 0;
    %end;
    .thread T_8;
    .scope S_0x555f4700f9e0;
T_9 ;
    %vpi_call 2 58 "$monitor", v0x555f4703fcb0_0, v0x555f4703ff20_0, v0x555f470401f0_0, v0x555f4703ffc0_0, v0x555f47040100_0, v0x555f470402e0_0, v0x555f470403d0_0, v0x555f4703fd70_0, v0x555f47040470_0, v0x555f4703fe80_0 {0 0 0};
    %vpi_call 2 59 "$dumpfile", "micro_tb.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars" {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "./alu.v";
    "./componentes.v";
    "./memprog.v";
