5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd supply0.vcd -o supply0.cdd -v supply0.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" supply0.v 1 26 1
2 1 8 f000f 2 1 c 0 0 e
2 2 8 b000b 2 1 c 0 0 d
2 3 8 b000f 2 8 20184 1 2 1 2 1102
2 4 8 70007 0 1 400 0 0 a
2 5 8 7000f 1 35 f006 3 4
2 6 9 f000f 2 1 c 0 0 e
2 7 9 c000c 2 1 c 0 0 d
2 8 9 c000f 2 31 20188 6 7 2 2 330a
2 9 9 b0010 2 26 20008 8 0 2 2 330a
2 10 9 70007 0 1 400 0 0 b
2 11 9 70010 2 35 f00a 9 10
2 12 10 140014 1 1 4 0 0 b
2 13 10 e000e 1 1 4 0 0 a
2 14 10 c000c 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 15 10 b0010 2 25 20104 13 14 2 2 30a
2 16 10 b0014 2 9 20044 12 15 2 2 3000a
2 17 10 70007 0 1 400 0 0 c
2 18 10 70014 2 35 f006 16 17
1 a 3 3000e 1 0 0 0 1 1 2
1 b 4 3000e 1 0 1 0 2 1 a
1 c 5 3000e 1 0 1 0 2 1 a
1 d 6 3000e 1 0 0 0 1 1 102
1 e 6 30011 1 0 0 0 1 1 1002
4 5 5 5
4 11 11 11
4 18 18 18
3 1 main.$u0 "main.$u0" supply0.v 0 24 1
