$date
	Sat Oct  7 14:29:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ select $end
$scope module my_circuit_XYZ $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ select $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
0!
$end
#10
1!
1"
#20
0!
0"
#30
1!
1$
#40
