
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032357                       # Number of seconds simulated
sim_ticks                                 32357338929                       # Number of ticks simulated
final_tick                               603860262048                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157391                       # Simulator instruction rate (inst/s)
host_op_rate                                   205128                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2236719                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903620                       # Number of bytes of host memory used
host_seconds                                 14466.43                       # Real time elapsed on the host
sim_insts                                  2276887020                       # Number of instructions simulated
sim_ops                                    2967468661                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1149824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       534656                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1688064                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       868864                       # Number of bytes written to this memory
system.physmem.bytes_written::total            868864                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8983                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4177                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13188                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6788                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6788                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        59337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     35535184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51426                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16523485                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                52169432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        59337                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51426                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             110763                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26852146                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26852146                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26852146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        59337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     35535184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51426                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16523485                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               79021579                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                77595538                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28424114                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24856123                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802221                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14175939                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13668175                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2042990                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56738                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33513777                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158176684                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28424114                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15711165                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32559989                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8844672                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3578923                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16520094                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714119                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76684899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.374437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.174133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44124910     57.54%     57.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614173      2.10%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2952646      3.85%     63.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2766035      3.61%     67.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4552913      5.94%     73.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4746711      6.19%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126056      1.47%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847262      1.10%     81.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13954193     18.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76684899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366311                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.038477                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34558476                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3461308                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31511179                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126921                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7027005                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3090993                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176976210                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1364                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7027005                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36006852                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1087956                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       410797                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30172275                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1980005                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172314256                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689979                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       778187                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228799567                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784299636                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784299636                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79903273                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20299                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9931                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5347034                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26497348                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5760001                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        95719                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1957459                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163078959                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19851                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137640857                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181884                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48953757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134360274                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76684899                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.794889                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841547                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26379362     34.40%     34.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14322601     18.68%     53.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12519013     16.33%     69.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7680626     10.02%     79.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8026677     10.47%     89.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4730804      6.17%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2085568      2.72%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       557768      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382480      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76684899                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542927     66.29%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175393     21.42%     87.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100669     12.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107969586     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085322      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23683840     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4892188      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137640857                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.773824                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818989                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005950                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    352967484                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212052996                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133146769                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138459846                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338253                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7567274                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          875                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1406643                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7027005                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         554563                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        52436                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163098813                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190549                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26497348                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5760001                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9929                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30536                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          182                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          429                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958451                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062441                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020892                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135067226                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22761207                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2573629                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27535041                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20411618                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4773834                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.740657                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133296455                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133146769                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81837188                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199747769                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.715908                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409703                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49487823                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806970                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69657894                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.630994                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.322052                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31848224     45.72%     45.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846085     21.31%     67.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8304504     11.92%     78.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2815004      4.04%     83.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2693578      3.87%     86.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1124352      1.61%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3008913      4.32%     92.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875938      1.26%     94.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4141296      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69657894                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4141296                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228616010                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333231915                       # The number of ROB writes
system.switch_cpus0.timesIdled                  24954                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 910639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.775955                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.775955                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.288734                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.288734                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624766952                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174536386                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182396905                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                77595538                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28515970                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23197803                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1905306                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12144283                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11249883                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2935974                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        83959                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31539793                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155736092                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28515970                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14185857                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             32725791                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9773836                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4659754                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15410423                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       754331                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76761592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.499467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.301571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44035801     57.37%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1757864      2.29%     59.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2292530      2.99%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3475695      4.53%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3370473      4.39%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2560807      3.34%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1526229      1.99%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2287754      2.98%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15454439     20.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76761592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367495                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.007024                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32586588                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4552088                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31541722                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       245169                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7836023                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4835004                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          254                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186332850                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7836023                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34302920                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         910369                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1133089                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30030354                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2548835                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180926559                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          662                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1099723                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       801633                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           89                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252061882                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    842640878                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    842640878                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    156816475                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        95245380                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38314                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21562                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7199435                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16772311                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8891293                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       171943                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2853572                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168175843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135504061                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       250546                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     54650344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    166170393                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5777                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76761592                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765259                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898543                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26456846     34.47%     34.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16941674     22.07%     56.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10928214     14.24%     70.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7460891      9.72%     80.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6993307      9.11%     89.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3727723      4.86%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2744327      3.58%     98.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       823399      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       685211      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76761592                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         665772     69.21%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        136364     14.18%     83.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159827     16.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112754109     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1914437      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15309      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13371077      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7449129      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135504061                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.746287                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             961966                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007099                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    348982221                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    222863353                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131695614                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136466027                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       457857                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6424119                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1920                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          802                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2258941                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          131                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7836023                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         525358                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        89259                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    168212240                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1101340                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16772311                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8891293                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21087                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         67582                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          802                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1167069                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1070341                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2237410                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132901620                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12585827                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2602436                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19866024                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18613930                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7280197                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.712748                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131730108                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131695614                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84612870                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        237640167                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.697206                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356055                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91841435                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112876595                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     55335903                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30620                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1936657                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68925569                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.637659                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.155496                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26357183     38.24%     38.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19903272     28.88%     67.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7334777     10.64%     77.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4200718      6.09%     83.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3503035      5.08%     88.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1717722      2.49%     91.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1717844      2.49%     93.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       734343      1.07%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3456675      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68925569                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91841435                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112876595                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16980541                       # Number of memory references committed
system.switch_cpus1.commit.loads             10348189                       # Number of loads committed
system.switch_cpus1.commit.membars              15310                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16189823                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        101742228                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2303201                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3456675                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           233681392                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          344265180                       # The number of ROB writes
system.switch_cpus1.timesIdled                  28514                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 833946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91841435                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112876595                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91841435                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844886                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844886                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183592                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183592                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       598070555                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181886147                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172092672                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30620                       # number of misc regfile writes
system.l2.replacements                          13188                       # number of replacements
system.l2.tagsinuse                      65535.993225                       # Cycle average of tags in use
system.l2.total_refs                           909170                       # Total number of references to valid blocks.
system.l2.sampled_refs                          78724                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.548829                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         13038.791486                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.991351                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4515.866717                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.996988                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2030.619912                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             13.116716                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          25538.507873                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          20371.102181                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.198956                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000229                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.068907                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.030985                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000200                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.389687                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.310838                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        40603                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        43585                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   84188                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            39243                       # number of Writeback hits
system.l2.Writeback_hits::total                 39243                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        40603                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        43585                       # number of demand (read+write) hits
system.l2.demand_hits::total                    84188                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        40603                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        43585                       # number of overall hits
system.l2.overall_hits::total                   84188                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8983                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4177                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13188                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8983                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4177                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13188                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8983                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4177                       # number of overall misses
system.l2.overall_misses::total                 13188                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       823359                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    555839110                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       827119                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    253370851                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       810860439                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       823359                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    555839110                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       827119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    253370851                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        810860439                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       823359                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    555839110                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       827119                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    253370851                       # number of overall miss cycles
system.l2.overall_miss_latency::total       810860439                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49586                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47762                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               97376                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        39243                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             39243                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49586                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47762                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                97376                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49586                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47762                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               97376                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.181160                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.087454                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.135434                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.181160                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.087454                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.135434                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.181160                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.087454                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.135434                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 54890.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61876.779472                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 63624.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60658.570984                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61484.716333                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 54890.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61876.779472                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 63624.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60658.570984                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61484.716333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 54890.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61876.779472                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 63624.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60658.570984                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61484.716333                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6788                       # number of writebacks
system.l2.writebacks::total                      6788                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8983                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4177                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13188                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13188                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13188                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       735537                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    503708977                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       752318                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    229081485                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    734278317                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       735537                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    503708977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       752318                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    229081485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    734278317                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       735537                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    503708977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       752318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    229081485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    734278317                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.181160                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.087454                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.135434                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.181160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.087454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.135434                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.181160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.087454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.135434                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49035.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56073.580875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 57870.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54843.544410                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55677.761374                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 49035.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56073.580875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 57870.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54843.544410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55677.761374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 49035.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56073.580875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 57870.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54843.544410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55677.761374                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991348                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016552190                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875557.546125                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991348                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024025                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868576                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16520076                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16520076                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16520076                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16520076                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16520076                       # number of overall hits
system.cpu0.icache.overall_hits::total       16520076                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       960017                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       960017                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       960017                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       960017                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       960017                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       960017                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16520094                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16520094                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16520094                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16520094                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16520094                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16520094                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53334.277778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53334.277778                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53334.277778                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53334.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53334.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53334.277778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       838636                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       838636                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       838636                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       838636                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       838636                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       838636                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 55909.066667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55909.066667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 55909.066667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55909.066667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 55909.066667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55909.066667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49586                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246462379                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49842                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4944.873380                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.900672                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.099328                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.827737                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.172263                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20679619                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20679619                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25013111                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25013111                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25013111                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25013111                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       139776                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       139776                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       139776                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        139776                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       139776                       # number of overall misses
system.cpu0.dcache.overall_misses::total       139776                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5300037962                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5300037962                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5300037962                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5300037962                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5300037962                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5300037962                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20819395                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20819395                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25152887                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25152887                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25152887                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25152887                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006714                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006714                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005557                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005557                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005557                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005557                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 37918.082947                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37918.082947                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 37918.082947                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37918.082947                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 37918.082947                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37918.082947                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15679                       # number of writebacks
system.cpu0.dcache.writebacks::total            15679                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        90190                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        90190                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90190                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90190                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90190                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90190                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49586                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49586                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49586                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49586                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49586                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49586                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    858525789                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    858525789                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    858525789                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    858525789                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    858525789                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    858525789                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17313.874662                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17313.874662                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17313.874662                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17313.874662                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17313.874662                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17313.874662                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996986                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100463599                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218676.610887                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996986                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15410404                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15410404                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15410404                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15410404                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15410404                       # number of overall hits
system.cpu1.icache.overall_hits::total       15410404                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1226858                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1226858                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1226858                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1226858                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1226858                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1226858                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15410423                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15410423                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15410423                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15410423                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15410423                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15410423                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 64571.473684                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64571.473684                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 64571.473684                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64571.473684                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 64571.473684                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64571.473684                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       840119                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       840119                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       840119                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       840119                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       840119                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       840119                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 64624.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64624.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 64624.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64624.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 64624.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64624.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47762                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185286991                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48018                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3858.698634                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.552323                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.447677                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912314                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087686                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9576015                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9576015                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6598256                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6598256                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16231                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16231                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15310                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15310                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16174271                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16174271                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16174271                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16174271                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121609                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121609                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2597                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2597                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       124206                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        124206                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       124206                       # number of overall misses
system.cpu1.dcache.overall_misses::total       124206                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3409011074                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3409011074                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    167179950                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    167179950                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3576191024                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3576191024                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3576191024                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3576191024                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9697624                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9697624                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6600853                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6600853                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15310                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15310                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16298477                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16298477                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16298477                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16298477                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012540                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012540                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000393                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000393                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007621                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007621                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007621                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007621                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28032.555765                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28032.555765                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 64374.258760                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64374.258760                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28792.417629                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28792.417629                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28792.417629                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28792.417629                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       541696                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 45141.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23564                       # number of writebacks
system.cpu1.dcache.writebacks::total            23564                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        73847                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        73847                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2597                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2597                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        76444                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76444                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        76444                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76444                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47762                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47762                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47762                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47762                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    631226531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    631226531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    631226531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    631226531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    631226531                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    631226531                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004925                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004925                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002930                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002930                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002930                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002930                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13216.082471                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13216.082471                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13216.082471                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13216.082471                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13216.082471                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13216.082471                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
