\hypertarget{include_2libchip_2wd80x3_8h}{}\section{bsps/include/libchip/wd80x3.h File Reference}
\label{include_2libchip_2wd80x3_8h}\index{bsps/include/libchip/wd80x3.h@{bsps/include/libchip/wd80x3.h}}


D\+P8390 Ethernet controller definitions.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ac16acb45473784cda1010a2c24cac543}\label{include_2libchip_2wd80x3_8h_ac16acb45473784cda1010a2c24cac543}} 
\#define {\bfseries D\+A\+T\+A\+P\+O\+RT}~0x10	/$\ast$ Port Window. $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ab702106cf3b3e96750b6845ded4e0299}\label{include_2libchip_2wd80x3_8h_ab702106cf3b3e96750b6845ded4e0299}} 
\#define {\bfseries R\+E\+S\+ET}~0x1f	/$\ast$ Issue a read for reset $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a11d5a6d241e96045fb3c36cfe5445df2}\label{include_2libchip_2wd80x3_8h_a11d5a6d241e96045fb3c36cfe5445df2}} 
\#define {\bfseries W83\+C\+R\+EG}~0x00	/$\ast$ I/\+O port definition $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_afd3ee92f8fab9884fb8a9d93f60453cf}\label{include_2libchip_2wd80x3_8h_afd3ee92f8fab9884fb8a9d93f60453cf}} 
\#define {\bfseries A\+D\+D\+R\+OM}~0x08
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a85abb2679919f2276391769e7073bfb9}\label{include_2libchip_2wd80x3_8h_a85abb2679919f2276391769e7073bfb9}} 
\#define {\bfseries C\+M\+DR}~0x00+\+RO
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a719624d97dfe65fb7600f18e1bb348cc}\label{include_2libchip_2wd80x3_8h_a719624d97dfe65fb7600f18e1bb348cc}} 
\#define {\bfseries C\+L\+D\+A0}~0x01+\+R\+O	/$\ast$ current local dma addr 0 for read $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a1e7d20a817c3ebf74745d0f713b5eea6}\label{include_2libchip_2wd80x3_8h_a1e7d20a817c3ebf74745d0f713b5eea6}} 
\#define {\bfseries C\+L\+D\+A1}~0x02+\+R\+O	/$\ast$ current local dma addr 1 for read $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_aa0104a6544d6dce2404cbc91bc520e9b}\label{include_2libchip_2wd80x3_8h_aa0104a6544d6dce2404cbc91bc520e9b}} 
\#define {\bfseries B\+N\+RY}~0x03+\+R\+O	/$\ast$ boundary reg for rd and wr $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a46e8332f503aad40d24988b6d297a496}\label{include_2libchip_2wd80x3_8h_a46e8332f503aad40d24988b6d297a496}} 
\#define {\bfseries T\+SR}~0x04+\+R\+O	/$\ast$ tx status reg for rd $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ada4041894ef78d756b1059f29edaa58d}\label{include_2libchip_2wd80x3_8h_ada4041894ef78d756b1059f29edaa58d}} 
\#define {\bfseries N\+CR}~0x05+\+R\+O	/$\ast$ number of collision reg for rd $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_af6bc2702f6a1a4bb063b0726d90999da}\label{include_2libchip_2wd80x3_8h_af6bc2702f6a1a4bb063b0726d90999da}} 
\#define {\bfseries F\+I\+FO}~0x06+\+R\+O	/$\ast$ F\+I\+F\+O for rd $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a421ef10418d62e6b65390cb8cdab5c15}\label{include_2libchip_2wd80x3_8h_a421ef10418d62e6b65390cb8cdab5c15}} 
\#define {\bfseries I\+SR}~0x07+\+R\+O	/$\ast$ interrupt status reg for rd and wr $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a37aec2a992b533461099b09b30ae246f}\label{include_2libchip_2wd80x3_8h_a37aec2a992b533461099b09b30ae246f}} 
\#define {\bfseries C\+R\+D\+A0}~0x08+\+R\+O	/$\ast$ current remote dma address 0 for rd $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a0b6d55520068187b1ca7cc3d52a805dd}\label{include_2libchip_2wd80x3_8h_a0b6d55520068187b1ca7cc3d52a805dd}} 
\#define {\bfseries C\+R\+D\+A1}~0x09+\+R\+O	/$\ast$ current remote dma address 1 for rd $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a751dd0771f92839a65ba7db01985fbd2}\label{include_2libchip_2wd80x3_8h_a751dd0771f92839a65ba7db01985fbd2}} 
\#define {\bfseries R\+SR}~0x0\+C+\+R\+O	/$\ast$ rx status reg for rd $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ae46d17fa5c2bb5691bde3097c1f38a85}\label{include_2libchip_2wd80x3_8h_ae46d17fa5c2bb5691bde3097c1f38a85}} 
\#define {\bfseries C\+N\+T\+R0}~0x0\+D+\+R\+O	/$\ast$ tally cnt 0 for frm alg err for rd $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a8a02861deab0ee728bc274d0e8517103}\label{include_2libchip_2wd80x3_8h_a8a02861deab0ee728bc274d0e8517103}} 
\#define {\bfseries C\+N\+T\+R1}~RO+0x0\+E	/$\ast$ tally cnt 1 for crc err for rd $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a69193c8f8eaadeb41a7cdb152de2ab7f}\label{include_2libchip_2wd80x3_8h_a69193c8f8eaadeb41a7cdb152de2ab7f}} 
\#define {\bfseries C\+N\+T\+R2}~0x0\+F+\+R\+O	/$\ast$ tally cnt 2 for missed pkt for rd $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ab1092823cdaee6ba848f7ce332b9cff6}\label{include_2libchip_2wd80x3_8h_ab1092823cdaee6ba848f7ce332b9cff6}} 
\#define {\bfseries P\+S\+T\+A\+RT}~0x01+\+R\+O	/$\ast$ page start register $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a52f1617c2c5319e5716083c8f8390ae5}\label{include_2libchip_2wd80x3_8h_a52f1617c2c5319e5716083c8f8390ae5}} 
\#define {\bfseries P\+S\+T\+OP}~0x02+\+R\+O	/$\ast$ page stop register $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a3598f69a63ca54d51568ca922c465bcb}\label{include_2libchip_2wd80x3_8h_a3598f69a63ca54d51568ca922c465bcb}} 
\#define {\bfseries T\+P\+SR}~0x04+\+R\+O	/$\ast$ tx start page start reg $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a01d9b9c2500e532aa31bcc7556858f7e}\label{include_2libchip_2wd80x3_8h_a01d9b9c2500e532aa31bcc7556858f7e}} 
\#define {\bfseries T\+B\+C\+R0}~0x05+\+R\+O	/$\ast$ tx byte count 0 reg $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ab506a14308ecf15fa20db17e9e778902}\label{include_2libchip_2wd80x3_8h_ab506a14308ecf15fa20db17e9e778902}} 
\#define {\bfseries T\+B\+C\+R1}~0x06+\+R\+O	/$\ast$ tx byte count 1 reg $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ae2de4345efe8c5666aa8f8f4d61f7fa0}\label{include_2libchip_2wd80x3_8h_ae2de4345efe8c5666aa8f8f4d61f7fa0}} 
\#define {\bfseries R\+S\+A\+R0}~0x08+\+R\+O	/$\ast$ remote start address reg 0  $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a46caac747adb4245feaf9718afac53e3}\label{include_2libchip_2wd80x3_8h_a46caac747adb4245feaf9718afac53e3}} 
\#define {\bfseries R\+S\+A\+R1}~0x09+\+R\+O	/$\ast$ remote start address reg 1 $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a5820100e91b16c097e1d2b06c552864c}\label{include_2libchip_2wd80x3_8h_a5820100e91b16c097e1d2b06c552864c}} 
\#define {\bfseries R\+B\+C\+R0}~0x0\+A+\+R\+O	/$\ast$ remote byte count reg 0 $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_acb555669ccf3043ca0d6a4e964d3a7bd}\label{include_2libchip_2wd80x3_8h_acb555669ccf3043ca0d6a4e964d3a7bd}} 
\#define {\bfseries R\+B\+C\+R1}~0x0\+B+\+R\+O	/$\ast$ remote byte count reg 1 $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a37adcf98d04632a70fc1e3aff01be01e}\label{include_2libchip_2wd80x3_8h_a37adcf98d04632a70fc1e3aff01be01e}} 
\#define {\bfseries R\+CR}~0x0\+C+\+R\+O	/$\ast$ rx configuration reg $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a380869a8309123a03ff77170b67e112d}\label{include_2libchip_2wd80x3_8h_a380869a8309123a03ff77170b67e112d}} 
\#define {\bfseries T\+CR}~0x0\+D+\+R\+O	/$\ast$ tx configuration reg $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a97b17f2674fefd306c9ff9a857bda2d8}\label{include_2libchip_2wd80x3_8h_a97b17f2674fefd306c9ff9a857bda2d8}} 
\#define {\bfseries D\+CR}~RO+0x0\+E	/$\ast$ data configuration reg $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a30fd4faef73fc23b1f09a0bd643455c1}\label{include_2libchip_2wd80x3_8h_a30fd4faef73fc23b1f09a0bd643455c1}} 
\#define {\bfseries I\+MR}~0x0\+F+\+R\+O	/$\ast$ interrupt mask reg $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a214a9b541003b871f81961eab349761d}\label{include_2libchip_2wd80x3_8h_a214a9b541003b871f81961eab349761d}} 
\#define {\bfseries P\+AR}~0x01+\+R\+O	/$\ast$ physical addr reg base for rd and wr $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a8edd85b506b9cd04aa43de0b777964d1}\label{include_2libchip_2wd80x3_8h_a8edd85b506b9cd04aa43de0b777964d1}} 
\#define {\bfseries C\+U\+RR}~0x07+\+R\+O	/$\ast$ current page reg for rd and wr $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a8cf6c431bb390cdff475e7f849b1d62f}\label{include_2libchip_2wd80x3_8h_a8cf6c431bb390cdff475e7f849b1d62f}} 
\#define {\bfseries M\+AR}~0x08+\+R\+O	/$\ast$ multicast addr reg base fro rd and W\+R $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_abae7a54e85c26c0723122ee40ca84d32}\label{include_2libchip_2wd80x3_8h_abae7a54e85c26c0723122ee40ca84d32}} 
\#define {\bfseries M\+A\+Rsize}~8		/$\ast$ \mbox{\hyperlink{sun4u_2tte_8h_a245260f6f74972558f61b85227df5aae}{size}} of multicast addr space $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a2e1809bf92375e9657993ed5391f857b}\label{include_2libchip_2wd80x3_8h_a2e1809bf92375e9657993ed5391f857b}} 
\#define {\bfseries M\+S\+K\+\_\+\+R\+E\+S\+ET}~0x80		/$\ast$ W83\+C\+R\+E\+G masks $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ab153bf9aaad9c238b5fea0ce3680722a}\label{include_2libchip_2wd80x3_8h_ab153bf9aaad9c238b5fea0ce3680722a}} 
\#define {\bfseries M\+S\+K\+\_\+\+E\+N\+A\+SH}~0x40
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a5137b1f7677ca9234265ac1ae1aadc27}\label{include_2libchip_2wd80x3_8h_a5137b1f7677ca9234265ac1ae1aadc27}} 
\#define {\bfseries M\+S\+K\+\_\+\+D\+E\+C\+OD}~0x3\+F		/$\ast$ memory decode bits, corresponding $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a60e9cbe5933b3705679a4b13fbdc8859}\label{include_2libchip_2wd80x3_8h_a60e9cbe5933b3705679a4b13fbdc8859}} 
\#define {\bfseries M\+S\+K\+\_\+\+S\+TP}~0x01	/$\ast$ stop the chip $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a3d7615e7106f71b7d29790a37bd1bc17}\label{include_2libchip_2wd80x3_8h_a3d7615e7106f71b7d29790a37bd1bc17}} 
\#define {\bfseries M\+S\+K\+\_\+\+S\+TA}~0x02	/$\ast$ start the chip $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ad896b1ce677c40696fa18e84b5afc179}\label{include_2libchip_2wd80x3_8h_ad896b1ce677c40696fa18e84b5afc179}} 
\#define {\bfseries M\+S\+K\+\_\+\+T\+XP}~0x04	/$\ast$ initial txing of a frm $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a5d531c00ef0b1585d903e5257a9a0124}\label{include_2libchip_2wd80x3_8h_a5d531c00ef0b1585d903e5257a9a0124}} 
\#define {\bfseries M\+S\+K\+\_\+\+R\+RE}~0x08	/$\ast$ remote read $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a8e7bde7d0e4dc0fdad67e7d95d023cec}\label{include_2libchip_2wd80x3_8h_a8e7bde7d0e4dc0fdad67e7d95d023cec}} 
\#define {\bfseries M\+S\+K\+\_\+\+R\+WR}~0x10	/$\ast$ remote write $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a212c45e3b5f4f823572159e69c6e8eb6}\label{include_2libchip_2wd80x3_8h_a212c45e3b5f4f823572159e69c6e8eb6}} 
\#define {\bfseries M\+S\+K\+\_\+\+R\+D2}~0x20	/$\ast$ no D\+M\+A used $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a1db44421dc31e278419a67df33849ccf}\label{include_2libchip_2wd80x3_8h_a1db44421dc31e278419a67df33849ccf}} 
\#define {\bfseries M\+S\+K\+\_\+\+P\+G0}~0x00	/$\ast$ select register page 0 $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ad9ef562e6c2a7fa1abf3d71e777da1a7}\label{include_2libchip_2wd80x3_8h_ad9ef562e6c2a7fa1abf3d71e777da1a7}} 
\#define {\bfseries M\+S\+K\+\_\+\+P\+G1}~0x40	/$\ast$ select register page 1 $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a38c53f4df3550b0312e188e77fae5a7f}\label{include_2libchip_2wd80x3_8h_a38c53f4df3550b0312e188e77fae5a7f}} 
\#define {\bfseries M\+S\+K\+\_\+\+P\+G2}~0x80	/$\ast$ select register page 2 $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_aff1af0f20de83b1dea8f0983eb18af57}\label{include_2libchip_2wd80x3_8h_aff1af0f20de83b1dea8f0983eb18af57}} 
\#define {\bfseries M\+S\+K\+\_\+\+P\+RX}~0x01	/$\ast$ rx with no error $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a41f04c63c208a04967193c22d7dacd5e}\label{include_2libchip_2wd80x3_8h_a41f04c63c208a04967193c22d7dacd5e}} 
\#define {\bfseries M\+S\+K\+\_\+\+P\+TX}~0x02	/$\ast$ tx with no error $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_aa2bd026c16b29c00554474d80d1dd372}\label{include_2libchip_2wd80x3_8h_aa2bd026c16b29c00554474d80d1dd372}} 
\#define {\bfseries M\+S\+K\+\_\+\+R\+XE}~0x04	/$\ast$ rx with error $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a15f3b4347f1c3cbce9fcb7c5bb46f828}\label{include_2libchip_2wd80x3_8h_a15f3b4347f1c3cbce9fcb7c5bb46f828}} 
\#define {\bfseries M\+S\+K\+\_\+\+T\+XE}~0x08	/$\ast$ tx with error $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a0946320fdd4cbfa60f9f793a81c86db3}\label{include_2libchip_2wd80x3_8h_a0946320fdd4cbfa60f9f793a81c86db3}} 
\#define {\bfseries M\+S\+K\+\_\+\+O\+VW}~0x10	/$\ast$ overwrite warning $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ae42f925bdf1a6106ccdabaa951b29622}\label{include_2libchip_2wd80x3_8h_ae42f925bdf1a6106ccdabaa951b29622}} 
\#define {\bfseries M\+S\+K\+\_\+\+C\+NT}~0x20	/$\ast$ M\+S\+B of one of the tally counters is set $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_af800c1ba9366c02bb8f24941f597682b}\label{include_2libchip_2wd80x3_8h_af800c1ba9366c02bb8f24941f597682b}} 
\#define {\bfseries M\+S\+K\+\_\+\+R\+DC}~0x40	/$\ast$ remote dma completed $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a5f7f251fc046204e1af584ce646b29f7}\label{include_2libchip_2wd80x3_8h_a5f7f251fc046204e1af584ce646b29f7}} 
\#define {\bfseries M\+S\+K\+\_\+\+R\+ST}~0x80	/$\ast$ reset state indicator $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_af6abc0c39b0af77452f4679e3774c426}\label{include_2libchip_2wd80x3_8h_af6abc0c39b0af77452f4679e3774c426}} 
\#define {\bfseries M\+S\+K\+\_\+\+W\+TS}~0x01	/$\ast$ word transfer mode selection $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a32dc7b1d4ffd234c8770e982f5ae3b14}\label{include_2libchip_2wd80x3_8h_a32dc7b1d4ffd234c8770e982f5ae3b14}} 
\#define {\bfseries M\+S\+K\+\_\+\+B\+OS}~0x02	/$\ast$ byte order selection $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a1e50076e006a123bc503ae780cfcbb67}\label{include_2libchip_2wd80x3_8h_a1e50076e006a123bc503ae780cfcbb67}} 
\#define {\bfseries M\+S\+K\+\_\+\+L\+AS}~0x04	/$\ast$ long addr selection $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ad2e647ee6f7e59416119ad21852ead32}\label{include_2libchip_2wd80x3_8h_ad2e647ee6f7e59416119ad21852ead32}} 
\#define {\bfseries M\+S\+K\+\_\+\+B\+MS}~0x08	/$\ast$ burst mode selection $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a81b2ffea9e37b8d9b213f650863f34cf}\label{include_2libchip_2wd80x3_8h_a81b2ffea9e37b8d9b213f650863f34cf}} 
\#define {\bfseries M\+S\+K\+\_\+\+A\+RM}~0x10	/$\ast$ autoinitialize remote $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a8e1405c5b0496284849c6b6157ec77d0}\label{include_2libchip_2wd80x3_8h_a8e1405c5b0496284849c6b6157ec77d0}} 
\#define {\bfseries M\+S\+K\+\_\+\+F\+T00}~0x00	/$\ast$ burst lrngth selection $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ad869dd3a87a3aa15ed4327896c517561}\label{include_2libchip_2wd80x3_8h_ad869dd3a87a3aa15ed4327896c517561}} 
\#define {\bfseries M\+S\+K\+\_\+\+F\+T01}~0x20	/$\ast$ burst lrngth selection $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a69bb46342b48952fd3a8f9436b4bd843}\label{include_2libchip_2wd80x3_8h_a69bb46342b48952fd3a8f9436b4bd843}} 
\#define {\bfseries M\+S\+K\+\_\+\+F\+T10}~0x40	/$\ast$ burst lrngth selection $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a0a9a90f24b7e9fdbc3e15aea9081439d}\label{include_2libchip_2wd80x3_8h_a0a9a90f24b7e9fdbc3e15aea9081439d}} 
\#define {\bfseries M\+S\+K\+\_\+\+F\+T11}~0x60	/$\ast$ burst lrngth selection $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a63379ac7cbe2e091bc273d1379028d62}\label{include_2libchip_2wd80x3_8h_a63379ac7cbe2e091bc273d1379028d62}} 
\#define {\bfseries M\+S\+K\+\_\+\+S\+EP}~0x01	/$\ast$ save error pkts $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_aae01da55022d426ec6a54c972a820ddc}\label{include_2libchip_2wd80x3_8h_aae01da55022d426ec6a54c972a820ddc}} 
\#define {\bfseries M\+S\+K\+\_\+\+AR}~0x02	/$\ast$ accept runt pkt $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a4d24d1656b6962774d49ada2a8dc3287}\label{include_2libchip_2wd80x3_8h_a4d24d1656b6962774d49ada2a8dc3287}} 
\#define {\bfseries M\+S\+K\+\_\+\+AB}~0x04	/$\ast$ 8390 R\+C\+R $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ad17ab2adda5a867d163881da7ed9e856}\label{include_2libchip_2wd80x3_8h_ad17ab2adda5a867d163881da7ed9e856}} 
\#define {\bfseries M\+S\+K\+\_\+\+AM}~0x08	/$\ast$ accept multicast  $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_abfceaa9e50e370db9bc5ede096937e25}\label{include_2libchip_2wd80x3_8h_abfceaa9e50e370db9bc5ede096937e25}} 
\#define {\bfseries M\+S\+K\+\_\+\+P\+RO}~0x10	/$\ast$ accept all pkt with physical adr $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a880f99e1cf1688e959bef0867a86940a}\label{include_2libchip_2wd80x3_8h_a880f99e1cf1688e959bef0867a86940a}} 
\#define {\bfseries M\+S\+K\+\_\+\+M\+ON}~0x20	/$\ast$ monitor mode $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a009a664ec2cecafb06ac292e0d971c13}\label{include_2libchip_2wd80x3_8h_a009a664ec2cecafb06ac292e0d971c13}} 
\#define {\bfseries M\+S\+K\+\_\+\+C\+RC}~0x01	/$\ast$ inhibit C\+R\+C, do not append crc $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a36acad55189107f0f86eae98d79ce122}\label{include_2libchip_2wd80x3_8h_a36acad55189107f0f86eae98d79ce122}} 
\#define {\bfseries M\+S\+K\+\_\+\+L\+O\+OP}~0x02	/$\ast$ set loopback mode $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a751453f2044a56c87322a56fabdc2990}\label{include_2libchip_2wd80x3_8h_a751453f2044a56c87322a56fabdc2990}} 
\#define {\bfseries M\+S\+K\+\_\+\+B\+C\+ST}~0x04	/$\ast$ Accept broadcasts $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ab6906d2dc9c9a2f9375c4bc80534077e}\label{include_2libchip_2wd80x3_8h_ab6906d2dc9c9a2f9375c4bc80534077e}} 
\#define {\bfseries M\+S\+K\+\_\+\+L\+B01}~0x06	/$\ast$ encoded loopback control $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a8cafe294e9d64503792b1dbf4a1daee4}\label{include_2libchip_2wd80x3_8h_a8cafe294e9d64503792b1dbf4a1daee4}} 
\#define {\bfseries M\+S\+K\+\_\+\+A\+TD}~0x08	/$\ast$ auto tx disable $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_aac318e6780f58420cdf519d406e884f9}\label{include_2libchip_2wd80x3_8h_aac318e6780f58420cdf519d406e884f9}} 
\#define {\bfseries M\+S\+K\+\_\+\+O\+F\+ST}~0x10	/$\ast$ collision offset enable  $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a77b4be3383dfb7f8b5f4f780c010e28e}\label{include_2libchip_2wd80x3_8h_a77b4be3383dfb7f8b5f4f780c010e28e}} 
\#define {\bfseries S\+M\+K\+\_\+\+P\+RX}~0x01		/$\ast$ rx without error $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ad2cc3739b399ad4ea1c9f4ab1f262277}\label{include_2libchip_2wd80x3_8h_ad2cc3739b399ad4ea1c9f4ab1f262277}} 
\#define {\bfseries S\+M\+K\+\_\+\+C\+RC}~0x02		/$\ast$ C\+R\+C error $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a02bc0364d7cb9f436410cc6a90e24943}\label{include_2libchip_2wd80x3_8h_a02bc0364d7cb9f436410cc6a90e24943}} 
\#define {\bfseries S\+M\+K\+\_\+\+F\+AE}~0x04		/$\ast$ frame alignment error $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_aeebde8e7d30b3a04cfdb3cc4b16f8d3d}\label{include_2libchip_2wd80x3_8h_aeebde8e7d30b3a04cfdb3cc4b16f8d3d}} 
\#define {\bfseries S\+M\+K\+\_\+\+FO}~0x08		/$\ast$ F\+I\+F\+O overrun $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_aac573562096727cc56c2d6009c0ffe04}\label{include_2libchip_2wd80x3_8h_aac573562096727cc56c2d6009c0ffe04}} 
\#define {\bfseries S\+M\+K\+\_\+\+M\+PA}~0x10		/$\ast$ missed pkt $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a72b23be32448043fafd22f087607cde7}\label{include_2libchip_2wd80x3_8h_a72b23be32448043fafd22f087607cde7}} 
\#define {\bfseries S\+M\+K\+\_\+\+P\+HY}~0x20		/$\ast$ physical/multicase address $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a3f1a1b9383a555f45836fa0ecf030e33}\label{include_2libchip_2wd80x3_8h_a3f1a1b9383a555f45836fa0ecf030e33}} 
\#define {\bfseries S\+M\+K\+\_\+\+D\+IS}~0x40		/$\ast$ receiver disable. set in monitor mode $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a0c6e6f1ec5a715b52af4aed4fded6577}\label{include_2libchip_2wd80x3_8h_a0c6e6f1ec5a715b52af4aed4fded6577}} 
\#define {\bfseries S\+M\+K\+\_\+\+D\+EF}~0x80		/$\ast$ deferring $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a02b6816b816ec2f396d26ba5ef5f083c}\label{include_2libchip_2wd80x3_8h_a02b6816b816ec2f396d26ba5ef5f083c}} 
\#define {\bfseries S\+M\+K\+\_\+\+P\+TX}~0x01		/$\ast$ tx without error $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_af288f612ab0e31863c06ee3376c06675}\label{include_2libchip_2wd80x3_8h_af288f612ab0e31863c06ee3376c06675}} 
\#define {\bfseries S\+M\+K\+\_\+\+D\+FR}~0x02		/$\ast$ non deferred tx $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ae6a3944303a1aeed003d625538531974}\label{include_2libchip_2wd80x3_8h_ae6a3944303a1aeed003d625538531974}} 
\#define {\bfseries S\+M\+K\+\_\+\+C\+OL}~0x04		/$\ast$ tx collided $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_aaccb4de40a8d3f129b5a22186a886aca}\label{include_2libchip_2wd80x3_8h_aaccb4de40a8d3f129b5a22186a886aca}} 
\#define {\bfseries S\+M\+K\+\_\+\+A\+BT}~0x08		/$\ast$ tx abort because of excessive collisions $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a697ade764858a63f57d1fa8b4dbc3163}\label{include_2libchip_2wd80x3_8h_a697ade764858a63f57d1fa8b4dbc3163}} 
\#define {\bfseries S\+M\+K\+\_\+\+C\+RS}~0x10		/$\ast$ carrier sense lost $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ac1a04d4dcec40a9d4b8f3cdb6eba78f7}\label{include_2libchip_2wd80x3_8h_ac1a04d4dcec40a9d4b8f3cdb6eba78f7}} 
\#define {\bfseries S\+M\+K\+\_\+\+FU}~0x20		/$\ast$ F\+I\+F\+O underrun $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_a03be43a7f5646a670513d05cfadad779}\label{include_2libchip_2wd80x3_8h_a03be43a7f5646a670513d05cfadad779}} 
\#define {\bfseries S\+M\+K\+\_\+\+C\+DH}~0x40		/$\ast$ collision detect heartbeat $\ast$/
\item 
\mbox{\Hypertarget{include_2libchip_2wd80x3_8h_ad3a606b7359835f7fe8a8e52bbb8432a}\label{include_2libchip_2wd80x3_8h_ad3a606b7359835f7fe8a8e52bbb8432a}} 
\#define {\bfseries S\+M\+K\+\_\+\+O\+WC}~0x80		/$\ast$ out of window collision $\ast$/
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+P8390 Ethernet controller definitions. 

