// Seed: 3522914534
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    output supply1 id_7,
    input tri id_8,
    input wand id_9,
    output supply1 id_10,
    input wand id_11,
    output wire id_12,
    input wand id_13,
    output tri id_14
);
  wire id_16;
  timeprecision 1ps;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri  id_1,
    input  wand id_2,
    output wand id_3,
    output tri0 id_4,
    output tri  id_5
);
  always @(posedge 1 or posedge 1) #1;
  nor (id_3, id_0, id_1, id_2);
  module_0(
      id_3, id_0, id_2, id_1, id_5, id_3, id_1, id_4, id_2, id_1, id_5, id_1, id_3, id_1, id_3
  );
endmodule
