// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_0_tpgBackground (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        srcYUV_dout,
        srcYUV_num_data_valid,
        srcYUV_fifo_cap,
        srcYUV_empty_n,
        srcYUV_read,
        height_val_dout,
        height_val_num_data_valid,
        height_val_fifo_cap,
        height_val_empty_n,
        height_val_read,
        width_val_dout,
        width_val_num_data_valid,
        width_val_fifo_cap,
        width_val_empty_n,
        width_val_read,
        passthruStartX_val_dout,
        passthruStartX_val_num_data_valid,
        passthruStartX_val_fifo_cap,
        passthruStartX_val_empty_n,
        passthruStartX_val_read,
        passthruStartY_val_dout,
        passthruStartY_val_num_data_valid,
        passthruStartY_val_fifo_cap,
        passthruStartY_val_empty_n,
        passthruStartY_val_read,
        passthruEndX_val_dout,
        passthruEndX_val_num_data_valid,
        passthruEndX_val_fifo_cap,
        passthruEndX_val_empty_n,
        passthruEndX_val_read,
        passthruEndY_val_dout,
        passthruEndY_val_num_data_valid,
        passthruEndY_val_fifo_cap,
        passthruEndY_val_empty_n,
        passthruEndY_val_read,
        enableInput_val_dout,
        enableInput_val_num_data_valid,
        enableInput_val_fifo_cap,
        enableInput_val_empty_n,
        enableInput_val_read,
        patternId_val_dout,
        patternId_val_num_data_valid,
        patternId_val_fifo_cap,
        patternId_val_empty_n,
        patternId_val_read,
        ZplateHorContStart_val_dout,
        ZplateHorContStart_val_num_data_valid,
        ZplateHorContStart_val_fifo_cap,
        ZplateHorContStart_val_empty_n,
        ZplateHorContStart_val_read,
        ZplateHorContDelta_val_dout,
        ZplateHorContDelta_val_num_data_valid,
        ZplateHorContDelta_val_fifo_cap,
        ZplateHorContDelta_val_empty_n,
        ZplateHorContDelta_val_read,
        ZplateVerContStart_val_dout,
        ZplateVerContStart_val_num_data_valid,
        ZplateVerContStart_val_fifo_cap,
        ZplateVerContStart_val_empty_n,
        ZplateVerContStart_val_read,
        ZplateVerContDelta_val_dout,
        ZplateVerContDelta_val_num_data_valid,
        ZplateVerContDelta_val_fifo_cap,
        ZplateVerContDelta_val_empty_n,
        ZplateVerContDelta_val_read,
        dpDynamicRange_val_dout,
        dpDynamicRange_val_num_data_valid,
        dpDynamicRange_val_fifo_cap,
        dpDynamicRange_val_empty_n,
        dpDynamicRange_val_read,
        dpYUVCoef_val_dout,
        dpYUVCoef_val_num_data_valid,
        dpYUVCoef_val_fifo_cap,
        dpYUVCoef_val_empty_n,
        dpYUVCoef_val_read,
        motionSpeed_val_dout,
        motionSpeed_val_num_data_valid,
        motionSpeed_val_fifo_cap,
        motionSpeed_val_empty_n,
        motionSpeed_val_read,
        colorFormat_val_dout,
        colorFormat_val_num_data_valid,
        colorFormat_val_fifo_cap,
        colorFormat_val_empty_n,
        colorFormat_val_read,
        bckgndYUV_din,
        bckgndYUV_num_data_valid,
        bckgndYUV_fifo_cap,
        bckgndYUV_full_n,
        bckgndYUV_write,
        height_val5_c14_din,
        height_val5_c14_num_data_valid,
        height_val5_c14_fifo_cap,
        height_val5_c14_full_n,
        height_val5_c14_write,
        width_val10_c16_din,
        width_val10_c16_num_data_valid,
        width_val10_c16_fifo_cap,
        width_val10_c16_full_n,
        width_val10_c16_write,
        motionSpeed_val23_c_din,
        motionSpeed_val23_c_num_data_valid,
        motionSpeed_val23_c_fifo_cap,
        motionSpeed_val23_c_full_n,
        motionSpeed_val23_c_write,
        colorFormat_val27_c19_din,
        colorFormat_val27_c19_num_data_valid,
        colorFormat_val27_c19_fifo_cap,
        colorFormat_val27_c19_full_n,
        colorFormat_val27_c19_write,
        s
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [23:0] srcYUV_dout;
input  [4:0] srcYUV_num_data_valid;
input  [4:0] srcYUV_fifo_cap;
input   srcYUV_empty_n;
output   srcYUV_read;
input  [15:0] height_val_dout;
input  [2:0] height_val_num_data_valid;
input  [2:0] height_val_fifo_cap;
input   height_val_empty_n;
output   height_val_read;
input  [15:0] width_val_dout;
input  [2:0] width_val_num_data_valid;
input  [2:0] width_val_fifo_cap;
input   width_val_empty_n;
output   width_val_read;
input  [15:0] passthruStartX_val_dout;
input  [2:0] passthruStartX_val_num_data_valid;
input  [2:0] passthruStartX_val_fifo_cap;
input   passthruStartX_val_empty_n;
output   passthruStartX_val_read;
input  [15:0] passthruStartY_val_dout;
input  [2:0] passthruStartY_val_num_data_valid;
input  [2:0] passthruStartY_val_fifo_cap;
input   passthruStartY_val_empty_n;
output   passthruStartY_val_read;
input  [15:0] passthruEndX_val_dout;
input  [2:0] passthruEndX_val_num_data_valid;
input  [2:0] passthruEndX_val_fifo_cap;
input   passthruEndX_val_empty_n;
output   passthruEndX_val_read;
input  [15:0] passthruEndY_val_dout;
input  [2:0] passthruEndY_val_num_data_valid;
input  [2:0] passthruEndY_val_fifo_cap;
input   passthruEndY_val_empty_n;
output   passthruEndY_val_read;
input  [7:0] enableInput_val_dout;
input  [2:0] enableInput_val_num_data_valid;
input  [2:0] enableInput_val_fifo_cap;
input   enableInput_val_empty_n;
output   enableInput_val_read;
input  [7:0] patternId_val_dout;
input  [2:0] patternId_val_num_data_valid;
input  [2:0] patternId_val_fifo_cap;
input   patternId_val_empty_n;
output   patternId_val_read;
input  [15:0] ZplateHorContStart_val_dout;
input  [2:0] ZplateHorContStart_val_num_data_valid;
input  [2:0] ZplateHorContStart_val_fifo_cap;
input   ZplateHorContStart_val_empty_n;
output   ZplateHorContStart_val_read;
input  [15:0] ZplateHorContDelta_val_dout;
input  [2:0] ZplateHorContDelta_val_num_data_valid;
input  [2:0] ZplateHorContDelta_val_fifo_cap;
input   ZplateHorContDelta_val_empty_n;
output   ZplateHorContDelta_val_read;
input  [15:0] ZplateVerContStart_val_dout;
input  [2:0] ZplateVerContStart_val_num_data_valid;
input  [2:0] ZplateVerContStart_val_fifo_cap;
input   ZplateVerContStart_val_empty_n;
output   ZplateVerContStart_val_read;
input  [15:0] ZplateVerContDelta_val_dout;
input  [2:0] ZplateVerContDelta_val_num_data_valid;
input  [2:0] ZplateVerContDelta_val_fifo_cap;
input   ZplateVerContDelta_val_empty_n;
output   ZplateVerContDelta_val_read;
input  [7:0] dpDynamicRange_val_dout;
input  [2:0] dpDynamicRange_val_num_data_valid;
input  [2:0] dpDynamicRange_val_fifo_cap;
input   dpDynamicRange_val_empty_n;
output   dpDynamicRange_val_read;
input  [7:0] dpYUVCoef_val_dout;
input  [2:0] dpYUVCoef_val_num_data_valid;
input  [2:0] dpYUVCoef_val_fifo_cap;
input   dpYUVCoef_val_empty_n;
output   dpYUVCoef_val_read;
input  [7:0] motionSpeed_val_dout;
input  [2:0] motionSpeed_val_num_data_valid;
input  [2:0] motionSpeed_val_fifo_cap;
input   motionSpeed_val_empty_n;
output   motionSpeed_val_read;
input  [7:0] colorFormat_val_dout;
input  [2:0] colorFormat_val_num_data_valid;
input  [2:0] colorFormat_val_fifo_cap;
input   colorFormat_val_empty_n;
output   colorFormat_val_read;
output  [23:0] bckgndYUV_din;
input  [4:0] bckgndYUV_num_data_valid;
input  [4:0] bckgndYUV_fifo_cap;
input   bckgndYUV_full_n;
output   bckgndYUV_write;
output  [15:0] height_val5_c14_din;
input  [2:0] height_val5_c14_num_data_valid;
input  [2:0] height_val5_c14_fifo_cap;
input   height_val5_c14_full_n;
output   height_val5_c14_write;
output  [15:0] width_val10_c16_din;
input  [2:0] width_val10_c16_num_data_valid;
input  [2:0] width_val10_c16_fifo_cap;
input   width_val10_c16_full_n;
output   width_val10_c16_write;
output  [7:0] motionSpeed_val23_c_din;
input  [2:0] motionSpeed_val23_c_num_data_valid;
input  [2:0] motionSpeed_val23_c_fifo_cap;
input   motionSpeed_val23_c_full_n;
output   motionSpeed_val23_c_write;
output  [7:0] colorFormat_val27_c19_din;
input  [2:0] colorFormat_val27_c19_num_data_valid;
input  [2:0] colorFormat_val27_c19_fifo_cap;
input   colorFormat_val27_c19_full_n;
output   colorFormat_val27_c19_write;
input  [31:0] s;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg srcYUV_read;
reg height_val_read;
reg width_val_read;
reg passthruStartX_val_read;
reg passthruStartY_val_read;
reg passthruEndX_val_read;
reg passthruEndY_val_read;
reg enableInput_val_read;
reg patternId_val_read;
reg ZplateHorContStart_val_read;
reg ZplateHorContDelta_val_read;
reg ZplateVerContStart_val_read;
reg ZplateVerContDelta_val_read;
reg dpDynamicRange_val_read;
reg dpYUVCoef_val_read;
reg motionSpeed_val_read;
reg colorFormat_val_read;
reg bckgndYUV_write;
reg height_val5_c14_write;
reg width_val10_c16_write;
reg motionSpeed_val23_c_write;
reg colorFormat_val27_c19_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] rampStart;
reg   [15:0] rampVal_1;
reg   [7:0] rampVal;
reg   [7:0] hBarSel_4_0;
reg   [15:0] zonePlateVAddr;
reg   [2:0] vBarSel;
reg   [2:0] hBarSel_0;
reg   [15:0] hdata;
reg   [7:0] vBarSel_2;
reg   [2:0] hBarSel_3_0;
reg   [15:0] rampVal_2;
reg   [0:0] vBarSel_1;
reg   [2:0] hBarSel_5_0;
reg    height_val_blk_n;
reg    width_val_blk_n;
reg    passthruStartX_val_blk_n;
reg    passthruStartY_val_blk_n;
reg    passthruEndX_val_blk_n;
reg    passthruEndY_val_blk_n;
reg    enableInput_val_blk_n;
reg    patternId_val_blk_n;
reg    ZplateHorContStart_val_blk_n;
reg    ZplateHorContDelta_val_blk_n;
reg    ZplateVerContStart_val_blk_n;
reg    ZplateVerContDelta_val_blk_n;
reg    dpDynamicRange_val_blk_n;
reg    dpYUVCoef_val_blk_n;
reg    motionSpeed_val_blk_n;
reg    colorFormat_val_blk_n;
reg    height_val5_c14_blk_n;
reg    width_val10_c16_blk_n;
reg    motionSpeed_val23_c_blk_n;
reg    colorFormat_val27_c19_blk_n;
reg   [7:0] dpYUVCoef_val_read_reg_1270;
reg    ap_block_state1;
reg   [7:0] dpDynamicRange_val_read_reg_1275;
reg   [15:0] ZplateVerContDelta_val_read_reg_1280;
reg   [15:0] ZplateVerContStart_val_read_reg_1285;
reg   [15:0] ZplateHorContDelta_val_read_reg_1290;
reg   [15:0] ZplateHorContStart_val_read_reg_1295;
reg   [7:0] colorFormatLocal_reg_1300;
reg   [7:0] motionSpeed_val_read_reg_1305;
reg   [7:0] patternId_val_read_reg_1310;
reg   [15:0] passthruEndY_val_read_reg_1315;
reg   [15:0] passthruEndX_val_read_reg_1320;
reg   [15:0] passthruStartY_val_read_reg_1325;
reg   [15:0] passthruStartX_val_read_reg_1330;
reg   [15:0] loopWidth_reg_1335;
reg   [15:0] loopHeight_reg_1341;
wire   [0:0] cmp8_fu_714_p2;
reg   [0:0] cmp8_reg_1347;
wire   [0:0] cmp2_i267_fu_720_p2;
reg   [0:0] cmp2_i267_reg_1352;
wire   [7:0] outpix_fu_726_p3;
reg   [7:0] outpix_reg_1357;
wire   [0:0] outpix_1_fu_734_p2;
reg   [0:0] outpix_1_reg_1362;
wire   [7:0] outpix_2_fu_740_p3;
reg   [7:0] outpix_2_reg_1367;
wire   [4:0] select_ln552_fu_748_p3;
reg   [4:0] select_ln552_reg_1372;
wire   [2:0] select_ln552_1_cast_cast_fu_756_p3;
reg   [2:0] select_ln552_1_cast_cast_reg_1377;
wire   [7:0] outpix_3_fu_764_p3;
reg   [7:0] outpix_3_reg_1382;
wire   [7:0] pix_fu_772_p3;
reg   [7:0] pix_reg_1387;
wire   [7:0] pix_16_fu_780_p3;
reg   [7:0] pix_16_reg_1392;
reg   [10:0] barWidth_reg_1397;
wire   [9:0] barWidthMinSamples_fu_824_p2;
reg   [9:0] barWidthMinSamples_reg_1403;
wire   [0:0] icmp_fu_850_p2;
reg   [0:0] icmp_reg_1408;
wire   [10:0] sub_i_i_i_fu_870_p2;
reg   [10:0] sub_i_i_i_reg_1413;
reg   [7:0] rampStart_load_reg_1418;
reg   [15:0] y_3_reg_1424;
wire    ap_CS_fsm_state2;
reg   [7:0] outpix_6_load_reg_1436;
reg   [7:0] outpix_7_load_reg_1441;
reg   [7:0] outpix_8_load_reg_1446;
wire   [0:0] ult_fu_1040_p2;
reg   [0:0] ult_reg_1451;
wire   [7:0] trunc_ln563_fu_1087_p1;
reg   [7:0] trunc_ln563_reg_1456;
wire    ap_CS_fsm_state3;
wire   [0:0] rev_fu_1091_p2;
reg   [0:0] rev_reg_1461;
wire   [0:0] cmp12_i_fu_1097_p2;
reg   [0:0] cmp12_i_reg_1466;
reg   [1:0] Sel_reg_1471;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_start;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_done;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_idle;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_ready;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_srcYUV_read;
wire   [23:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_bckgndYUV_din;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_bckgndYUV_write;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_3_flag_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_3_flag_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_3_new_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_3_new_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_3_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_3_loc_1_out_o_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_4_0_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_4_0_loc_1_out_o_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_zonePlateVAddr_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_zonePlateVAddr_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_0_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_0_loc_1_out_o_ap_vld;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hdata_flag_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hdata_flag_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hdata_new_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hdata_new_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hdata_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hdata_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_2_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_2_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_3_0_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_3_0_loc_1_out_o_ap_vld;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_2_flag_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_2_flag_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_2_new_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_2_new_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_2_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_2_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_3_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_3_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_5_0_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_5_0_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_outpix_11_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_outpix_11_out_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_outpix_10_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_outpix_10_out_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_outpix_9_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_outpix_9_out_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_p_0_0_0248_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_p_0_0_0248_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_p_0_0_09246_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_p_0_0_09246_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_p_0_0_010244_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_p_0_0_010244_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_4_0;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_4_0_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_zonePlateVAddr;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_zonePlateVAddr_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_0;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_0_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_3_0;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_3_0_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_2;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_2_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_5_0;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_5_0_ap_vld;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_1;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_1_ap_vld;
wire   [0:0] ap_phi_mux_rampVal_3_flag_0_phi_fu_496_p4;
reg   [0:0] rampVal_3_flag_0_reg_492;
wire    ap_CS_fsm_state5;
wire   [0:0] ap_phi_mux_hdata_flag_0_phi_fu_508_p4;
reg   [0:0] hdata_flag_0_reg_504;
wire   [0:0] ap_phi_mux_rampVal_2_flag_0_phi_fu_520_p4;
reg   [0:0] rampVal_2_flag_0_reg_516;
reg    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_start_reg;
wire    ap_CS_fsm_state4;
reg   [15:0] rampVal_3_new_0_fu_348;
reg   [15:0] rampVal_3_loc_0_fu_344;
reg   [15:0] rampVal_loc_0_fu_340;
reg   [7:0] hBarSel_4_0_loc_0_fu_336;
reg   [15:0] zonePlateVAddr_loc_0_fu_332;
reg   [7:0] vBarSel_loc_0_fu_328;
reg   [7:0] hBarSel_0_loc_0_fu_324;
reg   [15:0] hdata_new_0_fu_320;
reg   [15:0] hdata_loc_0_fu_316;
reg   [7:0] vBarSel_2_loc_0_fu_312;
reg   [7:0] hBarSel_3_0_loc_0_fu_308;
reg   [15:0] rampVal_2_new_0_fu_304;
reg   [15:0] rampVal_2_loc_0_fu_300;
reg   [7:0] vBarSel_3_loc_0_fu_296;
reg   [7:0] hBarSel_5_0_loc_0_fu_292;
reg   [7:0] outpix_8_fu_288;
reg   [7:0] outpix_7_fu_284;
reg   [7:0] outpix_6_fu_280;
reg   [7:0] p_0_0_0249_lcssa258_fu_272;
reg   [7:0] p_0_0_09247_lcssa255_fu_268;
reg   [7:0] p_0_0_010245_lcssa252_fu_264;
wire   [7:0] add_ln750_fu_1050_p2;
wire   [0:0] icmp_ln563_fu_1020_p2;
reg   [15:0] y_fu_276;
wire   [15:0] add_ln563_fu_1025_p2;
wire   [7:0] zext_ln563_fu_948_p1;
wire   [7:0] zext_ln1775_fu_940_p1;
wire   [7:0] zext_ln1664_fu_928_p1;
wire   [7:0] zext_ln1545_fu_912_p1;
wire   [7:0] zext_ln1412_fu_904_p1;
wire   [15:0] zext_ln1257_fu_888_p1;
wire   [13:0] empty_fu_788_p1;
wire   [13:0] add_i_fu_792_p2;
wire   [13:0] add2_i_fu_808_p2;
wire   [9:0] p_cast_fu_814_p4;
wire   [13:0] empty_118_fu_830_p1;
wire   [6:0] tmp_fu_840_p4;
wire   [13:0] add5_i_fu_834_p2;
wire   [9:0] tmp_1_fu_856_p4;
wire   [10:0] barHeight_cast_fu_866_p1;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 rampStart = 8'd0;
#0 rampVal_1 = 16'd0;
#0 rampVal = 8'd0;
#0 hBarSel_4_0 = 8'd0;
#0 zonePlateVAddr = 16'd0;
#0 vBarSel = 3'd0;
#0 hBarSel_0 = 3'd0;
#0 hdata = 16'd0;
#0 vBarSel_2 = 8'd0;
#0 hBarSel_3_0 = 3'd0;
#0 rampVal_2 = 16'd0;
#0 vBarSel_1 = 1'd0;
#0 hBarSel_5_0 = 3'd0;
#0 grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_start_reg = 1'b0;
#0 rampVal_3_loc_0_fu_344 = 16'd0;
#0 rampVal_loc_0_fu_340 = 16'd0;
#0 hBarSel_4_0_loc_0_fu_336 = 8'd0;
#0 zonePlateVAddr_loc_0_fu_332 = 16'd0;
#0 vBarSel_loc_0_fu_328 = 8'd0;
#0 hBarSel_0_loc_0_fu_324 = 8'd0;
#0 hdata_loc_0_fu_316 = 16'd0;
#0 vBarSel_2_loc_0_fu_312 = 8'd0;
#0 hBarSel_3_0_loc_0_fu_308 = 8'd0;
#0 rampVal_2_loc_0_fu_300 = 16'd0;
#0 vBarSel_3_loc_0_fu_296 = 8'd0;
#0 hBarSel_5_0_loc_0_fu_292 = 8'd0;
#0 y_fu_276 = 16'd0;
end

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_start),
    .ap_done(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_done),
    .ap_idle(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_idle),
    .ap_ready(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_ready),
    .srcYUV_dout(srcYUV_dout),
    .srcYUV_num_data_valid(5'd0),
    .srcYUV_fifo_cap(5'd0),
    .srcYUV_empty_n(srcYUV_empty_n),
    .srcYUV_read(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_srcYUV_read),
    .bckgndYUV_din(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_bckgndYUV_din),
    .bckgndYUV_num_data_valid(5'd0),
    .bckgndYUV_fifo_cap(5'd0),
    .bckgndYUV_full_n(bckgndYUV_full_n),
    .bckgndYUV_write(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_bckgndYUV_write),
    .rampVal_3_flag_0(rampVal_3_flag_0_reg_492),
    .hdata_flag_0(hdata_flag_0_reg_504),
    .rampVal_2_flag_0(rampVal_2_flag_0_reg_516),
    .outpix_8(outpix_8_load_reg_1446),
    .outpix_7(outpix_7_load_reg_1441),
    .outpix_6(outpix_6_load_reg_1436),
    .loopWidth(loopWidth_reg_1335),
    .pix_19(pix_16_reg_1392),
    .pix_18(pix_reg_1387),
    .outpix_3(outpix_3_reg_1382),
    .select_ln552(select_ln552_reg_1372),
    .sext_ln552(outpix_1_reg_1362),
    .select_ln552_1_cast_cast(select_ln552_1_cast_cast_reg_1377),
    .outpix_2(outpix_2_reg_1367),
    .outpix(outpix_reg_1357),
    .rampStart_1(rampStart_load_reg_1418),
    .cmp8(cmp8_reg_1347),
    .patternId_val_load(patternId_val_read_reg_1310),
    .Zplate_Hor_Control_Start(ZplateHorContStart_val_read_reg_1295),
    .cmp2_i267(cmp2_i267_reg_1352),
    .zext_ln1084(rampStart_load_reg_1418),
    .y(y_3_reg_1424),
    .colorFormatLocal(colorFormatLocal_reg_1300),
    .barWidth_cast(barWidth_reg_1397),
    .barWidth(barWidth_reg_1397),
    .Zplate_Hor_Control_Delta(ZplateHorContDelta_val_read_reg_1290),
    .Zplate_Ver_Control_Start(ZplateVerContStart_val_read_reg_1285),
    .cmp12_i(cmp12_i_reg_1466),
    .Zplate_Ver_Control_Delta(ZplateVerContDelta_val_read_reg_1280),
    .sub_i_i_i(sub_i_i_i_reg_1413),
    .barWidthMinSamples(barWidthMinSamples_reg_1403),
    .width_val_cast30(loopWidth_reg_1335),
    .height_val_cast24(loopHeight_reg_1341),
    .zext_ln565(y_3_reg_1424),
    .empty(trunc_ln563_reg_1456),
    .icmp(icmp_reg_1408),
    .Sel(Sel_reg_1471),
    .dpDynamicRange(dpDynamicRange_val_read_reg_1275),
    .dpYUVCoef(dpYUVCoef_val_read_reg_1270),
    .passthruEndX_val_load(passthruEndX_val_read_reg_1320),
    .passthruStartX_val_load(passthruStartX_val_read_reg_1330),
    .passthruStartY_val_load(passthruStartY_val_read_reg_1325),
    .rev(rev_reg_1461),
    .rampVal_3_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_3_flag_1_out),
    .rampVal_3_flag_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_3_flag_1_out_ap_vld),
    .rampVal_3_new_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_3_new_1_out),
    .rampVal_3_new_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_3_new_1_out_ap_vld),
    .rampVal_3_loc_1_out_i(rampVal_3_loc_0_fu_344),
    .rampVal_3_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_3_loc_1_out_o),
    .rampVal_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_3_loc_1_out_o_ap_vld),
    .rampVal_loc_1_out_i(rampVal_loc_0_fu_340),
    .rampVal_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_loc_1_out_o),
    .rampVal_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_loc_1_out_o_ap_vld),
    .hBarSel_4_0_loc_1_out_i(hBarSel_4_0_loc_0_fu_336),
    .hBarSel_4_0_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_4_0_loc_1_out_o),
    .hBarSel_4_0_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_4_0_loc_1_out_o_ap_vld),
    .zonePlateVAddr_loc_1_out_i(zonePlateVAddr_loc_0_fu_332),
    .zonePlateVAddr_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_zonePlateVAddr_loc_1_out_o),
    .zonePlateVAddr_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_zonePlateVAddr_loc_1_out_o_ap_vld),
    .vBarSel_loc_1_out_i(vBarSel_loc_0_fu_328),
    .vBarSel_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_loc_1_out_o),
    .vBarSel_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_loc_1_out_o_ap_vld),
    .hBarSel_0_loc_1_out_i(hBarSel_0_loc_0_fu_324),
    .hBarSel_0_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_0_loc_1_out_o),
    .hBarSel_0_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_0_loc_1_out_o_ap_vld),
    .hdata_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hdata_flag_1_out),
    .hdata_flag_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hdata_flag_1_out_ap_vld),
    .hdata_new_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hdata_new_1_out),
    .hdata_new_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hdata_new_1_out_ap_vld),
    .hdata_loc_1_out_i(hdata_loc_0_fu_316),
    .hdata_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hdata_loc_1_out_o),
    .hdata_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hdata_loc_1_out_o_ap_vld),
    .vBarSel_2_loc_1_out_i(vBarSel_2_loc_0_fu_312),
    .vBarSel_2_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_2_loc_1_out_o),
    .vBarSel_2_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_2_loc_1_out_o_ap_vld),
    .hBarSel_3_0_loc_1_out_i(hBarSel_3_0_loc_0_fu_308),
    .hBarSel_3_0_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_3_0_loc_1_out_o),
    .hBarSel_3_0_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_3_0_loc_1_out_o_ap_vld),
    .rampVal_2_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_2_flag_1_out),
    .rampVal_2_flag_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_2_flag_1_out_ap_vld),
    .rampVal_2_new_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_2_new_1_out),
    .rampVal_2_new_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_2_new_1_out_ap_vld),
    .rampVal_2_loc_1_out_i(rampVal_2_loc_0_fu_300),
    .rampVal_2_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_2_loc_1_out_o),
    .rampVal_2_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_2_loc_1_out_o_ap_vld),
    .vBarSel_3_loc_1_out_i(vBarSel_3_loc_0_fu_296),
    .vBarSel_3_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_3_loc_1_out_o),
    .vBarSel_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_3_loc_1_out_o_ap_vld),
    .hBarSel_5_0_loc_1_out_i(hBarSel_5_0_loc_0_fu_292),
    .hBarSel_5_0_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_5_0_loc_1_out_o),
    .hBarSel_5_0_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_5_0_loc_1_out_o_ap_vld),
    .outpix_11_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_outpix_11_out),
    .outpix_11_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_outpix_11_out_ap_vld),
    .outpix_10_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_outpix_10_out),
    .outpix_10_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_outpix_10_out_ap_vld),
    .outpix_9_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_outpix_9_out),
    .outpix_9_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_outpix_9_out_ap_vld),
    .p_0_0_0248_out_i(p_0_0_0249_lcssa258_fu_272),
    .p_0_0_0248_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_p_0_0_0248_out_o),
    .p_0_0_0248_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_p_0_0_0248_out_o_ap_vld),
    .p_0_0_09246_out_i(p_0_0_09247_lcssa255_fu_268),
    .p_0_0_09246_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_p_0_0_09246_out_o),
    .p_0_0_09246_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_p_0_0_09246_out_o_ap_vld),
    .p_0_0_010244_out_i(p_0_0_010245_lcssa252_fu_264),
    .p_0_0_010244_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_p_0_0_010244_out_o),
    .p_0_0_010244_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_p_0_0_010244_out_o_ap_vld),
    .rampVal(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal),
    .rampVal_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_ap_vld),
    .hBarSel_4_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_4_0),
    .hBarSel_4_0_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_4_0_ap_vld),
    .s(s),
    .zonePlateVAddr(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_zonePlateVAddr),
    .zonePlateVAddr_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_zonePlateVAddr_ap_vld),
    .hBarSel_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_0),
    .hBarSel_0_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_0_ap_vld),
    .vBarSel(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel),
    .vBarSel_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_ap_vld),
    .hBarSel_3_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_3_0),
    .hBarSel_3_0_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_3_0_ap_vld),
    .vBarSel_2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_2),
    .vBarSel_2_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_2_ap_vld),
    .hBarSel_5_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_5_0),
    .hBarSel_5_0_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_5_0_ap_vld),
    .vBarSel_1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_1),
    .vBarSel_1_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_1_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln563_fu_1020_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_start_reg <= 1'b1;
        end else if ((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_ready == 1'b1)) begin
            grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        hBarSel_0_loc_0_fu_324 <= zext_ln1545_fu_912_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_0_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_0_loc_0_fu_324 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_0_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        hBarSel_3_0_loc_0_fu_308 <= zext_ln1664_fu_928_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_3_0_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_3_0_loc_0_fu_308 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_3_0_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        hBarSel_4_0_loc_0_fu_336 <= hBarSel_4_0;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_4_0_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_4_0_loc_0_fu_336 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_4_0_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        hBarSel_5_0_loc_0_fu_292 <= zext_ln563_fu_948_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_5_0_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_5_0_loc_0_fu_292 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_5_0_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        hdata_flag_0_reg_504 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hdata_flag_1_out;
    end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        hdata_flag_0_reg_504 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        hdata_loc_0_fu_316 <= hdata;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hdata_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hdata_loc_0_fu_316 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hdata_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        rampVal_2_flag_0_reg_516 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_2_flag_1_out;
    end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_2_flag_0_reg_516 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_2_loc_0_fu_300 <= rampVal_2;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_2_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_2_loc_0_fu_300 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_2_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        rampVal_3_flag_0_reg_492 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_3_flag_1_out;
    end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_3_flag_0_reg_492 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_3_loc_0_fu_344 <= rampVal_1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_3_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_3_loc_0_fu_344 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_3_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_loc_0_fu_340 <= zext_ln1257_fu_888_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_loc_0_fu_340 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        vBarSel_2_loc_0_fu_312 <= vBarSel_2;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_2_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_2_loc_0_fu_312 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_2_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        vBarSel_3_loc_0_fu_296 <= zext_ln1775_fu_940_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_3_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_3_loc_0_fu_296 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_3_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        vBarSel_loc_0_fu_328 <= zext_ln1412_fu_904_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_loc_0_fu_328 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        y_fu_276 <= 16'd0;
    end else if (((icmp_ln563_fu_1020_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        y_fu_276 <= add_ln563_fu_1025_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        zonePlateVAddr_loc_0_fu_332 <= zonePlateVAddr;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_zonePlateVAddr_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        zonePlateVAddr_loc_0_fu_332 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_zonePlateVAddr_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        Sel_reg_1471 <= {{y_3_reg_1424[7:6]}};
        cmp12_i_reg_1466 <= cmp12_i_fu_1097_p2;
        rev_reg_1461 <= rev_fu_1091_p2;
        trunc_ln563_reg_1456 <= trunc_ln563_fu_1087_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        ZplateHorContDelta_val_read_reg_1290 <= ZplateHorContDelta_val_dout;
        ZplateHorContStart_val_read_reg_1295 <= ZplateHorContStart_val_dout;
        ZplateVerContDelta_val_read_reg_1280 <= ZplateVerContDelta_val_dout;
        ZplateVerContStart_val_read_reg_1285 <= ZplateVerContStart_val_dout;
        barWidthMinSamples_reg_1403 <= barWidthMinSamples_fu_824_p2;
        barWidth_reg_1397 <= {{add_i_fu_792_p2[13:3]}};
        cmp2_i267_reg_1352 <= cmp2_i267_fu_720_p2;
        cmp8_reg_1347 <= cmp8_fu_714_p2;
        colorFormatLocal_reg_1300 <= colorFormat_val_dout;
        dpDynamicRange_val_read_reg_1275 <= dpDynamicRange_val_dout;
        dpYUVCoef_val_read_reg_1270 <= dpYUVCoef_val_dout;
        icmp_reg_1408 <= icmp_fu_850_p2;
        loopHeight_reg_1341 <= height_val_dout;
        loopWidth_reg_1335 <= width_val_dout;
        motionSpeed_val_read_reg_1305 <= motionSpeed_val_dout;
        outpix_1_reg_1362 <= outpix_1_fu_734_p2;
        outpix_2_reg_1367[0] <= outpix_2_fu_740_p3[0];
outpix_2_reg_1367[2] <= outpix_2_fu_740_p3[2];
outpix_2_reg_1367[4] <= outpix_2_fu_740_p3[4];
outpix_2_reg_1367[7] <= outpix_2_fu_740_p3[7];
        outpix_3_reg_1382[2] <= outpix_3_fu_764_p3[2];
outpix_3_reg_1382[4] <= outpix_3_fu_764_p3[4];
outpix_3_reg_1382[7] <= outpix_3_fu_764_p3[7];
        outpix_reg_1357[1 : 0] <= outpix_fu_726_p3[1 : 0];
outpix_reg_1357[5 : 4] <= outpix_fu_726_p3[5 : 4];
outpix_reg_1357[7] <= outpix_fu_726_p3[7];
        passthruEndX_val_read_reg_1320 <= passthruEndX_val_dout;
        passthruEndY_val_read_reg_1315 <= passthruEndY_val_dout;
        passthruStartX_val_read_reg_1330 <= passthruStartX_val_dout;
        passthruStartY_val_read_reg_1325 <= passthruStartY_val_dout;
        patternId_val_read_reg_1310 <= patternId_val_dout;
        pix_16_reg_1392[6 : 0] <= pix_16_fu_780_p3[6 : 0];
        pix_reg_1387[7] <= pix_fu_772_p3[7];
        rampStart_load_reg_1418 <= rampStart;
        select_ln552_1_cast_cast_reg_1377[0] <= select_ln552_1_cast_cast_fu_756_p3[0];
select_ln552_1_cast_cast_reg_1377[2] <= select_ln552_1_cast_cast_fu_756_p3[2];
        select_ln552_reg_1372[0] <= select_ln552_fu_748_p3[0];
select_ln552_reg_1372[2] <= select_ln552_fu_748_p3[2];
select_ln552_reg_1372[4] <= select_ln552_fu_748_p3[4];
        sub_i_i_i_reg_1413 <= sub_i_i_i_fu_870_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_0 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_3_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_3_0 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_4_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_4_0 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_5_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_5_0 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hBarSel_5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln563_fu_1020_p2 == 1'd1) & (ap_phi_mux_hdata_flag_0_phi_fu_508_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        hdata <= hdata_new_0_fu_320;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hdata_new_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hdata_new_0_fu_320 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_hdata_new_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_outpix_9_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        outpix_6_fu_280 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_outpix_9_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        outpix_6_load_reg_1436 <= outpix_6_fu_280;
        outpix_7_load_reg_1441 <= outpix_7_fu_284;
        outpix_8_load_reg_1446 <= outpix_8_fu_288;
        ult_reg_1451 <= ult_fu_1040_p2;
        y_3_reg_1424 <= y_fu_276;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_outpix_10_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        outpix_7_fu_284 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_outpix_10_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_outpix_11_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        outpix_8_fu_288 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_outpix_11_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_p_0_0_010244_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_0_010245_lcssa252_fu_264 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_p_0_0_010244_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_p_0_0_0248_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_0_0249_lcssa258_fu_272 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_p_0_0_0248_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_p_0_0_09246_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_0_09247_lcssa255_fu_268 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_p_0_0_09246_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln563_fu_1020_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        rampStart <= add_ln750_fu_1050_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln563_fu_1020_p2 == 1'd1) & (ap_phi_mux_rampVal_3_flag_0_phi_fu_496_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        rampVal_1 <= rampVal_3_new_0_fu_348;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln563_fu_1020_p2 == 1'd1) & (ap_phi_mux_rampVal_2_flag_0_phi_fu_520_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        rampVal_2 <= rampVal_2_new_0_fu_304;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_2_new_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_2_new_0_fu_304 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_2_new_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_3_new_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_3_new_0_fu_348 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_rampVal_3_new_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_1 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_2 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_vBarSel_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_zonePlateVAddr_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        zonePlateVAddr <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_zonePlateVAddr;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ZplateHorContDelta_val_blk_n = ZplateHorContDelta_val_empty_n;
    end else begin
        ZplateHorContDelta_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        ZplateHorContDelta_val_read = 1'b1;
    end else begin
        ZplateHorContDelta_val_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ZplateHorContStart_val_blk_n = ZplateHorContStart_val_empty_n;
    end else begin
        ZplateHorContStart_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        ZplateHorContStart_val_read = 1'b1;
    end else begin
        ZplateHorContStart_val_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ZplateVerContDelta_val_blk_n = ZplateVerContDelta_val_empty_n;
    end else begin
        ZplateVerContDelta_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        ZplateVerContDelta_val_read = 1'b1;
    end else begin
        ZplateVerContDelta_val_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ZplateVerContStart_val_blk_n = ZplateVerContStart_val_empty_n;
    end else begin
        ZplateVerContStart_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        ZplateVerContStart_val_read = 1'b1;
    end else begin
        ZplateVerContStart_val_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln563_fu_1020_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln563_fu_1020_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        bckgndYUV_write = grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_bckgndYUV_write;
    end else begin
        bckgndYUV_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        colorFormat_val27_c19_blk_n = colorFormat_val27_c19_full_n;
    end else begin
        colorFormat_val27_c19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        colorFormat_val27_c19_write = 1'b1;
    end else begin
        colorFormat_val27_c19_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        colorFormat_val_blk_n = colorFormat_val_empty_n;
    end else begin
        colorFormat_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        colorFormat_val_read = 1'b1;
    end else begin
        colorFormat_val_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        dpDynamicRange_val_blk_n = dpDynamicRange_val_empty_n;
    end else begin
        dpDynamicRange_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        dpDynamicRange_val_read = 1'b1;
    end else begin
        dpDynamicRange_val_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        dpYUVCoef_val_blk_n = dpYUVCoef_val_empty_n;
    end else begin
        dpYUVCoef_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        dpYUVCoef_val_read = 1'b1;
    end else begin
        dpYUVCoef_val_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        enableInput_val_blk_n = enableInput_val_empty_n;
    end else begin
        enableInput_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        enableInput_val_read = 1'b1;
    end else begin
        enableInput_val_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        height_val5_c14_blk_n = height_val5_c14_full_n;
    end else begin
        height_val5_c14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        height_val5_c14_write = 1'b1;
    end else begin
        height_val5_c14_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        height_val_blk_n = height_val_empty_n;
    end else begin
        height_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        height_val_read = 1'b1;
    end else begin
        height_val_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        motionSpeed_val23_c_blk_n = motionSpeed_val23_c_full_n;
    end else begin
        motionSpeed_val23_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        motionSpeed_val23_c_write = 1'b1;
    end else begin
        motionSpeed_val23_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        motionSpeed_val_blk_n = motionSpeed_val_empty_n;
    end else begin
        motionSpeed_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        motionSpeed_val_read = 1'b1;
    end else begin
        motionSpeed_val_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        passthruEndX_val_blk_n = passthruEndX_val_empty_n;
    end else begin
        passthruEndX_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        passthruEndX_val_read = 1'b1;
    end else begin
        passthruEndX_val_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        passthruEndY_val_blk_n = passthruEndY_val_empty_n;
    end else begin
        passthruEndY_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        passthruEndY_val_read = 1'b1;
    end else begin
        passthruEndY_val_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        passthruStartX_val_blk_n = passthruStartX_val_empty_n;
    end else begin
        passthruStartX_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        passthruStartX_val_read = 1'b1;
    end else begin
        passthruStartX_val_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        passthruStartY_val_blk_n = passthruStartY_val_empty_n;
    end else begin
        passthruStartY_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        passthruStartY_val_read = 1'b1;
    end else begin
        passthruStartY_val_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        patternId_val_blk_n = patternId_val_empty_n;
    end else begin
        patternId_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        patternId_val_read = 1'b1;
    end else begin
        patternId_val_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcYUV_read = grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_srcYUV_read;
    end else begin
        srcYUV_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        width_val10_c16_blk_n = width_val10_c16_full_n;
    end else begin
        width_val10_c16_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        width_val10_c16_write = 1'b1;
    end else begin
        width_val10_c16_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        width_val_blk_n = width_val_empty_n;
    end else begin
        width_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        width_val_read = 1'b1;
    end else begin
        width_val_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln563_fu_1020_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add2_i_fu_808_p2 = (empty_fu_788_p1 + 14'd15);

assign add5_i_fu_834_p2 = (empty_118_fu_830_p1 + 14'd15);

assign add_i_fu_792_p2 = (empty_fu_788_p1 + 14'd7);

assign add_ln563_fu_1025_p2 = (y_fu_276 + 16'd1);

assign add_ln750_fu_1050_p2 = (rampStart + motionSpeed_val_read_reg_1305);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((patternId_val_empty_n == 1'b0) | (enableInput_val_empty_n == 1'b0) | (passthruEndY_val_empty_n == 1'b0) | (passthruEndX_val_empty_n == 1'b0) | (passthruStartY_val_empty_n == 1'b0) | (passthruStartX_val_empty_n == 1'b0) | (width_val_empty_n == 1'b0) | (height_val_empty_n == 1'b0) | (1'b0 == ZplateVerContStart_val_empty_n) | (1'b0 == ZplateHorContDelta_val_empty_n) | (1'b0 == ZplateHorContStart_val_empty_n) | (1'b0 == ZplateVerContDelta_val_empty_n) | (colorFormat_val27_c19_full_n == 1'b0) | (motionSpeed_val23_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (width_val10_c16_full_n == 1'b0) | (height_val5_c14_full_n == 1'b0) | (colorFormat_val_empty_n == 1'b0) | (motionSpeed_val_empty_n == 1'b0) | (dpYUVCoef_val_empty_n == 1'b0) | (ap_start == 1'b0) | (dpDynamicRange_val_empty_n == 1'b0));
end

assign ap_phi_mux_hdata_flag_0_phi_fu_508_p4 = hdata_flag_0_reg_504;

assign ap_phi_mux_rampVal_2_flag_0_phi_fu_520_p4 = rampVal_2_flag_0_reg_516;

assign ap_phi_mux_rampVal_3_flag_0_phi_fu_496_p4 = rampVal_3_flag_0_reg_492;

assign barHeight_cast_fu_866_p1 = tmp_1_fu_856_p4;

assign barWidthMinSamples_fu_824_p2 = ($signed(p_cast_fu_814_p4) + $signed(10'd1023));

assign bckgndYUV_din = grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_bckgndYUV_din;

assign cmp12_i_fu_1097_p2 = ((y_3_reg_1424 != 16'd0) ? 1'b1 : 1'b0);

assign cmp2_i267_fu_720_p2 = ((colorFormat_val_dout == 8'd0) ? 1'b1 : 1'b0);

assign cmp8_fu_714_p2 = ((enableInput_val_dout != 8'd0) ? 1'b1 : 1'b0);

assign colorFormat_val27_c19_din = colorFormat_val_dout;

assign empty_118_fu_830_p1 = height_val_dout[13:0];

assign empty_fu_788_p1 = width_val_dout[13:0];

assign grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_start = grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528_ap_start_reg;

assign height_val5_c14_din = height_val_dout;

assign icmp_fu_850_p2 = ((tmp_fu_840_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln563_fu_1020_p2 = ((y_fu_276 == loopHeight_reg_1341) ? 1'b1 : 1'b0);

assign motionSpeed_val23_c_din = motionSpeed_val_dout;

assign outpix_1_fu_734_p2 = (cmp2_i267_fu_720_p2 ^ 1'd1);

assign outpix_2_fu_740_p3 = ((cmp2_i267_fu_720_p2[0:0] == 1'b1) ? 8'd0 : 8'd149);

assign outpix_3_fu_764_p3 = ((cmp2_i267_fu_720_p2[0:0] == 1'b1) ? 8'd255 : 8'd107);

assign outpix_fu_726_p3 = ((cmp2_i267_fu_720_p2[0:0] == 1'b1) ? 8'd255 : 8'd76);

assign p_cast_fu_814_p4 = {{add2_i_fu_808_p2[13:4]}};

assign pix_16_fu_780_p3 = ((cmp2_i267_fu_720_p2[0:0] == 1'b1) ? 8'd255 : 8'd128);

assign pix_fu_772_p3 = ((cmp2_i267_fu_720_p2[0:0] == 1'b1) ? 8'd0 : 8'd128);

assign rev_fu_1091_p2 = (ult_reg_1451 ^ 1'd1);

assign select_ln552_1_cast_cast_fu_756_p3 = ((cmp2_i267_fu_720_p2[0:0] == 1'b1) ? 3'd0 : 3'd5);

assign select_ln552_fu_748_p3 = ((cmp2_i267_fu_720_p2[0:0] == 1'b1) ? 5'd0 : 5'd21);

assign sub_i_i_i_fu_870_p2 = ($signed(barHeight_cast_fu_866_p1) + $signed(11'd2047));

assign tmp_1_fu_856_p4 = {{add5_i_fu_834_p2[13:4]}};

assign tmp_fu_840_p4 = {{colorFormat_val_dout[7:1]}};

assign trunc_ln563_fu_1087_p1 = y_3_reg_1424[7:0];

assign ult_fu_1040_p2 = ((y_fu_276 < passthruEndY_val_read_reg_1315) ? 1'b1 : 1'b0);

assign width_val10_c16_din = width_val_dout;

assign zext_ln1257_fu_888_p1 = rampVal;

assign zext_ln1412_fu_904_p1 = vBarSel;

assign zext_ln1545_fu_912_p1 = hBarSel_0;

assign zext_ln1664_fu_928_p1 = hBarSel_3_0;

assign zext_ln1775_fu_940_p1 = vBarSel_1;

assign zext_ln563_fu_948_p1 = hBarSel_5_0;

always @ (posedge ap_clk) begin
    outpix_reg_1357[3:2] <= 2'b11;
    outpix_reg_1357[6] <= 1'b1;
    outpix_2_reg_1367[1] <= 1'b0;
    outpix_2_reg_1367[3:3] <= 1'b0;
    outpix_2_reg_1367[6:5] <= 2'b00;
    select_ln552_reg_1372[1] <= 1'b0;
    select_ln552_reg_1372[3] <= 1'b0;
    select_ln552_1_cast_cast_reg_1377[1] <= 1'b0;
    outpix_3_reg_1382[1:0] <= 2'b11;
    outpix_3_reg_1382[3:3] <= 1'b1;
    outpix_3_reg_1382[6:5] <= 2'b11;
    pix_reg_1387[6:0] <= 7'b0000000;
    pix_16_reg_1392[7] <= 1'b1;
end

endmodule //design_1_v_tpg_0_0_tpgBackground
