[{"name": "\u738b\u591a\u67cf", "email": "tpwang@ntut.edu.tw", "latestUpdate": "2018-06-11 17:24:02", "objective": "\u77ad\u89e3\u7d44\u5408\u908f\u8f2f\u8207\u5e8f\u5411\u908f\u8f2f\u96fb\u8def\u4e4b\u5206\u6790\uff0c\u8a2d\u8a08\u53ca\u7c21\u5316\u4e4b\u65b9\u6cd5\uff0c\u5167\u5bb9\u5305\u542b\uff1a\r\n\uff11.\u6578\u7cfb\uff1a\u6578\u4f4d\u7cfb\u7d71\u6240\u4f7f\u7528\u4e4b\u5404\u7a2e\u6578\u7cfb\u53ca\u5176\u8f49\u63db\u4e4b\u65b9\u6cd5\r\n\uff12.\u5e03\u6c0f\u4ee3\u6578\uff1a\u4e86\u89e3\u5e03\u6c0f\u4ee3\u6578\u7684\u57fa\u672c\u904b\u7b97\u6cd5\u548c\u5b9a\u5f8b\uff0c\u53ca\u8a8d\u8b58\u57fa\u672c\u908f\u8f2f   \u53ca\u908f\u8f2f\u9598\r\n\uff13.\u5e03\u6c0f\u4ee3\u6578\u4e4b\u7c21\u5316\uff1a\u4ecb\u7d39\u5404\u7a2e\u5e03\u6c0f\u4ee3\u6578\u4e4b\u7c21\u5316\u65b9\u6cd5\r\n\uff14.\u7d44\u5408\u908f\u8f2f\uff1a\u64da\u5e03\u6c0f\u4ee3\u6578\u53ca\u908f\u8f2f\u9598\uff0c\u8a08\u5206\u6790\u5404\u7a2e\u7d44\u5408\u908f\u8f2f\u96fb\u8def\r\n\uff15.\u53ef\u7a0b\u5f0f\u908f\u8f2f\u9663\u5217\uff1a\u4ecb\u7d39\uff30\uff2c\uff21\uff0c\uff30\uff21\uff2c\uff0c\uff26\uff30\uff27\uff21\u7b49\u4e4b\u8a2d\u8a08\u65b9\u6cd5\r\n\uff16.\u6b63\u53cd\u5668\uff1a\u4ecb\u7d39\u5404\u7a2e\u6b63\u53cd\u5668\u96fb\u8def\u53ca\u4e86\u89e3\u5176\u57fa\u7279\u6027\r\n\uff17.\u540c\u6b65\u8207\u975e\u540c\u6b65\u5e8f\u5411\u96fb\u8def\uff1a\u4ecb\u7d39\u5404\u7a2e\u540c\u6b65\u8207\u975e\u540c\u6b65\u5e8f\u5411\u96fb\u8def\u5206\u6790\u8207   \u8a2d\u8a08\u4e4b\u65b9\u6cd5\r\n\uff18.\u905e\u8ff4\u7db2\u8def\uff1a\u4ecb\u7d39\u905e\u8ff4\u7db2\u8def\u4e4b\u8a2d\u8a08\u65b9\u6cd5\r\n\uff19.\uff36\uff28\uff24\uff2c\uff1a\u4ecb\u7d39\u5982\u4f55\u4f7f\u7528\uff36\uff28\uff24\uff2c\u8a9e\u8a00\u8a2d\u8a08\u6578\u4f4d\u96fb\u8def", "schedule": "Ch1 Basic Principles of Digital Systems\r\nCh2 Logic Functions and Gates\r\nCh3 Boolean Algebra and Combinational Logic\r\nCh4 Introduction to PLDs and Quartus II\r\nCh5 Introduction to VHDL\r\nCh6 Combinational Logic Functions\r\nCh7 Digital Arithmetic and Arithmetic Circuits\r\nCh8 Introduction to Sequential Logic\r\nCh9 Counters and Shift Registers", "scorePolicy": "Homework and Quiz: 30%\r\nMidterm: 30%\r\nFinal Exam: 30%\r\nClass Participation: 10%", "materials": "\u81ea\u7de8\u8b1b\u7fa9\r\nDigital Design with CPLD Applications and VHDL, 2nd Edition.", "foreignLanguageTextbooks": true}]