{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646860104286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646860104286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 18:08:24 2022 " "Processing started: Wed Mar 09 18:08:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646860104286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860104286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off And -c And " "Command: quartus_map --read_settings_files=on --write_settings_files=off And -c And" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860104286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646860104615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646860104616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PAND-behavior " "Found design unit 1: PAND-behavior" {  } { { "PAND.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/PAND.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113208 ""} { "Info" "ISGN_ENTITY_NAME" "1 PAND " "Found entity 1: PAND" {  } { { "PAND.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/PAND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860113208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2x1-behavior " "Found design unit 1: mult2x1-behavior" {  } { { "mult2x1.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/mult2x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113209 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult2x1 " "Found entity 1: mult2x1" {  } { { "mult2x1.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/mult2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860113209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancReg-Behavior " "Found design unit 1: BancReg-Behavior" {  } { { "BancReg.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/BancReg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113210 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancReg " "Found entity 1: BancReg" {  } { { "BancReg.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/BancReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860113210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterPC-Behavior " "Found design unit 1: CounterPC-Behavior" {  } { { "CounterPC.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/CounterPC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113210 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterPC " "Found entity 1: CounterPC" {  } { { "CounterPC.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/CounterPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860113210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext2x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ext2x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ext2x8-behavior " "Found design unit 1: Ext2x8-behavior" {  } { { "Ext2x8.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/Ext2x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113211 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ext2x8 " "Found entity 1: Ext2x8" {  } { { "Ext2x8.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/Ext2x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860113211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext4x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ext4x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ext4x8-behavior " "Found design unit 1: Ext4x8-behavior" {  } { { "Ext4x8.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/Ext4x8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113212 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ext4x8 " "Found entity 1: Ext4x8" {  } { { "Ext4x8.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/Ext4x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860113212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MRam-behavior " "Found design unit 1: MRam-behavior" {  } { { "MRam.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/MRam.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113213 ""} { "Info" "ISGN_ENTITY_NAME" "1 MRam " "Found entity 1: MRam" {  } { { "MRam.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/MRam.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860113213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MRom-Behavior " "Found design unit 1: MRom-Behavior" {  } { { "MRom.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/MRom.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113214 ""} { "Info" "ISGN_ENTITY_NAME" "1 MRom " "Found entity 1: MRom" {  } { { "MRom.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/MRom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860113214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-Behavior " "Found design unit 1: ProgramCounter-Behavior" {  } { { "ProgramCounter.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ProgramCounter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113215 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ProgramCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860113215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unicontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unicontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniControle-Behavior " "Found design unit 1: UniControle-Behavior" {  } { { "UniControle.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/UniControle.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113215 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniControle " "Found entity 1: UniControle" {  } { { "UniControle.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/UniControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860113215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivInstru-Behavior " "Found design unit 1: DivInstru-Behavior" {  } { { "DivInstru.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/DivInstru.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113216 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivInstru " "Found entity 1: DivInstru" {  } { { "DivInstru.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/DivInstru.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860113216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempzero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempzero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TempZero-Behavior " "Found design unit 1: TempZero-Behavior" {  } { { "TempZero.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/TempZero.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113217 ""} { "Info" "ISGN_ENTITY_NAME" "1 TempZero " "Found entity 1: TempZero" {  } { { "TempZero.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/TempZero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860113217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavior " "Found design unit 1: ALU-Behavior" {  } { { "ALU.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113218 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860113218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-Behavior " "Found design unit 1: Main-Behavior" {  } { { "Main.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/Main.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113219 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/Main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646860113219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860113219 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646860113247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterPC CounterPC:port_map_somador_pc " "Elaborating entity \"CounterPC\" for hierarchy \"CounterPC:port_map_somador_pc\"" {  } { { "Main.vhd" "port_map_somador_pc" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/Main.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646860113248 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada CounterPC.vhd(18) " "VHDL Process Statement warning at CounterPC.vhd(18): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CounterPC.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/CounterPC.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646860113249 "|Main|CounterPC:port_map_somador_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:port_map_pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:port_map_pc\"" {  } { { "Main.vhd" "port_map_pc" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/Main.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646860113249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MRom MRom:port_map_memoria_rom " "Elaborating entity \"MRom\" for hierarchy \"MRom:port_map_memoria_rom\"" {  } { { "Main.vhd" "port_map_memoria_rom" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/Main.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646860113250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivInstru DivInstru:port_map_divisao_instrucao " "Elaborating entity \"DivInstru\" for hierarchy \"DivInstru:port_map_divisao_instrucao\"" {  } { { "Main.vhd" "port_map_divisao_instrucao" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/Main.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646860113251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UniControle UniControle:port_map_unidade_controle " "Elaborating entity \"UniControle\" for hierarchy \"UniControle:port_map_unidade_controle\"" {  } { { "Main.vhd" "port_map_unidade_controle" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/Main.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646860113252 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode UniControle.vhd(19) " "VHDL Process Statement warning at UniControle.vhd(19): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UniControle.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/UniControle.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646860113252 "|Main|UniControle:port_map_unidade_controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancReg BancReg:port_map_banco_registradores " "Elaborating entity \"BancReg\" for hierarchy \"BancReg:port_map_banco_registradores\"" {  } { { "Main.vhd" "port_map_banco_registradores" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/Main.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646860113253 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg BancReg.vhd(29) " "VHDL Process Statement warning at BancReg.vhd(29): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancReg.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/BancReg.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646860113253 "|Main|BancReg:port_map_banco_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ReadReg1 BancReg.vhd(29) " "VHDL Process Statement warning at BancReg.vhd(29): signal \"ReadReg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancReg.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/BancReg.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646860113253 "|Main|BancReg:port_map_banco_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg BancReg.vhd(30) " "VHDL Process Statement warning at BancReg.vhd(30): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancReg.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/BancReg.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646860113253 "|Main|BancReg:port_map_banco_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ReadReg2 BancReg.vhd(30) " "VHDL Process Statement warning at BancReg.vhd(30): signal \"ReadReg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancReg.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/BancReg.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646860113253 "|Main|BancReg:port_map_banco_registradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ext2x8 Ext2x8:port_map_extensor_sinal_2_8 " "Elaborating entity \"Ext2x8\" for hierarchy \"Ext2x8:port_map_extensor_sinal_2_8\"" {  } { { "Main.vhd" "port_map_extensor_sinal_2_8" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/Main.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646860113254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult2x1 mult2x1:port_map_mul_2to1_br_alu " "Elaborating entity \"mult2x1\" for hierarchy \"mult2x1:port_map_mul_2to1_br_alu\"" {  } { { "Main.vhd" "port_map_mul_2to1_br_alu" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/Main.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646860113254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:port_map_alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:port_map_alu\"" {  } { { "Main.vhd" "port_map_alu" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/Main.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646860113255 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_adder ALU.vhd(52) " "VHDL Process Statement warning at ALU.vhd(52): signal \"result_adder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ALU.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646860113256 "|Main|ALU:port_map_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_overflow_adder ALU.vhd(53) " "VHDL Process Statement warning at ALU.vhd(53): signal \"temp_overflow_adder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646860113256 "|Main|ALU:port_map_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_sub ALU.vhd(56) " "VHDL Process Statement warning at ALU.vhd(56): signal \"result_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ALU.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646860113256 "|Main|ALU:port_map_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_overflow_sub ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"temp_overflow_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646860113256 "|Main|ALU:port_map_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_TempZero ALU.vhd(64) " "VHDL Process Statement warning at ALU.vhd(64): signal \"out_TempZero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ALU.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646860113256 "|Main|ALU:port_map_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_TempZero ALU.vhd(72) " "VHDL Process Statement warning at ALU.vhd(72): signal \"out_TempZero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ALU.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646860113256 "|Main|ALU:port_map_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Overflow ALU.vhd(43) " "VHDL Process Statement warning at ALU.vhd(43): inferring latch(es) for signal or variable \"Overflow\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ALU.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646860113256 "|Main|ALU:port_map_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zero ALU.vhd(43) " "VHDL Process Statement warning at ALU.vhd(43): inferring latch(es) for signal or variable \"Zero\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ALU.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646860113256 "|Main|ALU:port_map_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_TempZero ALU.vhd(43) " "VHDL Process Statement warning at ALU.vhd(43): inferring latch(es) for signal or variable \"in_TempZero\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ALU.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646860113256 "|Main|ALU:port_map_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_TempZero ALU.vhd(43) " "Inferred latch for \"in_TempZero\" at ALU.vhd(43)" {  } { { "ALU.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ALU.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860113256 "|Main|ALU:port_map_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero ALU.vhd(43) " "Inferred latch for \"Zero\" at ALU.vhd(43)" {  } { { "ALU.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ALU.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860113256 "|Main|ALU:port_map_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Overflow ALU.vhd(43) " "Inferred latch for \"Overflow\" at ALU.vhd(43)" {  } { { "ALU.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ALU.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860113256 "|Main|ALU:port_map_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TempZero ALU:port_map_alu\|TempZero:port_map_TempZero " "Elaborating entity \"TempZero\" for hierarchy \"ALU:port_map_alu\|TempZero:port_map_TempZero\"" {  } { { "ALU.vhd" "port_map_TempZero" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ALU.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646860113257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MRam MRam:port_map_memoria_ram " "Elaborating entity \"MRam\" for hierarchy \"MRam:port_map_memoria_ram\"" {  } { { "Main.vhd" "port_map_memoria_ram" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/Main.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646860113257 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemRead MRam.vhd(27) " "VHDL Process Statement warning at MRam.vhd(27): signal \"MemRead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MRam.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/MRam.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646860113258 "|Main|MRam:port_map_memoria_ram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_Ram MRam.vhd(28) " "VHDL Process Statement warning at MRam.vhd(28): signal \"M_Ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MRam.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/MRam.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646860113258 "|Main|MRam:port_map_memoria_ram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Address MRam.vhd(28) " "VHDL Process Statement warning at MRam.vhd(28): signal \"Address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MRam.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/MRam.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646860113258 "|Main|MRam:port_map_memoria_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ext4x8 Ext4x8:port_map_extensor_sinal_4_8 " "Elaborating entity \"Ext4x8\" for hierarchy \"Ext4x8:port_map_extensor_sinal_4_8\"" {  } { { "Main.vhd" "port_map_extensor_sinal_4_8" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/Main.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646860113259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PAND PAND:port_map_and_gate " "Elaborating entity \"PAND\" for hierarchy \"PAND:port_map_and_gate\"" {  } { { "Main.vhd" "port_map_and_gate" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/Main.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646860113259 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MRam:port_map_memoria_ram\|M_Ram " "RAM logic \"MRam:port_map_memoria_ram\|M_Ram\" is uninferred due to asynchronous read logic" {  } { { "MRam.vhd" "M_Ram" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/MRam.vhd" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1646860113509 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "BancReg:port_map_banco_registradores\|Reg " "RAM logic \"BancReg:port_map_banco_registradores\|Reg\" is uninferred due to inappropriate RAM size" {  } { { "BancReg.vhd" "Reg" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/BancReg.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1646860113509 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1646860113509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:port_map_alu\|Overflow " "Latch ALU:port_map_alu\|Overflow has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:port_map_pc\|saida\[4\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:port_map_pc\|saida\[4\]" {  } { { "ProgramCounter.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ProgramCounter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646860113710 ""}  } { { "ALU.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ALU.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646860113710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:port_map_alu\|Zero " "Latch ALU:port_map_alu\|Zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:port_map_pc\|saida\[4\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:port_map_pc\|saida\[4\]" {  } { { "ProgramCounter.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ProgramCounter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646860113710 ""}  } { { "ALU.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ALU.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646860113710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:port_map_alu\|in_TempZero " "Latch ALU:port_map_alu\|in_TempZero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProgramCounter:port_map_pc\|saida\[7\] " "Ports D and ENA on the latch are fed by the same signal ProgramCounter:port_map_pc\|saida\[7\]" {  } { { "ProgramCounter.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ProgramCounter.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1646860113710 ""}  } { { "ALU.vhd" "" { Text "D:/Home/Downloads/AOC (1) 08-03/Projeto OAC/And/ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1646860113710 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646860113849 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646860114441 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646860114560 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646860114560 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "284 " "Implemented 284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646860114598 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646860114598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "214 " "Implemented 214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646860114598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646860114598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646860114617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 18:08:34 2022 " "Processing ended: Wed Mar 09 18:08:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646860114617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646860114617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646860114617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646860114617 ""}
