// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE55F23C6 Package FBGA484
// 

//
// This file contains Slow Corner delays for the design using part EP4CE55F23C6,
// with speed grade 6, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "CPU")
  (DATE "03/25/2020 22:50:48")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2528:2528:2528) (2711:2711:2711))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1009:1009:1009) (1036:1036:1036))
        (IOPATH i o (3779:3779:3779) (3847:3847:3847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1991:1991:1991) (2104:2104:2104))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1824:1824:1824) (1956:1956:1956))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1289:1289:1289) (1326:1326:1326))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2001:2001:2001) (2054:2054:2054))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2888:2888:2888) (3051:3051:3051))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3198:3198:3198) (3429:3429:3429))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (956:956:956) (989:989:989))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2565:2565:2565) (2738:2738:2738))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1104:1104:1104) (1157:1157:1157))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1871:1871:1871) (1997:1997:1997))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2565:2565:2565) (2737:2737:2737))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2757:2757:2757) (2904:2904:2904))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1704:1704:1704) (1817:1817:1817))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1743:1743:1743) (1855:1855:1855))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1818:1818:1818) (1768:1768:1768))
        (IOPATH i o (2583:2583:2583) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1693:1693:1693) (1768:1768:1768))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3714:3714:3714) (3858:3858:3858))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1598:1598:1598) (1672:1672:1672))
        (IOPATH i o (2503:2503:2503) (2486:2486:2486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (992:992:992) (1028:1028:1028))
        (IOPATH i o (3769:3769:3769) (3837:3837:3837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T5\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1599:1599:1599) (1651:1651:1651))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T6\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3047:3047:3047) (3194:3194:3194))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T7\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1311:1311:1311) (1366:1366:1366))
        (IOPATH i o (2587:2587:2587) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T8\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2086:2086:2086) (2179:2179:2179))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T9\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1374:1374:1374) (1439:1439:1439))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2760:2760:2760) (2872:2872:2872))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1178:1178:1178) (1274:1274:1274))
        (IOPATH i o (2632:2632:2632) (2601:2601:2601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2158:2158:2158) (2284:2284:2284))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3905:3905:3905) (4169:4169:4169))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1487:1487:1487) (1506:1506:1506))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1569:1569:1569) (1638:1638:1638))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2074:2074:2074) (2156:2156:2156))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2073:2073:2073) (2199:2199:2199))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1597:1597:1597) (1634:1634:1634))
        (IOPATH i o (2587:2587:2587) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1184:1184:1184) (1276:1276:1276))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3060:3060:3060) (3245:3245:3245))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1927:1927:1927) (2017:2017:2017))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1872:1872:1872) (1871:1871:1871))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2507:2507:2507) (2564:2564:2564))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3238:3238:3238) (3462:3462:3462))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1393:1393:1393) (1438:1438:1438))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2232:2232:2232) (2291:2291:2291))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1843:1843:1843) (1866:1866:1866))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2061:2061:2061) (2124:2124:2124))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3021:3021:3021) (3092:3092:3092))
        (IOPATH i o (3789:3789:3789) (3857:3857:3857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3202:3202:3202) (3211:3211:3211))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2053:2053:2053) (2128:2128:2128))
        (IOPATH i o (3889:3889:3889) (3940:3940:3940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2557:2557:2557) (2690:2690:2690))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1090:1090:1090) (1108:1108:1108))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2264:2264:2264) (2341:2341:2341))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1754:1754:1754) (1816:1816:1816))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3623:3623:3623) (3748:3748:3748))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1968:1968:1968) (1941:1941:1941))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1913:1913:1913) (1923:1923:1923))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1489:1489:1489) (1502:1502:1502))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4231:4231:4231) (4317:4317:4317))
        (IOPATH i o (3889:3889:3889) (3940:3940:3940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1884:1884:1884) (1917:1917:1917))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2217:2217:2217) (2454:2454:2454))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3317:3317:3317) (3447:3447:3447))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4484:4484:4484) (4668:4668:4668))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3106:3106:3106) (3403:3403:3403))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2371:2371:2371) (2581:2581:2581))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2500:2500:2500) (2664:2664:2664))
        (IOPATH i o (3869:3869:3869) (3920:3920:3920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2371:2371:2371) (2580:2580:2580))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2262:2262:2262) (2438:2438:2438))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3131:3131:3131) (3426:3426:3426))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3059:3059:3059) (3187:3187:3187))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3357:3357:3357) (3593:3593:3593))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3372:3372:3372) (3518:3518:3518))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1964:1964:1964) (2114:2114:2114))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3516:3516:3516) (3605:3605:3605))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3689:3689:3689) (3940:3940:3940))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2624:2624:2624) (2812:2812:2812))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3044:3044:3044) (3242:3242:3242))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1881:1881:1881) (2070:2070:2070))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3510:3510:3510) (3732:3732:3732))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2285:2285:2285) (2507:2507:2507))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3548:3548:3548) (3630:3630:3630))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2337:2337:2337) (2510:2510:2510))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2020:2020:2020) (2164:2164:2164))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2716:2716:2716) (2916:2916:2916))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2704:2704:2704) (2925:2925:2925))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2486:2486:2486) (2598:2598:2598))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1997:1997:1997) (2132:2132:2132))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2764:2764:2764) (3006:3006:3006))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2653:2653:2653) (2856:2856:2856))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1936:1936:1936) (2017:2017:2017))
        (IOPATH i o (2657:2657:2657) (2633:2633:2633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2871:2871:2871) (3128:3128:3128))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3440:3440:3440) (3698:3698:3698))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2913:2913:2913) (3158:3158:3158))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (597:597:597) (638:638:638))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1948:1948:1948) (2097:2097:2097))
        (IOPATH i o (2562:2562:2562) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (583:583:583) (622:622:622))
        (IOPATH i o (2562:2562:2562) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1618:1618:1618) (1735:1735:1735))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1986:1986:1986) (2222:2222:2222))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1402:1402:1402) (1482:1482:1482))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1669:1669:1669) (1777:1777:1777))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (875:875:875) (911:911:911))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2830:2830:2830) (3116:3116:3116))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1727:1727:1727) (1869:1869:1869))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1020:1020:1020) (1055:1055:1055))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1605:1605:1605) (1689:1689:1689))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1714:1714:1714) (1805:1805:1805))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2480:2480:2480) (2640:2640:2640))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2143:2143:2143) (2222:2222:2222))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2252:2252:2252) (2469:2469:2469))
        (IOPATH i o (3849:3849:3849) (3900:3900:3900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2462:2462:2462) (2569:2569:2569))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2495:2495:2495) (2650:2650:2650))
        (IOPATH i o (2483:2483:2483) (2466:2466:2466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2879:2879:2879) (3020:3020:3020))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2047:2047:2047) (2104:2104:2104))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1595:1595:1595) (1691:1691:1691))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2735:2735:2735) (2813:2813:2813))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2817:2817:2817) (3009:3009:3009))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1764:1764:1764) (1851:1851:1851))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2942:2942:2942) (2965:2965:2965))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3530:3530:3530) (3610:3610:3610))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1865:1865:1865) (1981:1981:1981))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2370:2370:2370) (2487:2487:2487))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2188:2188:2188) (2330:2330:2330))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2112:2112:2112) (2286:2286:2286))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2195:2195:2195) (2294:2294:2294))
        (IOPATH i o (2513:2513:2513) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sNOP\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1899:1899:1899) (1958:1958:1958))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSTA\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2349:2349:2349) (2537:2537:2537))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sLDA\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1203:1203:1203) (1293:1293:1293))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sADD\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2363:2363:2363) (2381:2381:2381))
        (IOPATH i o (2637:2637:2637) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSUB\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2857:2857:2857) (2919:2919:2919))
        (IOPATH i o (2562:2562:2562) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sAND\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1564:1564:1564) (1583:1583:1583))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sOR\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2267:2267:2267) (2362:2362:2362))
        (IOPATH i o (2587:2587:2587) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sNOT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2444:2444:2444) (2547:2547:2547))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sJ\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1597:1597:1597) (1610:1610:1610))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sJN\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1974:1974:1974) (1987:1987:1987))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sJZ\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2079:2079:2079) (2107:2107:2107))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sIN\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1697:1697:1697) (1687:1687:1687))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sOUT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2495:2495:2495) (2511:2511:2511))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSHR\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1672:1672:1672) (1703:1703:1703))
        (IOPATH i o (3769:3769:3769) (3837:3837:3837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSHL\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1826:1826:1826) (1863:1863:1863))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sHLT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2009:2009:2009) (2062:2062:2062))
        (IOPATH i o (2647:2647:2647) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sDIR\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1557:1557:1557) (1523:1523:1523))
        (IOPATH i o (2496:2496:2496) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sIND\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2131:2131:2131) (2266:2266:2266))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sIM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4074:4074:4074) (4385:4385:4385))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSOP\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4229:4229:4229) (4383:4383:4383))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeAC\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3987:3987:3987) (4137:4137:4137))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeN\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3506:3506:3506) (3669:3669:3669))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeZ\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3506:3506:3506) (3669:3669:3669))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeRDM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1754:1754:1754) (1869:1869:1869))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeRI\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3714:3714:3714) (3855:3855:3855))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeOUT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2066:2066:2066) (2082:2082:2082))
        (IOPATH i o (2587:2587:2587) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeREM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2303:2303:2303) (2510:2510:2510))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeMEM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1856:1856:1856) (1899:1899:1899))
        (IOPATH i o (2647:2647:2647) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\selectREM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1891:1891:1891) (1906:1906:1906))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\incrementPC\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3148:3148:3148) (3341:3341:3341))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\selectRDM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2019:2019:2019) (2109:2109:2109))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\selectRDM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2952:2952:2952) (3089:3089:3089))
        (IOPATH i o (2612:2612:2612) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\opULA\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1250:1250:1250) (1243:1243:1243))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\opULA\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1311:1311:1311) (1297:1297:1297))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\opULA\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1648:1648:1648) (1722:1722:1722))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\a0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (448:448:448) (434:434:434))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\b0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (457:457:457) (442:442:442))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\c0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1140:1140:1140) (1186:1186:1186))
        (IOPATH i o (2587:2587:2587) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\d0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (724:724:724) (703:703:703))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\e0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (675:675:675) (645:645:645))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\f0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (640:640:640) (615:615:615))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1025:1025:1025) (1001:1001:1001))
        (IOPATH i o (2541:2541:2541) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\a1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1542:1542:1542) (1560:1560:1560))
        (IOPATH i o (3889:3889:3889) (3940:3940:3940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\b1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1042:1042:1042) (1086:1086:1086))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\c1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1012:1012:1012) (1033:1033:1033))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\d1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (752:752:752) (758:758:758))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\e1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (752:752:752) (758:758:758))
        (IOPATH i o (2587:2587:2587) (2563:2563:2563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\f1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1005:1005:1005) (997:997:997))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1158:1158:1158) (1101:1101:1101))
        (IOPATH i o (2561:2561:2561) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\a2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (452:452:452) (437:437:437))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\b2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1364:1364:1364) (1441:1441:1441))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\c2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (765:765:765) (768:768:768))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\d2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (755:755:755) (770:770:770))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\e2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1010:1010:1010) (1016:1016:1016))
        (IOPATH i o (2637:2637:2637) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\f2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1039:1039:1039) (1062:1062:1062))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1284:1284:1284) (1261:1261:1261))
        (IOPATH i o (2541:2541:2541) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\a3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (907:907:907) (962:962:962))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\b3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1562:1562:1562) (1611:1611:1611))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\c3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (901:901:901) (945:945:945))
        (IOPATH i o (2533:2533:2533) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\d3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1613:1613:1613) (1609:1609:1609))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\e3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (909:909:909) (948:948:948))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\f3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (786:786:786) (770:770:770))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1108:1108:1108) (1103:1103:1103))
        (IOPATH i o (3877:3877:3877) (3809:3809:3809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\a4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (881:881:881) (900:900:900))
        (IOPATH i o (2607:2607:2607) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\b4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (756:756:756) (763:763:763))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\c4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1167:1167:1167) (1234:1234:1234))
        (IOPATH i o (2637:2637:2637) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\d4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (577:577:577) (587:587:587))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\e4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1195:1195:1195) (1235:1235:1235))
        (IOPATH i o (2513:2513:2513) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\f4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1634:1634:1634) (1692:1692:1692))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (592:592:592) (580:580:580))
        (IOPATH i o (2573:2573:2573) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g5\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3698:3698:3698) (3440:3440:3440))
        (IOPATH i o (2571:2571:2571) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2558:2558:2558) (2732:2732:2732))
        (IOPATH i o (2572:2572:2572) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3603:3603:3603) (3890:3890:3890))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2531:2531:2531) (2740:2740:2740))
        (IOPATH i o (2582:2582:2582) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2566:2566:2566) (2694:2694:2694))
        (IOPATH i o (3849:3849:3849) (3900:3900:3900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1170:1170:1170) (1232:1232:1232))
        (IOPATH i o (2483:2483:2483) (2466:2466:2466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1635:1635:1635) (1712:1712:1712))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (593:593:593) (630:630:630))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (844:844:844) (881:881:881))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1722:1722:1722) (1806:1806:1806))
        (IOPATH i o (2622:2622:2622) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1686:1686:1686) (1779:1779:1779))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1687:1687:1687) (1767:1767:1767))
        (IOPATH i o (2592:2592:2592) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2054:2054:2054) (2149:2149:2149))
        (IOPATH i o (2602:2602:2602) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (867:867:867) (903:903:903))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (829:829:829) (864:864:864))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (852:852:852) (889:889:889))
        (IOPATH i o (2627:2627:2627) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (847:847:847) (884:884:884))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[16\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (950:950:950) (983:983:983))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[17\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (688:688:688) (722:722:722))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[18\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (677:677:677) (712:712:712))
        (IOPATH i o (2617:2617:2617) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\bcd\[19\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (754:754:754) (771:771:771))
        (IOPATH i o (2597:2597:2597) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clk\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (616:616:616) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clk\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (151:151:151) (136:136:136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[9\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (604:604:604) (769:769:769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[11\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (594:594:594) (759:759:759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[14\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (554:554:554) (719:719:719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[10\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (566:566:566) (731:731:731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (879:879:879))
        (PORT datab (725:725:725) (785:785:785))
        (PORT datac (894:894:894) (918:918:918))
        (PORT datad (244:244:244) (315:315:315))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1159:1159:1159))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (895:895:895) (918:918:918))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (684:684:684))
        (PORT datac (256:256:256) (333:333:333))
        (PORT datad (398:398:398) (466:466:466))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[13\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (564:564:564) (729:729:729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[12\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (574:574:574) (739:739:739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[12\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1782:1782:1782))
        (PORT datab (1225:1225:1225) (1297:1297:1297))
        (PORT datad (4083:4083:4083) (4506:4506:4506))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[57\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (240:240:240) (309:309:309))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[57\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1733:1733:1733))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (379:379:379))
        (PORT datac (610:610:610) (677:677:677))
        (PORT datad (602:602:602) (614:614:614))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (369:369:369))
        (PORT datab (1050:1050:1050) (1137:1137:1137))
        (PORT datac (675:675:675) (737:737:737))
        (PORT datad (195:195:195) (230:230:230))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (608:608:608) (678:678:678))
        (PORT datac (409:409:409) (484:484:484))
        (PORT datad (196:196:196) (231:231:231))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t8\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1734:1734:1734))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (496:496:496))
        (PORT datab (604:604:604) (673:673:673))
        (PORT datac (408:408:408) (485:485:485))
        (PORT datad (193:193:193) (227:227:227))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1734:1734:1734))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (794:794:794) (792:792:792))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (355:355:355))
        (PORT datab (293:293:293) (380:380:380))
        (PORT datac (606:606:606) (674:674:674))
        (PORT datad (602:602:602) (617:617:617))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (369:369:369))
        (PORT datab (1054:1054:1054) (1135:1135:1135))
        (PORT datac (675:675:675) (735:735:735))
        (PORT datad (193:193:193) (226:226:226))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1734:1734:1734))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (578:578:578) (644:644:644))
        (PORT datad (196:196:196) (231:231:231))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1734:1734:1734))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1735:1735:1735))
        (PORT asdata (2309:2309:2309) (2382:2382:2382))
        (PORT ena (1515:1515:1515) (1545:1545:1545))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (496:496:496))
        (PORT datab (361:361:361) (480:480:480))
        (PORT datac (274:274:274) (365:365:365))
        (PORT datad (287:287:287) (373:373:373))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (294:294:294))
        (PORT datac (1525:1525:1525) (1550:1550:1550))
        (PORT datad (313:313:313) (333:333:333))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (257:257:257) (348:348:348))
        (PORT datad (251:251:251) (325:325:325))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (496:496:496))
        (PORT datab (365:365:365) (484:484:484))
        (PORT datac (273:273:273) (362:362:362))
        (PORT datad (285:285:285) (372:372:372))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (304:304:304))
        (PORT datac (1527:1527:1527) (1552:1552:1552))
        (PORT datad (338:338:338) (359:359:359))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeMEM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (691:691:691))
        (PORT datab (935:935:935) (960:960:960))
        (PORT datac (541:541:541) (568:568:568))
        (PORT datad (1050:1050:1050) (1052:1052:1052))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteREM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (304:304:304))
        (PORT datab (645:645:645) (699:699:699))
        (PORT datad (1097:1097:1097) (1148:1148:1148))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t9\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (497:497:497))
        (PORT datab (604:604:604) (673:673:673))
        (PORT datac (411:411:411) (485:485:485))
        (PORT datad (193:193:193) (227:227:227))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t9\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1734:1734:1734))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (640:640:640) (704:704:704))
        (PORT datad (644:644:644) (711:711:711))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeMEM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (690:690:690))
        (PORT datab (934:934:934) (959:959:959))
        (PORT datac (591:591:591) (655:655:655))
        (PORT datad (204:204:204) (233:233:233))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeMEM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (242:242:242))
        (PORT datab (684:684:684) (697:697:697))
        (PORT datac (562:562:562) (623:623:623))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (423:423:423) (477:477:477))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1730:1730:1730))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (343:343:343))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (497:497:497))
        (PORT datab (363:363:363) (481:481:481))
        (PORT datac (420:420:420) (504:504:504))
        (PORT datad (665:665:665) (740:740:740))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (380:380:380))
        (PORT datac (1528:1528:1528) (1553:1553:1553))
        (PORT datad (200:200:200) (229:229:229))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (496:496:496))
        (PORT datab (362:362:362) (480:480:480))
        (PORT datac (420:420:420) (503:503:503))
        (PORT datad (665:665:665) (740:740:740))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (271:271:271))
        (PORT datac (1523:1523:1523) (1548:1548:1548))
        (PORT datad (336:336:336) (358:358:358))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (736:736:736))
        (PORT datab (946:946:946) (988:988:988))
        (PORT datac (865:865:865) (909:909:909))
        (PORT datad (246:246:246) (318:318:318))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (894:894:894))
        (PORT datab (1272:1272:1272) (1358:1358:1358))
        (PORT datac (635:635:635) (655:655:655))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (894:894:894))
        (PORT datab (688:688:688) (760:760:760))
        (PORT datac (635:635:635) (655:655:655))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1294:1294:1294))
        (PORT datab (957:957:957) (993:993:993))
        (PORT datad (630:630:630) (663:663:663))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1265:1265:1265))
        (PORT datab (958:958:958) (989:989:989))
        (PORT datad (629:629:629) (659:659:659))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (842:842:842))
        (PORT datab (958:958:958) (991:991:991))
        (PORT datad (628:628:628) (659:659:659))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (879:879:879))
        (PORT datab (273:273:273) (359:359:359))
        (PORT datac (413:413:413) (472:472:472))
        (PORT datad (902:902:902) (930:930:930))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (564:564:564) (729:729:729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1131:1131:1131))
        (PORT datab (3315:3315:3315) (3633:3633:3633))
        (PORT datad (933:933:933) (1000:1000:1000))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[48\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2109:2109:2109))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[47\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1729:1729:1729))
        (PORT asdata (717:717:717) (788:788:788))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (613:613:613) (684:684:684))
        (PORT datad (970:970:970) (1039:1039:1039))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeREM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (608:608:608))
        (PORT datab (885:885:885) (964:964:964))
        (PORT datac (879:879:879) (941:941:941))
        (PORT datad (200:200:200) (228:228:228))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (491:491:491))
        (PORT datab (354:354:354) (474:474:474))
        (PORT datad (666:666:666) (738:738:738))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (378:378:378) (404:404:404))
        (PORT datac (1527:1527:1527) (1552:1552:1552))
        (PORT datad (326:326:326) (351:351:351))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (418:418:418))
        (PORT datab (355:355:355) (475:475:475))
        (PORT datad (666:666:666) (739:739:739))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (370:370:370))
        (PORT datac (1501:1501:1501) (1520:1520:1520))
        (PORT datad (214:214:214) (239:239:239))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (487:487:487))
        (PORT datab (355:355:355) (470:470:470))
        (PORT datac (271:271:271) (362:362:362))
        (PORT datad (284:284:284) (370:370:370))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (270:270:270))
        (PORT datac (1511:1511:1511) (1535:1535:1535))
        (PORT datad (609:609:609) (611:611:611))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (489:489:489))
        (PORT datab (357:357:357) (473:473:473))
        (PORT datac (420:420:420) (499:499:499))
        (PORT datad (666:666:666) (736:736:736))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (269:269:269))
        (PORT datac (1514:1514:1514) (1538:1538:1538))
        (PORT datad (598:598:598) (611:611:611))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (495:495:495))
        (PORT datab (364:364:364) (482:482:482))
        (PORT datac (276:276:276) (368:368:368))
        (PORT datad (290:290:290) (374:374:374))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (269:269:269))
        (PORT datac (1511:1511:1511) (1535:1535:1535))
        (PORT datad (597:597:597) (609:609:609))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (277:277:277))
        (PORT datac (201:201:201) (236:236:236))
        (PORT datad (204:204:204) (233:233:233))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (392:392:392))
        (PORT datab (586:586:586) (611:611:611))
        (PORT datac (623:623:623) (641:641:641))
        (PORT datad (640:640:640) (660:660:660))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (300:300:300))
        (PORT datab (245:245:245) (291:291:291))
        (PORT datad (209:209:209) (240:240:240))
        (IOPATH dataa combout (301:301:301) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectREM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (745:745:745))
        (PORT datab (247:247:247) (295:295:295))
        (PORT datac (369:369:369) (393:393:393))
        (PORT datad (211:211:211) (243:243:243))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectREM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (1020:1020:1020))
        (PORT datab (645:645:645) (697:697:697))
        (PORT datac (170:170:170) (203:203:203))
        (PORT datad (204:204:204) (233:233:233))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeREM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (894:894:894))
        (PORT datab (885:885:885) (963:963:963))
        (PORT datac (194:194:194) (226:226:226))
        (PORT datad (216:216:216) (241:241:241))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeREM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (941:941:941))
        (PORT datab (220:220:220) (258:258:258))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (343:343:343))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1284:1284:1284) (1297:1297:1297))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[2\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (344:344:344))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1284:1284:1284) (1297:1297:1297))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (351:351:351))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1284:1284:1284) (1297:1297:1297))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1284:1284:1284) (1297:1297:1297))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[5\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (353:353:353))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1284:1284:1284) (1297:1297:1297))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[6\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (353:353:353))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1284:1284:1284) (1297:1297:1297))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[7\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1284:1284:1284) (1297:1297:1297))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[8\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1284:1284:1284) (1297:1297:1297))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[9\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1284:1284:1284) (1297:1297:1297))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[10\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1284:1284:1284) (1297:1297:1297))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[11\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (352:352:352))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1284:1284:1284) (1297:1297:1297))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[12\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1284:1284:1284) (1297:1297:1297))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[13\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (351:351:351))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1284:1284:1284) (1297:1297:1297))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[14\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (345:345:345))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1284:1284:1284) (1297:1297:1297))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[14\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1069:1069:1069))
        (PORT datac (1431:1431:1431) (1487:1487:1487))
        (PORT datad (395:395:395) (416:416:416))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1733:1733:1733))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1809:1809:1809) (1842:1842:1842))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (797:797:797))
        (PORT datac (1585:1585:1585) (1643:1643:1643))
        (PORT datad (1323:1323:1323) (1391:1391:1391))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[13\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (725:725:725) (824:824:824))
        (PORT datac (941:941:941) (1003:1003:1003))
        (PORT datad (395:395:395) (419:419:419))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1733:1733:1733))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1809:1809:1809) (1842:1842:1842))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (1049:1049:1049))
        (PORT datab (230:230:230) (273:273:273))
        (PORT datad (374:374:374) (409:409:409))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1733:1733:1733))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\REM\|conteudo\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (918:918:918) (965:965:965))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1730:1730:1730))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1904:1904:1904) (1946:1946:1946))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[15\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (353:353:353))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1284:1284:1284) (1297:1297:1297))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (1041:1041:1041))
        (PORT datac (678:678:678) (761:761:761))
        (PORT datad (390:390:390) (414:414:414))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\REM\|conteudo\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1254:1254:1254) (1293:1293:1293))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1730:1730:1730))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1904:1904:1904) (1946:1946:1946))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\REM\|conteudo\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (833:833:833) (848:848:848))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1730:1730:1730))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1904:1904:1904) (1946:1946:1946))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode900w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (440:440:440))
        (PORT datab (318:318:318) (420:420:420))
        (PORT datac (420:420:420) (473:473:473))
        (PORT datad (292:292:292) (380:380:380))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1733:1733:1733))
        (PORT asdata (692:692:692) (720:720:720))
        (PORT ena (1809:1809:1809) (1842:1842:1842))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (262:262:262))
        (PORT datad (372:372:372) (404:404:404))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1733:1733:1733))
        (PORT asdata (1748:1748:1748) (1795:1795:1795))
        (PORT ena (1809:1809:1809) (1842:1842:1842))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (443:443:443))
        (PORT datad (206:206:206) (236:236:236))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1733:1733:1733))
        (PORT asdata (699:699:699) (721:721:721))
        (PORT ena (1809:1809:1809) (1842:1842:1842))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (261:261:261))
        (PORT datad (377:377:377) (409:409:409))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode995w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (318:318:318))
        (PORT datac (218:218:218) (276:276:276))
        (PORT datad (226:226:226) (269:269:269))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (564:564:564) (729:729:729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeAC\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (735:735:735))
        (PORT datab (454:454:454) (525:525:525))
        (PORT datad (341:341:341) (365:365:365))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (980:980:980))
        (PORT datab (236:236:236) (281:281:281))
        (PORT datad (1000:1000:1000) (1003:1003:1003))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (761:761:761))
        (PORT datab (850:850:850) (917:917:917))
        (PORT datac (1177:1177:1177) (1237:1237:1237))
        (PORT datad (211:211:211) (242:242:242))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (685:685:685))
        (PORT datab (850:850:850) (914:914:914))
        (PORT datac (591:591:591) (623:623:623))
        (PORT datad (1365:1365:1365) (1368:1368:1368))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1335:1335:1335))
        (PORT datab (736:736:736) (785:785:785))
        (PORT datac (727:727:727) (784:784:784))
        (PORT datad (702:702:702) (750:750:750))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (667:667:667))
        (PORT datab (740:740:740) (786:786:786))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab cout (446:446:446) (318:318:318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (244:244:244))
        (PORT datab (408:408:408) (492:492:492))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1278:1278:1278))
        (PORT datab (236:236:236) (281:281:281))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (307:307:307) (325:325:325))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (919:919:919))
        (PORT datac (171:171:171) (202:202:202))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (746:746:746))
        (PORT datab (1302:1302:1302) (1325:1325:1325))
        (PORT datac (641:641:641) (676:676:676))
        (PORT datad (996:996:996) (1002:1002:1002))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeAC\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (982:982:982))
        (PORT datab (1402:1402:1402) (1394:1394:1394))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (213:213:213) (246:246:246))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2119:2119:2119))
        (PORT asdata (523:523:523) (557:557:557))
        (PORT ena (820:820:820) (816:816:816))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (566:566:566) (731:731:731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1129:1129:1129))
        (PORT datab (3958:3958:3958) (4370:4370:4370))
        (PORT datad (1149:1149:1149) (1250:1250:1250))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2107:2107:2107))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1727:1727:1727))
        (PORT asdata (1550:1550:1550) (1601:1601:1601))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1733:1733:1733))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1809:1809:1809) (1842:1842:1842))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (415:415:415))
        (PORT datab (399:399:399) (444:444:444))
        (PORT datad (616:616:616) (681:681:681))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1733:1733:1733))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (673:673:673) (744:744:744))
        (PORT datac (734:734:734) (821:821:821))
        (PORT datad (1031:1031:1031) (1070:1070:1070))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (566:566:566) (731:731:731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (761:761:761))
        (PORT datab (739:739:739) (785:785:785))
        (PORT datac (729:729:729) (783:783:783))
        (PORT datad (704:704:704) (748:748:748))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1276:1276:1276))
        (PORT datab (738:738:738) (784:784:784))
        (PORT datac (728:728:728) (782:782:782))
        (PORT datad (703:703:703) (748:748:748))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1278:1278:1278))
        (PORT datab (741:741:741) (785:785:785))
        (PORT datac (721:721:721) (779:779:779))
        (PORT datad (702:702:702) (748:748:748))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (244:244:244))
        (PORT datab (633:633:633) (689:689:689))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (666:666:666))
        (PORT datab (199:199:199) (238:238:238))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1142:1142:1142))
        (PORT datab (200:200:200) (239:239:239))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (584:584:584) (749:749:749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3624:3624:3624) (4007:4007:4007))
        (PORT datab (1403:1403:1403) (1474:1474:1474))
        (PORT datad (879:879:879) (923:923:923))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2107:2107:2107))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1728:1728:1728))
        (PORT asdata (1235:1235:1235) (1287:1287:1287))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (788:788:788))
        (PORT datac (1031:1031:1031) (1123:1123:1123))
        (PORT datad (1026:1026:1026) (1077:1077:1077))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (574:574:574) (739:739:739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3208:3208:3208) (3514:3514:3514))
        (PORT datac (1158:1158:1158) (1267:1267:1267))
        (PORT datad (1005:1005:1005) (1088:1088:1088))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (598:598:598) (608:608:608))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[45\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (261:261:261) (331:331:331))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1730:1730:1730))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1730:1730:1730))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode880w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (440:440:440))
        (PORT datab (317:317:317) (417:417:417))
        (PORT datac (414:414:414) (468:468:468))
        (PORT datad (289:289:289) (374:374:374))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode973w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (328:328:328))
        (PORT datac (227:227:227) (287:287:287))
        (PORT datad (223:223:223) (265:265:265))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1348:1348:1348))
        (PORT datac (643:643:643) (706:706:706))
        (PORT datad (1033:1033:1033) (1078:1078:1078))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[7\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (1048:1048:1048))
        (PORT datab (720:720:720) (776:776:776))
        (PORT datad (1034:1034:1034) (1076:1076:1076))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[8\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (594:594:594) (759:759:759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (1083:1083:1083))
        (PORT datab (3397:3397:3397) (3747:3747:3747))
        (PORT datad (1236:1236:1236) (1296:1296:1296))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[50\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2112:2112:2112))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[49\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1732:1732:1732))
        (PORT asdata (703:703:703) (768:768:768))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode870w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (439:439:439))
        (PORT datab (318:318:318) (416:416:416))
        (PORT datac (413:413:413) (470:470:470))
        (PORT datad (290:290:290) (378:378:378))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode962w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (325:325:325))
        (PORT datac (222:222:222) (282:282:282))
        (PORT datad (225:225:225) (268:268:268))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[9\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1121:1121:1121))
        (PORT datab (674:674:674) (734:734:734))
        (PORT datad (913:913:913) (971:971:971))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\REM\|conteudo\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (626:626:626) (640:640:640))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1355:1355:1355) (1390:1390:1390))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (794:794:794))
        (PORT datab (741:741:741) (831:831:831))
        (PORT datad (1032:1032:1032) (1077:1077:1077))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[11\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1252:1252:1252))
        (PORT datab (728:728:728) (791:791:791))
        (PORT datad (1034:1034:1034) (1079:1079:1079))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[12\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1211:1211:1211))
        (PORT datab (736:736:736) (790:790:790))
        (PORT datad (1038:1038:1038) (1077:1077:1077))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1772:1772:1772))
        (PORT clk (2049:2049:2049) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1180:1180:1180))
        (PORT d[1] (1645:1645:1645) (1720:1720:1720))
        (PORT d[2] (2518:2518:2518) (2669:2669:2669))
        (PORT d[3] (3008:3008:3008) (3222:3222:3222))
        (PORT d[4] (1509:1509:1509) (1620:1620:1620))
        (PORT d[5] (1266:1266:1266) (1367:1367:1367))
        (PORT d[6] (1087:1087:1087) (1162:1162:1162))
        (PORT d[7] (3585:3585:3585) (3958:3958:3958))
        (PORT d[8] (1990:1990:1990) (2136:2136:2136))
        (PORT d[9] (1140:1140:1140) (1244:1244:1244))
        (PORT d[10] (2072:2072:2072) (2125:2125:2125))
        (PORT d[11] (2990:2990:2990) (3131:3131:3131))
        (PORT d[12] (1219:1219:1219) (1272:1272:1272))
        (PORT clk (2046:2046:2046) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1318:1318:1318))
        (PORT clk (2046:2046:2046) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2080:2080:2080))
        (PORT d[0] (1841:1841:1841) (1855:1855:1855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (1084:1084:1084))
        (PORT d[1] (1036:1036:1036) (1086:1086:1086))
        (PORT d[2] (1077:1077:1077) (1143:1143:1143))
        (PORT d[3] (1151:1151:1151) (1226:1226:1226))
        (PORT d[4] (1148:1148:1148) (1205:1205:1205))
        (PORT d[5] (1023:1023:1023) (1051:1051:1051))
        (PORT d[6] (1017:1017:1017) (1074:1074:1074))
        (PORT d[7] (1014:1014:1014) (1052:1052:1052))
        (PORT d[8] (1142:1142:1142) (1207:1207:1207))
        (PORT d[9] (1053:1053:1053) (1099:1099:1099))
        (PORT d[10] (1074:1074:1074) (1131:1131:1131))
        (PORT d[11] (1059:1059:1059) (1114:1114:1114))
        (PORT d[12] (988:988:988) (1048:1048:1048))
        (PORT clk (2010:2010:2010) (2007:2007:2007))
        (PORT stall (1612:1612:1612) (1611:1611:1611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2007:2007:2007))
        (PORT d[0] (861:861:861) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1367:1367:1367))
        (PORT clk (2054:2054:2054) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (1953:1953:1953))
        (PORT d[1] (2785:2785:2785) (3058:3058:3058))
        (PORT d[2] (2008:2008:2008) (2108:2108:2108))
        (PORT d[3] (2919:2919:2919) (3118:3118:3118))
        (PORT d[4] (3746:3746:3746) (4074:4074:4074))
        (PORT d[5] (3214:3214:3214) (3516:3516:3516))
        (PORT d[6] (2109:2109:2109) (2202:2202:2202))
        (PORT d[7] (2783:2783:2783) (3040:3040:3040))
        (PORT d[8] (1731:1731:1731) (1882:1882:1882))
        (PORT d[9] (1778:1778:1778) (1917:1917:1917))
        (PORT d[10] (3207:3207:3207) (3532:3532:3532))
        (PORT d[11] (2709:2709:2709) (2818:2818:2818))
        (PORT d[12] (2229:2229:2229) (2463:2463:2463))
        (PORT clk (2051:2051:2051) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1655:1655:1655) (1690:1690:1690))
        (PORT clk (2051:2051:2051) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2082:2082:2082))
        (PORT d[0] (2180:2180:2180) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (1847:1847:1847))
        (PORT d[1] (1689:1689:1689) (1795:1795:1795))
        (PORT d[2] (1350:1350:1350) (1432:1432:1432))
        (PORT d[3] (1608:1608:1608) (1718:1718:1718))
        (PORT d[4] (1777:1777:1777) (1879:1879:1879))
        (PORT d[5] (1408:1408:1408) (1519:1519:1519))
        (PORT d[6] (1667:1667:1667) (1769:1769:1769))
        (PORT d[7] (1648:1648:1648) (1731:1731:1731))
        (PORT d[8] (1663:1663:1663) (1734:1734:1734))
        (PORT d[9] (1680:1680:1680) (1782:1782:1782))
        (PORT d[10] (1736:1736:1736) (1842:1842:1842))
        (PORT d[11] (1872:1872:1872) (1956:1956:1956))
        (PORT d[12] (1666:1666:1666) (1763:1763:1763))
        (PORT clk (2015:2015:2015) (2009:2009:2009))
        (PORT stall (2275:2275:2275) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2009:2009:2009))
        (PORT d[0] (1403:1403:1403) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1088:1088:1088))
        (PORT datab (1389:1389:1389) (1506:1506:1506))
        (PORT datac (995:995:995) (1053:1053:1053))
        (PORT datad (1676:1676:1676) (1776:1776:1776))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode890w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (438:438:438))
        (PORT datab (315:315:315) (414:414:414))
        (PORT datac (414:414:414) (461:461:461))
        (PORT datad (285:285:285) (371:371:371))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode984w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (328:328:328))
        (PORT datac (227:227:227) (288:288:288))
        (PORT datad (221:221:221) (263:263:263))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3803:3803:3803) (3877:3877:3877))
        (PORT clk (2016:2016:2016) (2043:2043:2043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (2185:2185:2185))
        (PORT d[1] (3060:3060:3060) (3201:3201:3201))
        (PORT d[2] (3349:3349:3349) (3461:3461:3461))
        (PORT d[3] (3140:3140:3140) (3416:3416:3416))
        (PORT d[4] (2625:2625:2625) (2823:2823:2823))
        (PORT d[5] (2440:2440:2440) (2614:2614:2614))
        (PORT d[6] (2061:2061:2061) (2240:2240:2240))
        (PORT d[7] (2322:2322:2322) (2497:2497:2497))
        (PORT d[8] (4323:4323:4323) (4550:4550:4550))
        (PORT d[9] (3073:3073:3073) (3179:3179:3179))
        (PORT d[10] (2353:2353:2353) (2534:2534:2534))
        (PORT d[11] (3396:3396:3396) (3544:3544:3544))
        (PORT d[12] (2819:2819:2819) (3055:3055:3055))
        (PORT clk (2013:2013:2013) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2417:2417:2417))
        (PORT clk (2013:2013:2013) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2043:2043:2043))
        (PORT d[0] (2857:2857:2857) (2978:2978:2978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2044:2044:2044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2044:2044:2044))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2364:2364:2364))
        (PORT d[1] (2279:2279:2279) (2461:2461:2461))
        (PORT d[2] (2443:2443:2443) (2563:2563:2563))
        (PORT d[3] (2436:2436:2436) (2568:2568:2568))
        (PORT d[4] (2113:2113:2113) (2246:2246:2246))
        (PORT d[5] (2063:2063:2063) (2277:2277:2277))
        (PORT d[6] (1907:1907:1907) (2052:2052:2052))
        (PORT d[7] (2130:2130:2130) (2265:2265:2265))
        (PORT d[8] (2407:2407:2407) (2614:2614:2614))
        (PORT d[9] (2128:2128:2128) (2261:2261:2261))
        (PORT d[10] (2089:2089:2089) (2197:2197:2197))
        (PORT d[11] (2170:2170:2170) (2300:2300:2300))
        (PORT d[12] (2164:2164:2164) (2345:2345:2345))
        (PORT clk (1977:1977:1977) (1970:1970:1970))
        (PORT stall (2966:2966:2966) (2783:2783:2783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1970:1970:1970))
        (PORT d[0] (1881:1881:1881) (1988:1988:1988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1971:1971:1971))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1971:1971:1971))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1971:1971:1971))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2300:2300:2300))
        (PORT clk (2057:2057:2057) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2386:2386:2386))
        (PORT d[1] (3371:3371:3371) (3576:3576:3576))
        (PORT d[2] (4403:4403:4403) (4545:4545:4545))
        (PORT d[3] (3118:3118:3118) (3341:3341:3341))
        (PORT d[4] (2765:2765:2765) (2990:2990:2990))
        (PORT d[5] (2393:2393:2393) (2565:2565:2565))
        (PORT d[6] (2070:2070:2070) (2226:2226:2226))
        (PORT d[7] (2481:2481:2481) (2679:2679:2679))
        (PORT d[8] (4714:4714:4714) (4936:4936:4936))
        (PORT d[9] (4136:4136:4136) (4314:4314:4314))
        (PORT d[10] (2733:2733:2733) (2938:2938:2938))
        (PORT d[11] (4674:4674:4674) (4878:4878:4878))
        (PORT d[12] (2782:2782:2782) (3033:3033:3033))
        (PORT clk (2054:2054:2054) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2614:2614:2614))
        (PORT clk (2054:2054:2054) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2083:2083:2083))
        (PORT d[0] (3107:3107:3107) (3174:3174:3174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (1980:1980:1980))
        (PORT d[1] (1945:1945:1945) (2084:2084:2084))
        (PORT d[2] (1863:1863:1863) (2000:2000:2000))
        (PORT d[3] (2156:2156:2156) (2275:2275:2275))
        (PORT d[4] (2097:2097:2097) (2288:2288:2288))
        (PORT d[5] (2155:2155:2155) (2336:2336:2336))
        (PORT d[6] (2364:2364:2364) (2449:2449:2449))
        (PORT d[7] (2043:2043:2043) (2175:2175:2175))
        (PORT d[8] (2377:2377:2377) (2483:2483:2483))
        (PORT d[9] (2205:2205:2205) (2310:2310:2310))
        (PORT d[10] (2008:2008:2008) (2094:2094:2094))
        (PORT d[11] (2014:2014:2014) (2141:2141:2141))
        (PORT d[12] (1979:1979:1979) (2130:2130:2130))
        (PORT clk (2018:2018:2018) (2010:2010:2010))
        (PORT stall (2770:2770:2770) (2625:2625:2625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2010:2010:2010))
        (PORT d[0] (1775:1775:1775) (1853:1853:1853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (1098:1098:1098))
        (PORT datab (1385:1385:1385) (1503:1503:1503))
        (PORT datac (1876:1876:1876) (1929:1929:1929))
        (PORT datad (1786:1786:1786) (1845:1845:1845))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode850w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (437:437:437))
        (PORT datab (320:320:320) (418:418:418))
        (PORT datac (419:419:419) (470:470:470))
        (PORT datad (290:290:290) (376:376:376))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode940w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (327:327:327))
        (PORT datac (225:225:225) (285:285:285))
        (PORT datad (223:223:223) (266:266:266))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1670:1670:1670))
        (PORT clk (2060:2060:2060) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1429:1429:1429))
        (PORT d[1] (3248:3248:3248) (3532:3532:3532))
        (PORT d[2] (2026:2026:2026) (2162:2162:2162))
        (PORT d[3] (2526:2526:2526) (2716:2716:2716))
        (PORT d[4] (2520:2520:2520) (2788:2788:2788))
        (PORT d[5] (1626:1626:1626) (1715:1715:1715))
        (PORT d[6] (1456:1456:1456) (1546:1546:1546))
        (PORT d[7] (3313:3313:3313) (3667:3667:3667))
        (PORT d[8] (1706:1706:1706) (1852:1852:1852))
        (PORT d[9] (1416:1416:1416) (1540:1540:1540))
        (PORT d[10] (2141:2141:2141) (2229:2229:2229))
        (PORT d[11] (2139:2139:2139) (2213:2213:2213))
        (PORT d[12] (2218:2218:2218) (2449:2449:2449))
        (PORT clk (2057:2057:2057) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1583:1583:1583))
        (PORT clk (2057:2057:2057) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2090:2090:2090))
        (PORT d[0] (2110:2110:2110) (2120:2120:2120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1497:1497:1497))
        (PORT d[1] (1324:1324:1324) (1403:1403:1403))
        (PORT d[2] (1382:1382:1382) (1471:1471:1471))
        (PORT d[3] (1322:1322:1322) (1401:1401:1401))
        (PORT d[4] (1391:1391:1391) (1441:1441:1441))
        (PORT d[5] (1433:1433:1433) (1524:1524:1524))
        (PORT d[6] (1323:1323:1323) (1383:1383:1383))
        (PORT d[7] (1273:1273:1273) (1342:1342:1342))
        (PORT d[8] (1357:1357:1357) (1440:1440:1440))
        (PORT d[9] (1364:1364:1364) (1430:1430:1430))
        (PORT d[10] (1400:1400:1400) (1473:1473:1473))
        (PORT d[11] (1300:1300:1300) (1384:1384:1384))
        (PORT d[12] (1294:1294:1294) (1373:1373:1373))
        (PORT clk (2021:2021:2021) (2017:2017:2017))
        (PORT stall (1787:1787:1787) (1795:1795:1795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2017:2017:2017))
        (PORT d[0] (1156:1156:1156) (1162:1162:1162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode860w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (440:440:440))
        (PORT datab (318:318:318) (416:416:416))
        (PORT datac (419:419:419) (465:465:465))
        (PORT datad (290:290:290) (376:376:376))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode951w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (328:328:328))
        (PORT datac (226:226:226) (285:285:285))
        (PORT datad (221:221:221) (263:263:263))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2219:2219:2219))
        (PORT clk (2055:2055:2055) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (1836:1836:1836))
        (PORT d[1] (2755:2755:2755) (3012:3012:3012))
        (PORT d[2] (3018:3018:3018) (3148:3148:3148))
        (PORT d[3] (2722:2722:2722) (2908:2908:2908))
        (PORT d[4] (2870:2870:2870) (3155:3155:3155))
        (PORT d[5] (4274:4274:4274) (4602:4602:4602))
        (PORT d[6] (1864:1864:1864) (1946:1946:1946))
        (PORT d[7] (4651:4651:4651) (5074:5074:5074))
        (PORT d[8] (2599:2599:2599) (2781:2781:2781))
        (PORT d[9] (1598:1598:1598) (1682:1682:1682))
        (PORT d[10] (2914:2914:2914) (3019:3019:3019))
        (PORT d[11] (1798:1798:1798) (1886:1886:1886))
        (PORT d[12] (2413:2413:2413) (2603:2603:2603))
        (PORT clk (2052:2052:2052) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1451:1451:1451) (1390:1390:1390))
        (PORT clk (2052:2052:2052) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2082:2082:2082))
        (PORT d[0] (1976:1976:1976) (1927:1927:1927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1706:1706:1706))
        (PORT d[1] (1842:1842:1842) (1898:1898:1898))
        (PORT d[2] (1237:1237:1237) (1294:1294:1294))
        (PORT d[3] (1817:1817:1817) (1871:1871:1871))
        (PORT d[4] (1406:1406:1406) (1529:1529:1529))
        (PORT d[5] (1575:1575:1575) (1653:1653:1653))
        (PORT d[6] (1523:1523:1523) (1576:1576:1576))
        (PORT d[7] (1524:1524:1524) (1581:1581:1581))
        (PORT d[8] (1339:1339:1339) (1420:1420:1420))
        (PORT d[9] (1310:1310:1310) (1403:1403:1403))
        (PORT d[10] (1534:1534:1534) (1595:1595:1595))
        (PORT d[11] (1640:1640:1640) (1698:1698:1698))
        (PORT d[12] (1532:1532:1532) (1591:1591:1591))
        (PORT clk (2016:2016:2016) (2009:2009:2009))
        (PORT stall (1811:1811:1811) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2009:2009:2009))
        (PORT d[0] (1050:1050:1050) (1009:1009:1009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (1090:1090:1090))
        (PORT datab (1389:1389:1389) (1505:1505:1505))
        (PORT datac (1226:1226:1226) (1295:1295:1295))
        (PORT datad (1152:1152:1152) (1159:1159:1159))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode840w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (429:429:429))
        (PORT datab (320:320:320) (423:423:423))
        (PORT datac (423:423:423) (477:477:477))
        (PORT datad (288:288:288) (375:375:375))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode929w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (325:325:325))
        (PORT datac (224:224:224) (283:283:283))
        (PORT datad (225:225:225) (268:268:268))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2579:2579:2579))
        (PORT clk (2037:2037:2037) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (2180:2180:2180))
        (PORT d[1] (3589:3589:3589) (3733:3733:3733))
        (PORT d[2] (3998:3998:3998) (4142:4142:4142))
        (PORT d[3] (3005:3005:3005) (3318:3318:3318))
        (PORT d[4] (2909:2909:2909) (3060:3060:3060))
        (PORT d[5] (2692:2692:2692) (2899:2899:2899))
        (PORT d[6] (2022:2022:2022) (2186:2186:2186))
        (PORT d[7] (2375:2375:2375) (2565:2565:2565))
        (PORT d[8] (4626:4626:4626) (4857:4857:4857))
        (PORT d[9] (3577:3577:3577) (3682:3682:3682))
        (PORT d[10] (2626:2626:2626) (2807:2807:2807))
        (PORT d[11] (4041:4041:4041) (4206:4206:4206))
        (PORT d[12] (3103:3103:3103) (3364:3364:3364))
        (PORT clk (2034:2034:2034) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2521:2521:2521))
        (PORT clk (2034:2034:2034) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2063:2063:2063))
        (PORT d[0] (2940:2940:2940) (3031:3031:3031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (2070:2070:2070))
        (PORT d[1] (1908:1908:1908) (2074:2074:2074))
        (PORT d[2] (2026:2026:2026) (2100:2100:2100))
        (PORT d[3] (1809:1809:1809) (1914:1914:1914))
        (PORT d[4] (1832:1832:1832) (1917:1917:1917))
        (PORT d[5] (2165:2165:2165) (2200:2200:2200))
        (PORT d[6] (1958:1958:1958) (2131:2131:2131))
        (PORT d[7] (2038:2038:2038) (2158:2158:2158))
        (PORT d[8] (2002:2002:2002) (2104:2104:2104))
        (PORT d[9] (2026:2026:2026) (2116:2116:2116))
        (PORT d[10] (1981:1981:1981) (2039:2039:2039))
        (PORT d[11] (2020:2020:2020) (2149:2149:2149))
        (PORT d[12] (2215:2215:2215) (2358:2358:2358))
        (PORT clk (1998:1998:1998) (1990:1990:1990))
        (PORT stall (3033:3033:3033) (2843:2843:2843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1990:1990:1990))
        (PORT d[0] (1546:1546:1546) (1642:1642:1642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode823w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (440:440:440))
        (PORT datab (314:314:314) (413:413:413))
        (PORT datac (417:417:417) (462:462:462))
        (PORT datad (288:288:288) (374:374:374))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode911w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (328:328:328))
        (PORT datac (225:225:225) (285:285:285))
        (PORT datad (220:220:220) (262:262:262))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2785:2785:2785))
        (PORT clk (2050:2050:2050) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (3217:3217:3217))
        (PORT d[1] (2546:2546:2546) (2698:2698:2698))
        (PORT d[2] (2362:2362:2362) (2517:2517:2517))
        (PORT d[3] (2980:2980:2980) (3270:3270:3270))
        (PORT d[4] (2504:2504:2504) (2756:2756:2756))
        (PORT d[5] (3248:3248:3248) (3470:3470:3470))
        (PORT d[6] (2765:2765:2765) (3028:3028:3028))
        (PORT d[7] (3123:3123:3123) (3428:3428:3428))
        (PORT d[8] (2837:2837:2837) (2975:2975:2975))
        (PORT d[9] (2347:2347:2347) (2453:2453:2453))
        (PORT d[10] (2793:2793:2793) (2916:2916:2916))
        (PORT d[11] (2449:2449:2449) (2531:2531:2531))
        (PORT d[12] (2074:2074:2074) (2262:2262:2262))
        (PORT clk (2047:2047:2047) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (2083:2083:2083))
        (PORT clk (2047:2047:2047) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2080:2080:2080))
        (PORT d[0] (2531:2531:2531) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2207:2207:2207))
        (PORT d[1] (2049:2049:2049) (2205:2205:2205))
        (PORT d[2] (1942:1942:1942) (2082:2082:2082))
        (PORT d[3] (1777:1777:1777) (1861:1861:1861))
        (PORT d[4] (1918:1918:1918) (2048:2048:2048))
        (PORT d[5] (1777:1777:1777) (1935:1935:1935))
        (PORT d[6] (1818:1818:1818) (1922:1922:1922))
        (PORT d[7] (2026:2026:2026) (2151:2151:2151))
        (PORT d[8] (2203:2203:2203) (2305:2305:2305))
        (PORT d[9] (1700:1700:1700) (1785:1785:1785))
        (PORT d[10] (2279:2279:2279) (2493:2493:2493))
        (PORT d[11] (2330:2330:2330) (2436:2436:2436))
        (PORT d[12] (2023:2023:2023) (2212:2212:2212))
        (PORT clk (2011:2011:2011) (2007:2007:2007))
        (PORT stall (2674:2674:2674) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2007:2007:2007))
        (PORT d[0] (1805:1805:1805) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (1087:1087:1087))
        (PORT datab (1389:1389:1389) (1513:1513:1513))
        (PORT datac (1376:1376:1376) (1413:1413:1413))
        (PORT datad (1735:1735:1735) (1887:1887:1887))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1069:1069:1069) (1156:1156:1156))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1167:1167:1167))
        (PORT datab (197:197:197) (236:236:236))
        (PORT datac (174:174:174) (208:208:208))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (330:330:330))
        (PORT datab (858:858:858) (883:883:883))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (254:254:254))
        (PORT datab (680:680:680) (717:717:717))
        (PORT datac (883:883:883) (963:963:963))
        (PORT datad (1143:1143:1143) (1158:1158:1158))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1085:1085:1085))
        (PORT datab (914:914:914) (994:994:994))
        (PORT datac (611:611:611) (683:683:683))
        (PORT datad (1058:1058:1058) (1122:1122:1122))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1088:1088:1088))
        (PORT datab (645:645:645) (720:720:720))
        (PORT datac (843:843:843) (915:915:915))
        (PORT datad (631:631:631) (642:642:642))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (1022:1022:1022))
        (PORT datab (1447:1447:1447) (1449:1449:1449))
        (PORT datac (593:593:593) (606:606:606))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (247:247:247))
        (PORT datab (656:656:656) (682:682:682))
        (PORT datac (172:172:172) (204:204:204))
        (PORT datad (175:175:175) (202:202:202))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (1018:1018:1018))
        (PORT datab (1449:1449:1449) (1451:1451:1451))
        (PORT datac (1458:1458:1458) (1575:1575:1575))
        (PORT datad (654:654:654) (681:681:681))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1273:1273:1273))
        (PORT datab (1450:1450:1450) (1451:1451:1451))
        (PORT datac (926:926:926) (979:979:979))
        (PORT datad (655:655:655) (681:681:681))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (244:244:244))
        (PORT datab (1085:1085:1085) (1160:1160:1160))
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (195:195:195) (221:221:221))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1365:1365:1365))
        (PORT datab (645:645:645) (722:722:722))
        (PORT datac (629:629:629) (651:651:651))
        (PORT datad (970:970:970) (1042:1042:1042))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (953:953:953))
        (PORT datab (228:228:228) (270:270:270))
        (PORT datac (605:605:605) (622:622:622))
        (PORT datad (614:614:614) (626:626:626))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (243:243:243))
        (PORT datab (918:918:918) (992:992:992))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (173:173:173) (197:197:197))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1734:1734:1734))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (708:708:708) (728:728:728))
        (PORT sload (1560:1560:1560) (1647:1647:1647))
        (PORT ena (1576:1576:1576) (1615:1615:1615))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[8\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (768:768:768))
        (PORT datac (1187:1187:1187) (1247:1247:1247))
        (PORT datad (1032:1032:1032) (1074:1074:1074))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2619:2619:2619))
        (PORT clk (2070:2070:2070) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3524:3524:3524))
        (PORT d[1] (2718:2718:2718) (2943:2943:2943))
        (PORT d[2] (2055:2055:2055) (2142:2142:2142))
        (PORT d[3] (3539:3539:3539) (3756:3756:3756))
        (PORT d[4] (2529:2529:2529) (2781:2781:2781))
        (PORT d[5] (3756:3756:3756) (4024:4024:4024))
        (PORT d[6] (2260:2260:2260) (2351:2351:2351))
        (PORT d[7] (3572:3572:3572) (3893:3893:3893))
        (PORT d[8] (1937:1937:1937) (2095:2095:2095))
        (PORT d[9] (2613:2613:2613) (2783:2783:2783))
        (PORT d[10] (1877:1877:1877) (1973:1973:1973))
        (PORT d[11] (3236:3236:3236) (3343:3343:3343))
        (PORT d[12] (2552:2552:2552) (2810:2810:2810))
        (PORT clk (2067:2067:2067) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (1849:1849:1849))
        (PORT clk (2067:2067:2067) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2100:2100:2100))
        (PORT d[0] (2326:2326:2326) (2372:2372:2372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1875:1875:1875))
        (PORT d[1] (2089:2089:2089) (2180:2180:2180))
        (PORT d[2] (1602:1602:1602) (1700:1700:1700))
        (PORT d[3] (1877:1877:1877) (1947:1947:1947))
        (PORT d[4] (1649:1649:1649) (1799:1799:1799))
        (PORT d[5] (1572:1572:1572) (1663:1663:1663))
        (PORT d[6] (1892:1892:1892) (2003:2003:2003))
        (PORT d[7] (1946:1946:1946) (2092:2092:2092))
        (PORT d[8] (1972:1972:1972) (2122:2122:2122))
        (PORT d[9] (1703:1703:1703) (1839:1839:1839))
        (PORT d[10] (1821:1821:1821) (1914:1914:1914))
        (PORT d[11] (1900:1900:1900) (2060:2060:2060))
        (PORT d[12] (1822:1822:1822) (1883:1883:1883))
        (PORT clk (2031:2031:2031) (2027:2027:2027))
        (PORT stall (2190:2190:2190) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2027:2027:2027))
        (PORT d[0] (1357:1357:1357) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2369:2369:2369))
        (PORT clk (2025:2025:2025) (2056:2056:2056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3518:3518:3518))
        (PORT d[1] (4402:4402:4402) (4723:4723:4723))
        (PORT d[2] (3827:3827:3827) (4026:4026:4026))
        (PORT d[3] (1808:1808:1808) (1936:1936:1936))
        (PORT d[4] (2118:2118:2118) (2258:2258:2258))
        (PORT d[5] (3776:3776:3776) (4076:4076:4076))
        (PORT d[6] (2472:2472:2472) (2606:2606:2606))
        (PORT d[7] (4049:4049:4049) (4453:4453:4453))
        (PORT d[8] (2614:2614:2614) (2847:2847:2847))
        (PORT d[9] (2197:2197:2197) (2351:2351:2351))
        (PORT d[10] (2600:2600:2600) (2670:2670:2670))
        (PORT d[11] (2829:2829:2829) (2923:2923:2923))
        (PORT d[12] (2795:2795:2795) (3025:3025:3025))
        (PORT clk (2022:2022:2022) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (1988:1988:1988))
        (PORT clk (2022:2022:2022) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2056:2056:2056))
        (PORT d[0] (2282:2282:2282) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (1908:1908:1908))
        (PORT d[1] (2208:2208:2208) (2309:2309:2309))
        (PORT d[2] (1957:1957:1957) (2075:2075:2075))
        (PORT d[3] (2107:2107:2107) (2182:2182:2182))
        (PORT d[4] (1964:1964:1964) (2125:2125:2125))
        (PORT d[5] (2003:2003:2003) (2162:2162:2162))
        (PORT d[6] (1877:1877:1877) (1988:1988:1988))
        (PORT d[7] (1920:1920:1920) (2088:2088:2088))
        (PORT d[8] (1949:1949:1949) (2127:2127:2127))
        (PORT d[9] (1974:1974:1974) (2080:2080:2080))
        (PORT d[10] (1841:1841:1841) (1992:1992:1992))
        (PORT d[11] (1871:1871:1871) (2017:2017:2017))
        (PORT d[12] (1736:1736:1736) (1908:1908:1908))
        (PORT clk (1986:1986:1986) (1983:1983:1983))
        (PORT stall (2074:2074:2074) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1983:1983:1983))
        (PORT d[0] (1591:1591:1591) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1564:1564:1564))
        (PORT datab (893:893:893) (1026:1026:1026))
        (PORT datac (1530:1530:1530) (1602:1602:1602))
        (PORT datad (1576:1576:1576) (1635:1635:1635))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (1987:1987:1987))
        (PORT clk (2048:2048:2048) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3258:3258:3258) (3622:3622:3622))
        (PORT d[1] (4314:4314:4314) (4607:4607:4607))
        (PORT d[2] (2975:2975:2975) (3167:3167:3167))
        (PORT d[3] (2495:2495:2495) (2688:2688:2688))
        (PORT d[4] (2544:2544:2544) (2703:2703:2703))
        (PORT d[5] (3536:3536:3536) (3840:3840:3840))
        (PORT d[6] (3350:3350:3350) (3661:3661:3661))
        (PORT d[7] (3135:3135:3135) (3460:3460:3460))
        (PORT d[8] (2964:2964:2964) (3275:3275:3275))
        (PORT d[9] (4088:4088:4088) (4340:4340:4340))
        (PORT d[10] (3059:3059:3059) (3175:3175:3175))
        (PORT d[11] (3434:3434:3434) (3600:3600:3600))
        (PORT d[12] (2291:2291:2291) (2513:2513:2513))
        (PORT clk (2045:2045:2045) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (2039:2039:2039))
        (PORT clk (2045:2045:2045) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (PORT d[0] (2557:2557:2557) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (1872:1872:1872))
        (PORT d[1] (1905:1905:1905) (2048:2048:2048))
        (PORT d[2] (1858:1858:1858) (1969:1969:1969))
        (PORT d[3] (1879:1879:1879) (1977:1977:1977))
        (PORT d[4] (1740:1740:1740) (1828:1828:1828))
        (PORT d[5] (1698:1698:1698) (1811:1811:1811))
        (PORT d[6] (2248:2248:2248) (2435:2435:2435))
        (PORT d[7] (1855:1855:1855) (1940:1940:1940))
        (PORT d[8] (1883:1883:1883) (2011:2011:2011))
        (PORT d[9] (2009:2009:2009) (2104:2104:2104))
        (PORT d[10] (1778:1778:1778) (1915:1915:1915))
        (PORT d[11] (1825:1825:1825) (1911:1911:1911))
        (PORT d[12] (1902:1902:1902) (2029:2029:2029))
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (PORT stall (2251:2251:2251) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (PORT d[0] (1513:1513:1513) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (2130:2130:2130))
        (PORT clk (2047:2047:2047) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (3471:3471:3471))
        (PORT d[1] (4068:4068:4068) (4351:4351:4351))
        (PORT d[2] (3535:3535:3535) (3711:3711:3711))
        (PORT d[3] (2808:2808:2808) (2988:2988:2988))
        (PORT d[4] (2681:2681:2681) (2832:2832:2832))
        (PORT d[5] (3166:3166:3166) (3451:3451:3451))
        (PORT d[6] (3303:3303:3303) (3579:3579:3579))
        (PORT d[7] (3781:3781:3781) (4111:4111:4111))
        (PORT d[8] (2636:2636:2636) (2895:2895:2895))
        (PORT d[9] (2496:2496:2496) (2650:2650:2650))
        (PORT d[10] (3527:3527:3527) (3667:3667:3667))
        (PORT d[11] (2793:2793:2793) (2994:2994:2994))
        (PORT d[12] (2606:2606:2606) (2824:2824:2824))
        (PORT clk (2044:2044:2044) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2318:2318:2318))
        (PORT clk (2044:2044:2044) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (PORT d[0] (2878:2878:2878) (2855:2855:2855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (1937:1937:1937))
        (PORT d[1] (2081:2081:2081) (2214:2214:2214))
        (PORT d[2] (1972:1972:1972) (2088:2088:2088))
        (PORT d[3] (1917:1917:1917) (2005:2005:2005))
        (PORT d[4] (1894:1894:1894) (2006:2006:2006))
        (PORT d[5] (2005:2005:2005) (2154:2154:2154))
        (PORT d[6] (1994:1994:1994) (2167:2167:2167))
        (PORT d[7] (1945:1945:1945) (2114:2114:2114))
        (PORT d[8] (1928:1928:1928) (2088:2088:2088))
        (PORT d[9] (1651:1651:1651) (1772:1772:1772))
        (PORT d[10] (1844:1844:1844) (1994:1994:1994))
        (PORT d[11] (1889:1889:1889) (2039:2039:2039))
        (PORT d[12] (1698:1698:1698) (1863:1863:1863))
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (PORT stall (1863:1863:1863) (1855:1855:1855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (PORT d[0] (1382:1382:1382) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1565:1565:1565))
        (PORT datab (889:889:889) (1025:1025:1025))
        (PORT datac (1414:1414:1414) (1460:1460:1460))
        (PORT datad (1529:1529:1529) (1607:1607:1607))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2232:2232:2232))
        (PORT clk (2072:2072:2072) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2968:2968:2968))
        (PORT d[1] (1756:1756:1756) (1885:1885:1885))
        (PORT d[2] (5289:5289:5289) (5531:5531:5531))
        (PORT d[3] (2326:2326:2326) (2559:2559:2559))
        (PORT d[4] (2153:2153:2153) (2353:2353:2353))
        (PORT d[5] (2936:2936:2936) (3218:3218:3218))
        (PORT d[6] (2502:2502:2502) (2603:2603:2603))
        (PORT d[7] (2881:2881:2881) (3166:3166:3166))
        (PORT d[8] (1978:1978:1978) (2122:2122:2122))
        (PORT d[9] (2048:2048:2048) (2176:2176:2176))
        (PORT d[10] (2791:2791:2791) (3014:3014:3014))
        (PORT d[11] (2267:2267:2267) (2398:2398:2398))
        (PORT d[12] (2964:2964:2964) (3297:3297:3297))
        (PORT clk (2069:2069:2069) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2347:2347:2347))
        (PORT clk (2069:2069:2069) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2099:2099:2099))
        (PORT d[0] (2898:2898:2898) (2904:2904:2904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2100:2100:2100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2192:2192:2192))
        (PORT d[1] (2027:2027:2027) (2195:2195:2195))
        (PORT d[2] (1769:1769:1769) (1903:1903:1903))
        (PORT d[3] (2049:2049:2049) (2140:2140:2140))
        (PORT d[4] (1979:1979:1979) (2066:2066:2066))
        (PORT d[5] (2064:2064:2064) (2230:2230:2230))
        (PORT d[6] (2035:2035:2035) (2137:2137:2137))
        (PORT d[7] (1838:1838:1838) (1959:1959:1959))
        (PORT d[8] (1744:1744:1744) (1829:1829:1829))
        (PORT d[9] (2076:2076:2076) (2147:2147:2147))
        (PORT d[10] (1889:1889:1889) (1948:1948:1948))
        (PORT d[11] (1969:1969:1969) (2068:2068:2068))
        (PORT d[12] (1899:1899:1899) (2033:2033:2033))
        (PORT clk (2033:2033:2033) (2026:2026:2026))
        (PORT stall (2780:2780:2780) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2026:2026:2026))
        (PORT d[0] (1822:1822:1822) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (874:874:874) (944:944:944))
        (PORT clk (2040:2040:2040) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1276:1276:1276))
        (PORT d[1] (3564:3564:3564) (3689:3689:3689))
        (PORT d[2] (2923:2923:2923) (3076:3076:3076))
        (PORT d[3] (1691:1691:1691) (1836:1836:1836))
        (PORT d[4] (1693:1693:1693) (1836:1836:1836))
        (PORT d[5] (2034:2034:2034) (2143:2143:2143))
        (PORT d[6] (1712:1712:1712) (1805:1805:1805))
        (PORT d[7] (1326:1326:1326) (1404:1404:1404))
        (PORT d[8] (1088:1088:1088) (1190:1190:1190))
        (PORT d[9] (1121:1121:1121) (1229:1229:1229))
        (PORT d[10] (2389:2389:2389) (2480:2480:2480))
        (PORT d[11] (1545:1545:1545) (1618:1618:1618))
        (PORT d[12] (2330:2330:2330) (2451:2451:2451))
        (PORT clk (2037:2037:2037) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1259:1259:1259) (1223:1223:1223))
        (PORT clk (2037:2037:2037) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2068:2068:2068))
        (PORT d[0] (1805:1805:1805) (1786:1786:1786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1170:1170:1170))
        (PORT d[1] (1454:1454:1454) (1484:1484:1484))
        (PORT d[2] (1267:1267:1267) (1298:1298:1298))
        (PORT d[3] (1091:1091:1091) (1154:1154:1154))
        (PORT d[4] (1419:1419:1419) (1494:1494:1494))
        (PORT d[5] (1091:1091:1091) (1144:1144:1144))
        (PORT d[6] (1301:1301:1301) (1365:1365:1365))
        (PORT d[7] (1281:1281:1281) (1348:1348:1348))
        (PORT d[8] (1157:1157:1157) (1208:1208:1208))
        (PORT d[9] (1016:1016:1016) (1077:1077:1077))
        (PORT d[10] (1070:1070:1070) (1117:1117:1117))
        (PORT d[11] (1135:1135:1135) (1189:1189:1189))
        (PORT d[12] (1663:1663:1663) (1775:1775:1775))
        (PORT clk (2001:2001:2001) (1995:1995:1995))
        (PORT stall (2011:2011:2011) (1996:1996:1996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1995:1995:1995))
        (PORT d[0] (891:891:891) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1785:1785:1785))
        (PORT datab (1360:1360:1360) (1500:1500:1500))
        (PORT datac (1326:1326:1326) (1359:1359:1359))
        (PORT datad (933:933:933) (947:947:947))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1626:1626:1626))
        (PORT clk (2059:2059:2059) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1722:1722:1722))
        (PORT d[1] (2218:2218:2218) (2340:2340:2340))
        (PORT d[2] (2035:2035:2035) (2131:2131:2131))
        (PORT d[3] (2911:2911:2911) (3161:3161:3161))
        (PORT d[4] (1723:1723:1723) (1862:1862:1862))
        (PORT d[5] (1699:1699:1699) (1785:1785:1785))
        (PORT d[6] (2245:2245:2245) (2369:2369:2369))
        (PORT d[7] (1401:1401:1401) (1488:1488:1488))
        (PORT d[8] (1948:1948:1948) (2013:2013:2013))
        (PORT d[9] (1447:1447:1447) (1510:1510:1510))
        (PORT d[10] (2019:2019:2019) (2130:2130:2130))
        (PORT d[11] (1338:1338:1338) (1388:1388:1388))
        (PORT d[12] (3030:3030:3030) (3250:3250:3250))
        (PORT clk (2056:2056:2056) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1746:1746:1746))
        (PORT clk (2056:2056:2056) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2086:2086:2086))
        (PORT d[0] (2220:2220:2220) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1454:1454:1454))
        (PORT d[1] (1392:1392:1392) (1408:1408:1408))
        (PORT d[2] (1657:1657:1657) (1705:1705:1705))
        (PORT d[3] (1742:1742:1742) (1822:1822:1822))
        (PORT d[4] (1714:1714:1714) (1772:1772:1772))
        (PORT d[5] (1325:1325:1325) (1342:1342:1342))
        (PORT d[6] (1306:1306:1306) (1352:1352:1352))
        (PORT d[7] (1697:1697:1697) (1760:1760:1760))
        (PORT d[8] (1642:1642:1642) (1697:1697:1697))
        (PORT d[9] (1335:1335:1335) (1380:1380:1380))
        (PORT d[10] (1622:1622:1622) (1639:1639:1639))
        (PORT d[11] (1439:1439:1439) (1504:1504:1504))
        (PORT d[12] (1299:1299:1299) (1353:1353:1353))
        (PORT clk (2020:2020:2020) (2013:2013:2013))
        (PORT stall (2551:2551:2551) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2013:2013:2013))
        (PORT d[0] (1544:1544:1544) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2388:2388:2388))
        (PORT clk (2066:2066:2066) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (2884:2884:2884))
        (PORT d[1] (4001:4001:4001) (4257:4257:4257))
        (PORT d[2] (2650:2650:2650) (2795:2795:2795))
        (PORT d[3] (3015:3015:3015) (3316:3316:3316))
        (PORT d[4] (2522:2522:2522) (2768:2768:2768))
        (PORT d[5] (3118:3118:3118) (3344:3344:3344))
        (PORT d[6] (2811:2811:2811) (3045:3045:3045))
        (PORT d[7] (3312:3312:3312) (3571:3571:3571))
        (PORT d[8] (3121:3121:3121) (3290:3290:3290))
        (PORT d[9] (3975:3975:3975) (4146:4146:4146))
        (PORT d[10] (3129:3129:3129) (3295:3295:3295))
        (PORT d[11] (2813:2813:2813) (2957:2957:2957))
        (PORT d[12] (1871:1871:1871) (2049:2049:2049))
        (PORT clk (2063:2063:2063) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2222:2222:2222))
        (PORT clk (2063:2063:2063) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (PORT d[0] (2696:2696:2696) (2759:2759:2759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (2039:2039:2039))
        (PORT d[1] (2321:2321:2321) (2520:2520:2520))
        (PORT d[2] (1995:1995:1995) (2132:2132:2132))
        (PORT d[3] (2157:2157:2157) (2306:2306:2306))
        (PORT d[4] (1921:1921:1921) (2064:2064:2064))
        (PORT d[5] (1754:1754:1754) (1918:1918:1918))
        (PORT d[6] (1757:1757:1757) (1867:1867:1867))
        (PORT d[7] (2021:2021:2021) (2138:2138:2138))
        (PORT d[8] (2050:2050:2050) (2130:2130:2130))
        (PORT d[9] (2053:2053:2053) (2132:2132:2132))
        (PORT d[10] (2268:2268:2268) (2460:2460:2460))
        (PORT d[11] (2301:2301:2301) (2361:2361:2361))
        (PORT d[12] (2058:2058:2058) (2251:2251:2251))
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (PORT stall (2755:2755:2755) (2635:2635:2635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (PORT d[0] (1561:1561:1561) (1647:1647:1647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1694:1694:1694) (1790:1790:1790))
        (PORT datab (1365:1365:1365) (1509:1509:1509))
        (PORT datac (773:773:773) (774:774:774))
        (PORT datad (1512:1512:1512) (1537:1537:1537))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1379:1379:1379))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1167:1167:1167))
        (PORT datab (198:198:198) (238:238:238))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (493:493:493) (501:501:501))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (875:875:875))
        (PORT datab (241:241:241) (323:323:323))
        (PORT datac (215:215:215) (292:292:292))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1730:1730:1730))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (536:536:536) (566:566:566))
        (PORT sload (1680:1680:1680) (1791:1791:1791))
        (PORT ena (1579:1579:1579) (1617:1617:1617))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (821:821:821))
        (PORT datab (993:993:993) (1076:1076:1076))
        (PORT datac (708:708:708) (751:751:751))
        (PORT datad (701:701:701) (750:750:750))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (825:825:825))
        (PORT datab (1488:1488:1488) (1575:1575:1575))
        (PORT datac (703:703:703) (751:751:751))
        (PORT datad (701:701:701) (750:750:750))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (805:805:805))
        (PORT datab (742:742:742) (789:789:789))
        (PORT datac (722:722:722) (777:777:777))
        (PORT datad (703:703:703) (751:751:751))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (691:691:691))
        (PORT datab (198:198:198) (237:237:237))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (374:374:374))
        (PORT datab (904:904:904) (964:964:964))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (399:399:399) (479:479:479))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (1054:1054:1054))
        (PORT datab (899:899:899) (980:980:980))
        (PORT datac (393:393:393) (433:433:433))
        (PORT datad (597:597:597) (617:617:617))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (776:776:776))
        (PORT datab (1290:1290:1290) (1378:1378:1378))
        (PORT datac (171:171:171) (202:202:202))
        (PORT datad (600:600:600) (617:617:617))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (793:793:793))
        (PORT datab (610:610:610) (638:638:638))
        (PORT datac (347:347:347) (369:369:369))
        (PORT datad (601:601:601) (617:617:617))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (791:791:791))
        (PORT datab (1045:1045:1045) (1139:1139:1139))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1727:1727:1727))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1214:1214:1214) (1217:1217:1217))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (775:775:775))
        (PORT datab (676:676:676) (750:750:750))
        (PORT datac (393:393:393) (430:430:430))
        (PORT datad (376:376:376) (401:401:401))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1317:1317:1317))
        (PORT datab (410:410:410) (438:438:438))
        (PORT datac (902:902:902) (951:951:951))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (638:638:638))
        (PORT datab (220:220:220) (259:259:259))
        (PORT datac (574:574:574) (589:589:589))
        (PORT datad (336:336:336) (355:355:355))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1365:1365:1365))
        (PORT datab (604:604:604) (623:623:623))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1729:1729:1729))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (850:850:850) (857:857:857))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (554:554:554) (719:719:719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1470:1470:1470))
        (PORT datab (3920:3920:3920) (4322:4322:4322))
        (PORT datad (1481:1481:1481) (1576:1576:1576))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[43\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (260:260:260) (330:330:330))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1734:1734:1734))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1734:1734:1734))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2250:2250:2250))
        (PORT clk (2058:2058:2058) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2666:2666:2666))
        (PORT d[1] (2035:2035:2035) (2155:2155:2155))
        (PORT d[2] (4766:4766:4766) (5015:5015:5015))
        (PORT d[3] (2608:2608:2608) (2844:2844:2844))
        (PORT d[4] (2149:2149:2149) (2335:2335:2335))
        (PORT d[5] (2868:2868:2868) (3119:3119:3119))
        (PORT d[6] (2719:2719:2719) (2946:2946:2946))
        (PORT d[7] (3205:3205:3205) (3515:3515:3515))
        (PORT d[8] (2294:2294:2294) (2464:2464:2464))
        (PORT d[9] (2355:2355:2355) (2505:2505:2505))
        (PORT d[10] (3072:3072:3072) (3287:3287:3287))
        (PORT d[11] (2572:2572:2572) (2706:2706:2706))
        (PORT d[12] (3157:3157:3157) (3457:3457:3457))
        (PORT clk (2055:2055:2055) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2203:2203:2203))
        (PORT clk (2055:2055:2055) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2087:2087:2087))
        (PORT d[0] (2681:2681:2681) (2733:2733:2733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (2042:2042:2042))
        (PORT d[1] (1728:1728:1728) (1870:1870:1870))
        (PORT d[2] (1672:1672:1672) (1802:1802:1802))
        (PORT d[3] (2023:2023:2023) (2079:2079:2079))
        (PORT d[4] (2070:2070:2070) (2226:2226:2226))
        (PORT d[5] (2039:2039:2039) (2185:2185:2185))
        (PORT d[6] (2256:2256:2256) (2362:2362:2362))
        (PORT d[7] (1964:1964:1964) (2033:2033:2033))
        (PORT d[8] (2083:2083:2083) (2177:2177:2177))
        (PORT d[9] (2079:2079:2079) (2262:2262:2262))
        (PORT d[10] (2297:2297:2297) (2348:2348:2348))
        (PORT d[11] (2031:2031:2031) (2097:2097:2097))
        (PORT d[12] (1885:1885:1885) (2032:2032:2032))
        (PORT clk (2019:2019:2019) (2014:2014:2014))
        (PORT stall (2639:2639:2639) (2625:2625:2625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2014:2014:2014))
        (PORT d[0] (1788:1788:1788) (1863:1863:1863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1667:1667:1667) (1797:1797:1797))
        (PORT clk (2043:2043:2043) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2092:2092:2092))
        (PORT d[1] (3394:3394:3394) (3605:3605:3605))
        (PORT d[2] (4302:4302:4302) (4440:4440:4440))
        (PORT d[3] (3124:3124:3124) (3378:3378:3378))
        (PORT d[4] (2506:2506:2506) (2711:2711:2711))
        (PORT d[5] (2089:2089:2089) (2239:2239:2239))
        (PORT d[6] (1767:1767:1767) (1904:1904:1904))
        (PORT d[7] (2789:2789:2789) (3008:3008:3008))
        (PORT d[8] (4021:4021:4021) (4247:4247:4247))
        (PORT d[9] (4400:4400:4400) (4603:4603:4603))
        (PORT d[10] (3082:3082:3082) (3290:3290:3290))
        (PORT d[11] (4361:4361:4361) (4546:4546:4546))
        (PORT d[12] (3543:3543:3543) (3813:3813:3813))
        (PORT clk (2040:2040:2040) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2387:2387:2387))
        (PORT clk (2040:2040:2040) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2072:2072:2072))
        (PORT d[0] (2646:2646:2646) (2679:2679:2679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1863:1863:1863) (1971:1971:1971))
        (PORT d[1] (1934:1934:1934) (2092:2092:2092))
        (PORT d[2] (2109:2109:2109) (2304:2304:2304))
        (PORT d[3] (1848:1848:1848) (1962:1962:1962))
        (PORT d[4] (1864:1864:1864) (1951:1951:1951))
        (PORT d[5] (2257:2257:2257) (2324:2324:2324))
        (PORT d[6] (2077:2077:2077) (2169:2169:2169))
        (PORT d[7] (2093:2093:2093) (2235:2235:2235))
        (PORT d[8] (1983:1983:1983) (2084:2084:2084))
        (PORT d[9] (2251:2251:2251) (2341:2341:2341))
        (PORT d[10] (1966:1966:1966) (2047:2047:2047))
        (PORT d[11] (1760:1760:1760) (1870:1870:1870))
        (PORT d[12] (1924:1924:1924) (2074:2074:2074))
        (PORT clk (2004:2004:2004) (1999:1999:1999))
        (PORT stall (2620:2620:2620) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (1999:1999:1999))
        (PORT d[0] (1945:1945:1945) (1970:1970:1970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1649:1649:1649))
        (PORT datab (1782:1782:1782) (1937:1937:1937))
        (PORT datac (1704:1704:1704) (1750:1750:1750))
        (PORT datad (1443:1443:1443) (1492:1492:1492))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1631:1631:1631) (1758:1758:1758))
        (PORT clk (2039:2039:2039) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (1882:1882:1882))
        (PORT d[1] (3378:3378:3378) (3570:3570:3570))
        (PORT d[2] (3999:3999:3999) (4142:4142:4142))
        (PORT d[3] (3420:3420:3420) (3675:3675:3675))
        (PORT d[4] (2196:2196:2196) (2416:2416:2416))
        (PORT d[5] (2074:2074:2074) (2204:2204:2204))
        (PORT d[6] (2253:2253:2253) (2393:2393:2393))
        (PORT d[7] (2375:2375:2375) (2565:2565:2565))
        (PORT d[8] (4338:4338:4338) (4580:4580:4580))
        (PORT d[9] (3600:3600:3600) (3707:3707:3707))
        (PORT d[10] (2643:2643:2643) (2825:2825:2825))
        (PORT d[11] (4077:4077:4077) (4260:4260:4260))
        (PORT d[12] (3104:3104:3104) (3365:3365:3365))
        (PORT clk (2036:2036:2036) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (1885:1885:1885))
        (PORT clk (2036:2036:2036) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2065:2065:2065))
        (PORT d[0] (2401:2401:2401) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2139:2139:2139) (2258:2258:2258))
        (PORT d[1] (2213:2213:2213) (2374:2374:2374))
        (PORT d[2] (1777:1777:1777) (1863:1863:1863))
        (PORT d[3] (2082:2082:2082) (2175:2175:2175))
        (PORT d[4] (2100:2100:2100) (2228:2228:2228))
        (PORT d[5] (2042:2042:2042) (2087:2087:2087))
        (PORT d[6] (2056:2056:2056) (2149:2149:2149))
        (PORT d[7] (2078:2078:2078) (2206:2206:2206))
        (PORT d[8] (1917:1917:1917) (1985:1985:1985))
        (PORT d[9] (2057:2057:2057) (2168:2168:2168))
        (PORT d[10] (1721:1721:1721) (1797:1797:1797))
        (PORT d[11] (2079:2079:2079) (2203:2203:2203))
        (PORT d[12] (1944:1944:1944) (2093:2093:2093))
        (PORT clk (2000:2000:2000) (1992:1992:1992))
        (PORT stall (2676:2676:2676) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (1992:1992:1992))
        (PORT d[0] (1813:1813:1813) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (2011:2011:2011))
        (PORT clk (2044:2044:2044) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2684:2684:2684))
        (PORT d[1] (3415:3415:3415) (3629:3629:3629))
        (PORT d[2] (4083:4083:4083) (4225:4225:4225))
        (PORT d[3] (3142:3142:3142) (3394:3394:3394))
        (PORT d[4] (3042:3042:3042) (3261:3261:3261))
        (PORT d[5] (2380:2380:2380) (2530:2530:2530))
        (PORT d[6] (2057:2057:2057) (2191:2191:2191))
        (PORT d[7] (2507:2507:2507) (2730:2730:2730))
        (PORT d[8] (4416:4416:4416) (4679:4679:4679))
        (PORT d[9] (4422:4422:4422) (4626:4626:4626))
        (PORT d[10] (2920:2920:2920) (3119:3119:3119))
        (PORT d[11] (4395:4395:4395) (4604:4604:4604))
        (PORT d[12] (3120:3120:3120) (3372:3372:3372))
        (PORT clk (2041:2041:2041) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2344:2344:2344))
        (PORT clk (2041:2041:2041) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
        (PORT d[0] (2794:2794:2794) (2881:2881:2881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2073:2073:2073))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (1870:1870:1870))
        (PORT d[1] (1925:1925:1925) (2068:2068:2068))
        (PORT d[2] (2129:2129:2129) (2325:2325:2325))
        (PORT d[3] (2107:2107:2107) (2192:2192:2192))
        (PORT d[4] (1818:1818:1818) (1925:1925:1925))
        (PORT d[5] (2051:2051:2051) (2129:2129:2129))
        (PORT d[6] (2108:2108:2108) (2224:2224:2224))
        (PORT d[7] (1961:1961:1961) (2074:2074:2074))
        (PORT d[8] (1961:1961:1961) (2061:2061:2061))
        (PORT d[9] (1945:1945:1945) (2041:2041:2041))
        (PORT d[10] (2054:2054:2054) (2148:2148:2148))
        (PORT d[11] (1795:1795:1795) (1894:1894:1894))
        (PORT d[12] (1961:1961:1961) (2114:2114:2114))
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (PORT stall (2445:2445:2445) (2339:2339:2339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (PORT d[0] (1763:1763:1763) (1823:1823:1823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1535:1535:1535) (1661:1661:1661))
        (PORT datab (1780:1780:1780) (1931:1931:1931))
        (PORT datac (1338:1338:1338) (1378:1378:1378))
        (PORT datad (1427:1427:1427) (1492:1492:1492))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1319:1319:1319))
        (PORT clk (2063:2063:2063) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1686:1686:1686))
        (PORT d[1] (1620:1620:1620) (1707:1707:1707))
        (PORT d[2] (2322:2322:2322) (2428:2428:2428))
        (PORT d[3] (2885:2885:2885) (3164:3164:3164))
        (PORT d[4] (1793:1793:1793) (1927:1927:1927))
        (PORT d[5] (1933:1933:1933) (2052:2052:2052))
        (PORT d[6] (1696:1696:1696) (1776:1776:1776))
        (PORT d[7] (1707:1707:1707) (1805:1805:1805))
        (PORT d[8] (1903:1903:1903) (1978:1978:1978))
        (PORT d[9] (1425:1425:1425) (1488:1488:1488))
        (PORT d[10] (2351:2351:2351) (2440:2440:2440))
        (PORT d[11] (1998:1998:1998) (2123:2123:2123))
        (PORT d[12] (2586:2586:2586) (2845:2845:2845))
        (PORT clk (2060:2060:2060) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1679:1679:1679))
        (PORT clk (2060:2060:2060) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2090:2090:2090))
        (PORT d[0] (2243:2243:2243) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1383:1383:1383))
        (PORT d[1] (1374:1374:1374) (1385:1385:1385))
        (PORT d[2] (1603:1603:1603) (1638:1638:1638))
        (PORT d[3] (1414:1414:1414) (1461:1461:1461))
        (PORT d[4] (1726:1726:1726) (1801:1801:1801))
        (PORT d[5] (1638:1638:1638) (1697:1697:1697))
        (PORT d[6] (1352:1352:1352) (1398:1398:1398))
        (PORT d[7] (1345:1345:1345) (1387:1387:1387))
        (PORT d[8] (1356:1356:1356) (1392:1392:1392))
        (PORT d[9] (1386:1386:1386) (1436:1436:1436))
        (PORT d[10] (1326:1326:1326) (1346:1346:1346))
        (PORT d[11] (1401:1401:1401) (1443:1443:1443))
        (PORT d[12] (1534:1534:1534) (1642:1642:1642))
        (PORT clk (2024:2024:2024) (2017:2017:2017))
        (PORT stall (2483:2483:2483) (2379:2379:2379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2017:2017:2017))
        (PORT d[0] (1525:1525:1525) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2457:2457:2457))
        (PORT clk (2040:2040:2040) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2449:2449:2449))
        (PORT d[1] (2287:2287:2287) (2502:2502:2502))
        (PORT d[2] (5444:5444:5444) (5766:5766:5766))
        (PORT d[3] (2512:2512:2512) (2711:2711:2711))
        (PORT d[4] (3163:3163:3163) (3450:3450:3450))
        (PORT d[5] (2895:2895:2895) (3148:3148:3148))
        (PORT d[6] (3058:3058:3058) (3335:3335:3335))
        (PORT d[7] (3547:3547:3547) (3898:3898:3898))
        (PORT d[8] (2022:2022:2022) (2192:2192:2192))
        (PORT d[9] (2087:2087:2087) (2249:2249:2249))
        (PORT d[10] (3434:3434:3434) (3748:3748:3748))
        (PORT d[11] (3006:3006:3006) (3145:3145:3145))
        (PORT d[12] (2517:2517:2517) (2769:2769:2769))
        (PORT clk (2037:2037:2037) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1610:1610:1610))
        (PORT clk (2037:2037:2037) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2069:2069:2069))
        (PORT d[0] (2137:2137:2137) (2147:2147:2147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (2114:2114:2114))
        (PORT d[1] (2232:2232:2232) (2357:2357:2357))
        (PORT d[2] (1631:1631:1631) (1711:1711:1711))
        (PORT d[3] (1880:1880:1880) (2013:2013:2013))
        (PORT d[4] (2054:2054:2054) (2168:2168:2168))
        (PORT d[5] (1446:1446:1446) (1537:1537:1537))
        (PORT d[6] (1911:1911:1911) (2033:2033:2033))
        (PORT d[7] (1601:1601:1601) (1696:1696:1696))
        (PORT d[8] (1941:1941:1941) (2026:2026:2026))
        (PORT d[9] (1982:1982:1982) (2103:2103:2103))
        (PORT d[10] (2040:2040:2040) (2167:2167:2167))
        (PORT d[11] (1955:1955:1955) (2083:2083:2083))
        (PORT d[12] (1965:1965:1965) (2085:2085:2085))
        (PORT clk (2001:2001:2001) (1996:1996:1996))
        (PORT stall (2602:2602:2602) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1996:1996:1996))
        (PORT d[0] (1424:1424:1424) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1533:1533:1533) (1655:1655:1655))
        (PORT datab (1784:1784:1784) (1938:1938:1938))
        (PORT datac (774:774:774) (771:771:771))
        (PORT datad (1799:1799:1799) (1867:1867:1867))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1490:1490:1490) (1543:1543:1543))
        (PORT clk (2061:2061:2061) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1731:1731:1731))
        (PORT d[1] (2202:2202:2202) (2329:2329:2329))
        (PORT d[2] (2027:2027:2027) (2134:2134:2134))
        (PORT d[3] (2941:2941:2941) (3208:3208:3208))
        (PORT d[4] (1771:1771:1771) (1886:1886:1886))
        (PORT d[5] (1402:1402:1402) (1477:1477:1477))
        (PORT d[6] (1890:1890:1890) (1987:1987:1987))
        (PORT d[7] (1434:1434:1434) (1529:1529:1529))
        (PORT d[8] (1938:1938:1938) (2003:2003:2003))
        (PORT d[9] (1412:1412:1412) (1490:1490:1490))
        (PORT d[10] (2006:2006:2006) (2096:2096:2096))
        (PORT d[11] (2031:2031:2031) (2137:2137:2137))
        (PORT d[12] (3053:3053:3053) (3276:3276:3276))
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1716:1716:1716) (1768:1768:1768))
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
        (PORT d[0] (2241:2241:2241) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1412:1412:1412))
        (PORT d[1] (1726:1726:1726) (1886:1886:1886))
        (PORT d[2] (1588:1588:1588) (1618:1618:1618))
        (PORT d[3] (1437:1437:1437) (1483:1483:1483))
        (PORT d[4] (1745:1745:1745) (1820:1820:1820))
        (PORT d[5] (1370:1370:1370) (1421:1421:1421))
        (PORT d[6] (1702:1702:1702) (1780:1780:1780))
        (PORT d[7] (1404:1404:1404) (1459:1459:1459))
        (PORT d[8] (1361:1361:1361) (1386:1386:1386))
        (PORT d[9] (1367:1367:1367) (1426:1426:1426))
        (PORT d[10] (1701:1701:1701) (1753:1753:1753))
        (PORT d[11] (1459:1459:1459) (1521:1521:1521))
        (PORT d[12] (1262:1262:1262) (1299:1299:1299))
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (PORT stall (2482:2482:2482) (2378:2378:2378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (PORT d[0] (1580:1580:1580) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (2027:2027:2027))
        (PORT clk (2041:2041:2041) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1664:1664:1664) (1846:1846:1846))
        (PORT d[1] (3391:3391:3391) (3578:3578:3578))
        (PORT d[2] (3763:3763:3763) (3897:3897:3897))
        (PORT d[3] (3419:3419:3419) (3706:3706:3706))
        (PORT d[4] (2229:2229:2229) (2433:2433:2433))
        (PORT d[5] (2601:2601:2601) (2758:2758:2758))
        (PORT d[6] (1832:1832:1832) (1974:1974:1974))
        (PORT d[7] (2808:2808:2808) (3024:3024:3024))
        (PORT d[8] (4309:4309:4309) (4529:4529:4529))
        (PORT d[9] (3584:3584:3584) (3701:3701:3701))
        (PORT d[10] (2664:2664:2664) (2866:2866:2866))
        (PORT d[11] (4053:4053:4053) (4236:4236:4236))
        (PORT d[12] (3355:3355:3355) (3610:3610:3610))
        (PORT clk (2038:2038:2038) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2547:2547:2547))
        (PORT clk (2038:2038:2038) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2067:2067:2067))
        (PORT d[0] (2986:2986:2986) (3060:3060:3060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2068:2068:2068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2135:2135:2135) (2251:2251:2251))
        (PORT d[1] (1939:1939:1939) (2101:2101:2101))
        (PORT d[2] (2042:2042:2042) (2117:2117:2117))
        (PORT d[3] (2147:2147:2147) (2244:2244:2244))
        (PORT d[4] (1565:1565:1565) (1660:1660:1660))
        (PORT d[5] (1801:1801:1801) (1861:1861:1861))
        (PORT d[6] (2043:2043:2043) (2132:2132:2132))
        (PORT d[7] (1989:1989:1989) (2112:2112:2112))
        (PORT d[8] (1978:1978:1978) (2063:2063:2063))
        (PORT d[9] (2279:2279:2279) (2412:2412:2412))
        (PORT d[10] (2044:2044:2044) (2127:2127:2127))
        (PORT d[11] (2044:2044:2044) (2175:2175:2175))
        (PORT d[12] (2021:2021:2021) (2147:2147:2147))
        (PORT clk (2002:2002:2002) (1994:1994:1994))
        (PORT stall (2485:2485:2485) (2353:2353:2353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1994:1994:1994))
        (PORT d[0] (1588:1588:1588) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1536:1536:1536) (1660:1660:1660))
        (PORT datab (1782:1782:1782) (1933:1933:1933))
        (PORT datac (1018:1018:1018) (1004:1004:1004))
        (PORT datad (1575:1575:1575) (1595:1595:1595))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1338:1338:1338))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (385:385:385))
        (PORT datab (1666:1666:1666) (1762:1762:1762))
        (PORT datac (170:170:170) (203:203:203))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (329:329:329))
        (PORT datab (241:241:241) (322:322:322))
        (PORT datac (825:825:825) (843:843:843))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1734:1734:1734))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (538:538:538) (569:569:569))
        (PORT sload (1450:1450:1450) (1524:1524:1524))
        (PORT ena (1803:1803:1803) (1810:1810:1810))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[5\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (706:706:706) (768:768:768))
        (PORT datac (968:968:968) (1008:1008:1008))
        (PORT datad (845:845:845) (897:897:897))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3282:3282:3282))
        (PORT clk (2061:2061:2061) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (3529:3529:3529))
        (PORT d[1] (2466:2466:2466) (2686:2686:2686))
        (PORT d[2] (2670:2670:2670) (2770:2770:2770))
        (PORT d[3] (3096:3096:3096) (3287:3287:3287))
        (PORT d[4] (2570:2570:2570) (2835:2835:2835))
        (PORT d[5] (4058:4058:4058) (4353:4353:4353))
        (PORT d[6] (2558:2558:2558) (2688:2688:2688))
        (PORT d[7] (3876:3876:3876) (4233:4233:4233))
        (PORT d[8] (1933:1933:1933) (2112:2112:2112))
        (PORT d[9] (1660:1660:1660) (1755:1755:1755))
        (PORT d[10] (1552:1552:1552) (1625:1625:1625))
        (PORT d[11] (1780:1780:1780) (1857:1857:1857))
        (PORT d[12] (2855:2855:2855) (3119:3119:3119))
        (PORT clk (2058:2058:2058) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1357:1357:1357))
        (PORT clk (2058:2058:2058) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2092:2092:2092))
        (PORT d[0] (1956:1956:1956) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1584:1584:1584) (1678:1678:1678))
        (PORT d[1] (1568:1568:1568) (1630:1630:1630))
        (PORT d[2] (1261:1261:1261) (1328:1328:1328))
        (PORT d[3] (1542:1542:1542) (1574:1574:1574))
        (PORT d[4] (1370:1370:1370) (1466:1466:1466))
        (PORT d[5] (1581:1581:1581) (1604:1604:1604))
        (PORT d[6] (1577:1577:1577) (1599:1599:1599))
        (PORT d[7] (1511:1511:1511) (1568:1568:1568))
        (PORT d[8] (1334:1334:1334) (1414:1414:1414))
        (PORT d[9] (1334:1334:1334) (1436:1436:1436))
        (PORT d[10] (1520:1520:1520) (1587:1587:1587))
        (PORT d[11] (1548:1548:1548) (1584:1584:1584))
        (PORT d[12] (1528:1528:1528) (1568:1568:1568))
        (PORT clk (2022:2022:2022) (2019:2019:2019))
        (PORT stall (1829:1829:1829) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2019:2019:2019))
        (PORT d[0] (737:737:737) (719:719:719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2327:2327:2327))
        (PORT clk (2055:2055:2055) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (3103:3103:3103))
        (PORT d[1] (4042:4042:4042) (4321:4321:4321))
        (PORT d[2] (3244:3244:3244) (3448:3448:3448))
        (PORT d[3] (2567:2567:2567) (2766:2766:2766))
        (PORT d[4] (2696:2696:2696) (2865:2865:2865))
        (PORT d[5] (3176:3176:3176) (3456:3456:3456))
        (PORT d[6] (3065:3065:3065) (3343:3343:3343))
        (PORT d[7] (3795:3795:3795) (4111:4111:4111))
        (PORT d[8] (2561:2561:2561) (2778:2778:2778))
        (PORT d[9] (2766:2766:2766) (2917:2917:2917))
        (PORT d[10] (3869:3869:3869) (3993:3993:3993))
        (PORT d[11] (2973:2973:2973) (3149:3149:3149))
        (PORT d[12] (2620:2620:2620) (2824:2824:2824))
        (PORT clk (2052:2052:2052) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1844:1844:1844) (1816:1816:1816))
        (PORT clk (2052:2052:2052) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2082:2082:2082))
        (PORT d[0] (2369:2369:2369) (2353:2353:2353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2531:2531:2531))
        (PORT d[1] (2349:2349:2349) (2485:2485:2485))
        (PORT d[2] (1916:1916:1916) (2034:2034:2034))
        (PORT d[3] (1916:1916:1916) (2010:2010:2010))
        (PORT d[4] (1679:1679:1679) (1803:1803:1803))
        (PORT d[5] (1891:1891:1891) (2022:2022:2022))
        (PORT d[6] (1917:1917:1917) (2077:2077:2077))
        (PORT d[7] (1955:1955:1955) (2130:2130:2130))
        (PORT d[8] (1941:1941:1941) (2118:2118:2118))
        (PORT d[9] (1634:1634:1634) (1738:1738:1738))
        (PORT d[10] (1834:1834:1834) (1966:1966:1966))
        (PORT d[11] (1899:1899:1899) (2068:2068:2068))
        (PORT d[12] (1703:1703:1703) (1872:1872:1872))
        (PORT clk (2016:2016:2016) (2009:2009:2009))
        (PORT stall (2215:2215:2215) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2009:2009:2009))
        (PORT d[0] (1275:1275:1275) (1271:1271:1271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1556:1556:1556))
        (PORT datab (1493:1493:1493) (1615:1615:1615))
        (PORT datac (1372:1372:1372) (1393:1393:1393))
        (PORT datad (1613:1613:1613) (1756:1756:1756))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1665:1665:1665) (1733:1733:1733))
        (PORT clk (2031:2031:2031) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3150:3150:3150) (3496:3496:3496))
        (PORT d[1] (4378:4378:4378) (4696:4696:4696))
        (PORT d[2] (3865:3865:3865) (4044:4044:4044))
        (PORT d[3] (2141:2141:2141) (2282:2282:2282))
        (PORT d[4] (2400:2400:2400) (2529:2529:2529))
        (PORT d[5] (3474:3474:3474) (3801:3801:3801))
        (PORT d[6] (2456:2456:2456) (2587:2587:2587))
        (PORT d[7] (4071:4071:4071) (4475:4475:4475))
        (PORT d[8] (2640:2640:2640) (2868:2868:2868))
        (PORT d[9] (2459:2459:2459) (2576:2576:2576))
        (PORT d[10] (2586:2586:2586) (2695:2695:2695))
        (PORT d[11] (2841:2841:2841) (2917:2917:2917))
        (PORT d[12] (2543:2543:2543) (2770:2770:2770))
        (PORT clk (2028:2028:2028) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (1874:1874:1874))
        (PORT clk (2028:2028:2028) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2061:2061:2061))
        (PORT d[0] (2378:2378:2378) (2411:2411:2411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (2115:2115:2115))
        (PORT d[1] (1918:1918:1918) (2029:2029:2029))
        (PORT d[2] (1921:1921:1921) (2029:2029:2029))
        (PORT d[3] (2056:2056:2056) (2174:2174:2174))
        (PORT d[4] (1987:1987:1987) (2150:2150:2150))
        (PORT d[5] (1706:1706:1706) (1859:1859:1859))
        (PORT d[6] (1910:1910:1910) (2036:2036:2036))
        (PORT d[7] (1917:1917:1917) (2084:2084:2084))
        (PORT d[8] (1926:1926:1926) (2098:2098:2098))
        (PORT d[9] (1948:1948:1948) (2051:2051:2051))
        (PORT d[10] (1838:1838:1838) (1986:1986:1986))
        (PORT d[11] (1887:1887:1887) (2043:2043:2043))
        (PORT d[12] (1709:1709:1709) (1874:1874:1874))
        (PORT clk (1992:1992:1992) (1988:1988:1988))
        (PORT stall (2178:2178:2178) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1988:1988:1988))
        (PORT d[0] (1515:1515:1515) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2031:2031:2031) (2163:2163:2163))
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3431:3431:3431))
        (PORT d[1] (2379:2379:2379) (2572:2572:2572))
        (PORT d[2] (5472:5472:5472) (5794:5794:5794))
        (PORT d[3] (3498:3498:3498) (3716:3716:3716))
        (PORT d[4] (2566:2566:2566) (2797:2797:2797))
        (PORT d[5] (3115:3115:3115) (3374:3374:3374))
        (PORT d[6] (2845:2845:2845) (3137:3137:3137))
        (PORT d[7] (4216:4216:4216) (4609:4609:4609))
        (PORT d[8] (2260:2260:2260) (2460:2460:2460))
        (PORT d[9] (2883:2883:2883) (3036:3036:3036))
        (PORT d[10] (3209:3209:3209) (3532:3532:3532))
        (PORT d[11] (3912:3912:3912) (4013:4013:4013))
        (PORT d[12] (2562:2562:2562) (2823:2823:2823))
        (PORT clk (2055:2055:2055) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2083:2083:2083))
        (PORT clk (2055:2055:2055) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
        (PORT d[0] (2609:2609:2609) (2661:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (2098:2098:2098))
        (PORT d[1] (1846:1846:1846) (1951:1951:1951))
        (PORT d[2] (1826:1826:1826) (1908:1908:1908))
        (PORT d[3] (2126:2126:2126) (2194:2194:2194))
        (PORT d[4] (2024:2024:2024) (2175:2175:2175))
        (PORT d[5] (1689:1689:1689) (1809:1809:1809))
        (PORT d[6] (2168:2168:2168) (2313:2313:2313))
        (PORT d[7] (1887:1887:1887) (2005:2005:2005))
        (PORT d[8] (1961:1961:1961) (2109:2109:2109))
        (PORT d[9] (1631:1631:1631) (1750:1750:1750))
        (PORT d[10] (2183:2183:2183) (2322:2322:2322))
        (PORT d[11] (1978:1978:1978) (2151:2151:2151))
        (PORT d[12] (2020:2020:2020) (2226:2226:2226))
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (PORT stall (2447:2447:2447) (2397:2397:2397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (PORT d[0] (1573:1573:1573) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1555:1555:1555))
        (PORT datab (1489:1489:1489) (1608:1608:1608))
        (PORT datac (1439:1439:1439) (1477:1477:1477))
        (PORT datad (1484:1484:1484) (1547:1547:1547))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1478:1478:1478))
        (PORT clk (2019:2019:2019) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3395:3395:3395) (3761:3761:3761))
        (PORT d[1] (2542:2542:2542) (2635:2635:2635))
        (PORT d[2] (2050:2050:2050) (2150:2150:2150))
        (PORT d[3] (1628:1628:1628) (1770:1770:1770))
        (PORT d[4] (1580:1580:1580) (1718:1718:1718))
        (PORT d[5] (3779:3779:3779) (4089:4089:4089))
        (PORT d[6] (2223:2223:2223) (2337:2337:2337))
        (PORT d[7] (2561:2561:2561) (2639:2639:2639))
        (PORT d[8] (2857:2857:2857) (3089:3089:3089))
        (PORT d[9] (1697:1697:1697) (1849:1849:1849))
        (PORT d[10] (2034:2034:2034) (2106:2106:2106))
        (PORT d[11] (2783:2783:2783) (2939:2939:2939))
        (PORT d[12] (3104:3104:3104) (3361:3361:3361))
        (PORT clk (2016:2016:2016) (2046:2046:2046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1785:1785:1785))
        (PORT clk (2016:2016:2016) (2046:2046:2046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2050:2050:2050))
        (PORT d[0] (2327:2327:2327) (2322:2322:2322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1654:1654:1654))
        (PORT d[1] (1898:1898:1898) (2014:2014:2014))
        (PORT d[2] (1597:1597:1597) (1687:1687:1687))
        (PORT d[3] (1593:1593:1593) (1708:1708:1708))
        (PORT d[4] (1574:1574:1574) (1660:1660:1660))
        (PORT d[5] (1440:1440:1440) (1571:1571:1571))
        (PORT d[6] (1555:1555:1555) (1644:1644:1644))
        (PORT d[7] (1565:1565:1565) (1648:1648:1648))
        (PORT d[8] (1755:1755:1755) (1828:1828:1828))
        (PORT d[9] (1658:1658:1658) (1762:1762:1762))
        (PORT d[10] (1641:1641:1641) (1706:1706:1706))
        (PORT d[11] (1707:1707:1707) (1796:1796:1796))
        (PORT d[12] (1719:1719:1719) (1853:1853:1853))
        (PORT clk (1980:1980:1980) (1977:1977:1977))
        (PORT stall (2011:2011:2011) (1971:1971:1971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1977:1977:1977))
        (PORT d[0] (1393:1393:1393) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3574:3574:3574))
        (PORT clk (2060:2060:2060) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3775:3775:3775) (4188:4188:4188))
        (PORT d[1] (3323:3323:3323) (3591:3591:3591))
        (PORT d[2] (2707:2707:2707) (2831:2831:2831))
        (PORT d[3] (3046:3046:3046) (3228:3228:3228))
        (PORT d[4] (2577:2577:2577) (2845:2845:2845))
        (PORT d[5] (4565:4565:4565) (4911:4911:4911))
        (PORT d[6] (1940:1940:1940) (2045:2045:2045))
        (PORT d[7] (3885:3885:3885) (4249:4249:4249))
        (PORT d[8] (2280:2280:2280) (2456:2456:2456))
        (PORT d[9] (2440:2440:2440) (2584:2584:2584))
        (PORT d[10] (1844:1844:1844) (1924:1924:1924))
        (PORT d[11] (1769:1769:1769) (1827:1827:1827))
        (PORT d[12] (2714:2714:2714) (2913:2913:2913))
        (PORT clk (2057:2057:2057) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1442:1442:1442))
        (PORT clk (2057:2057:2057) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
        (PORT d[0] (2020:2020:2020) (1979:1979:1979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1673:1673:1673))
        (PORT d[1] (1554:1554:1554) (1594:1594:1594))
        (PORT d[2] (1210:1210:1210) (1253:1253:1253))
        (PORT d[3] (1521:1521:1521) (1552:1552:1552))
        (PORT d[4] (1398:1398:1398) (1490:1490:1490))
        (PORT d[5] (1533:1533:1533) (1584:1584:1584))
        (PORT d[6] (1531:1531:1531) (1548:1548:1548))
        (PORT d[7] (1499:1499:1499) (1539:1539:1539))
        (PORT d[8] (1325:1325:1325) (1386:1386:1386))
        (PORT d[9] (1345:1345:1345) (1432:1432:1432))
        (PORT d[10] (1506:1506:1506) (1554:1554:1554))
        (PORT d[11] (1555:1555:1555) (1680:1680:1680))
        (PORT d[12] (1554:1554:1554) (1600:1600:1600))
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (PORT stall (1817:1817:1817) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (PORT d[0] (766:766:766) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1560:1560:1560))
        (PORT datab (1490:1490:1490) (1611:1611:1611))
        (PORT datac (933:933:933) (994:994:994))
        (PORT datad (1105:1105:1105) (1134:1134:1134))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2668:2668:2668))
        (PORT clk (2066:2066:2066) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3667:3667:3667))
        (PORT d[1] (2710:2710:2710) (2905:2905:2905))
        (PORT d[2] (5135:5135:5135) (5432:5432:5432))
        (PORT d[3] (3517:3517:3517) (3735:3735:3735))
        (PORT d[4] (2564:2564:2564) (2821:2821:2821))
        (PORT d[5] (3453:3453:3453) (3725:3725:3725))
        (PORT d[6] (3647:3647:3647) (3955:3955:3955))
        (PORT d[7] (3910:3910:3910) (4303:4303:4303))
        (PORT d[8] (1974:1974:1974) (2154:2154:2154))
        (PORT d[9] (2246:2246:2246) (2373:2373:2373))
        (PORT d[10] (3221:3221:3221) (3540:3540:3540))
        (PORT d[11] (3761:3761:3761) (3874:3874:3874))
        (PORT d[12] (2571:2571:2571) (2817:2817:2817))
        (PORT clk (2063:2063:2063) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2027:2027:2027))
        (PORT clk (2063:2063:2063) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (PORT d[0] (2553:2553:2553) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2368:2368:2368))
        (PORT d[1] (1841:1841:1841) (1940:1940:1940))
        (PORT d[2] (1918:1918:1918) (2062:2062:2062))
        (PORT d[3] (2140:2140:2140) (2225:2225:2225))
        (PORT d[4] (2030:2030:2030) (2143:2143:2143))
        (PORT d[5] (1659:1659:1659) (1776:1776:1776))
        (PORT d[6] (1879:1879:1879) (2011:2011:2011))
        (PORT d[7] (1905:1905:1905) (2028:2028:2028))
        (PORT d[8] (1908:1908:1908) (2031:2031:2031))
        (PORT d[9] (1646:1646:1646) (1782:1782:1782))
        (PORT d[10] (2094:2094:2094) (2203:2203:2203))
        (PORT d[11] (1990:1990:1990) (2179:2179:2179))
        (PORT d[12] (1990:1990:1990) (2176:2176:2176))
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (PORT stall (2416:2416:2416) (2386:2386:2386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (PORT d[0] (1373:1373:1373) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3058:3058:3058) (3203:3203:3203))
        (PORT clk (2069:2069:2069) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3694:3694:3694))
        (PORT d[1] (2695:2695:2695) (2918:2918:2918))
        (PORT d[2] (5035:5035:5035) (5319:5319:5319))
        (PORT d[3] (3623:3623:3623) (3820:3820:3820))
        (PORT d[4] (2568:2568:2568) (2826:2826:2826))
        (PORT d[5] (3767:3767:3767) (4056:4056:4056))
        (PORT d[6] (3169:3169:3169) (3467:3467:3467))
        (PORT d[7] (3242:3242:3242) (3556:3556:3556))
        (PORT d[8] (2086:2086:2086) (2251:2251:2251))
        (PORT d[9] (2630:2630:2630) (2784:2784:2784))
        (PORT d[10] (3221:3221:3221) (3529:3529:3529))
        (PORT d[11] (3469:3469:3469) (3563:3563:3563))
        (PORT d[12] (2546:2546:2546) (2766:2766:2766))
        (PORT clk (2066:2066:2066) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (1670:1670:1670))
        (PORT clk (2066:2066:2066) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2098:2098:2098))
        (PORT d[0] (2224:2224:2224) (2207:2207:2207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (2061:2061:2061))
        (PORT d[1] (1858:1858:1858) (1959:1959:1959))
        (PORT d[2] (1911:1911:1911) (2036:2036:2036))
        (PORT d[3] (2095:2095:2095) (2161:2161:2161))
        (PORT d[4] (1740:1740:1740) (1866:1866:1866))
        (PORT d[5] (1650:1650:1650) (1748:1748:1748))
        (PORT d[6] (1873:1873:1873) (1983:1983:1983))
        (PORT d[7] (1919:1919:1919) (2059:2059:2059))
        (PORT d[8] (1972:1972:1972) (2101:2101:2101))
        (PORT d[9] (1662:1662:1662) (1785:1785:1785))
        (PORT d[10] (2088:2088:2088) (2194:2194:2194))
        (PORT d[11] (1934:1934:1934) (2080:2080:2080))
        (PORT d[12] (2027:2027:2027) (2242:2242:2242))
        (PORT clk (2030:2030:2030) (2025:2025:2025))
        (PORT stall (2120:2120:2120) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2025:2025:2025))
        (PORT d[0] (1304:1304:1304) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1563:1563:1563))
        (PORT datab (1493:1493:1493) (1616:1616:1616))
        (PORT datac (1478:1478:1478) (1538:1538:1538))
        (PORT datad (1687:1687:1687) (1711:1711:1711))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1454:1454:1454))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (242:242:242))
        (PORT datab (1640:1640:1640) (1759:1759:1759))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (330:330:330))
        (PORT datab (909:909:909) (945:945:945))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1729:1729:1729))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (700:700:700) (719:719:719))
        (PORT sload (1888:1888:1888) (1962:1962:1962))
        (PORT ena (1380:1380:1380) (1363:1363:1363))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (778:778:778))
        (PORT datab (929:929:929) (983:983:983))
        (PORT datac (393:393:393) (434:434:434))
        (PORT datad (597:597:597) (620:620:620))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (977:977:977))
        (PORT datab (700:700:700) (770:770:770))
        (PORT datac (380:380:380) (449:449:449))
        (PORT datad (859:859:859) (867:867:867))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (661:661:661))
        (PORT datab (280:280:280) (334:334:334))
        (PORT datac (569:569:569) (580:580:580))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1066:1066:1066))
        (PORT datab (285:285:285) (340:340:340))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1725:1725:1725))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1242:1242:1242) (1247:1247:1247))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (675:675:675))
        (PORT datab (716:716:716) (741:741:741))
        (PORT datac (609:609:609) (674:674:674))
        (PORT datad (598:598:598) (614:614:614))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (702:702:702))
        (PORT datab (714:714:714) (740:740:740))
        (PORT datac (1382:1382:1382) (1434:1434:1434))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (665:665:665))
        (PORT datab (284:284:284) (339:339:339))
        (PORT datac (585:585:585) (599:599:599))
        (PORT datad (544:544:544) (557:557:557))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (1020:1020:1020))
        (PORT datab (285:285:285) (340:340:340))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2105:2105:2105))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1212:1212:1212) (1204:1204:1204))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3644:3644:3644) (3946:3946:3946))
        (PORT datab (1404:1404:1404) (1474:1474:1474))
        (PORT datad (836:836:836) (898:898:898))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2107:2107:2107))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1728:1728:1728))
        (PORT asdata (750:750:750) (826:826:826))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1140:1140:1140))
        (PORT clk (2047:2047:2047) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (762:762:762) (825:825:825))
        (PORT d[1] (760:760:760) (826:826:826))
        (PORT d[2] (2505:2505:2505) (2646:2646:2646))
        (PORT d[3] (762:762:762) (831:831:831))
        (PORT d[4] (1526:1526:1526) (1608:1608:1608))
        (PORT d[5] (1035:1035:1035) (1111:1111:1111))
        (PORT d[6] (1379:1379:1379) (1476:1476:1476))
        (PORT d[7] (754:754:754) (824:824:824))
        (PORT d[8] (2272:2272:2272) (2459:2459:2459))
        (PORT d[9] (805:805:805) (886:886:886))
        (PORT d[10] (755:755:755) (829:829:829))
        (PORT d[11] (979:979:979) (1045:1045:1045))
        (PORT d[12] (964:964:964) (1031:1031:1031))
        (PORT clk (2044:2044:2044) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1235:1235:1235))
        (PORT clk (2044:2044:2044) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2074:2074:2074))
        (PORT d[0] (1789:1789:1789) (1772:1772:1772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (725:725:725) (751:751:751))
        (PORT d[1] (959:959:959) (972:972:972))
        (PORT d[2] (735:735:735) (774:774:774))
        (PORT d[3] (741:741:741) (775:775:775))
        (PORT d[4] (723:723:723) (751:751:751))
        (PORT d[5] (719:719:719) (751:751:751))
        (PORT d[6] (732:732:732) (771:771:771))
        (PORT d[7] (1264:1264:1264) (1312:1312:1312))
        (PORT d[8] (814:814:814) (865:865:865))
        (PORT d[9] (777:777:777) (813:813:813))
        (PORT d[10] (731:731:731) (772:772:772))
        (PORT d[11] (785:785:785) (831:831:831))
        (PORT d[12] (1277:1277:1277) (1355:1355:1355))
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (PORT stall (1057:1057:1057) (1074:1074:1074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (PORT d[0] (579:579:579) (564:564:564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (810:810:810) (892:892:892))
        (PORT clk (2043:2043:2043) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1279:1279:1279))
        (PORT d[1] (1231:1231:1231) (1306:1306:1306))
        (PORT d[2] (1167:1167:1167) (1229:1229:1229))
        (PORT d[3] (1048:1048:1048) (1140:1140:1140))
        (PORT d[4] (1732:1732:1732) (1863:1863:1863))
        (PORT d[5] (2008:2008:2008) (2121:2121:2121))
        (PORT d[6] (1420:1420:1420) (1507:1507:1507))
        (PORT d[7] (1637:1637:1637) (1713:1713:1713))
        (PORT d[8] (2326:2326:2326) (2480:2480:2480))
        (PORT d[9] (1115:1115:1115) (1217:1217:1217))
        (PORT d[10] (2152:2152:2152) (2238:2238:2238))
        (PORT d[11] (1847:1847:1847) (1923:1923:1923))
        (PORT d[12] (2629:2629:2629) (2745:2745:2745))
        (PORT clk (2040:2040:2040) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1208:1208:1208))
        (PORT clk (2040:2040:2040) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2071:2071:2071))
        (PORT d[0] (1767:1767:1767) (1745:1745:1745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1182:1182:1182))
        (PORT d[1] (1442:1442:1442) (1486:1486:1486))
        (PORT d[2] (1085:1085:1085) (1158:1158:1158))
        (PORT d[3] (1053:1053:1053) (1112:1112:1112))
        (PORT d[4] (1005:1005:1005) (1064:1064:1064))
        (PORT d[5] (1055:1055:1055) (1129:1129:1129))
        (PORT d[6] (1004:1004:1004) (1068:1068:1068))
        (PORT d[7] (1383:1383:1383) (1404:1404:1404))
        (PORT d[8] (1117:1117:1117) (1180:1180:1180))
        (PORT d[9] (999:999:999) (1048:1048:1048))
        (PORT d[10] (1078:1078:1078) (1145:1145:1145))
        (PORT d[11] (1093:1093:1093) (1162:1162:1162))
        (PORT d[12] (1283:1283:1283) (1366:1366:1366))
        (PORT clk (2004:2004:2004) (1998:1998:1998))
        (PORT stall (2008:2008:2008) (2000:2000:2000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (1998:1998:1998))
        (PORT d[0] (1000:1000:1000) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1564:1564:1564))
        (PORT datab (1495:1495:1495) (1617:1617:1617))
        (PORT datac (658:658:658) (676:676:676))
        (PORT datad (379:379:379) (396:396:396))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1712:1712:1712))
        (PORT clk (2061:2061:2061) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1378:1378:1378))
        (PORT d[1] (3318:3318:3318) (3583:3583:3583))
        (PORT d[2] (2702:2702:2702) (2819:2819:2819))
        (PORT d[3] (3011:3011:3011) (3212:3212:3212))
        (PORT d[4] (2577:2577:2577) (2844:2844:2844))
        (PORT d[5] (4565:4565:4565) (4912:4912:4912))
        (PORT d[6] (1629:1629:1629) (1727:1727:1727))
        (PORT d[7] (3854:3854:3854) (4215:4215:4215))
        (PORT d[8] (2241:2241:2241) (2440:2440:2440))
        (PORT d[9] (2440:2440:2440) (2585:2585:2585))
        (PORT d[10] (1541:1541:1541) (1635:1635:1635))
        (PORT d[11] (1774:1774:1774) (1835:1835:1835))
        (PORT d[12] (2235:2235:2235) (2456:2456:2456))
        (PORT clk (2058:2058:2058) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1472:1472:1472) (1407:1407:1407))
        (PORT clk (2058:2058:2058) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2091:2091:2091))
        (PORT d[0] (1997:1997:1997) (1944:1944:1944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2092:2092:2092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1561:1561:1561))
        (PORT d[1] (1520:1520:1520) (1565:1565:1565))
        (PORT d[2] (1516:1516:1516) (1566:1566:1566))
        (PORT d[3] (1572:1572:1572) (1627:1627:1627))
        (PORT d[4] (1343:1343:1343) (1453:1453:1453))
        (PORT d[5] (1539:1539:1539) (1579:1579:1579))
        (PORT d[6] (1545:1545:1545) (1572:1572:1572))
        (PORT d[7] (1480:1480:1480) (1530:1530:1530))
        (PORT d[8] (1333:1333:1333) (1396:1396:1396))
        (PORT d[9] (1328:1328:1328) (1423:1423:1423))
        (PORT d[10] (1510:1510:1510) (1620:1620:1620))
        (PORT d[11] (1547:1547:1547) (1659:1659:1659))
        (PORT d[12] (1514:1514:1514) (1572:1572:1572))
        (PORT clk (2022:2022:2022) (2018:2018:2018))
        (PORT stall (1579:1579:1579) (1577:1577:1577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2018:2018:2018))
        (PORT d[0] (985:985:985) (951:951:951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1358:1358:1358))
        (PORT clk (2045:2045:2045) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1247:1247:1247))
        (PORT d[1] (1657:1657:1657) (1751:1751:1751))
        (PORT d[2] (1148:1148:1148) (1200:1200:1200))
        (PORT d[3] (1418:1418:1418) (1517:1517:1517))
        (PORT d[4] (1721:1721:1721) (1864:1864:1864))
        (PORT d[5] (1828:1828:1828) (1910:1910:1910))
        (PORT d[6] (1415:1415:1415) (1500:1500:1500))
        (PORT d[7] (1550:1550:1550) (1619:1619:1619))
        (PORT d[8] (753:753:753) (833:833:833))
        (PORT d[9] (1133:1133:1133) (1225:1225:1225))
        (PORT d[10] (1515:1515:1515) (1579:1579:1579))
        (PORT d[11] (1485:1485:1485) (1560:1560:1560))
        (PORT d[12] (2621:2621:2621) (2736:2736:2736))
        (PORT clk (2042:2042:2042) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (964:964:964))
        (PORT clk (2042:2042:2042) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2073:2073:2073))
        (PORT d[0] (1498:1498:1498) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1107:1107:1107) (1159:1159:1159))
        (PORT d[1] (1078:1078:1078) (1100:1100:1100))
        (PORT d[2] (1119:1119:1119) (1156:1156:1156))
        (PORT d[3] (988:988:988) (1033:1033:1033))
        (PORT d[4] (1443:1443:1443) (1507:1507:1507))
        (PORT d[5] (1068:1068:1068) (1118:1118:1118))
        (PORT d[6] (1335:1335:1335) (1425:1425:1425))
        (PORT d[7] (1277:1277:1277) (1341:1341:1341))
        (PORT d[8] (1108:1108:1108) (1154:1154:1154))
        (PORT d[9] (1220:1220:1220) (1245:1245:1245))
        (PORT d[10] (1212:1212:1212) (1236:1236:1236))
        (PORT d[11] (1111:1111:1111) (1164:1164:1164))
        (PORT d[12] (1309:1309:1309) (1397:1397:1397))
        (PORT clk (2006:2006:2006) (2000:2000:2000))
        (PORT stall (1630:1630:1630) (1630:1630:1630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2000:2000:2000))
        (PORT d[0] (996:996:996) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1564:1564:1564))
        (PORT datab (1495:1495:1495) (1616:1616:1616))
        (PORT datac (1144:1144:1144) (1152:1152:1152))
        (PORT datad (664:664:664) (674:674:674))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1451:1451:1451))
        (PORT datac (169:169:169) (202:202:202))
        (PORT datad (171:171:171) (196:196:196))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1229:1229:1229) (1303:1303:1303))
        (PORT clk (2028:2028:2028) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1688:1688:1688) (1811:1811:1811))
        (PORT d[1] (3191:3191:3191) (3290:3290:3290))
        (PORT d[2] (2898:2898:2898) (3040:3040:3040))
        (PORT d[3] (1348:1348:1348) (1454:1454:1454))
        (PORT d[4] (1943:1943:1943) (2101:2101:2101))
        (PORT d[5] (1501:1501:1501) (1616:1616:1616))
        (PORT d[6] (1728:1728:1728) (1840:1840:1840))
        (PORT d[7] (3040:3040:3040) (3106:3106:3106))
        (PORT d[8] (2558:2558:2558) (2775:2775:2775))
        (PORT d[9] (1404:1404:1404) (1512:1512:1512))
        (PORT d[10] (2104:2104:2104) (2189:2189:2189))
        (PORT d[11] (3078:3078:3078) (3252:3252:3252))
        (PORT d[12] (2027:2027:2027) (2122:2122:2122))
        (PORT clk (2025:2025:2025) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (1712:1712:1712))
        (PORT clk (2025:2025:2025) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2059:2059:2059))
        (PORT d[0] (2292:2292:2292) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1381:1381:1381))
        (PORT d[1] (1568:1568:1568) (1636:1636:1636))
        (PORT d[2] (1333:1333:1333) (1390:1390:1390))
        (PORT d[3] (1312:1312:1312) (1388:1388:1388))
        (PORT d[4] (1301:1301:1301) (1390:1390:1390))
        (PORT d[5] (1416:1416:1416) (1469:1469:1469))
        (PORT d[6] (1541:1541:1541) (1604:1604:1604))
        (PORT d[7] (1254:1254:1254) (1330:1330:1330))
        (PORT d[8] (1423:1423:1423) (1488:1488:1488))
        (PORT d[9] (1353:1353:1353) (1415:1415:1415))
        (PORT d[10] (1642:1642:1642) (1714:1714:1714))
        (PORT d[11] (1409:1409:1409) (1479:1479:1479))
        (PORT d[12] (1561:1561:1561) (1663:1663:1663))
        (PORT clk (1989:1989:1989) (1986:1986:1986))
        (PORT stall (2302:2302:2302) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1986:1986:1986))
        (PORT d[0] (1127:1127:1127) (1146:1146:1146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1724:1724:1724))
        (PORT clk (2071:2071:2071) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3512:3512:3512) (3904:3904:3904))
        (PORT d[1] (3017:3017:3017) (3259:3259:3259))
        (PORT d[2] (2367:2367:2367) (2494:2494:2494))
        (PORT d[3] (3826:3826:3826) (4048:4048:4048))
        (PORT d[4] (2547:2547:2547) (2776:2776:2776))
        (PORT d[5] (3720:3720:3720) (4012:4012:4012))
        (PORT d[6] (2820:2820:2820) (2921:2921:2921))
        (PORT d[7] (3582:3582:3582) (3921:3921:3921))
        (PORT d[8] (1917:1917:1917) (2070:2070:2070))
        (PORT d[9] (2603:2603:2603) (2749:2749:2749))
        (PORT d[10] (1848:1848:1848) (1919:1919:1919))
        (PORT d[11] (2046:2046:2046) (2128:2128:2128))
        (PORT d[12] (2554:2554:2554) (2816:2816:2816))
        (PORT clk (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (1760:1760:1760))
        (PORT clk (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
        (PORT d[0] (2303:2303:2303) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1773:1773:1773))
        (PORT d[1] (1803:1803:1803) (1850:1850:1850))
        (PORT d[2] (1567:1567:1567) (1624:1624:1624))
        (PORT d[3] (1892:1892:1892) (1957:1957:1957))
        (PORT d[4] (1409:1409:1409) (1534:1534:1534))
        (PORT d[5] (1677:1677:1677) (1799:1799:1799))
        (PORT d[6] (1598:1598:1598) (1712:1712:1712))
        (PORT d[7] (1804:1804:1804) (1883:1883:1883))
        (PORT d[8] (1858:1858:1858) (1936:1936:1936))
        (PORT d[9] (1646:1646:1646) (1770:1770:1770))
        (PORT d[10] (1928:1928:1928) (1961:1961:1961))
        (PORT d[11] (1615:1615:1615) (1757:1757:1757))
        (PORT d[12] (1748:1748:1748) (1834:1834:1834))
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (PORT stall (1877:1877:1877) (1867:1867:1867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (PORT d[0] (1319:1319:1319) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1554:1554:1554))
        (PORT datab (1487:1487:1487) (1607:1607:1607))
        (PORT datac (890:890:890) (904:904:904))
        (PORT datad (1421:1421:1421) (1459:1459:1459))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1935:1935:1935))
        (PORT clk (2043:2043:2043) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (3177:3177:3177))
        (PORT d[1] (4077:4077:4077) (4373:4373:4373))
        (PORT d[2] (3536:3536:3536) (3712:3712:3712))
        (PORT d[3] (2335:2335:2335) (2483:2483:2483))
        (PORT d[4] (2413:2413:2413) (2556:2556:2556))
        (PORT d[5] (3446:3446:3446) (3750:3750:3750))
        (PORT d[6] (3306:3306:3306) (3600:3600:3600))
        (PORT d[7] (3804:3804:3804) (4136:4136:4136))
        (PORT d[8] (2570:2570:2570) (2789:2789:2789))
        (PORT d[9] (2480:2480:2480) (2610:2610:2610))
        (PORT d[10] (2862:2862:2862) (2974:2974:2974))
        (PORT d[11] (2798:2798:2798) (3003:3003:3003))
        (PORT d[12] (2607:2607:2607) (2825:2825:2825))
        (PORT clk (2040:2040:2040) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2046:2046:2046))
        (PORT clk (2040:2040:2040) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2074:2074:2074))
        (PORT d[0] (2597:2597:2597) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2086:2086:2086))
        (PORT d[1] (2111:2111:2111) (2262:2262:2262))
        (PORT d[2] (1925:1925:1925) (2034:2034:2034))
        (PORT d[3] (2142:2142:2142) (2281:2281:2281))
        (PORT d[4] (1947:1947:1947) (2074:2074:2074))
        (PORT d[5] (1959:1959:1959) (2105:2105:2105))
        (PORT d[6] (1997:1997:1997) (2171:2171:2171))
        (PORT d[7] (1915:1915:1915) (2068:2068:2068))
        (PORT d[8] (1945:1945:1945) (2093:2093:2093))
        (PORT d[9] (1917:1917:1917) (2032:2032:2032))
        (PORT d[10] (1869:1869:1869) (2024:2024:2024))
        (PORT d[11] (1898:1898:1898) (2070:2070:2070))
        (PORT d[12] (1690:1690:1690) (1842:1842:1842))
        (PORT clk (2004:2004:2004) (2001:2001:2001))
        (PORT stall (1863:1863:1863) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2001:2001:2001))
        (PORT d[0] (1399:1399:1399) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2456:2456:2456))
        (PORT clk (2058:2058:2058) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (3143:3143:3143))
        (PORT d[1] (4098:4098:4098) (4399:4399:4399))
        (PORT d[2] (3235:3235:3235) (3415:3415:3415))
        (PORT d[3] (3020:3020:3020) (3249:3249:3249))
        (PORT d[4] (2700:2700:2700) (2873:2873:2873))
        (PORT d[5] (3379:3379:3379) (3679:3679:3679))
        (PORT d[6] (2893:2893:2893) (3196:3196:3196))
        (PORT d[7] (3459:3459:3459) (3764:3764:3764))
        (PORT d[8] (2576:2576:2576) (2808:2808:2808))
        (PORT d[9] (4386:4386:4386) (4626:4626:4626))
        (PORT d[10] (3831:3831:3831) (3972:3972:3972))
        (PORT d[11] (2965:2965:2965) (3147:3147:3147))
        (PORT d[12] (2476:2476:2476) (2689:2689:2689))
        (PORT clk (2055:2055:2055) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (1813:1813:1813))
        (PORT clk (2055:2055:2055) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2086:2086:2086))
        (PORT d[0] (2354:2354:2354) (2368:2368:2368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2477:2477:2477))
        (PORT d[1] (2065:2065:2065) (2213:2213:2213))
        (PORT d[2] (1948:1948:1948) (2061:2061:2061))
        (PORT d[3] (2127:2127:2127) (2243:2243:2243))
        (PORT d[4] (1880:1880:1880) (2007:2007:2007))
        (PORT d[5] (1715:1715:1715) (1868:1868:1868))
        (PORT d[6] (1979:1979:1979) (2150:2150:2150))
        (PORT d[7] (1924:1924:1924) (2093:2093:2093))
        (PORT d[8] (2181:2181:2181) (2332:2332:2332))
        (PORT d[9] (1926:1926:1926) (2048:2048:2048))
        (PORT d[10] (1884:1884:1884) (2044:2044:2044))
        (PORT d[11] (2070:2070:2070) (2176:2176:2176))
        (PORT d[12] (1958:1958:1958) (2138:2138:2138))
        (PORT clk (2019:2019:2019) (2013:2013:2013))
        (PORT stall (2128:2128:2128) (2128:2128:2128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2013:2013:2013))
        (PORT d[0] (1307:1307:1307) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1553:1553:1553))
        (PORT datab (1487:1487:1487) (1606:1606:1606))
        (PORT datac (1667:1667:1667) (1685:1685:1685))
        (PORT datad (1452:1452:1452) (1507:1507:1507))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (1638:1638:1638) (1759:1759:1759))
        (PORT datac (171:171:171) (204:204:204))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (973:973:973))
        (PORT datab (242:242:242) (325:325:325))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1729:1729:1729))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (685:685:685) (706:706:706))
        (PORT sload (1888:1888:1888) (1962:1962:1962))
        (PORT ena (1380:1380:1380) (1363:1363:1363))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1125:1125:1125))
        (PORT datab (666:666:666) (732:732:732))
        (PORT datad (1031:1031:1031) (1072:1072:1072))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (2011:2011:2011))
        (PORT clk (2046:2046:2046) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (2022:2022:2022))
        (PORT d[1] (2489:2489:2489) (2631:2631:2631))
        (PORT d[2] (1713:1713:1713) (1801:1801:1801))
        (PORT d[3] (3842:3842:3842) (4152:4152:4152))
        (PORT d[4] (2010:2010:2010) (2157:2157:2157))
        (PORT d[5] (1687:1687:1687) (1788:1788:1788))
        (PORT d[6] (1960:1960:1960) (2051:2051:2051))
        (PORT d[7] (2187:2187:2187) (2266:2266:2266))
        (PORT d[8] (1916:1916:1916) (1994:1994:1994))
        (PORT d[9] (1724:1724:1724) (1806:1806:1806))
        (PORT d[10] (2191:2191:2191) (2273:2273:2273))
        (PORT d[11] (1676:1676:1676) (1761:1761:1761))
        (PORT d[12] (2770:2770:2770) (2970:2970:2970))
        (PORT clk (2043:2043:2043) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2221:2221:2221))
        (PORT clk (2043:2043:2043) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2076:2076:2076))
        (PORT d[0] (2732:2732:2732) (2781:2781:2781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (2048:2048:2048))
        (PORT d[1] (2024:2024:2024) (2201:2201:2201))
        (PORT d[2] (1941:1941:1941) (2011:2011:2011))
        (PORT d[3] (1923:1923:1923) (2062:2062:2062))
        (PORT d[4] (1753:1753:1753) (1810:1810:1810))
        (PORT d[5] (1738:1738:1738) (1898:1898:1898))
        (PORT d[6] (1499:1499:1499) (1606:1606:1606))
        (PORT d[7] (1712:1712:1712) (1793:1793:1793))
        (PORT d[8] (1711:1711:1711) (1782:1782:1782))
        (PORT d[9] (1717:1717:1717) (1786:1786:1786))
        (PORT d[10] (1663:1663:1663) (1699:1699:1699))
        (PORT d[11] (1743:1743:1743) (1811:1811:1811))
        (PORT d[12] (1763:1763:1763) (1957:1957:1957))
        (PORT clk (2007:2007:2007) (2003:2003:2003))
        (PORT stall (2733:2733:2733) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2003:2003:2003))
        (PORT d[0] (1568:1568:1568) (1642:1642:1642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2284:2284:2284))
        (PORT clk (2020:2020:2020) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2241:2241:2241))
        (PORT d[1] (3008:3008:3008) (3134:3134:3134))
        (PORT d[2] (2886:2886:2886) (3003:3003:3003))
        (PORT d[3] (2834:2834:2834) (3107:3107:3107))
        (PORT d[4] (2302:2302:2302) (2454:2454:2454))
        (PORT d[5] (2436:2436:2436) (2632:2632:2632))
        (PORT d[6] (2278:2278:2278) (2432:2432:2432))
        (PORT d[7] (2337:2337:2337) (2492:2492:2492))
        (PORT d[8] (4332:4332:4332) (4544:4544:4544))
        (PORT d[9] (2783:2783:2783) (2873:2873:2873))
        (PORT d[10] (2374:2374:2374) (2553:2553:2553))
        (PORT d[11] (3406:3406:3406) (3567:3567:3567))
        (PORT d[12] (2860:2860:2860) (3085:3085:3085))
        (PORT clk (2017:2017:2017) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2384:2384:2384))
        (PORT clk (2017:2017:2017) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2048:2048:2048))
        (PORT d[0] (2835:2835:2835) (2971:2971:2971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (2102:2102:2102))
        (PORT d[1] (1959:1959:1959) (2143:2143:2143))
        (PORT d[2] (2183:2183:2183) (2301:2301:2301))
        (PORT d[3] (2147:2147:2147) (2285:2285:2285))
        (PORT d[4] (2090:2090:2090) (2221:2221:2221))
        (PORT d[5] (2105:2105:2105) (2323:2323:2323))
        (PORT d[6] (1899:1899:1899) (2043:2043:2043))
        (PORT d[7] (2137:2137:2137) (2293:2293:2293))
        (PORT d[8] (2408:2408:2408) (2615:2615:2615))
        (PORT d[9] (2154:2154:2154) (2292:2292:2292))
        (PORT d[10] (2104:2104:2104) (2195:2195:2195))
        (PORT d[11] (2000:2000:2000) (2070:2070:2070))
        (PORT d[12] (2158:2158:2158) (2327:2327:2327))
        (PORT clk (1981:1981:1981) (1975:1975:1975))
        (PORT stall (3001:3001:3001) (2828:2828:2828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1975:1975:1975))
        (PORT d[0] (1797:1797:1797) (1899:1899:1899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1712:1712:1712))
        (PORT datab (1462:1462:1462) (1628:1628:1628))
        (PORT datac (1046:1046:1046) (1036:1036:1036))
        (PORT datad (1669:1669:1669) (1797:1797:1797))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2575:2575:2575))
        (PORT clk (2032:2032:2032) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2541:2541:2541))
        (PORT d[1] (3312:3312:3312) (3452:3452:3452))
        (PORT d[2] (3465:3465:3465) (3570:3570:3570))
        (PORT d[3] (3016:3016:3016) (3315:3315:3315))
        (PORT d[4] (2609:2609:2609) (2778:2778:2778))
        (PORT d[5] (2090:2090:2090) (2213:2213:2213))
        (PORT d[6] (2434:2434:2434) (2617:2617:2617))
        (PORT d[7] (2363:2363:2363) (2536:2536:2536))
        (PORT d[8] (4325:4325:4325) (4552:4552:4552))
        (PORT d[9] (3587:3587:3587) (3695:3695:3695))
        (PORT d[10] (2383:2383:2383) (2539:2539:2539))
        (PORT d[11] (3747:3747:3747) (3907:3907:3907))
        (PORT d[12] (3183:3183:3183) (3411:3411:3411))
        (PORT clk (2029:2029:2029) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2130:2130:2130) (2153:2153:2153))
        (PORT clk (2029:2029:2029) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2058:2058:2058))
        (PORT d[0] (2905:2905:2905) (2952:2952:2952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (2073:2073:2073))
        (PORT d[1] (1997:1997:1997) (2170:2170:2170))
        (PORT d[2] (2187:2187:2187) (2328:2328:2328))
        (PORT d[3] (2049:2049:2049) (2159:2159:2159))
        (PORT d[4] (2104:2104:2104) (2230:2230:2230))
        (PORT d[5] (2127:2127:2127) (2344:2344:2344))
        (PORT d[6] (1948:1948:1948) (2113:2113:2113))
        (PORT d[7] (2098:2098:2098) (2238:2238:2238))
        (PORT d[8] (2054:2054:2054) (2164:2164:2164))
        (PORT d[9] (2018:2018:2018) (2108:2108:2108))
        (PORT d[10] (1859:1859:1859) (1949:1949:1949))
        (PORT d[11] (1997:1997:1997) (2074:2074:2074))
        (PORT d[12] (2192:2192:2192) (2374:2374:2374))
        (PORT clk (1993:1993:1993) (1985:1985:1985))
        (PORT stall (2975:2975:2975) (2806:2806:2806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1985:1985:1985))
        (PORT d[0] (1804:1804:1804) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1986:1986:1986))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1986:1986:1986))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1986:1986:1986))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2826:2826:2826))
        (PORT clk (2067:2067:2067) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3616:3616:3616))
        (PORT d[1] (2314:2314:2314) (2463:2463:2463))
        (PORT d[2] (2032:2032:2032) (2137:2137:2137))
        (PORT d[3] (2596:2596:2596) (2839:2839:2839))
        (PORT d[4] (2115:2115:2115) (2298:2298:2298))
        (PORT d[5] (3593:3593:3593) (3879:3879:3879))
        (PORT d[6] (1388:1388:1388) (1483:1483:1483))
        (PORT d[7] (3401:3401:3401) (3672:3672:3672))
        (PORT d[8] (1657:1657:1657) (1765:1765:1765))
        (PORT d[9] (1420:1420:1420) (1511:1511:1511))
        (PORT d[10] (3081:3081:3081) (3346:3346:3346))
        (PORT d[11] (1696:1696:1696) (1781:1781:1781))
        (PORT d[12] (1406:1406:1406) (1505:1505:1505))
        (PORT clk (2064:2064:2064) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (1882:1882:1882))
        (PORT clk (2064:2064:2064) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2099:2099:2099))
        (PORT d[0] (2631:2631:2631) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2100:2100:2100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2100:2100:2100))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1472:1472:1472) (1547:1547:1547))
        (PORT d[1] (1364:1364:1364) (1486:1486:1486))
        (PORT d[2] (1750:1750:1750) (1920:1920:1920))
        (PORT d[3] (1757:1757:1757) (1806:1806:1806))
        (PORT d[4] (1716:1716:1716) (1846:1846:1846))
        (PORT d[5] (1636:1636:1636) (1629:1629:1629))
        (PORT d[6] (1447:1447:1447) (1535:1535:1535))
        (PORT d[7] (1320:1320:1320) (1373:1373:1373))
        (PORT d[8] (1678:1678:1678) (1708:1708:1708))
        (PORT d[9] (1434:1434:1434) (1478:1478:1478))
        (PORT d[10] (1590:1590:1590) (1633:1633:1633))
        (PORT d[11] (1394:1394:1394) (1450:1450:1450))
        (PORT d[12] (1572:1572:1572) (1668:1668:1668))
        (PORT clk (2028:2028:2028) (2026:2026:2026))
        (PORT stall (2490:2490:2490) (2377:2377:2377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2026:2026:2026))
        (PORT d[0] (1458:1458:1458) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2027:2027:2027))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1608:1608:1608) (1713:1713:1713))
        (PORT datab (1461:1461:1461) (1626:1626:1626))
        (PORT datac (1512:1512:1512) (1529:1529:1529))
        (PORT datad (1302:1302:1302) (1325:1325:1325))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2275:2275:2275))
        (PORT clk (2050:2050:2050) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1985:1985:1985))
        (PORT d[1] (1907:1907:1907) (2020:2020:2020))
        (PORT d[2] (2034:2034:2034) (2123:2123:2123))
        (PORT d[3] (3851:3851:3851) (4145:4145:4145))
        (PORT d[4] (2307:2307:2307) (2428:2428:2428))
        (PORT d[5] (1708:1708:1708) (1811:1811:1811))
        (PORT d[6] (1964:1964:1964) (2060:2060:2060))
        (PORT d[7] (2459:2459:2459) (2554:2554:2554))
        (PORT d[8] (2234:2234:2234) (2325:2325:2325))
        (PORT d[9] (1716:1716:1716) (1784:1784:1784))
        (PORT d[10] (1661:1661:1661) (1748:1748:1748))
        (PORT d[11] (1921:1921:1921) (1969:1969:1969))
        (PORT d[12] (2740:2740:2740) (2959:2959:2959))
        (PORT clk (2047:2047:2047) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (2088:2088:2088))
        (PORT clk (2047:2047:2047) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2080:2080:2080))
        (PORT d[0] (2546:2546:2546) (2625:2625:2625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (1968:1968:1968))
        (PORT d[1] (2025:2025:2025) (2201:2201:2201))
        (PORT d[2] (1955:1955:1955) (2013:2013:2013))
        (PORT d[3] (1702:1702:1702) (1770:1770:1770))
        (PORT d[4] (1685:1685:1685) (1744:1744:1744))
        (PORT d[5] (1748:1748:1748) (1907:1907:1907))
        (PORT d[6] (1715:1715:1715) (1788:1788:1788))
        (PORT d[7] (1738:1738:1738) (1824:1824:1824))
        (PORT d[8] (1675:1675:1675) (1742:1742:1742))
        (PORT d[9] (1736:1736:1736) (1817:1817:1817))
        (PORT d[10] (1701:1701:1701) (1754:1754:1754))
        (PORT d[11] (1698:1698:1698) (1758:1758:1758))
        (PORT d[12] (1528:1528:1528) (1580:1580:1580))
        (PORT clk (2011:2011:2011) (2007:2007:2007))
        (PORT stall (2604:2604:2604) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2007:2007:2007))
        (PORT d[0] (1743:1743:1743) (1810:1810:1810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1244:1244:1244))
        (PORT clk (2026:2026:2026) (2056:2056:2056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1763:1763:1763))
        (PORT d[1] (3215:3215:3215) (3322:3322:3322))
        (PORT d[2] (2448:2448:2448) (2555:2555:2555))
        (PORT d[3] (1366:1366:1366) (1489:1489:1489))
        (PORT d[4] (1342:1342:1342) (1463:1463:1463))
        (PORT d[5] (1520:1520:1520) (1642:1642:1642))
        (PORT d[6] (2042:2042:2042) (2176:2176:2176))
        (PORT d[7] (1597:1597:1597) (1688:1688:1688))
        (PORT d[8] (2838:2838:2838) (3048:3048:3048))
        (PORT d[9] (1685:1685:1685) (1820:1820:1820))
        (PORT d[10] (2072:2072:2072) (2148:2148:2148))
        (PORT d[11] (1863:1863:1863) (1963:1963:1963))
        (PORT d[12] (1856:1856:1856) (2027:2027:2027))
        (PORT clk (2023:2023:2023) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1519:1519:1519))
        (PORT clk (2023:2023:2023) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2056:2056:2056))
        (PORT d[0] (2062:2062:2062) (2064:2064:2064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1447:1447:1447))
        (PORT d[1] (1790:1790:1790) (1903:1903:1903))
        (PORT d[2] (1302:1302:1302) (1384:1384:1384))
        (PORT d[3] (1368:1368:1368) (1453:1453:1453))
        (PORT d[4] (1284:1284:1284) (1363:1363:1363))
        (PORT d[5] (1416:1416:1416) (1469:1469:1469))
        (PORT d[6] (1325:1325:1325) (1388:1388:1388))
        (PORT d[7] (1550:1550:1550) (1621:1621:1621))
        (PORT d[8] (1451:1451:1451) (1524:1524:1524))
        (PORT d[9] (1376:1376:1376) (1440:1440:1440))
        (PORT d[10] (1294:1294:1294) (1354:1354:1354))
        (PORT d[11] (1439:1439:1439) (1516:1516:1516))
        (PORT d[12] (1660:1660:1660) (1774:1774:1774))
        (PORT clk (1987:1987:1987) (1983:1983:1983))
        (PORT stall (2025:2025:2025) (1979:1979:1979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1983:1983:1983))
        (PORT d[0] (1125:1125:1125) (1150:1150:1150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1615:1615:1615) (1722:1722:1722))
        (PORT datab (1463:1463:1463) (1628:1628:1628))
        (PORT datac (1016:1016:1016) (1010:1010:1010))
        (PORT datad (1135:1135:1135) (1186:1186:1186))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2749:2749:2749) (2908:2908:2908))
        (PORT clk (2054:2054:2054) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2585:2585:2585))
        (PORT d[1] (1789:1789:1789) (1922:1922:1922))
        (PORT d[2] (5032:5032:5032) (5281:5281:5281))
        (PORT d[3] (2598:2598:2598) (2846:2846:2846))
        (PORT d[4] (2152:2152:2152) (2357:2357:2357))
        (PORT d[5] (2876:2876:2876) (3129:3129:3129))
        (PORT d[6] (2443:2443:2443) (2669:2669:2669))
        (PORT d[7] (3446:3446:3446) (3728:3728:3728))
        (PORT d[8] (2585:2585:2585) (2757:2757:2757))
        (PORT d[9] (2328:2328:2328) (2487:2487:2487))
        (PORT d[10] (2828:2828:2828) (3074:3074:3074))
        (PORT d[11] (2595:2595:2595) (2731:2731:2731))
        (PORT d[12] (3138:3138:3138) (3446:3446:3446))
        (PORT clk (2051:2051:2051) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2308:2308:2308))
        (PORT clk (2051:2051:2051) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
        (PORT d[0] (2444:2444:2444) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2016:2016:2016))
        (PORT d[1] (1928:1928:1928) (2075:2075:2075))
        (PORT d[2] (1704:1704:1704) (1843:1843:1843))
        (PORT d[3] (2282:2282:2282) (2344:2344:2344))
        (PORT d[4] (2049:2049:2049) (2203:2203:2203))
        (PORT d[5] (2087:2087:2087) (2250:2250:2250))
        (PORT d[6] (2039:2039:2039) (2144:2144:2144))
        (PORT d[7] (1876:1876:1876) (2033:2033:2033))
        (PORT d[8] (1789:1789:1789) (1876:1876:1876))
        (PORT d[9] (2038:2038:2038) (2227:2227:2227))
        (PORT d[10] (2248:2248:2248) (2331:2331:2331))
        (PORT d[11] (2010:2010:2010) (2079:2079:2079))
        (PORT d[12] (1866:1866:1866) (1998:1998:1998))
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (PORT stall (2627:2627:2627) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (PORT d[0] (1747:1747:1747) (1819:1819:1819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2781:2781:2781))
        (PORT clk (2074:2074:2074) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2698:2698:2698) (2977:2977:2977))
        (PORT d[1] (2337:2337:2337) (2464:2464:2464))
        (PORT d[2] (5312:5312:5312) (5556:5556:5556))
        (PORT d[3] (2316:2316:2316) (2534:2534:2534))
        (PORT d[4] (2150:2150:2150) (2346:2346:2346))
        (PORT d[5] (2915:2915:2915) (3195:3195:3195))
        (PORT d[6] (2256:2256:2256) (2366:2366:2366))
        (PORT d[7] (2873:2873:2873) (3143:3143:3143))
        (PORT d[8] (1999:1999:1999) (2126:2126:2126))
        (PORT d[9] (2074:2074:2074) (2198:2198:2198))
        (PORT d[10] (2510:2510:2510) (2735:2735:2735))
        (PORT d[11] (2258:2258:2258) (2376:2376:2376))
        (PORT d[12] (3303:3303:3303) (3634:3634:3634))
        (PORT clk (2071:2071:2071) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (2061:2061:2061))
        (PORT clk (2071:2071:2071) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2103:2103:2103))
        (PORT d[0] (2581:2581:2581) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2104:2104:2104))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2104:2104:2104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2104:2104:2104))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2104:2104:2104))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2110:2110:2110))
        (PORT d[1] (1716:1716:1716) (1873:1873:1873))
        (PORT d[2] (1748:1748:1748) (1881:1881:1881))
        (PORT d[3] (2026:2026:2026) (2115:2115:2115))
        (PORT d[4] (2020:2020:2020) (2175:2175:2175))
        (PORT d[5] (2166:2166:2166) (2340:2340:2340))
        (PORT d[6] (2192:2192:2192) (2269:2269:2269))
        (PORT d[7] (1865:1865:1865) (1980:1980:1980))
        (PORT d[8] (1684:1684:1684) (1754:1754:1754))
        (PORT d[9] (2035:2035:2035) (2129:2129:2129))
        (PORT d[10] (1942:1942:1942) (1997:1997:1997))
        (PORT d[11] (1931:1931:1931) (2027:2027:2027))
        (PORT d[12] (1858:1858:1858) (1992:1992:1992))
        (PORT clk (2035:2035:2035) (2030:2030:2030))
        (PORT stall (2787:2787:2787) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2030:2030:2030))
        (PORT d[0] (1602:1602:1602) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2031:2031:2031))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1615:1615:1615) (1722:1722:1722))
        (PORT datab (1462:1462:1462) (1627:1627:1627))
        (PORT datac (1609:1609:1609) (1652:1652:1652))
        (PORT datad (1690:1690:1690) (1729:1729:1729))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1373:1373:1373))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1370:1370:1370))
        (PORT datab (200:200:200) (240:240:240))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (330:330:330))
        (PORT datab (881:881:881) (917:917:917))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1727:1727:1727))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (918:918:918) (924:924:924))
        (PORT sload (1601:1601:1601) (1682:1682:1682))
        (PORT ena (1581:1581:1581) (1616:1616:1616))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (766:766:766))
        (PORT datab (637:637:637) (708:708:708))
        (PORT datac (838:838:838) (853:853:853))
        (PORT datad (900:900:900) (932:932:932))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1123:1123:1123))
        (PORT datab (422:422:422) (498:498:498))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (895:895:895) (929:929:929))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (660:660:660))
        (PORT datab (279:279:279) (333:333:333))
        (PORT datac (589:589:589) (605:605:605))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (660:660:660))
        (PORT datab (1054:1054:1054) (1145:1145:1145))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1725:1725:1725))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1242:1242:1242) (1247:1247:1247))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (764:764:764))
        (PORT datab (421:421:421) (495:495:495))
        (PORT datac (836:836:836) (851:851:851))
        (PORT datad (895:895:895) (927:927:927))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (775:775:775))
        (PORT datab (1236:1236:1236) (1312:1312:1312))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (901:901:901) (933:933:933))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datab (282:282:282) (337:337:337))
        (PORT datac (549:549:549) (565:565:565))
        (PORT datad (564:564:564) (589:589:589))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (657:657:657))
        (PORT datab (1233:1233:1233) (1308:1308:1308))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1725:1725:1725))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1242:1242:1242) (1247:1247:1247))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3827:3827:3827) (4188:4188:4188))
        (PORT datab (1225:1225:1225) (1297:1297:1297))
        (PORT datad (1402:1402:1402) (1464:1464:1464))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2107:2107:2107))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1727:1727:1727))
        (PORT asdata (1150:1150:1150) (1204:1204:1204))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2558:2558:2558))
        (PORT clk (2059:2059:2059) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (3178:3178:3178))
        (PORT d[1] (2608:2608:2608) (2755:2755:2755))
        (PORT d[2] (2932:2932:2932) (3095:3095:3095))
        (PORT d[3] (3228:3228:3228) (3536:3536:3536))
        (PORT d[4] (2808:2808:2808) (3060:3060:3060))
        (PORT d[5] (3421:3421:3421) (3645:3645:3645))
        (PORT d[6] (2779:2779:2779) (3028:3028:3028))
        (PORT d[7] (2829:2829:2829) (3116:3116:3116))
        (PORT d[8] (2823:2823:2823) (2974:2974:2974))
        (PORT d[9] (2379:2379:2379) (2495:2495:2495))
        (PORT d[10] (2567:2567:2567) (2702:2702:2702))
        (PORT d[11] (2741:2741:2741) (2874:2874:2874))
        (PORT d[12] (2060:2060:2060) (2228:2228:2228))
        (PORT clk (2056:2056:2056) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (1995:1995:1995))
        (PORT clk (2056:2056:2056) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2086:2086:2086))
        (PORT d[0] (2493:2493:2493) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2107:2107:2107))
        (PORT d[1] (2043:2043:2043) (2224:2224:2224))
        (PORT d[2] (1878:1878:1878) (2013:2013:2013))
        (PORT d[3] (1933:1933:1933) (2077:2077:2077))
        (PORT d[4] (1920:1920:1920) (2057:2057:2057))
        (PORT d[5] (1753:1753:1753) (1920:1920:1920))
        (PORT d[6] (1746:1746:1746) (1832:1832:1832))
        (PORT d[7] (1760:1760:1760) (1866:1866:1866))
        (PORT d[8] (2053:2053:2053) (2156:2156:2156))
        (PORT d[9] (1981:1981:1981) (2058:2058:2058))
        (PORT d[10] (2279:2279:2279) (2490:2490:2490))
        (PORT d[11] (1944:1944:1944) (1997:1997:1997))
        (PORT d[12] (1993:1993:1993) (2158:2158:2158))
        (PORT clk (2020:2020:2020) (2013:2013:2013))
        (PORT stall (2716:2716:2716) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2013:2013:2013))
        (PORT d[0] (1627:1627:1627) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (2062:2062:2062))
        (PORT clk (2067:2067:2067) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2885:2885:2885))
        (PORT d[1] (4234:4234:4234) (4485:4485:4485))
        (PORT d[2] (2908:2908:2908) (3040:3040:3040))
        (PORT d[3] (3236:3236:3236) (3524:3524:3524))
        (PORT d[4] (2525:2525:2525) (2771:2771:2771))
        (PORT d[5] (3090:3090:3090) (3314:3314:3314))
        (PORT d[6] (2785:2785:2785) (3023:3023:3023))
        (PORT d[7] (2788:2788:2788) (3047:3047:3047))
        (PORT d[8] (3122:3122:3122) (3291:3291:3291))
        (PORT d[9] (3694:3694:3694) (3860:3860:3860))
        (PORT d[10] (3108:3108:3108) (3272:3272:3272))
        (PORT d[11] (2787:2787:2787) (2927:2927:2927))
        (PORT d[12] (1898:1898:1898) (2081:2081:2081))
        (PORT clk (2064:2064:2064) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2237:2237:2237))
        (PORT clk (2064:2064:2064) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2098:2098:2098))
        (PORT d[0] (2704:2704:2704) (2774:2774:2774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2128:2128:2128))
        (PORT d[1] (2039:2039:2039) (2202:2202:2202))
        (PORT d[2] (2305:2305:2305) (2452:2452:2452))
        (PORT d[3] (1935:1935:1935) (2095:2095:2095))
        (PORT d[4] (1884:1884:1884) (2006:2006:2006))
        (PORT d[5] (1781:1781:1781) (1950:1950:1950))
        (PORT d[6] (1798:1798:1798) (1928:1928:1928))
        (PORT d[7] (1767:1767:1767) (1879:1879:1879))
        (PORT d[8] (2077:2077:2077) (2179:2179:2179))
        (PORT d[9] (1980:1980:1980) (2043:2043:2043))
        (PORT d[10] (2291:2291:2291) (2375:2375:2375))
        (PORT d[11] (1996:1996:1996) (2051:2051:2051))
        (PORT d[12] (2058:2058:2058) (2253:2253:2253))
        (PORT clk (2028:2028:2028) (2025:2025:2025))
        (PORT stall (3000:3000:3000) (2881:2881:2881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2025:2025:2025))
        (PORT d[0] (1856:1856:1856) (1949:1949:1949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1713:1713:1713))
        (PORT datab (1459:1459:1459) (1629:1629:1629))
        (PORT datac (1499:1499:1499) (1523:1523:1523))
        (PORT datad (1606:1606:1606) (1708:1708:1708))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1782:1782:1782))
        (PORT clk (2037:2037:2037) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3222:3222:3222) (3510:3510:3510))
        (PORT d[1] (2217:2217:2217) (2353:2353:2353))
        (PORT d[2] (2096:2096:2096) (2237:2237:2237))
        (PORT d[3] (3514:3514:3514) (3814:3814:3814))
        (PORT d[4] (2817:2817:2817) (3068:3068:3068))
        (PORT d[5] (3569:3569:3569) (3804:3804:3804))
        (PORT d[6] (3051:3051:3051) (3332:3332:3332))
        (PORT d[7] (3424:3424:3424) (3728:3728:3728))
        (PORT d[8] (2807:2807:2807) (2937:2937:2937))
        (PORT d[9] (3422:3422:3422) (3591:3591:3591))
        (PORT d[10] (2526:2526:2526) (2668:2668:2668))
        (PORT d[11] (2169:2169:2169) (2282:2282:2282))
        (PORT d[12] (2421:2421:2421) (2614:2614:2614))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (2102:2102:2102))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2068:2068:2068))
        (PORT d[0] (2853:2853:2853) (2988:2988:2988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (2068:2068:2068))
        (PORT d[1] (1755:1755:1755) (1927:1927:1927))
        (PORT d[2] (1979:1979:1979) (2114:2114:2114))
        (PORT d[3] (1986:1986:1986) (2152:2152:2152))
        (PORT d[4] (1706:1706:1706) (1857:1857:1857))
        (PORT d[5] (1738:1738:1738) (1923:1923:1923))
        (PORT d[6] (1815:1815:1815) (1919:1919:1919))
        (PORT d[7] (1696:1696:1696) (1807:1807:1807))
        (PORT d[8] (1997:1997:1997) (2056:2056:2056))
        (PORT d[9] (2005:2005:2005) (2096:2096:2096))
        (PORT d[10] (1974:1974:1974) (2043:2043:2043))
        (PORT d[11] (2064:2064:2064) (2156:2156:2156))
        (PORT d[12] (2014:2014:2014) (2220:2220:2220))
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT stall (2798:2798:2798) (2687:2687:2687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT d[0] (1731:1731:1731) (1801:1801:1801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2388:2388:2388))
        (PORT clk (2044:2044:2044) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2375:2375:2375))
        (PORT d[1] (3411:3411:3411) (3620:3620:3620))
        (PORT d[2] (4084:4084:4084) (4220:4220:4220))
        (PORT d[3] (3392:3392:3392) (3641:3641:3641))
        (PORT d[4] (3053:3053:3053) (3296:3296:3296))
        (PORT d[5] (2589:2589:2589) (2740:2740:2740))
        (PORT d[6] (1798:1798:1798) (1955:1955:1955))
        (PORT d[7] (3034:3034:3034) (3252:3252:3252))
        (PORT d[8] (4637:4637:4637) (4901:4901:4901))
        (PORT d[9] (4395:4395:4395) (4593:4593:4593))
        (PORT d[10] (2766:2766:2766) (2995:2995:2995))
        (PORT d[11] (4371:4371:4371) (4580:4580:4580))
        (PORT d[12] (3529:3529:3529) (3818:3818:3818))
        (PORT clk (2041:2041:2041) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2285:2285:2285))
        (PORT clk (2041:2041:2041) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2073:2073:2073))
        (PORT d[0] (2735:2735:2735) (2823:2823:2823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1704:1704:1704))
        (PORT d[1] (1634:1634:1634) (1779:1779:1779))
        (PORT d[2] (2117:2117:2117) (2340:2340:2340))
        (PORT d[3] (2126:2126:2126) (2232:2232:2232))
        (PORT d[4] (1845:1845:1845) (1955:1955:1955))
        (PORT d[5] (2351:2351:2351) (2429:2429:2429))
        (PORT d[6] (2122:2122:2122) (2219:2219:2219))
        (PORT d[7] (2005:2005:2005) (2111:2111:2111))
        (PORT d[8] (2048:2048:2048) (2127:2127:2127))
        (PORT d[9] (2261:2261:2261) (2353:2353:2353))
        (PORT d[10] (2343:2343:2343) (2428:2428:2428))
        (PORT d[11] (2016:2016:2016) (2099:2099:2099))
        (PORT d[12] (1932:1932:1932) (2079:2079:2079))
        (PORT clk (2005:2005:2005) (2000:2000:2000))
        (PORT stall (2572:2572:2572) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2000:2000:2000))
        (PORT d[0] (1828:1828:1828) (1918:1918:1918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1716:1716:1716))
        (PORT datab (1460:1460:1460) (1628:1628:1628))
        (PORT datac (1265:1265:1265) (1342:1342:1342))
        (PORT datad (1731:1731:1731) (1815:1815:1815))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1528:1528:1528))
        (PORT clk (2053:2053:2053) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1752:1752:1752))
        (PORT d[1] (1681:1681:1681) (1791:1791:1791))
        (PORT d[2] (2043:2043:2043) (2147:2147:2147))
        (PORT d[3] (2628:2628:2628) (2883:2883:2883))
        (PORT d[4] (1997:1997:1997) (2130:2130:2130))
        (PORT d[5] (1368:1368:1368) (1471:1471:1471))
        (PORT d[6] (2228:2228:2228) (2328:2328:2328))
        (PORT d[7] (2184:2184:2184) (2258:2258:2258))
        (PORT d[8] (1943:1943:1943) (2002:2002:2002))
        (PORT d[9] (1474:1474:1474) (1542:1542:1542))
        (PORT d[10] (1983:1983:1983) (2071:2071:2071))
        (PORT d[11] (1384:1384:1384) (1449:1449:1449))
        (PORT d[12] (3084:3084:3084) (3285:3285:3285))
        (PORT clk (2050:2050:2050) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (2044:2044:2044))
        (PORT clk (2050:2050:2050) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2083:2083:2083))
        (PORT d[0] (2513:2513:2513) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1650:1650:1650) (1705:1705:1705))
        (PORT d[1] (1767:1767:1767) (1918:1918:1918))
        (PORT d[2] (1626:1626:1626) (1684:1684:1684))
        (PORT d[3] (1444:1444:1444) (1528:1528:1528))
        (PORT d[4] (1431:1431:1431) (1496:1496:1496))
        (PORT d[5] (1766:1766:1766) (1825:1825:1825))
        (PORT d[6] (1407:1407:1407) (1485:1485:1485))
        (PORT d[7] (1706:1706:1706) (1782:1782:1782))
        (PORT d[8] (1726:1726:1726) (1771:1771:1771))
        (PORT d[9] (1373:1373:1373) (1437:1437:1437))
        (PORT d[10] (1379:1379:1379) (1411:1411:1411))
        (PORT d[11] (1417:1417:1417) (1481:1481:1481))
        (PORT d[12] (1980:1980:1980) (2165:2165:2165))
        (PORT clk (2014:2014:2014) (2010:2010:2010))
        (PORT stall (2167:2167:2167) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2010:2010:2010))
        (PORT d[0] (1562:1562:1562) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2682:2682:2682))
        (PORT clk (2028:2028:2028) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2545:2545:2545))
        (PORT d[1] (3319:3319:3319) (3482:3482:3482))
        (PORT d[2] (3785:3785:3785) (3910:3910:3910))
        (PORT d[3] (3139:3139:3139) (3413:3413:3413))
        (PORT d[4] (2597:2597:2597) (2749:2749:2749))
        (PORT d[5] (2683:2683:2683) (2870:2870:2870))
        (PORT d[6] (2384:2384:2384) (2560:2560:2560))
        (PORT d[7] (2106:2106:2106) (2276:2276:2276))
        (PORT d[8] (4311:4311:4311) (4554:4554:4554))
        (PORT d[9] (3343:3343:3343) (3446:3446:3446))
        (PORT d[10] (2590:2590:2590) (2764:2764:2764))
        (PORT d[11] (3761:3761:3761) (3944:3944:3944))
        (PORT d[12] (2804:2804:2804) (3040:3040:3040))
        (PORT clk (2025:2025:2025) (2051:2051:2051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2277:2277:2277))
        (PORT clk (2025:2025:2025) (2051:2051:2051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2055:2055:2055))
        (PORT d[0] (2619:2619:2619) (2697:2697:2697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2056:2056:2056))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2056:2056:2056))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2056:2056:2056))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2236:2236:2236) (2395:2395:2395))
        (PORT d[1] (2297:2297:2297) (2473:2473:2473))
        (PORT d[2] (2302:2302:2302) (2510:2510:2510))
        (PORT d[3] (2069:2069:2069) (2164:2164:2164))
        (PORT d[4] (2290:2290:2290) (2408:2408:2408))
        (PORT d[5] (2126:2126:2126) (2343:2343:2343))
        (PORT d[6] (1966:1966:1966) (2123:2123:2123))
        (PORT d[7] (2054:2054:2054) (2190:2190:2190))
        (PORT d[8] (2106:2106:2106) (2222:2222:2222))
        (PORT d[9] (2027:2027:2027) (2135:2135:2135))
        (PORT d[10] (2077:2077:2077) (2170:2170:2170))
        (PORT d[11] (2008:2008:2008) (2084:2084:2084))
        (PORT d[12] (2146:2146:2146) (2309:2309:2309))
        (PORT clk (1989:1989:1989) (1982:1982:1982))
        (PORT stall (2920:2920:2920) (2733:2733:2733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1982:1982:1982))
        (PORT d[0] (1581:1581:1581) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1612:1612:1612) (1719:1719:1719))
        (PORT datab (1458:1458:1458) (1633:1633:1633))
        (PORT datac (759:759:759) (759:759:759))
        (PORT datad (1393:1393:1393) (1433:1433:1433))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (1868:1868:1868))
        (PORT clk (2057:2057:2057) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1812:1812:1812) (1949:1949:1949))
        (PORT d[1] (2810:2810:2810) (3057:3057:3057))
        (PORT d[2] (1939:1939:1939) (2064:2064:2064))
        (PORT d[3] (2739:2739:2739) (2917:2917:2917))
        (PORT d[4] (3741:3741:3741) (4052:4052:4052))
        (PORT d[5] (3451:3451:3451) (3729:3729:3729))
        (PORT d[6] (1775:1775:1775) (1863:1863:1863))
        (PORT d[7] (3198:3198:3198) (3514:3514:3514))
        (PORT d[8] (1675:1675:1675) (1812:1812:1812))
        (PORT d[9] (1791:1791:1791) (1941:1941:1941))
        (PORT d[10] (2447:2447:2447) (2506:2506:2506))
        (PORT d[11] (2681:2681:2681) (2784:2784:2784))
        (PORT d[12] (2216:2216:2216) (2432:2432:2432))
        (PORT clk (2054:2054:2054) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1842:1842:1842) (1825:1825:1825))
        (PORT clk (2054:2054:2054) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2087:2087:2087))
        (PORT d[0] (2367:2367:2367) (2362:2362:2362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2088:2088:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1801:1801:1801))
        (PORT d[1] (1616:1616:1616) (1713:1713:1713))
        (PORT d[2] (1728:1728:1728) (1817:1817:1817))
        (PORT d[3] (1598:1598:1598) (1677:1677:1677))
        (PORT d[4] (1707:1707:1707) (1782:1782:1782))
        (PORT d[5] (1446:1446:1446) (1561:1561:1561))
        (PORT d[6] (1564:1564:1564) (1633:1633:1633))
        (PORT d[7] (1609:1609:1609) (1708:1708:1708))
        (PORT d[8] (1703:1703:1703) (1778:1778:1778))
        (PORT d[9] (1667:1667:1667) (1751:1751:1751))
        (PORT d[10] (1695:1695:1695) (1778:1778:1778))
        (PORT d[11] (1597:1597:1597) (1683:1683:1683))
        (PORT d[12] (1628:1628:1628) (1739:1739:1739))
        (PORT clk (2018:2018:2018) (2014:2014:2014))
        (PORT stall (2007:2007:2007) (1954:1954:1954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2014:2014:2014))
        (PORT d[0] (1416:1416:1416) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (2137:2137:2137))
        (PORT clk (2070:2070:2070) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (3015:3015:3015))
        (PORT d[1] (2325:2325:2325) (2469:2469:2469))
        (PORT d[2] (4752:4752:4752) (4983:4983:4983))
        (PORT d[3] (2595:2595:2595) (2823:2823:2823))
        (PORT d[4] (2160:2160:2160) (2348:2348:2348))
        (PORT d[5] (2935:2935:2935) (3213:3213:3213))
        (PORT d[6] (2510:2510:2510) (2613:2613:2613))
        (PORT d[7] (2910:2910:2910) (3202:3202:3202))
        (PORT d[8] (2283:2283:2283) (2435:2435:2435))
        (PORT d[9] (2349:2349:2349) (2483:2483:2483))
        (PORT d[10] (2799:2799:2799) (3023:3023:3023))
        (PORT d[11] (2245:2245:2245) (2379:2379:2379))
        (PORT d[12] (2960:2960:2960) (3288:3288:3288))
        (PORT clk (2067:2067:2067) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2110:2110:2110))
        (PORT clk (2067:2067:2067) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2097:2097:2097))
        (PORT d[0] (2623:2623:2623) (2647:2647:2647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2098:2098:2098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2098:2098:2098))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2170:2170:2170))
        (PORT d[1] (1698:1698:1698) (1853:1853:1853))
        (PORT d[2] (1756:1756:1756) (1912:1912:1912))
        (PORT d[3] (1954:1954:1954) (2019:2019:2019))
        (PORT d[4] (1987:1987:1987) (2059:2059:2059))
        (PORT d[5] (2157:2157:2157) (2353:2353:2353))
        (PORT d[6] (2023:2023:2023) (2141:2141:2141))
        (PORT d[7] (1895:1895:1895) (2031:2031:2031))
        (PORT d[8] (1698:1698:1698) (1754:1754:1754))
        (PORT d[9] (2044:2044:2044) (2142:2142:2142))
        (PORT d[10] (1975:1975:1975) (2044:2044:2044))
        (PORT d[11] (2061:2061:2061) (2155:2155:2155))
        (PORT d[12] (1854:1854:1854) (1998:1998:1998))
        (PORT clk (2031:2031:2031) (2024:2024:2024))
        (PORT stall (2830:2830:2830) (2710:2710:2710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2024:2024:2024))
        (PORT d[0] (1587:1587:1587) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2025:2025:2025))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2025:2025:2025))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2025:2025:2025))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1711:1711:1711))
        (PORT datab (1462:1462:1462) (1629:1629:1629))
        (PORT datac (1668:1668:1668) (1719:1719:1719))
        (PORT datad (1578:1578:1578) (1578:1578:1578))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1373:1373:1373))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (244:244:244))
        (PORT datab (1518:1518:1518) (1596:1596:1596))
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (330:330:330))
        (PORT datab (882:882:882) (916:916:916))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1733:1733:1733))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (677:677:677) (693:693:693))
        (PORT sload (1719:1719:1719) (1809:1809:1809))
        (PORT ena (1819:1819:1819) (1849:1849:1849))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (777:777:777))
        (PORT datac (1397:1397:1397) (1465:1465:1465))
        (PORT datad (1028:1028:1028) (1079:1079:1079))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (1951:1951:1951))
        (PORT clk (2040:2040:2040) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2852:2852:2852) (3198:3198:3198))
        (PORT d[1] (4102:4102:4102) (4407:4407:4407))
        (PORT d[2] (3874:3874:3874) (4074:4074:4074))
        (PORT d[3] (2795:2795:2795) (2994:2994:2994))
        (PORT d[4] (2411:2411:2411) (2557:2557:2557))
        (PORT d[5] (3513:3513:3513) (3822:3822:3822))
        (PORT d[6] (3143:3143:3143) (3444:3444:3444))
        (PORT d[7] (3755:3755:3755) (4136:4136:4136))
        (PORT d[8] (2594:2594:2594) (2829:2829:2829))
        (PORT d[9] (2691:2691:2691) (2815:2815:2815))
        (PORT d[10] (3514:3514:3514) (3668:3668:3668))
        (PORT d[11] (2826:2826:2826) (3034:3034:3034))
        (PORT d[12] (2740:2740:2740) (2957:2957:2957))
        (PORT clk (2037:2037:2037) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (2012:2012:2012))
        (PORT clk (2037:2037:2037) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2070:2070:2070))
        (PORT d[0] (2582:2582:2582) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (2061:2061:2061))
        (PORT d[1] (2093:2093:2093) (2242:2242:2242))
        (PORT d[2] (2281:2281:2281) (2397:2397:2397))
        (PORT d[3] (2087:2087:2087) (2188:2188:2188))
        (PORT d[4] (1926:1926:1926) (2057:2057:2057))
        (PORT d[5] (1981:1981:1981) (2113:2113:2113))
        (PORT d[6] (1971:1971:1971) (2141:2141:2141))
        (PORT d[7] (1849:1849:1849) (1997:1997:1997))
        (PORT d[8] (1916:1916:1916) (2070:2070:2070))
        (PORT d[9] (1900:1900:1900) (2005:2005:2005))
        (PORT d[10] (1874:1874:1874) (2030:2030:2030))
        (PORT d[11] (1910:1910:1910) (2080:2080:2080))
        (PORT d[12] (1630:1630:1630) (1785:1785:1785))
        (PORT clk (2001:2001:2001) (1997:1997:1997))
        (PORT stall (2156:2156:2156) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1997:1997:1997))
        (PORT d[0] (1128:1128:1128) (1165:1165:1165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (2135:2135:2135))
        (PORT clk (2047:2047:2047) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2949:2949:2949) (3275:3275:3275))
        (PORT d[1] (4332:4332:4332) (4637:4637:4637))
        (PORT d[2] (3639:3639:3639) (3856:3856:3856))
        (PORT d[3] (2486:2486:2486) (2708:2708:2708))
        (PORT d[4] (2543:2543:2543) (2702:2702:2702))
        (PORT d[5] (3819:3819:3819) (4139:4139:4139))
        (PORT d[6] (3168:3168:3168) (3489:3489:3489))
        (PORT d[7] (3450:3450:3450) (3779:3779:3779))
        (PORT d[8] (2969:2969:2969) (3285:3285:3285))
        (PORT d[9] (4114:4114:4114) (4371:4371:4371))
        (PORT d[10] (2746:2746:2746) (2863:2863:2863))
        (PORT d[11] (2835:2835:2835) (2992:2992:2992))
        (PORT d[12] (2543:2543:2543) (2772:2772:2772))
        (PORT clk (2044:2044:2044) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (2033:2033:2033))
        (PORT clk (2044:2044:2044) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2074:2074:2074))
        (PORT d[0] (2562:2562:2562) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (1983:1983:1983))
        (PORT d[1] (2161:2161:2161) (2296:2296:2296))
        (PORT d[2] (1898:1898:1898) (2007:2007:2007))
        (PORT d[3] (1675:1675:1675) (1791:1791:1791))
        (PORT d[4] (1689:1689:1689) (1774:1774:1774))
        (PORT d[5] (1449:1449:1449) (1577:1577:1577))
        (PORT d[6] (2130:2130:2130) (2254:2254:2254))
        (PORT d[7] (1840:1840:1840) (1923:1923:1923))
        (PORT d[8] (2030:2030:2030) (2119:2119:2119))
        (PORT d[9] (1705:1705:1705) (1794:1794:1794))
        (PORT d[10] (2071:2071:2071) (2165:2165:2165))
        (PORT d[11] (2022:2022:2022) (2092:2092:2092))
        (PORT d[12] (1990:1990:1990) (2119:2119:2119))
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (PORT stall (1976:1976:1976) (1947:1947:1947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (PORT d[0] (1411:1411:1411) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1318:1318:1318))
        (PORT datab (1033:1033:1033) (1155:1155:1155))
        (PORT datac (1673:1673:1673) (1722:1722:1722))
        (PORT datad (1741:1741:1741) (1795:1795:1795))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2435:2435:2435))
        (PORT clk (2020:2020:2020) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2250:2250:2250))
        (PORT d[1] (3065:3065:3065) (3236:3236:3236))
        (PORT d[2] (3386:3386:3386) (3521:3521:3521))
        (PORT d[3] (3162:3162:3162) (3445:3445:3445))
        (PORT d[4] (2351:2351:2351) (2535:2535:2535))
        (PORT d[5] (2424:2424:2424) (2594:2594:2594))
        (PORT d[6] (2080:2080:2080) (2252:2252:2252))
        (PORT d[7] (3050:3050:3050) (3269:3269:3269))
        (PORT d[8] (3731:3731:3731) (3933:3933:3933))
        (PORT d[9] (3087:3087:3087) (3178:3178:3178))
        (PORT d[10] (2654:2654:2654) (2861:2861:2861))
        (PORT d[11] (3105:3105:3105) (3246:3246:3246))
        (PORT d[12] (2459:2459:2459) (2645:2645:2645))
        (PORT clk (2017:2017:2017) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2539:2539:2539))
        (PORT clk (2017:2017:2017) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2048:2048:2048))
        (PORT d[0] (2922:2922:2922) (3076:3076:3076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2308:2308:2308))
        (PORT d[1] (2276:2276:2276) (2457:2457:2457))
        (PORT d[2] (2317:2317:2317) (2523:2523:2523))
        (PORT d[3] (2462:2462:2462) (2617:2617:2617))
        (PORT d[4] (2214:2214:2214) (2347:2347:2347))
        (PORT d[5] (2332:2332:2332) (2557:2557:2557))
        (PORT d[6] (1925:1925:1925) (2094:2094:2094))
        (PORT d[7] (2128:2128:2128) (2267:2267:2267))
        (PORT d[8] (2130:2130:2130) (2311:2311:2311))
        (PORT d[9] (2034:2034:2034) (2178:2178:2178))
        (PORT d[10] (2353:2353:2353) (2445:2445:2445))
        (PORT d[11] (2264:2264:2264) (2329:2329:2329))
        (PORT d[12] (2100:2100:2100) (2228:2228:2228))
        (PORT clk (1981:1981:1981) (1975:1975:1975))
        (PORT stall (2912:2912:2912) (2755:2755:2755))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1975:1975:1975))
        (PORT d[0] (2110:2110:2110) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1731:1731:1731))
        (PORT clk (2071:2071:2071) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3852:3852:3852))
        (PORT d[1] (3038:3038:3038) (3256:3256:3256))
        (PORT d[2] (2614:2614:2614) (2713:2713:2713))
        (PORT d[3] (2345:2345:2345) (2493:2493:2493))
        (PORT d[4] (2526:2526:2526) (2777:2777:2777))
        (PORT d[5] (3779:3779:3779) (4049:4049:4049))
        (PORT d[6] (2230:2230:2230) (2321:2321:2321))
        (PORT d[7] (3577:3577:3577) (3910:3910:3910))
        (PORT d[8] (1865:1865:1865) (2010:2010:2010))
        (PORT d[9] (2873:2873:2873) (3040:3040:3040))
        (PORT d[10] (3217:3217:3217) (3526:3526:3526))
        (PORT d[11] (3718:3718:3718) (3828:3828:3828))
        (PORT d[12] (2558:2558:2558) (2822:2822:2822))
        (PORT clk (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2086:2086:2086))
        (PORT clk (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
        (PORT d[0] (2595:2595:2595) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (2016:2016:2016))
        (PORT d[1] (1882:1882:1882) (1959:1959:1959))
        (PORT d[2] (1789:1789:1789) (1876:1876:1876))
        (PORT d[3] (1855:1855:1855) (1921:1921:1921))
        (PORT d[4] (1735:1735:1735) (1869:1869:1869))
        (PORT d[5] (1697:1697:1697) (1804:1804:1804))
        (PORT d[6] (1603:1603:1603) (1722:1722:1722))
        (PORT d[7] (1748:1748:1748) (1814:1814:1814))
        (PORT d[8] (1813:1813:1813) (1866:1866:1866))
        (PORT d[9] (1675:1675:1675) (1807:1807:1807))
        (PORT d[10] (1820:1820:1820) (1913:1913:1913))
        (PORT d[11] (1642:1642:1642) (1790:1790:1790))
        (PORT d[12] (1821:1821:1821) (1881:1881:1881))
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (PORT stall (2124:2124:2124) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (PORT d[0] (1318:1318:1318) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1319:1319:1319))
        (PORT datab (1034:1034:1034) (1155:1155:1155))
        (PORT datac (1860:1860:1860) (1935:1935:1935))
        (PORT datad (1579:1579:1579) (1686:1686:1686))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2219:2219:2219))
        (PORT clk (2031:2031:2031) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3508:3508:3508))
        (PORT d[1] (2197:2197:2197) (2325:2325:2325))
        (PORT d[2] (2069:2069:2069) (2203:2203:2203))
        (PORT d[3] (3519:3519:3519) (3825:3825:3825))
        (PORT d[4] (2363:2363:2363) (2527:2527:2527))
        (PORT d[5] (3606:3606:3606) (3823:3823:3823))
        (PORT d[6] (3079:3079:3079) (3365:3365:3365))
        (PORT d[7] (2044:2044:2044) (2121:2121:2121))
        (PORT d[8] (2534:2534:2534) (2640:2640:2640))
        (PORT d[9] (3396:3396:3396) (3540:3540:3540))
        (PORT d[10] (1969:1969:1969) (2085:2085:2085))
        (PORT d[11] (2447:2447:2447) (2545:2545:2545))
        (PORT d[12] (2444:2444:2444) (2639:2639:2639))
        (PORT clk (2028:2028:2028) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (1973:1973:1973))
        (PORT clk (2028:2028:2028) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2062:2062:2062))
        (PORT d[0] (2453:2453:2453) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (1944:1944:1944))
        (PORT d[1] (1779:1779:1779) (1947:1947:1947))
        (PORT d[2] (1947:1947:1947) (2101:2101:2101))
        (PORT d[3] (1942:1942:1942) (2102:2102:2102))
        (PORT d[4] (1967:1967:1967) (2107:2107:2107))
        (PORT d[5] (1702:1702:1702) (1864:1864:1864))
        (PORT d[6] (1747:1747:1747) (1839:1839:1839))
        (PORT d[7] (2002:2002:2002) (2101:2101:2101))
        (PORT d[8] (1954:1954:1954) (2038:2038:2038))
        (PORT d[9] (2028:2028:2028) (2096:2096:2096))
        (PORT d[10] (1928:1928:1928) (1971:1971:1971))
        (PORT d[11] (2037:2037:2037) (2122:2122:2122))
        (PORT d[12] (1867:1867:1867) (1917:1917:1917))
        (PORT clk (1992:1992:1992) (1989:1989:1989))
        (PORT stall (2799:2799:2799) (2687:2687:2687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1989:1989:1989))
        (PORT d[0] (1491:1491:1491) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2260:2260:2260))
        (PORT clk (2037:2037:2037) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2329:2329:2329))
        (PORT d[1] (1967:1967:1967) (2100:2100:2100))
        (PORT d[2] (2060:2060:2060) (2181:2181:2181))
        (PORT d[3] (3528:3528:3528) (3824:3824:3824))
        (PORT d[4] (2336:2336:2336) (2494:2494:2494))
        (PORT d[5] (1998:1998:1998) (2098:2098:2098))
        (PORT d[6] (2579:2579:2579) (2675:2675:2675))
        (PORT d[7] (3404:3404:3404) (3728:3728:3728))
        (PORT d[8] (2523:2523:2523) (2630:2630:2630))
        (PORT d[9] (2050:2050:2050) (2135:2135:2135))
        (PORT d[10] (1968:1968:1968) (2084:2084:2084))
        (PORT d[11] (1683:1683:1683) (1777:1777:1777))
        (PORT d[12] (2734:2734:2734) (2949:2949:2949))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2379:2379:2379))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2068:2068:2068))
        (PORT d[0] (2840:2840:2840) (2916:2916:2916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1943:1943:1943) (1994:1994:1994))
        (PORT d[1] (2035:2035:2035) (2197:2197:2197))
        (PORT d[2] (1945:1945:1945) (2017:2017:2017))
        (PORT d[3] (1937:1937:1937) (2094:2094:2094))
        (PORT d[4] (1970:1970:1970) (2131:2131:2131))
        (PORT d[5] (1686:1686:1686) (1848:1848:1848))
        (PORT d[6] (1480:1480:1480) (1592:1592:1592))
        (PORT d[7] (2028:2028:2028) (2132:2132:2132))
        (PORT d[8] (1940:1940:1940) (2025:2025:2025))
        (PORT d[9] (1706:1706:1706) (1773:1773:1773))
        (PORT d[10] (1714:1714:1714) (1763:1763:1763))
        (PORT d[11] (1908:1908:1908) (1947:1947:1947))
        (PORT d[12] (2046:2046:2046) (2157:2157:2157))
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT stall (2454:2454:2454) (2349:2349:2349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT d[0] (1775:1775:1775) (1849:1849:1849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1319:1319:1319))
        (PORT datab (1031:1031:1031) (1156:1156:1156))
        (PORT datac (1490:1490:1490) (1556:1556:1556))
        (PORT datad (1447:1447:1447) (1426:1426:1426))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (2029:2029:2029))
        (PORT clk (2061:2061:2061) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3892:3892:3892))
        (PORT d[1] (3068:3068:3068) (3324:3324:3324))
        (PORT d[2] (2413:2413:2413) (2514:2514:2514))
        (PORT d[3] (3830:3830:3830) (4068:4068:4068))
        (PORT d[4] (2563:2563:2563) (2818:2818:2818))
        (PORT d[5] (4084:4084:4084) (4384:4384:4384))
        (PORT d[6] (2530:2530:2530) (2655:2655:2655))
        (PORT d[7] (3848:3848:3848) (4200:4200:4200))
        (PORT d[8] (1960:1960:1960) (2142:2142:2142))
        (PORT d[9] (2920:2920:2920) (3068:3068:3068))
        (PORT d[10] (3221:3221:3221) (3542:3542:3542))
        (PORT d[11] (2587:2587:2587) (2661:2661:2661))
        (PORT d[12] (2882:2882:2882) (3149:3149:3149))
        (PORT clk (2058:2058:2058) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1727:1727:1727) (1697:1697:1697))
        (PORT clk (2058:2058:2058) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2092:2092:2092))
        (PORT d[0] (2252:2252:2252) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1726:1726:1726))
        (PORT d[1] (1835:1835:1835) (1895:1895:1895))
        (PORT d[2] (1234:1234:1234) (1296:1296:1296))
        (PORT d[3] (1564:1564:1564) (1599:1599:1599))
        (PORT d[4] (1377:1377:1377) (1492:1492:1492))
        (PORT d[5] (1683:1683:1683) (1807:1807:1807))
        (PORT d[6] (1492:1492:1492) (1565:1565:1565))
        (PORT d[7] (1507:1507:1507) (1562:1562:1562))
        (PORT d[8] (1605:1605:1605) (1651:1651:1651))
        (PORT d[9] (1383:1383:1383) (1493:1493:1493))
        (PORT d[10] (1521:1521:1521) (1588:1588:1588))
        (PORT d[11] (1602:1602:1602) (1721:1721:1721))
        (PORT d[12] (1529:1529:1529) (1569:1569:1569))
        (PORT clk (2022:2022:2022) (2019:2019:2019))
        (PORT stall (1799:1799:1799) (1806:1806:1806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2019:2019:2019))
        (PORT d[0] (1062:1062:1062) (1045:1045:1045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (2003:2003:2003))
        (PORT clk (2068:2068:2068) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3130:3130:3130) (3486:3486:3486))
        (PORT d[1] (2444:2444:2444) (2664:2664:2664))
        (PORT d[2] (5156:5156:5156) (5432:5432:5432))
        (PORT d[3] (3355:3355:3355) (3562:3562:3562))
        (PORT d[4] (2567:2567:2567) (2826:2826:2826))
        (PORT d[5] (3427:3427:3427) (3695:3695:3695))
        (PORT d[6] (3169:3169:3169) (3466:3466:3466))
        (PORT d[7] (3431:3431:3431) (3745:3745:3745))
        (PORT d[8] (1946:1946:1946) (2121:2121:2121))
        (PORT d[9] (2291:2291:2291) (2438:2438:2438))
        (PORT d[10] (3214:3214:3214) (3513:3513:3513))
        (PORT d[11] (2296:2296:2296) (2415:2415:2415))
        (PORT d[12] (2299:2299:2299) (2531:2531:2531))
        (PORT clk (2065:2065:2065) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2011:2011:2011))
        (PORT clk (2065:2065:2065) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2096:2096:2096))
        (PORT d[0] (2566:2566:2566) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2097:2097:2097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2097:2097:2097))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (2050:2050:2050))
        (PORT d[1] (2065:2065:2065) (2160:2160:2160))
        (PORT d[2] (1931:1931:1931) (2070:2070:2070))
        (PORT d[3] (2048:2048:2048) (2163:2163:2163))
        (PORT d[4] (1718:1718:1718) (1851:1851:1851))
        (PORT d[5] (1658:1658:1658) (1757:1757:1757))
        (PORT d[6] (1832:1832:1832) (1946:1946:1946))
        (PORT d[7] (1914:1914:1914) (2051:2051:2051))
        (PORT d[8] (1938:1938:1938) (2063:2063:2063))
        (PORT d[9] (1643:1643:1643) (1776:1776:1776))
        (PORT d[10] (2088:2088:2088) (2195:2195:2195))
        (PORT d[11] (1935:1935:1935) (2080:2080:2080))
        (PORT d[12] (1995:1995:1995) (2185:2185:2185))
        (PORT clk (2029:2029:2029) (2023:2023:2023))
        (PORT stall (2181:2181:2181) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2023:2023:2023))
        (PORT d[0] (1339:1339:1339) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1318:1318:1318))
        (PORT datab (1033:1033:1033) (1155:1155:1155))
        (PORT datac (1323:1323:1323) (1438:1438:1438))
        (PORT datad (1570:1570:1570) (1659:1659:1659))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1706:1706:1706) (1786:1786:1786))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datab (1063:1063:1063) (1169:1169:1169))
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (887:887:887))
        (PORT datab (242:242:242) (324:324:324))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1727:1727:1727))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (678:678:678) (694:694:694))
        (PORT sload (1601:1601:1601) (1682:1682:1682))
        (PORT ena (1581:1581:1581) (1616:1616:1616))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (804:804:804))
        (PORT datab (900:900:900) (979:979:979))
        (PORT datac (395:395:395) (430:430:430))
        (PORT datad (595:595:595) (614:614:614))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1262:1262:1262))
        (PORT datab (677:677:677) (751:751:751))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (600:600:600) (622:622:622))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1249:1249:1249))
        (PORT datab (666:666:666) (699:699:699))
        (PORT datac (620:620:620) (653:653:653))
        (PORT datad (920:920:920) (952:952:952))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datab (681:681:681) (749:749:749))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (788:788:788))
        (PORT datab (644:644:644) (665:665:665))
        (PORT datac (580:580:580) (603:603:603))
        (PORT datad (546:546:546) (557:557:557))
        (IOPATH dataa combout (341:341:341) (320:320:320))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (805:805:805))
        (PORT datab (1215:1215:1215) (1297:1297:1297))
        (PORT datad (175:175:175) (200:200:200))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2107:2107:2107))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1184:1184:1184) (1174:1174:1174))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (244:244:244))
        (PORT datab (944:944:944) (972:972:972))
        (PORT datac (890:890:890) (959:959:959))
        (PORT datad (1753:1753:1753) (1829:1829:1829))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (438:438:438))
        (PORT datab (1516:1516:1516) (1610:1610:1610))
        (PORT datac (387:387:387) (421:421:421))
        (PORT datad (323:323:323) (349:349:349))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (527:527:527))
        (PORT datab (661:661:661) (674:674:674))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (887:887:887))
        (PORT datab (706:706:706) (729:729:729))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (321:321:321) (342:342:342))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (242:242:242))
        (PORT datab (1791:1791:1791) (1872:1872:1872))
        (PORT datad (679:679:679) (695:695:695))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1729:1729:1729))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1999:1999:1999) (2017:2017:2017))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (532:532:532))
        (PORT datab (198:198:198) (238:238:238))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (671:671:671))
        (PORT datab (198:198:198) (236:236:236))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (734:734:734))
        (PORT datab (199:199:199) (237:237:237))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (797:797:797))
        (PORT datab (199:199:199) (238:238:238))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (410:410:410))
        (PORT datab (854:854:854) (914:914:914))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (757:757:757))
        (PORT datab (341:341:341) (375:375:375))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (519:519:519))
        (PORT datab (377:377:377) (401:401:401))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (376:376:376))
        (PORT datab (942:942:942) (989:989:989))
        (PORT datac (336:336:336) (356:356:356))
        (PORT datad (620:620:620) (637:637:637))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (758:758:758))
        (PORT datab (959:959:959) (1010:1010:1010))
        (PORT datac (1514:1514:1514) (1588:1588:1588))
        (PORT datad (211:211:211) (244:244:244))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1281:1281:1281))
        (PORT datab (209:209:209) (251:251:251))
        (PORT datac (327:327:327) (351:351:351))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (244:244:244))
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (243:243:243))
        (PORT datab (200:200:200) (240:240:240))
        (PORT datac (530:530:530) (530:530:530))
        (PORT datad (319:319:319) (331:331:331))
        (IOPATH dataa combout (301:301:301) (299:299:299))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (641:641:641))
        (PORT datab (341:341:341) (371:371:371))
        (PORT datac (610:610:610) (631:631:631))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (238:238:238))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (919:919:919))
        (PORT datab (198:198:198) (236:236:236))
        (PORT datac (170:170:170) (203:203:203))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ffZ\|conteudo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1727:1727:1727))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1214:1214:1214) (1217:1217:1217))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (270:270:270))
        (PORT datac (656:656:656) (739:739:739))
        (PORT datad (368:368:368) (391:391:391))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (803:803:803))
        (PORT datab (230:230:230) (271:271:271))
        (PORT datad (195:195:195) (219:219:219))
        (IOPATH dataa combout (325:325:325) (328:328:328))
        (IOPATH datab combout (336:336:336) (332:332:332))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (300:300:300))
        (PORT datab (246:246:246) (291:291:291))
        (PORT datac (195:195:195) (229:229:229))
        (PORT datad (209:209:209) (239:239:239))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (852:852:852))
        (PORT datab (656:656:656) (684:684:684))
        (PORT datac (606:606:606) (623:623:623))
        (PORT datad (204:204:204) (233:233:233))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|got0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1141:1141:1141))
        (PORT datab (920:920:920) (999:999:999))
        (PORT datac (859:859:859) (883:883:883))
        (PORT datad (636:636:636) (651:651:651))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (336:336:336) (332:332:332))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|got0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (743:743:743))
        (PORT datac (433:433:433) (496:496:496))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|incrementPC\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (724:724:724))
        (PORT datac (180:180:180) (217:217:217))
        (PORT datad (181:181:181) (212:212:212))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|incrementPC\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (692:692:692))
        (PORT datac (983:983:983) (995:995:995))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1284:1284:1284) (1297:1297:1297))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (762:762:762))
        (PORT datac (1227:1227:1227) (1299:1299:1299))
        (PORT datad (1032:1032:1032) (1079:1079:1079))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (884:884:884) (937:937:937))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2157:2157:2157) (2234:2234:2234))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (885:885:885) (940:940:940))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT asdata (1170:1170:1170) (1207:1207:1207))
        (PORT ena (2157:2157:2157) (2234:2234:2234))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1067:1067:1067) (1128:1128:1128))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (331:331:331))
        (PORT datab (241:241:241) (323:323:323))
        (PORT datad (216:216:216) (285:285:285))
        (IOPATH dataa combout (350:350:350) (367:367:367))
        (IOPATH datab combout (350:350:350) (369:369:369))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (876:876:876) (938:938:938))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (867:867:867) (955:955:955))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT asdata (1198:1198:1198) (1246:1246:1246))
        (PORT ena (2157:2157:2157) (2234:2234:2234))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT asdata (1189:1189:1189) (1222:1222:1222))
        (PORT ena (2157:2157:2157) (2234:2234:2234))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (328:328:328))
        (PORT datab (242:242:242) (324:324:324))
        (PORT datad (215:215:215) (283:283:283))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (843:843:843) (895:895:895))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2157:2157:2157) (2234:2234:2234))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT asdata (1391:1391:1391) (1446:1446:1446))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT asdata (1192:1192:1192) (1232:1232:1232))
        (PORT ena (2157:2157:2157) (2234:2234:2234))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (889:889:889) (970:970:970))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1737:1737:1737))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (330:330:330))
        (PORT datab (240:240:240) (321:321:321))
        (PORT datad (383:383:383) (444:444:444))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1154:1154:1154) (1248:1248:1248))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (871:871:871) (899:899:899))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2157:2157:2157) (2234:2234:2234))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT asdata (1196:1196:1196) (1238:1238:1238))
        (PORT ena (2157:2157:2157) (2234:2234:2234))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT asdata (1245:1245:1245) (1320:1320:1320))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (328:328:328))
        (PORT datab (241:241:241) (323:323:323))
        (PORT datad (215:215:215) (283:283:283))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (200:200:200) (239:239:239))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT asdata (1788:1788:1788) (1825:1825:1825))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[23\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (864:864:864) (928:928:928))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT asdata (942:942:942) (957:957:957))
        (PORT ena (1355:1355:1355) (1390:1390:1390))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (195:195:195) (221:221:221))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (329:329:329))
        (PORT datab (240:240:240) (323:323:323))
        (PORT datad (355:355:355) (413:413:413))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1231:1231:1231) (1293:1293:1293))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (692:692:692) (733:733:733))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1355:1355:1355) (1390:1390:1390))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT asdata (1681:1681:1681) (1729:1729:1729))
        (PORT ena (1355:1355:1355) (1390:1390:1390))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT asdata (3389:3389:3389) (3666:3666:3666))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (332:332:332))
        (PORT datab (241:241:241) (323:323:323))
        (PORT datad (218:218:218) (287:287:287))
        (IOPATH dataa combout (350:350:350) (367:367:367))
        (IOPATH datab combout (350:350:350) (369:369:369))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT asdata (1320:1320:1320) (1371:1371:1371))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[32\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (642:642:642) (690:690:690))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1355:1355:1355) (1390:1390:1390))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT asdata (1928:1928:1928) (1984:1984:1984))
        (PORT ena (1355:1355:1355) (1390:1390:1390))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1008:1008:1008) (1091:1091:1091))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (328:328:328))
        (PORT datab (242:242:242) (323:323:323))
        (PORT datad (218:218:218) (287:287:287))
        (IOPATH dataa combout (350:350:350) (367:367:367))
        (IOPATH datab combout (350:350:350) (369:369:369))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (194:194:194) (220:220:220))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2087:2087:2087) (2087:2087:2087))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (605:605:605) (662:662:662))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1728:1728:1728) (1740:1740:1740))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT asdata (1655:1655:1655) (1728:1728:1728))
        (PORT ena (1355:1355:1355) (1390:1390:1390))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1736:1736:1736))
        (PORT asdata (2561:2561:2561) (2740:2740:2740))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (457:457:457))
        (PORT datab (618:618:618) (676:676:676))
        (PORT datad (217:217:217) (285:285:285))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (245:245:245))
        (PORT datab (200:200:200) (239:239:239))
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (993:993:993))
        (PORT datab (199:199:199) (239:239:239))
        (PORT datad (846:846:846) (871:871:871))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (3057:3057:3057))
        (PORT clk (2045:2045:2045) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3245:3245:3245) (3593:3593:3593))
        (PORT d[1] (4340:4340:4340) (4643:4643:4643))
        (PORT d[2] (3663:3663:3663) (3854:3854:3854))
        (PORT d[3] (2476:2476:2476) (2689:2689:2689))
        (PORT d[4] (2131:2131:2131) (2313:2313:2313))
        (PORT d[5] (3853:3853:3853) (4157:4157:4157))
        (PORT d[6] (3161:3161:3161) (3462:3462:3462))
        (PORT d[7] (3458:3458:3458) (3801:3801:3801))
        (PORT d[8] (3270:3270:3270) (3609:3609:3609))
        (PORT d[9] (4091:4091:4091) (4341:4341:4341))
        (PORT d[10] (2734:2734:2734) (2865:2865:2865))
        (PORT d[11] (2812:2812:2812) (2967:2967:2967))
        (PORT d[12] (2527:2527:2527) (2735:2735:2735))
        (PORT clk (2042:2042:2042) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (1782:1782:1782))
        (PORT clk (2042:2042:2042) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2073:2073:2073))
        (PORT d[0] (2319:2319:2319) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1882:1882:1882))
        (PORT d[1] (1910:1910:1910) (2024:2024:2024))
        (PORT d[2] (1881:1881:1881) (1979:1979:1979))
        (PORT d[3] (1581:1581:1581) (1695:1695:1695))
        (PORT d[4] (1713:1713:1713) (1776:1776:1776))
        (PORT d[5] (1689:1689:1689) (1805:1805:1805))
        (PORT d[6] (2225:2225:2225) (2387:2387:2387))
        (PORT d[7] (1579:1579:1579) (1678:1678:1678))
        (PORT d[8] (1699:1699:1699) (1788:1788:1788))
        (PORT d[9] (1682:1682:1682) (1793:1793:1793))
        (PORT d[10] (1773:1773:1773) (1906:1906:1906))
        (PORT d[11] (1791:1791:1791) (1865:1865:1865))
        (PORT d[12] (1695:1695:1695) (1834:1834:1834))
        (PORT clk (2006:2006:2006) (2000:2000:2000))
        (PORT stall (1970:1970:1970) (1943:1943:1943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2000:2000:2000))
        (PORT d[0] (1678:1678:1678) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2284:2284:2284))
        (PORT clk (2061:2061:2061) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (3156:3156:3156))
        (PORT d[1] (2587:2587:2587) (2737:2737:2737))
        (PORT d[2] (2953:2953:2953) (3119:3119:3119))
        (PORT d[3] (3206:3206:3206) (3489:3489:3489))
        (PORT d[4] (2492:2492:2492) (2728:2728:2728))
        (PORT d[5] (3421:3421:3421) (3644:3644:3644))
        (PORT d[6] (2453:2453:2453) (2675:2675:2675))
        (PORT d[7] (2829:2829:2829) (3115:3115:3115))
        (PORT d[8] (2824:2824:2824) (2975:2975:2975))
        (PORT d[9] (4280:4280:4280) (4467:4467:4467))
        (PORT d[10] (2809:2809:2809) (2953:2953:2953))
        (PORT d[11] (2588:2588:2588) (2724:2724:2724))
        (PORT d[12] (1859:1859:1859) (2016:2016:2016))
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2264:2264:2264))
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
        (PORT d[0] (2752:2752:2752) (2801:2801:2801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2457:2457:2457))
        (PORT d[1] (2002:2002:2002) (2181:2181:2181))
        (PORT d[2] (2279:2279:2279) (2427:2427:2427))
        (PORT d[3] (1758:1758:1758) (1823:1823:1823))
        (PORT d[4] (1649:1649:1649) (1788:1788:1788))
        (PORT d[5] (1710:1710:1710) (1875:1875:1875))
        (PORT d[6] (1544:1544:1544) (1652:1652:1652))
        (PORT d[7] (2033:2033:2033) (2167:2167:2167))
        (PORT d[8] (2328:2328:2328) (2458:2458:2458))
        (PORT d[9] (1707:1707:1707) (1784:1784:1784))
        (PORT d[10] (2310:2310:2310) (2406:2406:2406))
        (PORT d[11] (2322:2322:2322) (2380:2380:2380))
        (PORT d[12] (2043:2043:2043) (2252:2252:2252))
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (PORT stall (3068:3068:3068) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (PORT d[0] (1603:1603:1603) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1287:1287:1287))
        (PORT datab (1176:1176:1176) (1321:1321:1321))
        (PORT datac (1481:1481:1481) (1558:1558:1558))
        (PORT datad (1565:1565:1565) (1595:1595:1595))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1794:1794:1794))
        (PORT clk (2056:2056:2056) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1835:1835:1835) (1952:1952:1952))
        (PORT d[1] (2819:2819:2819) (3085:3085:3085))
        (PORT d[2] (1990:1990:1990) (2113:2113:2113))
        (PORT d[3] (2741:2741:2741) (2935:2935:2935))
        (PORT d[4] (3748:3748:3748) (4080:4080:4080))
        (PORT d[5] (3177:3177:3177) (3443:3443:3443))
        (PORT d[6] (2100:2100:2100) (2212:2212:2212))
        (PORT d[7] (3242:3242:3242) (3559:3559:3559))
        (PORT d[8] (1704:1704:1704) (1850:1850:1850))
        (PORT d[9] (1777:1777:1777) (1916:1916:1916))
        (PORT d[10] (3208:3208:3208) (3533:3533:3533))
        (PORT d[11] (2386:2386:2386) (2485:2485:2485))
        (PORT d[12] (2225:2225:2225) (2453:2453:2453))
        (PORT clk (2053:2053:2053) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (1904:1904:1904))
        (PORT clk (2053:2053:2053) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2085:2085:2085))
        (PORT d[0] (2394:2394:2394) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2086:2086:2086))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1697:1697:1697) (1815:1815:1815))
        (PORT d[1] (1638:1638:1638) (1744:1744:1744))
        (PORT d[2] (1645:1645:1645) (1734:1734:1734))
        (PORT d[3] (1842:1842:1842) (1957:1957:1957))
        (PORT d[4] (1807:1807:1807) (1903:1903:1903))
        (PORT d[5] (1447:1447:1447) (1562:1562:1562))
        (PORT d[6] (1604:1604:1604) (1712:1712:1712))
        (PORT d[7] (1647:1647:1647) (1731:1731:1731))
        (PORT d[8] (1654:1654:1654) (1725:1725:1725))
        (PORT d[9] (1676:1676:1676) (1773:1773:1773))
        (PORT d[10] (1726:1726:1726) (1824:1824:1824))
        (PORT d[11] (1641:1641:1641) (1744:1744:1744))
        (PORT d[12] (1665:1665:1665) (1762:1762:1762))
        (PORT clk (2017:2017:2017) (2012:2012:2012))
        (PORT stall (1947:1947:1947) (1921:1921:1921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2012:2012:2012))
        (PORT d[0] (1437:1437:1437) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1817:1817:1817))
        (PORT clk (2059:2059:2059) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1523:1523:1523))
        (PORT d[1] (3214:3214:3214) (3513:3513:3513))
        (PORT d[2] (1594:1594:1594) (1690:1690:1690))
        (PORT d[3] (2146:2146:2146) (2291:2291:2291))
        (PORT d[4] (2780:2780:2780) (3020:3020:3020))
        (PORT d[5] (3510:3510:3510) (3833:3833:3833))
        (PORT d[6] (2247:2247:2247) (2332:2332:2332))
        (PORT d[7] (3307:3307:3307) (3655:3655:3655))
        (PORT d[8] (1367:1367:1367) (1488:1488:1488))
        (PORT d[9] (1440:1440:1440) (1551:1551:1551))
        (PORT d[10] (3171:3171:3171) (3471:3471:3471))
        (PORT d[11] (2694:2694:2694) (2816:2816:2816))
        (PORT d[12] (2218:2218:2218) (2450:2450:2450))
        (PORT clk (2056:2056:2056) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1684:1684:1684))
        (PORT clk (2056:2056:2056) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2089:2089:2089))
        (PORT d[0] (2174:2174:2174) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2090:2090:2090))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1408:1408:1408))
        (PORT d[1] (1405:1405:1405) (1496:1496:1496))
        (PORT d[2] (1340:1340:1340) (1431:1431:1431))
        (PORT d[3] (1316:1316:1316) (1405:1405:1405))
        (PORT d[4] (1403:1403:1403) (1494:1494:1494))
        (PORT d[5] (1430:1430:1430) (1525:1525:1525))
        (PORT d[6] (1351:1351:1351) (1447:1447:1447))
        (PORT d[7] (1573:1573:1573) (1659:1659:1659))
        (PORT d[8] (1367:1367:1367) (1433:1433:1433))
        (PORT d[9] (1375:1375:1375) (1455:1455:1455))
        (PORT d[10] (1429:1429:1429) (1512:1512:1512))
        (PORT d[11] (1585:1585:1585) (1654:1654:1654))
        (PORT d[12] (1304:1304:1304) (1395:1395:1395))
        (PORT clk (2020:2020:2020) (2016:2016:2016))
        (PORT stall (1951:1951:1951) (1939:1939:1939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2016:2016:2016))
        (PORT d[0] (1155:1155:1155) (1180:1180:1180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1319:1319:1319))
        (PORT datab (1030:1030:1030) (1157:1157:1157))
        (PORT datac (1446:1446:1446) (1501:1501:1501))
        (PORT datad (1574:1574:1574) (1651:1651:1651))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1685:1685:1685) (1822:1822:1822))
        (PORT clk (2052:2052:2052) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2419:2419:2419))
        (PORT d[1] (2314:2314:2314) (2533:2533:2533))
        (PORT d[2] (1808:1808:1808) (1911:1911:1911))
        (PORT d[3] (2917:2917:2917) (3112:3112:3112))
        (PORT d[4] (3336:3336:3336) (3628:3628:3628))
        (PORT d[5] (3182:3182:3182) (3475:3475:3475))
        (PORT d[6] (2110:2110:2110) (2203:2203:2203))
        (PORT d[7] (3305:3305:3305) (3648:3648:3648))
        (PORT d[8] (2011:2011:2011) (2163:2163:2163))
        (PORT d[9] (2073:2073:2073) (2217:2217:2217))
        (PORT d[10] (3733:3733:3733) (4053:4053:4053))
        (PORT d[11] (2690:2690:2690) (2808:2808:2808))
        (PORT d[12] (2257:2257:2257) (2495:2495:2495))
        (PORT clk (2049:2049:2049) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1566:1566:1566) (1569:1569:1569))
        (PORT clk (2049:2049:2049) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2079:2079:2079))
        (PORT d[0] (2114:2114:2114) (2129:2129:2129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2080:2080:2080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2080:2080:2080))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (2031:2031:2031))
        (PORT d[1] (1860:1860:1860) (1965:1965:1965))
        (PORT d[2] (1642:1642:1642) (1720:1720:1720))
        (PORT d[3] (1849:1849:1849) (1953:1953:1953))
        (PORT d[4] (1703:1703:1703) (1808:1808:1808))
        (PORT d[5] (1445:1445:1445) (1537:1537:1537))
        (PORT d[6] (1632:1632:1632) (1750:1750:1750))
        (PORT d[7] (1578:1578:1578) (1669:1669:1669))
        (PORT d[8] (1960:1960:1960) (2024:2024:2024))
        (PORT d[9] (1681:1681:1681) (1783:1783:1783))
        (PORT d[10] (1736:1736:1736) (1843:1843:1843))
        (PORT d[11] (1646:1646:1646) (1752:1752:1752))
        (PORT d[12] (1973:1973:1973) (2090:2090:2090))
        (PORT clk (2013:2013:2013) (2006:2006:2006))
        (PORT stall (2050:2050:2050) (1979:1979:1979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2006:2006:2006))
        (PORT d[0] (1425:1425:1425) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2481:2481:2481))
        (PORT clk (2064:2064:2064) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2688:2688:2688))
        (PORT d[1] (1999:1999:1999) (2109:2109:2109))
        (PORT d[2] (5032:5032:5032) (5278:5278:5278))
        (PORT d[3] (2625:2625:2625) (2844:2844:2844))
        (PORT d[4] (2141:2141:2141) (2326:2326:2326))
        (PORT d[5] (2882:2882:2882) (3143:3143:3143))
        (PORT d[6] (2777:2777:2777) (3025:3025:3025))
        (PORT d[7] (3204:3204:3204) (3488:3488:3488))
        (PORT d[8] (2271:2271:2271) (2438:2438:2438))
        (PORT d[9] (2355:2355:2355) (2504:2504:2504))
        (PORT d[10] (3334:3334:3334) (3582:3582:3582))
        (PORT d[11] (2560:2560:2560) (2713:2713:2713))
        (PORT d[12] (2893:2893:2893) (3183:3183:3183))
        (PORT clk (2061:2061:2061) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2375:2375:2375))
        (PORT clk (2061:2061:2061) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (PORT d[0] (2824:2824:2824) (2844:2844:2844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2299:2299:2299))
        (PORT d[1] (2016:2016:2016) (2170:2170:2170))
        (PORT d[2] (1630:1630:1630) (1761:1761:1761))
        (PORT d[3] (2118:2118:2118) (2254:2254:2254))
        (PORT d[4] (2024:2024:2024) (2100:2100:2100))
        (PORT d[5] (1852:1852:1852) (2030:2030:2030))
        (PORT d[6] (1955:1955:1955) (2050:2050:2050))
        (PORT d[7] (1874:1874:1874) (2013:2013:2013))
        (PORT d[8] (2094:2094:2094) (2205:2205:2205))
        (PORT d[9] (2060:2060:2060) (2252:2252:2252))
        (PORT d[10] (2242:2242:2242) (2294:2294:2294))
        (PORT d[11] (1789:1789:1789) (1860:1860:1860))
        (PORT d[12] (1877:1877:1877) (2025:2025:2025))
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (PORT stall (2761:2761:2761) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (PORT d[0] (1841:1841:1841) (1923:1923:1923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1563:1563:1563))
        (PORT datab (1265:1265:1265) (1358:1358:1358))
        (PORT datac (1265:1265:1265) (1349:1349:1349))
        (PORT datad (1685:1685:1685) (1699:1699:1699))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2543:2543:2543))
        (PORT clk (2065:2065:2065) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2574:2574:2574) (2850:2850:2850))
        (PORT d[1] (3967:3967:3967) (4204:4204:4204))
        (PORT d[2] (2918:2918:2918) (3063:3063:3063))
        (PORT d[3] (2976:2976:2976) (3274:3274:3274))
        (PORT d[4] (2491:2491:2491) (2718:2718:2718))
        (PORT d[5] (3378:3378:3378) (3600:3600:3600))
        (PORT d[6] (2801:2801:2801) (3064:3064:3064))
        (PORT d[7] (3121:3121:3121) (3377:3377:3377))
        (PORT d[8] (3145:3145:3145) (3317:3317:3317))
        (PORT d[9] (4026:4026:4026) (4199:4199:4199))
        (PORT d[10] (3103:3103:3103) (3263:3263:3263))
        (PORT d[11] (2797:2797:2797) (2960:2960:2960))
        (PORT d[12] (1867:1867:1867) (2042:2042:2042))
        (PORT clk (2062:2062:2062) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2257:2257:2257))
        (PORT clk (2062:2062:2062) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
        (PORT d[0] (2723:2723:2723) (2794:2794:2794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (2120:2120:2120))
        (PORT d[1] (2011:2011:2011) (2181:2181:2181))
        (PORT d[2] (2016:2016:2016) (2155:2155:2155))
        (PORT d[3] (2178:2178:2178) (2329:2329:2329))
        (PORT d[4] (1676:1676:1676) (1822:1822:1822))
        (PORT d[5] (1769:1769:1769) (1958:1958:1958))
        (PORT d[6] (1775:1775:1775) (1860:1860:1860))
        (PORT d[7] (2056:2056:2056) (2191:2191:2191))
        (PORT d[8] (1978:1978:1978) (2068:2068:2068))
        (PORT d[9] (1714:1714:1714) (1799:1799:1799))
        (PORT d[10] (2163:2163:2163) (2279:2279:2279))
        (PORT d[11] (2310:2310:2310) (2388:2388:2388))
        (PORT d[12] (1999:1999:1999) (2205:2205:2205))
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (PORT stall (3052:3052:3052) (2930:2930:2930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (PORT d[0] (1618:1618:1618) (1708:1708:1708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2601:2601:2601))
        (PORT clk (2032:2032:2032) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (3308:3308:3308))
        (PORT d[1] (3034:3034:3034) (3120:3120:3120))
        (PORT d[2] (2423:2423:2423) (2494:2494:2494))
        (PORT d[3] (2012:2012:2012) (2190:2190:2190))
        (PORT d[4] (1851:1851:1851) (2011:2011:2011))
        (PORT d[5] (4160:4160:4160) (4484:4484:4484))
        (PORT d[6] (2623:2623:2623) (2740:2740:2740))
        (PORT d[7] (3038:3038:3038) (3109:3109:3109))
        (PORT d[8] (3696:3696:3696) (3965:3965:3965))
        (PORT d[9] (1993:1993:1993) (2166:2166:2166))
        (PORT d[10] (2468:2468:2468) (2581:2581:2581))
        (PORT d[11] (2456:2456:2456) (2607:2607:2607))
        (PORT d[12] (1778:1778:1778) (1902:1902:1902))
        (PORT clk (2029:2029:2029) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1651:1651:1651))
        (PORT clk (2029:2029:2029) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
        (PORT d[0] (2157:2157:2157) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1973:1973:1973))
        (PORT d[1] (1781:1781:1781) (1882:1882:1882))
        (PORT d[2] (1644:1644:1644) (1738:1738:1738))
        (PORT d[3] (1849:1849:1849) (1933:1933:1933))
        (PORT d[4] (1525:1525:1525) (1600:1600:1600))
        (PORT d[5] (1422:1422:1422) (1533:1533:1533))
        (PORT d[6] (2065:2065:2065) (2129:2129:2129))
        (PORT d[7] (1272:1272:1272) (1350:1350:1350))
        (PORT d[8] (1639:1639:1639) (1764:1764:1764))
        (PORT d[9] (1674:1674:1674) (1767:1767:1767))
        (PORT d[10] (1900:1900:1900) (1987:1987:1987))
        (PORT d[11] (2012:2012:2012) (2104:2104:2104))
        (PORT d[12] (1732:1732:1732) (1864:1864:1864))
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (PORT stall (1957:1957:1957) (1926:1926:1926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (PORT d[0] (1601:1601:1601) (1618:1618:1618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1565:1565:1565))
        (PORT datab (1265:1265:1265) (1359:1359:1359))
        (PORT datac (1591:1591:1591) (1593:1593:1593))
        (PORT datad (1596:1596:1596) (1710:1710:1710))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1242:1242:1242) (1345:1345:1345))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (176:176:176) (202:202:202))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1505:1505:1505) (1615:1615:1615))
        (PORT datab (376:376:376) (401:401:401))
        (PORT datac (530:530:530) (538:538:538))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (331:331:331))
        (PORT datab (385:385:385) (456:456:456))
        (PORT datac (645:645:645) (674:674:674))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1733:1733:1733))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (537:537:537) (568:568:568))
        (PORT sload (1719:1719:1719) (1809:1809:1809))
        (PORT ena (1819:1819:1819) (1849:1849:1849))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (731:731:731))
        (PORT datab (925:925:925) (975:975:975))
        (PORT datac (862:862:862) (913:913:913))
        (PORT datad (912:912:912) (952:952:952))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (734:734:734))
        (PORT datab (906:906:906) (927:927:927))
        (PORT datac (1178:1178:1178) (1253:1253:1253))
        (PORT datad (321:321:321) (341:341:341))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (243:243:243))
        (PORT datab (885:885:885) (895:895:895))
        (PORT datac (791:791:791) (804:804:804))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (804:804:804))
        (PORT datab (1464:1464:1464) (1529:1529:1529))
        (PORT datad (580:580:580) (594:594:594))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2107:2107:2107))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1184:1184:1184) (1174:1174:1174))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (944:944:944))
        (PORT datab (943:943:943) (987:987:987))
        (PORT datac (865:865:865) (915:915:915))
        (PORT datad (667:667:667) (690:690:690))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (1013:1013:1013))
        (PORT datab (948:948:948) (993:993:993))
        (PORT datac (911:911:911) (959:959:959))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (484:484:484))
        (PORT datab (941:941:941) (999:999:999))
        (PORT datac (582:582:582) (606:606:606))
        (PORT datad (716:716:716) (750:750:750))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (804:804:804))
        (PORT datab (816:816:816) (822:822:822))
        (PORT datac (554:554:554) (583:583:583))
        (PORT datad (604:604:604) (616:616:616))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2107:2107:2107))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1184:1184:1184) (1174:1174:1174))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[13\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3633:3633:3633) (3977:3977:3977))
        (PORT datab (845:845:845) (904:904:904))
        (PORT datad (1117:1117:1117) (1166:1166:1166))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[60\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2106:2106:2106))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1726:1726:1726))
        (PORT asdata (932:932:932) (987:987:987))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1751:1751:1751))
        (PORT clk (2052:2052:2052) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (3185:3185:3185))
        (PORT d[1] (3975:3975:3975) (4247:4247:4247))
        (PORT d[2] (3571:3571:3571) (3760:3760:3760))
        (PORT d[3] (2558:2558:2558) (2753:2753:2753))
        (PORT d[4] (2417:2417:2417) (2562:2562:2562))
        (PORT d[5] (3758:3758:3758) (4096:4096:4096))
        (PORT d[6] (2849:2849:2849) (3132:3132:3132))
        (PORT d[7] (3466:3466:3466) (3824:3824:3824))
        (PORT d[8] (2608:2608:2608) (2863:2863:2863))
        (PORT d[9] (4142:4142:4142) (4377:4377:4377))
        (PORT d[10] (3216:3216:3216) (3351:3351:3351))
        (PORT d[11] (2789:2789:2789) (2976:2976:2976))
        (PORT d[12] (2601:2601:2601) (2813:2813:2813))
        (PORT clk (2049:2049:2049) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2318:2318:2318))
        (PORT clk (2049:2049:2049) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2080:2080:2080))
        (PORT d[0] (2858:2858:2858) (2855:2855:2855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (2060:2060:2060))
        (PORT d[1] (2089:2089:2089) (2218:2218:2218))
        (PORT d[2] (1944:1944:1944) (2066:2066:2066))
        (PORT d[3] (2066:2066:2066) (2164:2164:2164))
        (PORT d[4] (1904:1904:1904) (2038:2038:2038))
        (PORT d[5] (1951:1951:1951) (2083:2083:2083))
        (PORT d[6] (2008:2008:2008) (2168:2168:2168))
        (PORT d[7] (1954:1954:1954) (2129:2129:2129))
        (PORT d[8] (1936:1936:1936) (2109:2109:2109))
        (PORT d[9] (1966:1966:1966) (2083:2083:2083))
        (PORT d[10] (1865:1865:1865) (2005:2005:2005))
        (PORT d[11] (1923:1923:1923) (2078:2078:2078))
        (PORT d[12] (1729:1729:1729) (1902:1902:1902))
        (PORT clk (2013:2013:2013) (2007:2007:2007))
        (PORT stall (2180:2180:2180) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2007:2007:2007))
        (PORT d[0] (1149:1149:1149) (1194:1194:1194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1446:1446:1446))
        (PORT clk (2061:2061:2061) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3388:3388:3388))
        (PORT d[1] (4378:4378:4378) (4674:4674:4674))
        (PORT d[2] (3206:3206:3206) (3362:3362:3362))
        (PORT d[3] (3029:3029:3029) (3264:3264:3264))
        (PORT d[4] (2968:2968:2968) (3142:3142:3142))
        (PORT d[5] (3413:3413:3413) (3696:3696:3696))
        (PORT d[6] (2874:2874:2874) (3178:3178:3178))
        (PORT d[7] (3414:3414:3414) (3721:3721:3721))
        (PORT d[8] (2589:2589:2589) (2834:2834:2834))
        (PORT d[9] (4130:4130:4130) (4364:4364:4364))
        (PORT d[10] (3554:3554:3554) (3681:3681:3681))
        (PORT d[11] (3043:3043:3043) (3234:3234:3234))
        (PORT d[12] (2237:2237:2237) (2448:2448:2448))
        (PORT clk (2058:2058:2058) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1851:1851:1851))
        (PORT clk (2058:2058:2058) (2087:2087:2087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2091:2091:2091))
        (PORT d[0] (2367:2367:2367) (2395:2395:2395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2092:2092:2092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2092:2092:2092))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2536:2536:2536))
        (PORT d[1] (2400:2400:2400) (2631:2631:2631))
        (PORT d[2] (2283:2283:2283) (2470:2470:2470))
        (PORT d[3] (2084:2084:2084) (2207:2207:2207))
        (PORT d[4] (1907:1907:1907) (2048:2048:2048))
        (PORT d[5] (2146:2146:2146) (2288:2288:2288))
        (PORT d[6] (1989:1989:1989) (2139:2139:2139))
        (PORT d[7] (1892:1892:1892) (2039:2039:2039))
        (PORT d[8] (2155:2155:2155) (2310:2310:2310))
        (PORT d[9] (1959:1959:1959) (2062:2062:2062))
        (PORT d[10] (1833:1833:1833) (1984:1984:1984))
        (PORT d[11] (2081:2081:2081) (2203:2203:2203))
        (PORT d[12] (1889:1889:1889) (2058:2058:2058))
        (PORT clk (2022:2022:2022) (2018:2018:2018))
        (PORT stall (2103:2103:2103) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2018:2018:2018))
        (PORT d[0] (1559:1559:1559) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1920:1920:1920) (2035:2035:2035))
        (PORT datab (1309:1309:1309) (1421:1421:1421))
        (PORT datac (1196:1196:1196) (1243:1243:1243))
        (PORT datad (1477:1477:1477) (1528:1528:1528))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1198:1198:1198) (1245:1245:1245))
        (PORT clk (2058:2058:2058) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1295:1295:1295))
        (PORT d[1] (3368:3368:3368) (3641:3641:3641))
        (PORT d[2] (2707:2707:2707) (2832:2832:2832))
        (PORT d[3] (3001:3001:3001) (3184:3184:3184))
        (PORT d[4] (2374:2374:2374) (2510:2510:2510))
        (PORT d[5] (1270:1270:1270) (1343:1343:1343))
        (PORT d[6] (1883:1883:1883) (1977:1977:1977))
        (PORT d[7] (3907:3907:3907) (4273:4273:4273))
        (PORT d[8] (2554:2554:2554) (2736:2736:2736))
        (PORT d[9] (3186:3186:3186) (3384:3384:3384))
        (PORT d[10] (1227:1227:1227) (1286:1286:1286))
        (PORT d[11] (1472:1472:1472) (1528:1528:1528))
        (PORT d[12] (2237:2237:2237) (2459:2459:2459))
        (PORT clk (2055:2055:2055) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1383:1383:1383))
        (PORT clk (2055:2055:2055) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2086:2086:2086))
        (PORT d[0] (1970:1970:1970) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2087:2087:2087))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1236:1236:1236) (1252:1252:1252))
        (PORT d[1] (1828:1828:1828) (1866:1866:1866))
        (PORT d[2] (933:933:933) (970:970:970))
        (PORT d[3] (1240:1240:1240) (1276:1276:1276))
        (PORT d[4] (1400:1400:1400) (1515:1515:1515))
        (PORT d[5] (1272:1272:1272) (1300:1300:1300))
        (PORT d[6] (1250:1250:1250) (1296:1296:1296))
        (PORT d[7] (1184:1184:1184) (1222:1222:1222))
        (PORT d[8] (1267:1267:1267) (1330:1330:1330))
        (PORT d[9] (1229:1229:1229) (1315:1315:1315))
        (PORT d[10] (1241:1241:1241) (1282:1282:1282))
        (PORT d[11] (1586:1586:1586) (1720:1720:1720))
        (PORT d[12] (1231:1231:1231) (1272:1272:1272))
        (PORT clk (2019:2019:2019) (2013:2013:2013))
        (PORT stall (1956:1956:1956) (1984:1984:1984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2013:2013:2013))
        (PORT d[0] (748:748:748) (720:720:720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1151:1151:1151))
        (PORT clk (2031:2031:2031) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3139:3139:3139) (3503:3503:3503))
        (PORT d[1] (4381:4381:4381) (4699:4699:4699))
        (PORT d[2] (4209:4209:4209) (4391:4391:4391))
        (PORT d[3] (2379:2379:2379) (2527:2527:2527))
        (PORT d[4] (2107:2107:2107) (2231:2231:2231))
        (PORT d[5] (3935:3935:3935) (4229:4229:4229))
        (PORT d[6] (2437:2437:2437) (2541:2541:2541))
        (PORT d[7] (4050:4050:4050) (4454:4454:4454))
        (PORT d[8] (2303:2303:2303) (2524:2524:2524))
        (PORT d[9] (2392:2392:2392) (2521:2521:2521))
        (PORT d[10] (3797:3797:3797) (3966:3966:3966))
        (PORT d[11] (2094:2094:2094) (2203:2203:2203))
        (PORT d[12] (2777:2777:2777) (3016:3016:3016))
        (PORT clk (2028:2028:2028) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (1721:1721:1721))
        (PORT clk (2028:2028:2028) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2061:2061:2061))
        (PORT d[0] (2258:2258:2258) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2356:2356:2356))
        (PORT d[1] (2218:2218:2218) (2325:2325:2325))
        (PORT d[2] (1913:1913:1913) (2020:2020:2020))
        (PORT d[3] (1779:1779:1779) (1854:1854:1854))
        (PORT d[4] (1835:1835:1835) (1897:1897:1897))
        (PORT d[5] (1848:1848:1848) (1904:1904:1904))
        (PORT d[6] (1888:1888:1888) (2040:2040:2040))
        (PORT d[7] (1821:1821:1821) (1906:1906:1906))
        (PORT d[8] (1922:1922:1922) (2095:2095:2095))
        (PORT d[9] (1898:1898:1898) (2023:2023:2023))
        (PORT d[10] (1793:1793:1793) (1923:1923:1923))
        (PORT d[11] (1921:1921:1921) (2096:2096:2096))
        (PORT d[12] (1764:1764:1764) (1940:1940:1940))
        (PORT clk (1992:1992:1992) (1988:1988:1988))
        (PORT stall (1831:1831:1831) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1988:1988:1988))
        (PORT d[0] (1330:1330:1330) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1921:1921:1921) (2033:2033:2033))
        (PORT datab (1310:1310:1310) (1420:1420:1420))
        (PORT datac (940:940:940) (972:972:972))
        (PORT datad (924:924:924) (940:940:940))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (740:740:740) (802:802:802))
        (PORT clk (2035:2035:2035) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1302:1302:1302))
        (PORT d[1] (1236:1236:1236) (1329:1329:1329))
        (PORT d[2] (2899:2899:2899) (3044:3044:3044))
        (PORT d[3] (1062:1062:1062) (1165:1165:1165))
        (PORT d[4] (1308:1308:1308) (1409:1409:1409))
        (PORT d[5] (1996:1996:1996) (2130:2130:2130))
        (PORT d[6] (1694:1694:1694) (1794:1794:1794))
        (PORT d[7] (1341:1341:1341) (1419:1419:1419))
        (PORT d[8] (1100:1100:1100) (1183:1183:1183))
        (PORT d[9] (1122:1122:1122) (1230:1230:1230))
        (PORT d[10] (2156:2156:2156) (2248:2248:2248))
        (PORT d[11] (1519:1519:1519) (1588:1588:1588))
        (PORT d[12] (2326:2326:2326) (2441:2441:2441))
        (PORT clk (2032:2032:2032) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1262:1262:1262) (1248:1248:1248))
        (PORT clk (2032:2032:2032) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2065:2065:2065))
        (PORT d[0] (1809:1809:1809) (1811:1811:1811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1149:1149:1149))
        (PORT d[1] (1388:1388:1388) (1432:1432:1432))
        (PORT d[2] (1040:1040:1040) (1103:1103:1103))
        (PORT d[3] (1054:1054:1054) (1107:1107:1107))
        (PORT d[4] (1050:1050:1050) (1108:1108:1108))
        (PORT d[5] (1092:1092:1092) (1145:1145:1145))
        (PORT d[6] (1027:1027:1027) (1095:1095:1095))
        (PORT d[7] (1548:1548:1548) (1609:1609:1609))
        (PORT d[8] (1158:1158:1158) (1209:1209:1209))
        (PORT d[9] (1331:1331:1331) (1395:1395:1395))
        (PORT d[10] (1642:1642:1642) (1696:1696:1696))
        (PORT d[11] (1135:1135:1135) (1190:1190:1190))
        (PORT d[12] (1368:1368:1368) (1483:1483:1483))
        (PORT clk (1996:1996:1996) (1992:1992:1992))
        (PORT stall (1965:1965:1965) (1943:1943:1943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1992:1992:1992))
        (PORT d[0] (1015:1015:1015) (1042:1042:1042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1096:1096:1096) (1181:1181:1181))
        (PORT clk (2040:2040:2040) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3805:3805:3805))
        (PORT d[1] (4619:4619:4619) (4939:4939:4939))
        (PORT d[2] (4136:4136:4136) (4357:4357:4357))
        (PORT d[3] (2408:2408:2408) (2565:2565:2565))
        (PORT d[4] (2082:2082:2082) (2191:2191:2191))
        (PORT d[5] (3965:3965:3965) (4268:4268:4268))
        (PORT d[6] (2169:2169:2169) (2284:2284:2284))
        (PORT d[7] (4374:4374:4374) (4801:4801:4801))
        (PORT d[8] (2300:2300:2300) (2512:2512:2512))
        (PORT d[9] (1862:1862:1862) (1968:1968:1968))
        (PORT d[10] (2676:2676:2676) (2768:2768:2768))
        (PORT d[11] (2092:2092:2092) (2181:2181:2181))
        (PORT d[12] (1914:1914:1914) (2095:2095:2095))
        (PORT clk (2037:2037:2037) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1677:1677:1677) (1633:1633:1633))
        (PORT clk (2037:2037:2037) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2070:2070:2070))
        (PORT d[0] (2202:2202:2202) (2170:2170:2170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2071:2071:2071))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (2003:2003:2003))
        (PORT d[1] (2080:2080:2080) (2158:2158:2158))
        (PORT d[2] (1871:1871:1871) (1937:1937:1937))
        (PORT d[3] (1803:1803:1803) (1861:1861:1861))
        (PORT d[4] (1700:1700:1700) (1844:1844:1844))
        (PORT d[5] (1874:1874:1874) (1947:1947:1947))
        (PORT d[6] (1965:1965:1965) (2131:2131:2131))
        (PORT d[7] (1723:1723:1723) (1773:1773:1773))
        (PORT d[8] (1909:1909:1909) (2065:2065:2065))
        (PORT d[9] (1663:1663:1663) (1762:1762:1762))
        (PORT d[10] (1885:1885:1885) (1930:1930:1930))
        (PORT d[11] (1895:1895:1895) (1952:1952:1952))
        (PORT d[12] (1657:1657:1657) (1810:1810:1810))
        (PORT clk (2001:2001:2001) (1997:1997:1997))
        (PORT stall (1862:1862:1862) (1855:1855:1855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1997:1997:1997))
        (PORT d[0] (1045:1045:1045) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1917:1917:1917) (2028:2028:2028))
        (PORT datab (1321:1321:1321) (1420:1420:1420))
        (PORT datac (570:570:570) (594:594:594))
        (PORT datad (910:910:910) (917:917:917))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (995:995:995) (1074:1074:1074))
        (PORT clk (2057:2057:2057) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (1811:1811:1811))
        (PORT d[1] (2755:2755:2755) (2978:2978:2978))
        (PORT d[2] (2979:2979:2979) (3102:3102:3102))
        (PORT d[3] (2977:2977:2977) (3160:3160:3160))
        (PORT d[4] (2866:2866:2866) (3148:3148:3148))
        (PORT d[5] (4552:4552:4552) (4881:4881:4881))
        (PORT d[6] (1930:1930:1930) (2050:2050:2050))
        (PORT d[7] (1802:1802:1802) (1879:1879:1879))
        (PORT d[8] (2841:2841:2841) (3042:3042:3042))
        (PORT d[9] (2446:2446:2446) (2586:2586:2586))
        (PORT d[10] (2940:2940:2940) (3051:3051:3051))
        (PORT d[11] (1789:1789:1789) (1864:1864:1864))
        (PORT d[12] (2439:2439:2439) (2636:2636:2636))
        (PORT clk (2054:2054:2054) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1106:1106:1106))
        (PORT clk (2054:2054:2054) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2084:2084:2084))
        (PORT d[0] (1704:1704:1704) (1651:1651:1651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1680:1680:1680))
        (PORT d[1] (1834:1834:1834) (1872:1872:1872))
        (PORT d[2] (1844:1844:1844) (1909:1909:1909))
        (PORT d[3] (1840:1840:1840) (1915:1915:1915))
        (PORT d[4] (1383:1383:1383) (1503:1503:1503))
        (PORT d[5] (1861:1861:1861) (1928:1928:1928))
        (PORT d[6] (1843:1843:1843) (1894:1894:1894))
        (PORT d[7] (1492:1492:1492) (1534:1534:1534))
        (PORT d[8] (1355:1355:1355) (1429:1429:1429))
        (PORT d[9] (1302:1302:1302) (1382:1382:1382))
        (PORT d[10] (1453:1453:1453) (1538:1538:1538))
        (PORT d[11] (1560:1560:1560) (1689:1689:1689))
        (PORT d[12] (1496:1496:1496) (1532:1532:1532))
        (PORT clk (2018:2018:2018) (2011:2011:2011))
        (PORT stall (1846:1846:1846) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2011:2011:2011))
        (PORT d[0] (720:720:720) (682:682:682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (808:808:808) (871:871:871))
        (PORT clk (2047:2047:2047) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1526:1526:1526) (1583:1583:1583))
        (PORT d[1] (2760:2760:2760) (2999:2999:2999))
        (PORT d[2] (3037:3037:3037) (3183:3183:3183))
        (PORT d[3] (2692:2692:2692) (2866:2866:2866))
        (PORT d[4] (2095:2095:2095) (2215:2215:2215))
        (PORT d[5] (4267:4267:4267) (4587:4587:4587))
        (PORT d[6] (3101:3101:3101) (3265:3265:3265))
        (PORT d[7] (4353:4353:4353) (4779:4779:4779))
        (PORT d[8] (2252:2252:2252) (2467:2467:2467))
        (PORT d[9] (2411:2411:2411) (2525:2525:2525))
        (PORT d[10] (2636:2636:2636) (2731:2731:2731))
        (PORT d[11] (1803:1803:1803) (1897:1897:1897))
        (PORT d[12] (2173:2173:2173) (2346:2346:2346))
        (PORT clk (2044:2044:2044) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1403:1403:1403))
        (PORT clk (2044:2044:2044) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (PORT d[0] (1993:1993:1993) (1940:1940:1940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2078:2078:2078))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (1978:1978:1978))
        (PORT d[1] (2058:2058:2058) (2127:2127:2127))
        (PORT d[2] (1828:1828:1828) (1893:1893:1893))
        (PORT d[3] (1553:1553:1553) (1605:1605:1605))
        (PORT d[4] (1579:1579:1579) (1629:1629:1629))
        (PORT d[5] (1526:1526:1526) (1558:1558:1558))
        (PORT d[6] (1941:1941:1941) (2105:2105:2105))
        (PORT d[7] (1537:1537:1537) (1605:1605:1605))
        (PORT d[8] (1888:1888:1888) (2034:2034:2034))
        (PORT d[9] (1316:1316:1316) (1415:1415:1415))
        (PORT d[10] (1569:1569:1569) (1615:1615:1615))
        (PORT d[11] (1542:1542:1542) (1572:1572:1572))
        (PORT d[12] (1518:1518:1518) (1555:1555:1555))
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (PORT stall (2137:2137:2137) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (PORT d[0] (1065:1065:1065) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1919:1919:1919) (2033:2033:2033))
        (PORT datab (1316:1316:1316) (1417:1417:1417))
        (PORT datac (934:934:934) (965:965:965))
        (PORT datad (604:604:604) (615:615:615))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1621:1621:1621) (1733:1733:1733))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datab (200:200:200) (240:240:240))
        (PORT datac (1589:1589:1589) (1702:1702:1702))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1211:1211:1211))
        (PORT datab (242:242:242) (325:325:325))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1709:1709:1709) (1725:1725:1725))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (694:694:694) (722:722:722))
        (PORT sload (2071:2071:2071) (2148:2148:2148))
        (PORT ena (1709:1709:1709) (1705:1705:1705))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1735:1735:1735))
        (PORT asdata (1509:1509:1509) (1601:1601:1601))
        (PORT ena (1515:1515:1515) (1545:1545:1545))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (495:495:495))
        (PORT datab (360:360:360) (477:477:477))
        (PORT datad (287:287:287) (375:375:375))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (373:373:373))
        (PORT datac (1502:1502:1502) (1522:1522:1522))
        (PORT datad (213:213:213) (238:238:238))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|incrementPC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (440:440:440))
        (PORT datab (1092:1092:1092) (1153:1153:1153))
        (PORT datac (859:859:859) (883:883:883))
        (PORT datad (637:637:637) (651:651:651))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (706:706:706))
        (PORT datab (1397:1397:1397) (1392:1392:1392))
        (PORT datac (1433:1433:1433) (1516:1516:1516))
        (PORT datad (844:844:844) (879:879:879))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (252:252:252))
        (PORT datab (227:227:227) (269:269:269))
        (PORT datac (178:178:178) (214:214:214))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (641:641:641) (705:705:705))
        (PORT datad (644:644:644) (711:711:711))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (485:485:485))
        (PORT datab (301:301:301) (397:397:397))
        (PORT datad (284:284:284) (369:369:369))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (276:276:276))
        (PORT datac (306:306:306) (328:328:328))
        (PORT datad (1518:1518:1518) (1533:1533:1533))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (494:494:494))
        (PORT datab (364:364:364) (481:481:481))
        (PORT datac (421:421:421) (503:503:503))
        (PORT datad (666:666:666) (740:740:740))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (294:294:294))
        (PORT datac (341:341:341) (363:363:363))
        (PORT datad (1519:1519:1519) (1535:1535:1535))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1037:1037:1037))
        (PORT datab (229:229:229) (269:269:269))
        (PORT datac (203:203:203) (241:241:241))
        (PORT datad (223:223:223) (252:252:252))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (691:691:691))
        (PORT datab (221:221:221) (261:261:261))
        (PORT datac (435:435:435) (500:500:500))
        (PORT datad (524:524:524) (531:531:531))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1385:1385:1385))
        (PORT datab (885:885:885) (953:953:953))
        (PORT datac (1433:1433:1433) (1514:1514:1514))
        (PORT datad (834:834:834) (839:839:839))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (244:244:244))
        (PORT datab (570:570:570) (600:600:600))
        (PORT datac (172:172:172) (204:204:204))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t0\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (194:194:194) (227:227:227))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1731:1731:1731))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (607:607:607) (678:678:678))
        (PORT datad (602:602:602) (618:618:618))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1734:1734:1734))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (794:794:794) (792:792:792))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (699:699:699))
        (PORT datab (1472:1472:1472) (1543:1543:1543))
        (PORT datac (614:614:614) (668:668:668))
        (PORT datad (338:338:338) (357:357:357))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1732:1732:1732))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (680:680:680) (737:737:737))
        (PORT datad (194:194:194) (228:228:228))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1734:1734:1734))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (794:794:794) (792:792:792))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1051:1051:1051) (1132:1132:1132))
        (PORT datac (680:680:680) (741:741:741))
        (PORT datad (196:196:196) (231:231:231))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1734:1734:1734))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeAC\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (382:382:382))
        (PORT datab (277:277:277) (361:361:361))
        (PORT datac (415:415:415) (485:485:485))
        (PORT datad (382:382:382) (441:441:441))
        (IOPATH dataa combout (341:341:341) (328:328:328))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (275:275:275))
        (PORT datab (454:454:454) (525:525:525))
        (PORT datac (203:203:203) (241:241:241))
        (PORT datad (197:197:197) (224:224:224))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1319:1319:1319))
        (PORT datab (957:957:957) (992:992:992))
        (PORT datad (630:630:630) (663:663:663))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (889:889:889))
        (PORT datab (702:702:702) (732:732:732))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (320:320:320) (342:342:342))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1158:1158:1158))
        (PORT datab (701:701:701) (727:727:727))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1729:1729:1729))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1999:1999:1999) (2017:2017:2017))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3823:3823:3823) (4226:4226:4226))
        (PORT datab (1009:1009:1009) (1094:1094:1094))
        (PORT datad (1002:1002:1002) (1085:1085:1085))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[53\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (260:260:260) (328:328:328))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[53\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1727:1727:1727))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[54\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1727:1727:1727))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1437:1437:1437))
        (PORT clk (2028:2028:2028) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (3339:3339:3339))
        (PORT d[1] (4492:4492:4492) (4781:4781:4781))
        (PORT d[2] (4070:4070:4070) (4305:4305:4305))
        (PORT d[3] (1641:1641:1641) (1792:1792:1792))
        (PORT d[4] (2198:2198:2198) (2379:2379:2379))
        (PORT d[5] (4161:4161:4161) (4485:4485:4485))
        (PORT d[6] (2375:2375:2375) (2494:2494:2494))
        (PORT d[7] (3732:3732:3732) (4094:4094:4094))
        (PORT d[8] (3703:3703:3703) (3975:3975:3975))
        (PORT d[9] (2011:2011:2011) (2183:2183:2183))
        (PORT d[10] (2149:2149:2149) (2239:2239:2239))
        (PORT d[11] (2158:2158:2158) (2275:2275:2275))
        (PORT d[12] (2827:2827:2827) (3091:3091:3091))
        (PORT clk (2025:2025:2025) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (1814:1814:1814))
        (PORT clk (2025:2025:2025) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2059:2059:2059))
        (PORT d[0] (2323:2323:2323) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (2032:2032:2032))
        (PORT d[1] (1804:1804:1804) (1921:1921:1921))
        (PORT d[2] (1604:1604:1604) (1696:1696:1696))
        (PORT d[3] (1603:1603:1603) (1724:1724:1724))
        (PORT d[4] (1594:1594:1594) (1700:1700:1700))
        (PORT d[5] (1715:1715:1715) (1832:1832:1832))
        (PORT d[6] (2214:2214:2214) (2383:2383:2383))
        (PORT d[7] (1805:1805:1805) (1904:1904:1904))
        (PORT d[8] (2087:2087:2087) (2159:2159:2159))
        (PORT d[9] (1715:1715:1715) (1829:1829:1829))
        (PORT d[10] (1755:1755:1755) (1850:1850:1850))
        (PORT d[11] (1740:1740:1740) (1839:1839:1839))
        (PORT d[12] (1440:1440:1440) (1579:1579:1579))
        (PORT clk (1989:1989:1989) (1986:1986:1986))
        (PORT stall (1963:1963:1963) (1926:1926:1926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1986:1986:1986))
        (PORT d[0] (1273:1273:1273) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1733:1733:1733))
        (PORT clk (2043:2043:2043) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (3026:3026:3026))
        (PORT d[1] (4340:4340:4340) (4626:4626:4626))
        (PORT d[2] (3653:3653:3653) (3855:3855:3855))
        (PORT d[3] (2039:2039:2039) (2221:2221:2221))
        (PORT d[4] (2620:2620:2620) (2832:2832:2832))
        (PORT d[5] (3197:3197:3197) (3494:3494:3494))
        (PORT d[6] (2661:2661:2661) (2799:2799:2799))
        (PORT d[7] (3441:3441:3441) (3786:3786:3786))
        (PORT d[8] (3263:3263:3263) (3573:3573:3573))
        (PORT d[9] (4122:4122:4122) (4362:4362:4362))
        (PORT d[10] (2760:2760:2760) (2896:2896:2896))
        (PORT d[11] (3123:3123:3123) (3293:3293:3293))
        (PORT d[12] (2535:2535:2535) (2780:2780:2780))
        (PORT clk (2040:2040:2040) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (2033:2033:2033))
        (PORT clk (2040:2040:2040) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2071:2071:2071))
        (PORT d[0] (2550:2550:2550) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (1892:1892:1892))
        (PORT d[1] (1869:1869:1869) (1986:1986:1986))
        (PORT d[2] (1882:1882:1882) (1983:1983:1983))
        (PORT d[3] (1878:1878:1878) (1976:1976:1976))
        (PORT d[4] (1577:1577:1577) (1643:1643:1643))
        (PORT d[5] (1387:1387:1387) (1511:1511:1511))
        (PORT d[6] (1843:1843:1843) (1968:1968:1968))
        (PORT d[7] (1294:1294:1294) (1371:1371:1371))
        (PORT d[8] (1920:1920:1920) (2058:2058:2058))
        (PORT d[9] (1675:1675:1675) (1764:1764:1764))
        (PORT d[10] (2058:2058:2058) (2156:2156:2156))
        (PORT d[11] (1849:1849:1849) (1931:1931:1931))
        (PORT d[12] (1724:1724:1724) (1859:1859:1859))
        (PORT clk (2004:2004:2004) (1998:1998:1998))
        (PORT stall (1959:1959:1959) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (1998:1998:1998))
        (PORT d[0] (1400:1400:1400) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (1999:1999:1999))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1560:1560:1560))
        (PORT datab (1571:1571:1571) (1678:1678:1678))
        (PORT datac (1507:1507:1507) (1572:1572:1572))
        (PORT datad (1516:1516:1516) (1570:1570:1570))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1059:1059:1059) (1144:1144:1144))
        (PORT clk (2019:2019:2019) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1650:1650:1650) (1789:1789:1789))
        (PORT d[1] (3193:3193:3193) (3324:3324:3324))
        (PORT d[2] (2462:2462:2462) (2581:2581:2581))
        (PORT d[3] (1349:1349:1349) (1478:1478:1478))
        (PORT d[4] (1951:1951:1951) (2090:2090:2090))
        (PORT d[5] (1523:1523:1523) (1644:1644:1644))
        (PORT d[6] (2054:2054:2054) (2168:2168:2168))
        (PORT d[7] (3323:3323:3323) (3388:3388:3388))
        (PORT d[8] (3120:3120:3120) (3348:3348:3348))
        (PORT d[9] (1693:1693:1693) (1842:1842:1842))
        (PORT d[10] (1797:1797:1797) (1881:1881:1881))
        (PORT d[11] (1860:1860:1860) (1958:1958:1958))
        (PORT d[12] (1738:1738:1738) (1850:1850:1850))
        (PORT clk (2016:2016:2016) (2046:2046:2046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1705:1705:1705))
        (PORT clk (2016:2016:2016) (2046:2046:2046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2050:2050:2050))
        (PORT d[0] (2178:2178:2178) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2051:2051:2051))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1618:1618:1618))
        (PORT d[1] (1927:1927:1927) (2052:2052:2052))
        (PORT d[2] (1317:1317:1317) (1404:1404:1404))
        (PORT d[3] (1330:1330:1330) (1418:1418:1418))
        (PORT d[4] (1318:1318:1318) (1408:1408:1408))
        (PORT d[5] (1401:1401:1401) (1478:1478:1478))
        (PORT d[6] (1312:1312:1312) (1402:1402:1402))
        (PORT d[7] (1578:1578:1578) (1669:1669:1669))
        (PORT d[8] (1479:1479:1479) (1557:1557:1557))
        (PORT d[9] (1715:1715:1715) (1826:1826:1826))
        (PORT d[10] (1383:1383:1383) (1455:1455:1455))
        (PORT d[11] (1658:1658:1658) (1724:1724:1724))
        (PORT d[12] (1698:1698:1698) (1847:1847:1847))
        (PORT clk (1980:1980:1980) (1977:1977:1977))
        (PORT stall (2193:2193:2193) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1977:1977:1977))
        (PORT d[0] (1180:1180:1180) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2570:2570:2570))
        (PORT clk (2061:2061:2061) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3438:3438:3438))
        (PORT d[1] (2385:2385:2385) (2583:2583:2583))
        (PORT d[2] (5162:5162:5162) (5467:5467:5467))
        (PORT d[3] (3511:3511:3511) (3723:3723:3723))
        (PORT d[4] (2448:2448:2448) (2690:2690:2690))
        (PORT d[5] (3605:3605:3605) (3845:3845:3845))
        (PORT d[6] (3015:3015:3015) (3289:3289:3289))
        (PORT d[7] (3881:3881:3881) (4265:4265:4265))
        (PORT d[8] (2232:2232:2232) (2422:2422:2422))
        (PORT d[9] (2876:2876:2876) (3017:3017:3017))
        (PORT d[10] (3208:3208:3208) (3531:3531:3531))
        (PORT d[11] (4033:4033:4033) (4141:4141:4141))
        (PORT d[12] (2534:2534:2534) (2791:2791:2791))
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2178:2178:2178))
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2088:2088:2088))
        (PORT d[0] (2682:2682:2682) (2715:2715:2715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2358:2358:2358))
        (PORT d[1] (2142:2142:2142) (2248:2248:2248))
        (PORT d[2] (1900:1900:1900) (2036:2036:2036))
        (PORT d[3] (2124:2124:2124) (2195:2195:2195))
        (PORT d[4] (1692:1692:1692) (1836:1836:1836))
        (PORT d[5] (1720:1720:1720) (1848:1848:1848))
        (PORT d[6] (2165:2165:2165) (2298:2298:2298))
        (PORT d[7] (1875:1875:1875) (1995:1995:1995))
        (PORT d[8] (1979:1979:1979) (2126:2126:2126))
        (PORT d[9] (1658:1658:1658) (1772:1772:1772))
        (PORT d[10] (1908:1908:1908) (2057:2057:2057))
        (PORT d[11] (1986:1986:1986) (2172:2172:2172))
        (PORT d[12] (2034:2034:2034) (2229:2229:2229))
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (PORT stall (2456:2456:2456) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2015:2015:2015))
        (PORT d[0] (1569:1569:1569) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1562:1562:1562))
        (PORT datab (1569:1569:1569) (1679:1679:1679))
        (PORT datac (1009:1009:1009) (1072:1072:1072))
        (PORT datad (1789:1789:1789) (1867:1867:1867))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1682:1682:1682) (1833:1833:1833))
        (PORT clk (2049:2049:2049) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1533:1533:1533))
        (PORT d[1] (1127:1127:1127) (1182:1182:1182))
        (PORT d[2] (2067:2067:2067) (2199:2199:2199))
        (PORT d[3] (2584:2584:2584) (2766:2766:2766))
        (PORT d[4] (3014:3014:3014) (3313:3313:3313))
        (PORT d[5] (1305:1305:1305) (1393:1393:1393))
        (PORT d[6] (1392:1392:1392) (1491:1491:1491))
        (PORT d[7] (3602:3602:3602) (3970:3970:3970))
        (PORT d[8] (1709:1709:1709) (1861:1861:1861))
        (PORT d[9] (1122:1122:1122) (1231:1231:1231))
        (PORT d[10] (2104:2104:2104) (2163:2163:2163))
        (PORT d[11] (3014:3014:3014) (3128:3128:3128))
        (PORT d[12] (2509:2509:2509) (2766:2766:2766))
        (PORT clk (2046:2046:2046) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (1764:1764:1764))
        (PORT clk (2046:2046:2046) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2081:2081:2081))
        (PORT d[0] (2284:2284:2284) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1432:1432:1432))
        (PORT d[1] (1256:1256:1256) (1316:1316:1316))
        (PORT d[2] (1036:1036:1036) (1102:1102:1102))
        (PORT d[3] (1167:1167:1167) (1243:1243:1243))
        (PORT d[4] (1059:1059:1059) (1105:1105:1105))
        (PORT d[5] (1316:1316:1316) (1353:1353:1353))
        (PORT d[6] (1320:1320:1320) (1383:1383:1383))
        (PORT d[7] (1009:1009:1009) (1071:1071:1071))
        (PORT d[8] (1135:1135:1135) (1180:1180:1180))
        (PORT d[9] (1058:1058:1058) (1109:1109:1109))
        (PORT d[10] (1105:1105:1105) (1155:1155:1155))
        (PORT d[11] (1064:1064:1064) (1125:1125:1125))
        (PORT d[12] (1292:1292:1292) (1379:1379:1379))
        (PORT clk (2010:2010:2010) (2008:2008:2008))
        (PORT stall (1435:1435:1435) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2008:2008:2008))
        (PORT d[0] (1019:1019:1019) (1049:1049:1049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1363:1363:1363) (1459:1459:1459))
        (PORT clk (2026:2026:2026) (2056:2056:2056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3367:3367:3367) (3740:3740:3740))
        (PORT d[1] (3044:3044:3044) (3125:3125:3125))
        (PORT d[2] (2427:2427:2427) (2528:2528:2528))
        (PORT d[3] (1649:1649:1649) (1804:1804:1804))
        (PORT d[4] (1729:1729:1729) (1879:1879:1879))
        (PORT d[5] (3775:3775:3775) (4084:4084:4084))
        (PORT d[6] (2369:2369:2369) (2487:2487:2487))
        (PORT d[7] (3019:3019:3019) (3092:3092:3092))
        (PORT d[8] (3175:3175:3175) (3432:3432:3432))
        (PORT d[9] (1981:1981:1981) (2137:2137:2137))
        (PORT d[10] (2143:2143:2143) (2231:2231:2231))
        (PORT d[11] (2162:2162:2162) (2281:2281:2281))
        (PORT d[12] (2132:2132:2132) (2313:2313:2313))
        (PORT clk (2023:2023:2023) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2065:2065:2065))
        (PORT clk (2023:2023:2023) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2056:2056:2056))
        (PORT d[0] (2599:2599:2599) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1684:1684:1684))
        (PORT d[1] (1881:1881:1881) (1996:1996:1996))
        (PORT d[2] (1601:1601:1601) (1678:1678:1678))
        (PORT d[3] (1608:1608:1608) (1693:1693:1693))
        (PORT d[4] (1603:1603:1603) (1702:1702:1702))
        (PORT d[5] (1632:1632:1632) (1748:1748:1748))
        (PORT d[6] (1595:1595:1595) (1674:1674:1674))
        (PORT d[7] (1297:1297:1297) (1372:1372:1372))
        (PORT d[8] (1634:1634:1634) (1765:1765:1765))
        (PORT d[9] (1630:1630:1630) (1732:1732:1732))
        (PORT d[10] (1647:1647:1647) (1713:1713:1713))
        (PORT d[11] (1739:1739:1739) (1838:1838:1838))
        (PORT d[12] (1433:1433:1433) (1567:1567:1567))
        (PORT clk (1987:1987:1987) (1983:1983:1983))
        (PORT stall (1995:1995:1995) (1950:1950:1950))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1983:1983:1983))
        (PORT d[0] (1466:1466:1466) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1562:1562:1562))
        (PORT datab (1567:1567:1567) (1676:1676:1676))
        (PORT datac (1281:1281:1281) (1381:1381:1381))
        (PORT datad (1260:1260:1260) (1303:1303:1303))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (2144:2144:2144))
        (PORT clk (2064:2064:2064) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3092:3092:3092) (3409:3409:3409))
        (PORT d[1] (2430:2430:2430) (2633:2633:2633))
        (PORT d[2] (2326:2326:2326) (2420:2420:2420))
        (PORT d[3] (3250:3250:3250) (3476:3476:3476))
        (PORT d[4] (2555:2555:2555) (2797:2797:2797))
        (PORT d[5] (3340:3340:3340) (3579:3579:3579))
        (PORT d[6] (2854:2854:2854) (3151:3151:3151))
        (PORT d[7] (3914:3914:3914) (4310:4310:4310))
        (PORT d[8] (2250:2250:2250) (2432:2432:2432))
        (PORT d[9] (2582:2582:2582) (2733:2733:2733))
        (PORT d[10] (3203:3203:3203) (3520:3520:3520))
        (PORT d[11] (3468:3468:3468) (3570:3570:3570))
        (PORT d[12] (2523:2523:2523) (2761:2761:2761))
        (PORT clk (2061:2061:2061) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2341:2341:2341) (2318:2318:2318))
        (PORT clk (2061:2061:2061) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2090:2090:2090))
        (PORT d[0] (2866:2866:2866) (2855:2855:2855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (2091:2091:2091))
        (PORT d[1] (2142:2142:2142) (2248:2248:2248))
        (PORT d[2] (1961:1961:1961) (2108:2108:2108))
        (PORT d[3] (2163:2163:2163) (2249:2249:2249))
        (PORT d[4] (1998:1998:1998) (2144:2144:2144))
        (PORT d[5] (1694:1694:1694) (1818:1818:1818))
        (PORT d[6] (1880:1880:1880) (2005:2005:2005))
        (PORT d[7] (1818:1818:1818) (1920:1920:1920))
        (PORT d[8] (1976:1976:1976) (2111:2111:2111))
        (PORT d[9] (1647:1647:1647) (1783:1783:1783))
        (PORT d[10] (2074:2074:2074) (2187:2187:2187))
        (PORT d[11] (2016:2016:2016) (2210:2210:2210))
        (PORT d[12] (1998:1998:1998) (2186:2186:2186))
        (PORT clk (2025:2025:2025) (2017:2017:2017))
        (PORT stall (2462:2462:2462) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2017:2017:2017))
        (PORT d[0] (1361:1361:1361) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (2017:2017:2017))
        (PORT clk (2049:2049:2049) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2431:2431:2431))
        (PORT d[1] (2278:2278:2278) (2506:2506:2506))
        (PORT d[2] (2222:2222:2222) (2364:2364:2364))
        (PORT d[3] (3339:3339:3339) (3555:3555:3555))
        (PORT d[4] (3295:3295:3295) (3600:3600:3600))
        (PORT d[5] (3258:3258:3258) (3526:3526:3526))
        (PORT d[6] (2645:2645:2645) (2754:2754:2754))
        (PORT d[7] (3279:3279:3279) (3617:3617:3617))
        (PORT d[8] (1992:1992:1992) (2153:2153:2153))
        (PORT d[9] (2104:2104:2104) (2263:2263:2263))
        (PORT d[10] (3453:3453:3453) (3751:3751:3751))
        (PORT d[11] (2722:2722:2722) (2849:2849:2849))
        (PORT d[12] (2207:2207:2207) (2433:2433:2433))
        (PORT clk (2046:2046:2046) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1613:1613:1613))
        (PORT clk (2046:2046:2046) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
        (PORT d[0] (2125:2125:2125) (2150:2150:2150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1655:1655:1655) (1782:1782:1782))
        (PORT d[1] (2045:2045:2045) (2160:2160:2160))
        (PORT d[2] (1386:1386:1386) (1484:1484:1484))
        (PORT d[3] (1903:1903:1903) (2006:2006:2006))
        (PORT d[4] (1991:1991:1991) (2094:2094:2094))
        (PORT d[5] (1461:1461:1461) (1555:1555:1555))
        (PORT d[6] (2010:2010:2010) (2114:2114:2114))
        (PORT d[7] (1863:1863:1863) (1988:1988:1988))
        (PORT d[8] (1994:1994:1994) (2070:2070:2070))
        (PORT d[9] (1970:1970:1970) (2074:2074:2074))
        (PORT d[10] (2004:2004:2004) (2110:2110:2110))
        (PORT d[11] (1882:1882:1882) (1985:1985:1985))
        (PORT d[12] (1933:1933:1933) (2045:2045:2045))
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (PORT stall (2243:2243:2243) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (PORT d[0] (1165:1165:1165) (1168:1168:1168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1568:1568:1568))
        (PORT datab (1567:1567:1567) (1676:1676:1676))
        (PORT datac (1568:1568:1568) (1639:1639:1639))
        (PORT datad (1777:1777:1777) (1894:1894:1894))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1049:1049:1049) (1164:1164:1164))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1167:1167:1167))
        (PORT datab (199:199:199) (238:238:238))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (330:330:330))
        (PORT datab (242:242:242) (324:324:324))
        (PORT datac (852:852:852) (868:868:868))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1727:1727:1727))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (537:537:537) (568:568:568))
        (PORT sload (1601:1601:1601) (1682:1682:1682))
        (PORT ena (1581:1581:1581) (1616:1616:1616))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1733:1733:1733))
        (PORT asdata (1572:1572:1572) (1706:1706:1706))
        (PORT ena (1487:1487:1487) (1508:1508:1508))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (387:387:387))
        (PORT datab (698:698:698) (753:753:753))
        (PORT datac (208:208:208) (250:250:250))
        (PORT datad (251:251:251) (326:326:326))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (894:894:894))
        (PORT datab (1414:1414:1414) (1474:1474:1474))
        (PORT datac (633:633:633) (656:656:656))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (730:730:730))
        (PORT datab (272:272:272) (357:357:357))
        (PORT datac (867:867:867) (909:909:909))
        (PORT datad (912:912:912) (954:954:954))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (802:802:802))
        (PORT datab (2074:2074:2074) (2214:2214:2214))
        (PORT datac (377:377:377) (447:447:447))
        (PORT datad (847:847:847) (858:858:858))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (794:794:794))
        (PORT datab (611:611:611) (639:639:639))
        (PORT datac (628:628:628) (644:644:644))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (804:804:804))
        (PORT datab (2069:2069:2069) (2210:2210:2210))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2107:2107:2107))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1184:1184:1184) (1174:1174:1174))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[14\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3619:3619:3619) (3974:3974:3974))
        (PORT datab (1081:1081:1081) (1186:1186:1186))
        (PORT datad (1281:1281:1281) (1368:1368:1368))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[62\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1737:1737:1737))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[61\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (307:307:307))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[61\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1737:1737:1737))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1878:1878:1878))
        (PORT clk (2077:2077:2077) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3608:3608:3608))
        (PORT d[1] (1749:1749:1749) (1867:1867:1867))
        (PORT d[2] (4781:4781:4781) (5024:5024:5024))
        (PORT d[3] (2509:2509:2509) (2723:2723:2723))
        (PORT d[4] (2155:2155:2155) (2341:2341:2341))
        (PORT d[5] (3628:3628:3628) (3944:3944:3944))
        (PORT d[6] (1952:1952:1952) (2038:2038:2038))
        (PORT d[7] (3090:3090:3090) (3361:3361:3361))
        (PORT d[8] (1658:1658:1658) (1777:1777:1777))
        (PORT d[9] (1749:1749:1749) (1866:1866:1866))
        (PORT d[10] (2838:2838:2838) (3090:3090:3090))
        (PORT d[11] (2228:2228:2228) (2356:2356:2356))
        (PORT d[12] (2675:2675:2675) (2979:2979:2979))
        (PORT clk (2074:2074:2074) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2184:2184:2184))
        (PORT clk (2074:2074:2074) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2108:2108:2108))
        (PORT d[0] (2642:2642:2642) (2690:2690:2690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2109:2109:2109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1832:1832:1832))
        (PORT d[1] (1730:1730:1730) (1852:1852:1852))
        (PORT d[2] (1617:1617:1617) (1748:1748:1748))
        (PORT d[3] (1609:1609:1609) (1730:1730:1730))
        (PORT d[4] (1747:1747:1747) (1885:1885:1885))
        (PORT d[5] (1813:1813:1813) (1975:1975:1975))
        (PORT d[6] (1743:1743:1743) (1853:1853:1853))
        (PORT d[7] (1643:1643:1643) (1718:1718:1718))
        (PORT d[8] (1972:1972:1972) (2064:2064:2064))
        (PORT d[9] (1750:1750:1750) (1822:1822:1822))
        (PORT d[10] (1625:1625:1625) (1680:1680:1680))
        (PORT d[11] (1671:1671:1671) (1748:1748:1748))
        (PORT d[12] (1565:1565:1565) (1684:1684:1684))
        (PORT clk (2038:2038:2038) (2035:2035:2035))
        (PORT stall (2400:2400:2400) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2035:2035:2035))
        (PORT d[0] (1697:1697:1697) (1776:1776:1776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2918:2918:2918) (3163:3163:3163))
        (PORT clk (2042:2042:2042) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2175:2175:2175))
        (PORT d[1] (3326:3326:3326) (3518:3518:3518))
        (PORT d[2] (3763:3763:3763) (3899:3899:3899))
        (PORT d[3] (3369:3369:3369) (3622:3622:3622))
        (PORT d[4] (2476:2476:2476) (2677:2677:2677))
        (PORT d[5] (2088:2088:2088) (2238:2238:2238))
        (PORT d[6] (1978:1978:1978) (2113:2113:2113))
        (PORT d[7] (2825:2825:2825) (3068:3068:3068))
        (PORT d[8] (4301:4301:4301) (4521:4521:4521))
        (PORT d[9] (2460:2460:2460) (2533:2533:2533))
        (PORT d[10] (2969:2969:2969) (3174:3174:3174))
        (PORT d[11] (2474:2474:2474) (2623:2623:2623))
        (PORT d[12] (3231:3231:3231) (3500:3500:3500))
        (PORT clk (2039:2039:2039) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2334:2334:2334))
        (PORT clk (2039:2039:2039) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2069:2069:2069))
        (PORT d[0] (2841:2841:2841) (2871:2871:2871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2121:2121:2121))
        (PORT d[1] (1917:1917:1917) (2075:2075:2075))
        (PORT d[2] (2064:2064:2064) (2136:2136:2136))
        (PORT d[3] (2077:2077:2077) (2192:2192:2192))
        (PORT d[4] (1831:1831:1831) (1915:1915:1915))
        (PORT d[5] (2035:2035:2035) (2092:2092:2092))
        (PORT d[6] (2038:2038:2038) (2148:2148:2148))
        (PORT d[7] (2043:2043:2043) (2178:2178:2178))
        (PORT d[8] (1739:1739:1739) (1830:1830:1830))
        (PORT d[9] (2072:2072:2072) (2154:2154:2154))
        (PORT d[10] (2054:2054:2054) (2124:2124:2124))
        (PORT d[11] (2094:2094:2094) (2220:2220:2220))
        (PORT d[12] (1932:1932:1932) (2101:2101:2101))
        (PORT clk (2003:2003:2003) (1996:1996:1996))
        (PORT stall (2654:2654:2654) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (1996:1996:1996))
        (PORT d[0] (1822:1822:1822) (1921:1921:1921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1534:1534:1534) (1657:1657:1657))
        (PORT datab (1781:1781:1781) (1933:1933:1933))
        (PORT datac (1337:1337:1337) (1352:1352:1352))
        (PORT datad (1508:1508:1508) (1564:1564:1564))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2504:2504:2504))
        (PORT clk (2035:2035:2035) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3274:3274:3274) (3633:3633:3633))
        (PORT d[1] (4446:4446:4446) (4764:4764:4764))
        (PORT d[2] (2393:2393:2393) (2520:2520:2520))
        (PORT d[3] (2025:2025:2025) (2204:2204:2204))
        (PORT d[4] (2494:2494:2494) (2694:2694:2694))
        (PORT d[5] (4129:4129:4129) (4444:4444:4444))
        (PORT d[6] (3142:3142:3142) (3443:3443:3443))
        (PORT d[7] (3743:3743:3743) (4093:4093:4093))
        (PORT d[8] (3475:3475:3475) (3749:3749:3749))
        (PORT d[9] (1994:1994:1994) (2166:2166:2166))
        (PORT d[10] (2482:2482:2482) (2578:2578:2578))
        (PORT d[11] (2495:2495:2495) (2653:2653:2653))
        (PORT d[12] (2794:2794:2794) (3038:3038:3038))
        (PORT clk (2032:2032:2032) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (1782:1782:1782))
        (PORT clk (2032:2032:2032) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2065:2065:2065))
        (PORT d[0] (2317:2317:2317) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1842:1842:1842) (1988:1988:1988))
        (PORT d[1] (1879:1879:1879) (1995:1995:1995))
        (PORT d[2] (1844:1844:1844) (1932:1932:1932))
        (PORT d[3] (1934:1934:1934) (2064:2064:2064))
        (PORT d[4] (1562:1562:1562) (1620:1620:1620))
        (PORT d[5] (1679:1679:1679) (1800:1800:1800))
        (PORT d[6] (2239:2239:2239) (2386:2386:2386))
        (PORT d[7] (1559:1559:1559) (1633:1633:1633))
        (PORT d[8] (1915:1915:1915) (2043:2043:2043))
        (PORT d[9] (1665:1665:1665) (1750:1750:1750))
        (PORT d[10] (1765:1765:1765) (1897:1897:1897))
        (PORT d[11] (1817:1817:1817) (1899:1899:1899))
        (PORT d[12] (1423:1423:1423) (1560:1560:1560))
        (PORT clk (1996:1996:1996) (1992:1992:1992))
        (PORT stall (1897:1897:1897) (1877:1877:1877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1992:1992:1992))
        (PORT d[0] (1481:1481:1481) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2172:2172:2172))
        (PORT clk (2078:2078:2078) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3610:3610:3610))
        (PORT d[1] (2046:2046:2046) (2199:2199:2199))
        (PORT d[2] (1996:1996:1996) (2117:2117:2117))
        (PORT d[3] (2322:2322:2322) (2558:2558:2558))
        (PORT d[4] (2144:2144:2144) (2327:2327:2327))
        (PORT d[5] (3611:3611:3611) (3899:3899:3899))
        (PORT d[6] (1924:1924:1924) (2005:2005:2005))
        (PORT d[7] (3140:3140:3140) (3418:3418:3418))
        (PORT d[8] (1978:1978:1978) (2091:2091:2091))
        (PORT d[9] (1737:1737:1737) (1843:1843:1843))
        (PORT d[10] (3096:3096:3096) (3349:3349:3349))
        (PORT d[11] (2256:2256:2256) (2388:2388:2388))
        (PORT d[12] (2697:2697:2697) (3002:3002:3002))
        (PORT clk (2075:2075:2075) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2122:2122:2122))
        (PORT clk (2075:2075:2075) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2108:2108:2108))
        (PORT d[0] (2668:2668:2668) (2677:2677:2677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2109:2109:2109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2109:2109:2109))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (1857:1857:1857))
        (PORT d[1] (1664:1664:1664) (1791:1791:1791))
        (PORT d[2] (1716:1716:1716) (1856:1856:1856))
        (PORT d[3] (1787:1787:1787) (1864:1864:1864))
        (PORT d[4] (1746:1746:1746) (1884:1884:1884))
        (PORT d[5] (1938:1938:1938) (2039:2039:2039))
        (PORT d[6] (1619:1619:1619) (1680:1680:1680))
        (PORT d[7] (1615:1615:1615) (1685:1685:1685))
        (PORT d[8] (1649:1649:1649) (1692:1692:1692))
        (PORT d[9] (1747:1747:1747) (1821:1821:1821))
        (PORT d[10] (1618:1618:1618) (1646:1646:1646))
        (PORT d[11] (1642:1642:1642) (1703:1703:1703))
        (PORT d[12] (1587:1587:1587) (1705:1705:1705))
        (PORT clk (2039:2039:2039) (2035:2035:2035))
        (PORT stall (2163:2163:2163) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2035:2035:2035))
        (PORT d[0] (1410:1410:1410) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1533:1533:1533) (1659:1659:1659))
        (PORT datab (1779:1779:1779) (1933:1933:1933))
        (PORT datac (1556:1556:1556) (1663:1663:1663))
        (PORT datad (1313:1313:1313) (1323:1323:1323))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2220:2220:2220))
        (PORT clk (2067:2067:2067) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1694:1694:1694))
        (PORT d[1] (2342:2342:2342) (2495:2495:2495))
        (PORT d[2] (1991:1991:1991) (2083:2083:2083))
        (PORT d[3] (2625:2625:2625) (2882:2882:2882))
        (PORT d[4] (2138:2138:2138) (2306:2306:2306))
        (PORT d[5] (3916:3916:3916) (4231:4231:4231))
        (PORT d[6] (1387:1387:1387) (1482:1482:1482))
        (PORT d[7] (3403:3403:3403) (3677:3677:3677))
        (PORT d[8] (1351:1351:1351) (1435:1435:1435))
        (PORT d[9] (1424:1424:1424) (1516:1516:1516))
        (PORT d[10] (2327:2327:2327) (2441:2441:2441))
        (PORT d[11] (1667:1667:1667) (1754:1754:1754))
        (PORT d[12] (2685:2685:2685) (2968:2968:2968))
        (PORT clk (2064:2064:2064) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2001:2001:2001))
        (PORT clk (2064:2064:2064) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2098:2098:2098))
        (PORT d[0] (2539:2539:2539) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1445:1445:1445))
        (PORT d[1] (1718:1718:1718) (1844:1844:1844))
        (PORT d[2] (1763:1763:1763) (1907:1907:1907))
        (PORT d[3] (1641:1641:1641) (1749:1749:1749))
        (PORT d[4] (1708:1708:1708) (1820:1820:1820))
        (PORT d[5] (1609:1609:1609) (1599:1599:1599))
        (PORT d[6] (1419:1419:1419) (1502:1502:1502))
        (PORT d[7] (1372:1372:1372) (1426:1426:1426))
        (PORT d[8] (1331:1331:1331) (1373:1373:1373))
        (PORT d[9] (1460:1460:1460) (1509:1509:1509))
        (PORT d[10] (1616:1616:1616) (1645:1645:1645))
        (PORT d[11] (1384:1384:1384) (1434:1434:1434))
        (PORT d[12] (1580:1580:1580) (1676:1676:1676))
        (PORT clk (2028:2028:2028) (2025:2025:2025))
        (PORT stall (2155:2155:2155) (2056:2056:2056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2025:2025:2025))
        (PORT d[0] (1527:1527:1527) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2444:2444:2444))
        (PORT clk (2067:2067:2067) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (3221:3221:3221))
        (PORT d[1] (2315:2315:2315) (2441:2441:2441))
        (PORT d[2] (5314:5314:5314) (5558:5558:5558))
        (PORT d[3] (2309:2309:2309) (2545:2545:2545))
        (PORT d[4] (2143:2143:2143) (2348:2348:2348))
        (PORT d[5] (2926:2926:2926) (3191:3191:3191))
        (PORT d[6] (2753:2753:2753) (3000:3000:3000))
        (PORT d[7] (3196:3196:3196) (3484:3484:3484))
        (PORT d[8] (2266:2266:2266) (2426:2426:2426))
        (PORT d[9] (2320:2320:2320) (2460:2460:2460))
        (PORT d[10] (3346:3346:3346) (3592:3592:3592))
        (PORT d[11] (2268:2268:2268) (2405:2405:2405))
        (PORT d[12] (2978:2978:2978) (3298:3298:3298))
        (PORT clk (2064:2064:2064) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2334:2334:2334))
        (PORT clk (2064:2064:2064) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (PORT d[0] (2786:2786:2786) (2871:2871:2871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2095:2095:2095))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (1984:1984:1984))
        (PORT d[1] (2024:2024:2024) (2178:2178:2178))
        (PORT d[2] (1723:1723:1723) (1859:1859:1859))
        (PORT d[3] (2346:2346:2346) (2439:2439:2439))
        (PORT d[4] (2020:2020:2020) (2180:2180:2180))
        (PORT d[5] (2149:2149:2149) (2318:2318:2318))
        (PORT d[6] (2237:2237:2237) (2363:2363:2363))
        (PORT d[7] (1912:1912:1912) (2056:2056:2056))
        (PORT d[8] (2077:2077:2077) (2161:2161:2161))
        (PORT d[9] (2064:2064:2064) (2258:2258:2258))
        (PORT d[10] (2216:2216:2216) (2285:2285:2285))
        (PORT d[11] (2056:2056:2056) (2237:2237:2237))
        (PORT d[12] (1853:1853:1853) (1979:1979:1979))
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (PORT stall (2831:2831:2831) (2710:2710:2710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (PORT d[0] (1710:1710:1710) (1765:1765:1765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1645:1645:1645))
        (PORT datab (1781:1781:1781) (1933:1933:1933))
        (PORT datac (1052:1052:1052) (1067:1067:1067))
        (PORT datad (1653:1653:1653) (1687:1687:1687))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2197:2197:2197))
        (PORT clk (2067:2067:2067) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1646:1646:1646))
        (PORT d[1] (2489:2489:2489) (2633:2633:2633))
        (PORT d[2] (2334:2334:2334) (2452:2452:2452))
        (PORT d[3] (2616:2616:2616) (2876:2876:2876))
        (PORT d[4] (2118:2118:2118) (2301:2301:2301))
        (PORT d[5] (3951:3951:3951) (4246:4246:4246))
        (PORT d[6] (1632:1632:1632) (1702:1702:1702))
        (PORT d[7] (1698:1698:1698) (1811:1811:1811))
        (PORT d[8] (1347:1347:1347) (1407:1407:1407))
        (PORT d[9] (1714:1714:1714) (1795:1795:1795))
        (PORT d[10] (3112:3112:3112) (3383:3383:3383))
        (PORT d[11] (1725:1725:1725) (1833:1833:1833))
        (PORT d[12] (2660:2660:2660) (2940:2940:2940))
        (PORT clk (2064:2064:2064) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1700:1700:1700))
        (PORT clk (2064:2064:2064) (2094:2094:2094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2098:2098:2098))
        (PORT d[0] (2198:2198:2198) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2099:2099:2099))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1515:1515:1515))
        (PORT d[1] (1702:1702:1702) (1845:1845:1845))
        (PORT d[2] (1733:1733:1733) (1884:1884:1884))
        (PORT d[3] (1452:1452:1452) (1507:1507:1507))
        (PORT d[4] (1613:1613:1613) (1734:1734:1734))
        (PORT d[5] (1598:1598:1598) (1607:1607:1607))
        (PORT d[6] (1441:1441:1441) (1523:1523:1523))
        (PORT d[7] (1321:1321:1321) (1362:1362:1362))
        (PORT d[8] (1369:1369:1369) (1395:1395:1395))
        (PORT d[9] (1424:1424:1424) (1486:1486:1486))
        (PORT d[10] (1603:1603:1603) (1629:1629:1629))
        (PORT d[11] (1416:1416:1416) (1451:1451:1451))
        (PORT d[12] (1547:1547:1547) (1645:1645:1645))
        (PORT clk (2028:2028:2028) (2025:2025:2025))
        (PORT stall (2001:2001:2001) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2025:2025:2025))
        (PORT d[0] (1529:1529:1529) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3218:3218:3218) (3363:3363:3363))
        (PORT clk (2053:2053:2053) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2923:2923:2923) (3195:3195:3195))
        (PORT d[1] (2523:2523:2523) (2670:2670:2670))
        (PORT d[2] (2388:2388:2388) (2547:2547:2547))
        (PORT d[3] (3234:3234:3234) (3543:3543:3543))
        (PORT d[4] (2616:2616:2616) (2794:2794:2794))
        (PORT d[5] (3014:3014:3014) (3228:3228:3228))
        (PORT d[6] (2788:2788:2788) (3050:3050:3050))
        (PORT d[7] (3142:3142:3142) (3438:3438:3438))
        (PORT d[8] (2846:2846:2846) (2997:2997:2997))
        (PORT d[9] (4313:4313:4313) (4482:4482:4482))
        (PORT d[10] (2851:2851:2851) (2995:2995:2995))
        (PORT d[11] (2269:2269:2269) (2405:2405:2405))
        (PORT d[12] (2068:2068:2068) (2250:2250:2250))
        (PORT clk (2050:2050:2050) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2269:2269:2269))
        (PORT clk (2050:2050:2050) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2083:2083:2083))
        (PORT d[0] (2741:2741:2741) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (1954:1954:1954))
        (PORT d[1] (2058:2058:2058) (2221:2221:2221))
        (PORT d[2] (1932:1932:1932) (2065:2065:2065))
        (PORT d[3] (1988:1988:1988) (2154:2154:2154))
        (PORT d[4] (1580:1580:1580) (1701:1701:1701))
        (PORT d[5] (1766:1766:1766) (1955:1955:1955))
        (PORT d[6] (1489:1489:1489) (1592:1592:1592))
        (PORT d[7] (2018:2018:2018) (2130:2130:2130))
        (PORT d[8] (2117:2117:2117) (2247:2247:2247))
        (PORT d[9] (2009:2009:2009) (2099:2099:2099))
        (PORT d[10] (2256:2256:2256) (2467:2467:2467))
        (PORT d[11] (2356:2356:2356) (2467:2467:2467))
        (PORT d[12] (1728:1728:1728) (1914:1914:1914))
        (PORT clk (2014:2014:2014) (2010:2010:2010))
        (PORT stall (2834:2834:2834) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2010:2010:2010))
        (PORT d[0] (1611:1611:1611) (1699:1699:1699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1530:1530:1530) (1653:1653:1653))
        (PORT datab (1784:1784:1784) (1933:1933:1933))
        (PORT datac (1107:1107:1107) (1097:1097:1097))
        (PORT datad (1530:1530:1530) (1622:1622:1622))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1341:1341:1341))
        (PORT datac (170:170:170) (203:203:203))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (242:242:242))
        (PORT datab (1663:1663:1663) (1759:1759:1759))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (328:328:328))
        (PORT datab (240:240:240) (322:322:322))
        (PORT datac (850:850:850) (865:865:865))
        (PORT datad (491:491:491) (496:496:496))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1737:1737:1737))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (536:536:536) (566:566:566))
        (PORT sload (1462:1462:1462) (1530:1530:1530))
        (PORT ena (1611:1611:1611) (1635:1635:1635))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1735:1735:1735))
        (PORT asdata (1830:1830:1830) (1872:1872:1872))
        (PORT ena (1515:1515:1515) (1545:1545:1545))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (495:495:495))
        (PORT datab (367:367:367) (483:483:483))
        (PORT datac (273:273:273) (362:362:362))
        (PORT datad (285:285:285) (372:372:372))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (279:279:279))
        (PORT datac (1515:1515:1515) (1538:1538:1538))
        (PORT datad (593:593:593) (608:608:608))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (279:279:279))
        (PORT datac (342:342:342) (377:377:377))
        (PORT datad (648:648:648) (674:674:674))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (387:387:387))
        (PORT datad (402:402:402) (464:464:464))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (244:244:244))
        (PORT datab (534:534:534) (567:567:567))
        (PORT datac (680:680:680) (696:696:696))
        (PORT datad (339:339:339) (366:366:366))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (946:946:946) (989:989:989))
        (PORT datac (193:193:193) (227:227:227))
        (PORT datad (622:622:622) (638:638:638))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ffN\|conteudo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1732:1732:1732))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1244:1244:1244) (1234:1234:1234))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[15\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (604:604:604) (769:769:769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[15\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1454:1454:1454))
        (PORT datab (847:847:847) (901:901:901))
        (PORT datad (3343:3343:3343) (3678:3678:3678))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[64\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2106:2106:2106))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[63\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2106:2106:2106))
        (PORT asdata (1776:1776:1776) (1834:1834:1834))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1393:1393:1393))
        (PORT clk (2037:2037:2037) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3523:3523:3523))
        (PORT d[1] (4369:4369:4369) (4672:4672:4672))
        (PORT d[2] (3865:3865:3865) (4063:4063:4063))
        (PORT d[3] (1805:1805:1805) (1955:1955:1955))
        (PORT d[4] (2133:2133:2133) (2260:2260:2260))
        (PORT d[5] (3644:3644:3644) (3923:3923:3923))
        (PORT d[6] (3156:3156:3156) (3462:3462:3462))
        (PORT d[7] (3756:3756:3756) (4137:4137:4137))
        (PORT d[8] (2925:2925:2925) (3190:3190:3190))
        (PORT d[9] (2513:2513:2513) (2653:2653:2653))
        (PORT d[10] (3519:3519:3519) (3676:3676:3676))
        (PORT d[11] (2864:2864:2864) (2942:2942:2942))
        (PORT d[12] (2918:2918:2918) (3135:3135:3135))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (2007:2007:2007))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2068:2068:2068))
        (PORT d[0] (2568:2568:2568) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1906:1906:1906))
        (PORT d[1] (2080:2080:2080) (2217:2217:2217))
        (PORT d[2] (1925:1925:1925) (2041:2041:2041))
        (PORT d[3] (2074:2074:2074) (2157:2157:2157))
        (PORT d[4] (2027:2027:2027) (2138:2138:2138))
        (PORT d[5] (1945:1945:1945) (2086:2086:2086))
        (PORT d[6] (2106:2106:2106) (2180:2180:2180))
        (PORT d[7] (1910:1910:1910) (2062:2062:2062))
        (PORT d[8] (1924:1924:1924) (2079:2079:2079))
        (PORT d[9] (1625:1625:1625) (1740:1740:1740))
        (PORT d[10] (1842:1842:1842) (1989:1989:1989))
        (PORT d[11] (1909:1909:1909) (2067:2067:2067))
        (PORT d[12] (1727:1727:1727) (1883:1883:1883))
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT stall (1892:1892:1892) (1882:1882:1882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT d[0] (1369:1369:1369) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (1907:1907:1907))
        (PORT clk (2057:2057:2057) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3419:3419:3419))
        (PORT d[1] (4073:4073:4073) (4368:4368:4368))
        (PORT d[2] (3245:3245:3245) (3431:3431:3431))
        (PORT d[3] (2982:2982:2982) (3203:3203:3203))
        (PORT d[4] (2691:2691:2691) (2862:2862:2862))
        (PORT d[5] (3370:3370:3370) (3653:3653:3653))
        (PORT d[6] (2887:2887:2887) (3181:3181:3181))
        (PORT d[7] (3500:3500:3500) (3815:3815:3815))
        (PORT d[8] (2569:2569:2569) (2788:2788:2788))
        (PORT d[9] (4336:4336:4336) (4584:4584:4584))
        (PORT d[10] (3841:3841:3841) (3963:3963:3963))
        (PORT d[11] (3041:3041:3041) (3250:3250:3250))
        (PORT d[12] (2338:2338:2338) (2532:2532:2532))
        (PORT clk (2054:2054:2054) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1553:1553:1553))
        (PORT clk (2054:2054:2054) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2084:2084:2084))
        (PORT d[0] (2076:2076:2076) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2085:2085:2085))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2471:2471:2471))
        (PORT d[1] (2337:2337:2337) (2495:2495:2495))
        (PORT d[2] (1939:1939:1939) (2058:2058:2058))
        (PORT d[3] (1942:1942:1942) (2034:2034:2034))
        (PORT d[4] (1918:1918:1918) (2047:2047:2047))
        (PORT d[5] (1954:1954:1954) (2106:2106:2106))
        (PORT d[6] (1971:1971:1971) (2124:2124:2124))
        (PORT d[7] (1927:1927:1927) (2098:2098:2098))
        (PORT d[8] (1964:1964:1964) (2144:2144:2144))
        (PORT d[9] (1941:1941:1941) (2052:2052:2052))
        (PORT d[10] (1856:1856:1856) (2011:2011:2011))
        (PORT d[11] (2102:2102:2102) (2208:2208:2208))
        (PORT d[12] (1985:1985:1985) (2171:2171:2171))
        (PORT clk (2018:2018:2018) (2011:2011:2011))
        (PORT stall (2131:2131:2131) (2134:2134:2134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2011:2011:2011))
        (PORT d[0] (1552:1552:1552) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1922:1922:1922) (2034:2034:2034))
        (PORT datab (1311:1311:1311) (1414:1414:1414))
        (PORT datac (1228:1228:1228) (1235:1235:1235))
        (PORT datad (1701:1701:1701) (1748:1748:1748))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1667:1667:1667))
        (PORT clk (2037:2037:2037) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3807:3807:3807))
        (PORT d[1] (4364:4364:4364) (4685:4685:4685))
        (PORT d[2] (4188:4188:4188) (4373:4373:4373))
        (PORT d[3] (2385:2385:2385) (2539:2539:2539))
        (PORT d[4] (1800:1800:1800) (1929:1929:1929))
        (PORT d[5] (3964:3964:3964) (4267:4267:4267))
        (PORT d[6] (2439:2439:2439) (2549:2549:2549))
        (PORT d[7] (4366:4366:4366) (4779:4779:4779))
        (PORT d[8] (2268:2268:2268) (2471:2471:2471))
        (PORT d[9] (2400:2400:2400) (2519:2519:2519))
        (PORT d[10] (2657:2657:2657) (2752:2752:2752))
        (PORT d[11] (2342:2342:2342) (2425:2425:2425))
        (PORT d[12] (2780:2780:2780) (3022:3022:3022))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1708:1708:1708))
        (PORT clk (2034:2034:2034) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2068:2068:2068))
        (PORT d[0] (2252:2252:2252) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (2084:2084:2084))
        (PORT d[1] (2017:2017:2017) (2141:2141:2141))
        (PORT d[2] (1865:1865:1865) (1931:1931:1931))
        (PORT d[3] (1836:1836:1836) (1924:1924:1924))
        (PORT d[4] (1864:1864:1864) (1913:1913:1913))
        (PORT d[5] (2025:2025:2025) (2170:2170:2170))
        (PORT d[6] (1787:1787:1787) (1831:1831:1831))
        (PORT d[7] (1798:1798:1798) (1880:1880:1880))
        (PORT d[8] (1939:1939:1939) (2111:2111:2111))
        (PORT d[9] (1637:1637:1637) (1740:1740:1740))
        (PORT d[10] (1762:1762:1762) (1870:1870:1870))
        (PORT d[11] (1880:1880:1880) (2029:2029:2029))
        (PORT d[12] (1792:1792:1792) (1844:1844:1844))
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT stall (2110:2110:2110) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1995:1995:1995))
        (PORT d[0] (1359:1359:1359) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2388:2388:2388) (2544:2544:2544))
        (PORT clk (2047:2047:2047) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (3108:3108:3108))
        (PORT d[1] (2157:2157:2157) (2341:2341:2341))
        (PORT d[2] (5455:5455:5455) (5778:5778:5778))
        (PORT d[3] (3144:3144:3144) (3322:3322:3322))
        (PORT d[4] (2547:2547:2547) (2802:2802:2802))
        (PORT d[5] (3618:3618:3618) (3874:3874:3874))
        (PORT d[6] (2784:2784:2784) (3049:3049:3049))
        (PORT d[7] (3916:3916:3916) (4280:4280:4280))
        (PORT d[8] (2540:2540:2540) (2731:2731:2731))
        (PORT d[9] (2836:2836:2836) (2978:2978:2978))
        (PORT d[10] (3478:3478:3478) (3795:3795:3795))
        (PORT d[11] (3731:3731:3731) (3846:3846:3846))
        (PORT d[12] (2581:2581:2581) (2837:2837:2837))
        (PORT clk (2044:2044:2044) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2296:2296:2296))
        (PORT clk (2044:2044:2044) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2078:2078:2078))
        (PORT d[0] (2795:2795:2795) (2833:2833:2833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2364:2364:2364))
        (PORT d[1] (1822:1822:1822) (1925:1925:1925))
        (PORT d[2] (1644:1644:1644) (1772:1772:1772))
        (PORT d[3] (2122:2122:2122) (2193:2193:2193))
        (PORT d[4] (1687:1687:1687) (1838:1838:1838))
        (PORT d[5] (1614:1614:1614) (1714:1714:1714))
        (PORT d[6] (2173:2173:2173) (2320:2320:2320))
        (PORT d[7] (1938:1938:1938) (2081:2081:2081))
        (PORT d[8] (1803:1803:1803) (1892:1892:1892))
        (PORT d[9] (1633:1633:1633) (1753:1753:1753))
        (PORT d[10] (2138:2138:2138) (2278:2278:2278))
        (PORT d[11] (1902:1902:1902) (2051:2051:2051))
        (PORT d[12] (2026:2026:2026) (2236:2236:2236))
        (PORT clk (2008:2008:2008) (2005:2005:2005))
        (PORT stall (2519:2519:2519) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2005:2005:2005))
        (PORT d[0] (1592:1592:1592) (1599:1599:1599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2006:2006:2006))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1908:1908:1908) (2020:2020:2020))
        (PORT datab (1321:1321:1321) (1426:1426:1426))
        (PORT datac (894:894:894) (923:923:923))
        (PORT datad (1745:1745:1745) (1784:1784:1784))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1025:1025:1025) (1087:1087:1087))
        (PORT clk (2043:2043:2043) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3826:3826:3826))
        (PORT d[1] (4649:4649:4649) (4973:4973:4973))
        (PORT d[2] (4115:4115:4115) (4334:4334:4334))
        (PORT d[3] (1523:1523:1523) (1628:1628:1628))
        (PORT d[4] (2365:2365:2365) (2515:2515:2515))
        (PORT d[5] (4236:4236:4236) (4542:4542:4542))
        (PORT d[6] (2980:2980:2980) (3084:3084:3084))
        (PORT d[7] (4352:4352:4352) (4778:4778:4778))
        (PORT d[8] (2243:2243:2243) (2435:2435:2435))
        (PORT d[9] (1888:1888:1888) (1998:1998:1998))
        (PORT d[10] (2945:2945:2945) (3035:3035:3035))
        (PORT d[11] (2081:2081:2081) (2171:2171:2171))
        (PORT d[12] (2174:2174:2174) (2346:2346:2346))
        (PORT clk (2040:2040:2040) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (1913:1913:1913))
        (PORT clk (2040:2040:2040) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2074:2074:2074))
        (PORT d[0] (2202:2202:2202) (2176:2176:2176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (2099:2099:2099))
        (PORT d[1] (2111:2111:2111) (2186:2186:2186))
        (PORT d[2] (1854:1854:1854) (1943:1943:1943))
        (PORT d[3] (1820:1820:1820) (1899:1899:1899))
        (PORT d[4] (1677:1677:1677) (1819:1819:1819))
        (PORT d[5] (1900:1900:1900) (1968:1968:1968))
        (PORT d[6] (1968:1968:1968) (2136:2136:2136))
        (PORT d[7] (1809:1809:1809) (1875:1875:1875))
        (PORT d[8] (1931:1931:1931) (2075:2075:2075))
        (PORT d[9] (1866:1866:1866) (1939:1939:1939))
        (PORT d[10] (1490:1490:1490) (1600:1600:1600))
        (PORT d[11] (1901:1901:1901) (1971:1971:1971))
        (PORT d[12] (1646:1646:1646) (1800:1800:1800))
        (PORT clk (2004:2004:2004) (2001:2001:2001))
        (PORT stall (2136:2136:2136) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2001:2001:2001))
        (PORT d[0] (1005:1005:1005) (990:990:990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1643:1643:1643))
        (PORT clk (2040:2040:2040) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (3283:3283:3283))
        (PORT d[1] (4081:4081:4081) (4365:4365:4365))
        (PORT d[2] (4115:4115:4115) (4340:4340:4340))
        (PORT d[3] (2001:2001:2001) (2174:2174:2174))
        (PORT d[4] (2159:2159:2159) (2324:2324:2324))
        (PORT d[5] (4120:4120:4120) (4422:4422:4422))
        (PORT d[6] (3155:3155:3155) (3451:3451:3451))
        (PORT d[7] (3441:3441:3441) (3787:3787:3787))
        (PORT d[8] (2765:2765:2765) (3006:3006:3006))
        (PORT d[9] (4331:4331:4331) (4559:4559:4559))
        (PORT d[10] (2483:2483:2483) (2579:2579:2579))
        (PORT d[11] (2795:2795:2795) (2942:2942:2942))
        (PORT d[12] (2536:2536:2536) (2781:2781:2781))
        (PORT clk (2037:2037:2037) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1554:1554:1554))
        (PORT clk (2037:2037:2037) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2068:2068:2068))
        (PORT d[0] (2086:2086:2086) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (1979:1979:1979))
        (PORT d[1] (1776:1776:1776) (1876:1876:1876))
        (PORT d[2] (1580:1580:1580) (1671:1671:1671))
        (PORT d[3] (1631:1631:1631) (1754:1754:1754))
        (PORT d[4] (1948:1948:1948) (2031:2031:2031))
        (PORT d[5] (1378:1378:1378) (1502:1502:1502))
        (PORT d[6] (2228:2228:2228) (2384:2384:2384))
        (PORT d[7] (1577:1577:1577) (1673:1673:1673))
        (PORT d[8] (1909:1909:1909) (2026:2026:2026))
        (PORT d[9] (1644:1644:1644) (1726:1726:1726))
        (PORT d[10] (2045:2045:2045) (2136:2136:2136))
        (PORT d[11] (2068:2068:2068) (2143:2143:2143))
        (PORT d[12] (1672:1672:1672) (1787:1787:1787))
        (PORT clk (2001:2001:2001) (1995:1995:1995))
        (PORT stall (1956:1956:1956) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (1995:1995:1995))
        (PORT d[0] (1434:1434:1434) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1924:1924:1924) (2035:2035:2035))
        (PORT datab (1311:1311:1311) (1415:1415:1415))
        (PORT datac (868:868:868) (877:877:877))
        (PORT datad (1159:1159:1159) (1203:1203:1203))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2475:2475:2475))
        (PORT clk (2052:2052:2052) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (3344:3344:3344))
        (PORT d[1] (2385:2385:2385) (2570:2570:2570))
        (PORT d[2] (5432:5432:5432) (5753:5753:5753))
        (PORT d[3] (2695:2695:2695) (2882:2882:2882))
        (PORT d[4] (2544:2544:2544) (2798:2798:2798))
        (PORT d[5] (3176:3176:3176) (3419:3419:3419))
        (PORT d[6] (2815:2815:2815) (3091:3091:3091))
        (PORT d[7] (3606:3606:3606) (3986:3986:3986))
        (PORT d[8] (2260:2260:2260) (2461:2461:2461))
        (PORT d[9] (2555:2555:2555) (2705:2705:2705))
        (PORT d[10] (3241:3241:3241) (3549:3549:3549))
        (PORT d[11] (3484:3484:3484) (3606:3606:3606))
        (PORT d[12] (3610:3610:3610) (3959:3959:3959))
        (PORT clk (2049:2049:2049) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2348:2348:2348))
        (PORT clk (2049:2049:2049) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2081:2081:2081))
        (PORT d[0] (2879:2879:2879) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (2098:2098:2098))
        (PORT d[1] (2126:2126:2126) (2235:2235:2235))
        (PORT d[2] (1894:1894:1894) (2007:2007:2007))
        (PORT d[3] (2172:2172:2172) (2311:2311:2311))
        (PORT d[4] (1673:1673:1673) (1806:1806:1806))
        (PORT d[5] (1708:1708:1708) (1819:1819:1819))
        (PORT d[6] (1849:1849:1849) (1972:1972:1972))
        (PORT d[7] (2107:2107:2107) (2187:2187:2187))
        (PORT d[8] (1962:1962:1962) (2110:2110:2110))
        (PORT d[9] (1643:1643:1643) (1761:1761:1761))
        (PORT d[10] (2164:2164:2164) (2311:2311:2311))
        (PORT d[11] (2002:2002:2002) (2176:2176:2176))
        (PORT d[12] (2025:2025:2025) (2235:2235:2235))
        (PORT clk (2013:2013:2013) (2008:2008:2008))
        (PORT stall (2381:2381:2381) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2008:2008:2008))
        (PORT d[0] (1466:1466:1466) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1369:1369:1369))
        (PORT clk (2052:2052:2052) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (1862:1862:1862))
        (PORT d[1] (2791:2791:2791) (3033:3033:3033))
        (PORT d[2] (3015:3015:3015) (3159:3159:3159))
        (PORT d[3] (2700:2700:2700) (2882:2882:2882))
        (PORT d[4] (2870:2870:2870) (3156:3156:3156))
        (PORT d[5] (4251:4251:4251) (4577:4577:4577))
        (PORT d[6] (3120:3120:3120) (3284:3284:3284))
        (PORT d[7] (3589:3589:3589) (3956:3956:3956))
        (PORT d[8] (2272:2272:2272) (2486:2486:2486))
        (PORT d[9] (2151:2151:2151) (2276:2276:2276))
        (PORT d[10] (2932:2932:2932) (3029:3029:3029))
        (PORT d[11] (2056:2056:2056) (2144:2144:2144))
        (PORT d[12] (3092:3092:3092) (3334:3334:3334))
        (PORT clk (2049:2049:2049) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1437:1437:1437))
        (PORT clk (2049:2049:2049) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2080:2080:2080))
        (PORT d[0] (2008:2008:2008) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1556:1556:1556) (1601:1601:1601))
        (PORT d[1] (1842:1842:1842) (1899:1899:1899))
        (PORT d[2] (1558:1558:1558) (1619:1619:1619))
        (PORT d[3] (1809:1809:1809) (1867:1867:1867))
        (PORT d[4] (1700:1700:1700) (1827:1827:1827))
        (PORT d[5] (1900:1900:1900) (1983:1983:1983))
        (PORT d[6] (1535:1535:1535) (1553:1553:1553))
        (PORT d[7] (1509:1509:1509) (1572:1572:1572))
        (PORT d[8] (1369:1369:1369) (1457:1457:1457))
        (PORT d[9] (1343:1343:1343) (1446:1446:1446))
        (PORT d[10] (1485:1485:1485) (1591:1591:1591))
        (PORT d[11] (1542:1542:1542) (1571:1571:1571))
        (PORT d[12] (1517:1517:1517) (1554:1554:1554))
        (PORT clk (2013:2013:2013) (2007:2007:2007))
        (PORT stall (2197:2197:2197) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2007:2007:2007))
        (PORT d[0] (1028:1028:1028) (1012:1012:1012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1918:1918:1918) (2030:2030:2030))
        (PORT datab (1318:1318:1318) (1424:1424:1424))
        (PORT datac (1558:1558:1558) (1635:1635:1635))
        (PORT datad (896:896:896) (908:908:908))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1620:1620:1620) (1738:1738:1738))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (242:242:242))
        (PORT datab (1622:1622:1622) (1735:1735:1735))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1208:1208:1208))
        (PORT datab (241:241:241) (323:323:323))
        (PORT datad (175:175:175) (200:200:200))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2072:2072:2072))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (709:709:709) (729:729:729))
        (PORT sload (2071:2071:2071) (2148:2148:2148))
        (PORT ena (1790:1790:1790) (1812:1812:1812))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2866:2866:2866) (2973:2973:2973))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (4224:4224:4224) (4389:4389:4389))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\RI\|conteudo\[15\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1076:1076:1076) (1143:1143:1143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (487:487:487))
        (PORT datab (348:348:348) (468:468:468))
        (PORT datac (421:421:421) (498:498:498))
        (PORT datad (666:666:666) (736:736:736))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (287:287:287))
        (PORT datac (1512:1512:1512) (1536:1536:1536))
        (PORT datad (597:597:597) (609:609:609))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (291:291:291))
        (PORT datab (537:537:537) (569:569:569))
        (PORT datac (383:383:383) (415:415:415))
        (PORT datad (343:343:343) (369:369:369))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RopULA\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (896:896:896))
        (PORT datab (1415:1415:1415) (1405:1405:1405))
        (PORT datac (613:613:613) (643:643:643))
        (PORT datad (1238:1238:1238) (1298:1298:1298))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (760:760:760))
        (PORT datab (236:236:236) (279:279:279))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (847:847:847) (873:873:873))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (878:878:878))
        (PORT datab (725:725:725) (789:789:789))
        (PORT datac (844:844:844) (892:892:892))
        (PORT datad (903:903:903) (937:937:937))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (350:350:350) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (660:660:660))
        (PORT datab (913:913:913) (971:971:971))
        (PORT datac (1450:1450:1450) (1504:1504:1504))
        (PORT datad (901:901:901) (932:932:932))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (798:798:798))
        (PORT datab (612:612:612) (641:641:641))
        (PORT datac (580:580:580) (605:605:605))
        (PORT datad (329:329:329) (346:346:346))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (796:796:796))
        (PORT datab (1215:1215:1215) (1281:1281:1281))
        (PORT datad (174:174:174) (198:198:198))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1727:1727:1727))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1214:1214:1214) (1217:1217:1217))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3595:3595:3595) (3887:3887:3887))
        (PORT datab (1222:1222:1222) (1293:1293:1293))
        (PORT datad (1423:1423:1423) (1514:1514:1514))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[56\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2111:2111:2111))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[55\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (259:259:259) (328:328:328))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[55\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1733:1733:1733))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (3001:3001:3001))
        (PORT clk (2032:2032:2032) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (2249:2249:2249))
        (PORT d[1] (3355:3355:3355) (3542:3542:3542))
        (PORT d[2] (3627:3627:3627) (3772:3772:3772))
        (PORT d[3] (3499:3499:3499) (3792:3792:3792))
        (PORT d[4] (2331:2331:2331) (2510:2510:2510))
        (PORT d[5] (2449:2449:2449) (2617:2617:2617))
        (PORT d[6] (2096:2096:2096) (2282:2282:2282))
        (PORT d[7] (2750:2750:2750) (2986:2986:2986))
        (PORT d[8] (4295:4295:4295) (4520:4520:4520))
        (PORT d[9] (3384:3384:3384) (3475:3475:3475))
        (PORT d[10] (2636:2636:2636) (2858:2858:2858))
        (PORT d[11] (3383:3383:3383) (3538:3538:3538))
        (PORT d[12] (2193:2193:2193) (2400:2400:2400))
        (PORT clk (2029:2029:2029) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2389:2389:2389))
        (PORT clk (2029:2029:2029) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2058:2058:2058))
        (PORT d[0] (2825:2825:2825) (2926:2926:2926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2309:2309:2309))
        (PORT d[1] (2109:2109:2109) (2338:2338:2338))
        (PORT d[2] (2293:2293:2293) (2465:2465:2465))
        (PORT d[3] (2166:2166:2166) (2314:2314:2314))
        (PORT d[4] (1916:1916:1916) (2039:2039:2039))
        (PORT d[5] (2091:2091:2091) (2301:2301:2301))
        (PORT d[6] (1932:1932:1932) (2087:2087:2087))
        (PORT d[7] (2175:2175:2175) (2347:2347:2347))
        (PORT d[8] (2429:2429:2429) (2606:2606:2606))
        (PORT d[9] (2170:2170:2170) (2316:2316:2316))
        (PORT d[10] (2117:2117:2117) (2230:2230:2230))
        (PORT d[11] (2091:2091:2091) (2228:2228:2228))
        (PORT d[12] (2075:2075:2075) (2269:2269:2269))
        (PORT clk (1993:1993:1993) (1985:1985:1985))
        (PORT stall (2967:2967:2967) (2806:2806:2806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1985:1985:1985))
        (PORT d[0] (1948:1948:1948) (2106:2106:2106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1986:1986:1986))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1986:1986:1986))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1986:1986:1986))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (3248:3248:3248))
        (PORT clk (2049:2049:2049) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (3322:3322:3322))
        (PORT d[1] (4833:4833:4833) (5112:5112:5112))
        (PORT d[2] (3216:3216:3216) (3408:3408:3408))
        (PORT d[3] (2501:2501:2501) (2719:2719:2719))
        (PORT d[4] (2696:2696:2696) (2908:2908:2908))
        (PORT d[5] (3532:3532:3532) (3834:3834:3834))
        (PORT d[6] (3151:3151:3151) (3446:3446:3446))
        (PORT d[7] (3170:3170:3170) (3481:3481:3481))
        (PORT d[8] (2978:2978:2978) (3277:3277:3277))
        (PORT d[9] (4344:4344:4344) (4571:4571:4571))
        (PORT d[10] (3096:3096:3096) (3224:3224:3224))
        (PORT d[11] (3398:3398:3398) (3581:3581:3581))
        (PORT d[12] (2521:2521:2521) (2750:2750:2750))
        (PORT clk (2046:2046:2046) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2059:2059:2059))
        (PORT clk (2046:2046:2046) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2080:2080:2080))
        (PORT d[0] (2576:2576:2576) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (1908:1908:1908))
        (PORT d[1] (2092:2092:2092) (2232:2232:2232))
        (PORT d[2] (1938:1938:1938) (2038:2038:2038))
        (PORT d[3] (1616:1616:1616) (1738:1738:1738))
        (PORT d[4] (1691:1691:1691) (1779:1779:1779))
        (PORT d[5] (1729:1729:1729) (1855:1855:1855))
        (PORT d[6] (2225:2225:2225) (2408:2408:2408))
        (PORT d[7] (1959:1959:1959) (2100:2100:2100))
        (PORT d[8] (2121:2121:2121) (2250:2250:2250))
        (PORT d[9] (1652:1652:1652) (1755:1755:1755))
        (PORT d[10] (2048:2048:2048) (2175:2175:2175))
        (PORT d[11] (2297:2297:2297) (2428:2428:2428))
        (PORT d[12] (1659:1659:1659) (1796:1796:1796))
        (PORT clk (2010:2010:2010) (2007:2007:2007))
        (PORT stall (2508:2508:2508) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2007:2007:2007))
        (PORT d[0] (1685:1685:1685) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1564:1564:1564))
        (PORT datab (1264:1264:1264) (1358:1358:1358))
        (PORT datac (1748:1748:1748) (1819:1819:1819))
        (PORT datad (1688:1688:1688) (1735:1735:1735))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1679:1679:1679))
        (PORT clk (2059:2059:2059) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (1931:1931:1931))
        (PORT d[1] (3213:3213:3213) (3512:3512:3512))
        (PORT d[2] (1578:1578:1578) (1668:1668:1668))
        (PORT d[3] (2722:2722:2722) (2884:2884:2884))
        (PORT d[4] (3767:3767:3767) (4095:4095:4095))
        (PORT d[5] (1593:1593:1593) (1704:1704:1704))
        (PORT d[6] (1774:1774:1774) (1862:1862:1862))
        (PORT d[7] (3270:3270:3270) (3599:3599:3599))
        (PORT d[8] (1694:1694:1694) (1822:1822:1822))
        (PORT d[9] (1744:1744:1744) (1889:1889:1889))
        (PORT d[10] (3210:3210:3210) (3487:3487:3487))
        (PORT d[11] (2717:2717:2717) (2839:2839:2839))
        (PORT d[12] (2215:2215:2215) (2443:2443:2443))
        (PORT clk (2056:2056:2056) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1954:1954:1954))
        (PORT clk (2056:2056:2056) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2088:2088:2088))
        (PORT d[0] (2451:2451:2451) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2089:2089:2089))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1800:1800:1800))
        (PORT d[1] (1570:1570:1570) (1654:1654:1654))
        (PORT d[2] (1333:1333:1333) (1423:1423:1423))
        (PORT d[3] (1698:1698:1698) (1797:1797:1797))
        (PORT d[4] (1382:1382:1382) (1458:1458:1458))
        (PORT d[5] (1438:1438:1438) (1547:1547:1547))
        (PORT d[6] (1352:1352:1352) (1448:1448:1448))
        (PORT d[7] (1600:1600:1600) (1681:1681:1681))
        (PORT d[8] (1401:1401:1401) (1478:1478:1478))
        (PORT d[9] (1376:1376:1376) (1456:1456:1456))
        (PORT d[10] (1430:1430:1430) (1513:1513:1513))
        (PORT d[11] (1593:1593:1593) (1676:1676:1676))
        (PORT d[12] (1332:1332:1332) (1427:1427:1427))
        (PORT clk (2020:2020:2020) (2015:2015:2015))
        (PORT stall (1738:1738:1738) (1692:1692:1692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2015:2015:2015))
        (PORT d[0] (1396:1396:1396) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2600:2600:2600))
        (PORT clk (2057:2057:2057) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2424:2424:2424))
        (PORT d[1] (3401:3401:3401) (3591:3591:3591))
        (PORT d[2] (4056:4056:4056) (4209:4209:4209))
        (PORT d[3] (2812:2812:2812) (3035:3035:3035))
        (PORT d[4] (2407:2407:2407) (2641:2641:2641))
        (PORT d[5] (2392:2392:2392) (2564:2564:2564))
        (PORT d[6] (2096:2096:2096) (2257:2257:2257))
        (PORT d[7] (3076:3076:3076) (3292:3292:3292))
        (PORT d[8] (4274:4274:4274) (4508:4508:4508))
        (PORT d[9] (2784:2784:2784) (2875:2875:2875))
        (PORT d[10] (3034:3034:3034) (3237:3237:3237))
        (PORT d[11] (4402:4402:4402) (4616:4616:4616))
        (PORT d[12] (2982:2982:2982) (3226:3226:3226))
        (PORT clk (2054:2054:2054) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2283:2283:2283))
        (PORT clk (2054:2054:2054) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2083:2083:2083))
        (PORT d[0] (2738:2738:2738) (2820:2820:2820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1872:1872:1872) (1977:1977:1977))
        (PORT d[1] (1905:1905:1905) (2045:2045:2045))
        (PORT d[2] (2084:2084:2084) (2278:2278:2278))
        (PORT d[3] (2107:2107:2107) (2233:2233:2233))
        (PORT d[4] (2097:2097:2097) (2287:2287:2287))
        (PORT d[5] (2405:2405:2405) (2484:2484:2484))
        (PORT d[6] (2126:2126:2126) (2223:2223:2223))
        (PORT d[7] (2014:2014:2014) (2120:2120:2120))
        (PORT d[8] (2011:2011:2011) (2111:2111:2111))
        (PORT d[9] (2299:2299:2299) (2394:2394:2394))
        (PORT d[10] (2265:2265:2265) (2326:2326:2326))
        (PORT d[11] (2029:2029:2029) (2127:2127:2127))
        (PORT d[12] (1969:1969:1969) (2146:2146:2146))
        (PORT clk (2018:2018:2018) (2010:2010:2010))
        (PORT stall (2807:2807:2807) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2010:2010:2010))
        (PORT d[0] (1809:1809:1809) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1567:1567:1567))
        (PORT datab (1261:1261:1261) (1361:1361:1361))
        (PORT datac (1543:1543:1543) (1622:1622:1622))
        (PORT datad (1984:1984:1984) (2062:2062:2062))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1857:1857:1857))
        (PORT clk (2076:2076:2076) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2985:2985:2985) (3281:3281:3281))
        (PORT d[1] (2613:2613:2613) (2735:2735:2735))
        (PORT d[2] (4731:4731:4731) (4956:4956:4956))
        (PORT d[3] (2228:2228:2228) (2440:2440:2440))
        (PORT d[4] (2146:2146:2146) (2349:2349:2349))
        (PORT d[5] (3280:3280:3280) (3588:3588:3588))
        (PORT d[6] (2228:2228:2228) (2334:2334:2334))
        (PORT d[7] (2903:2903:2903) (3181:3181:3181))
        (PORT d[8] (1976:1976:1976) (2101:2101:2101))
        (PORT d[9] (2029:2029:2029) (2155:2155:2155))
        (PORT d[10] (2802:2802:2802) (3032:3032:3032))
        (PORT d[11] (1997:1997:1997) (2116:2116:2116))
        (PORT d[12] (3259:3259:3259) (3587:3587:3587))
        (PORT clk (2073:2073:2073) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2321:2321:2321))
        (PORT clk (2073:2073:2073) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2104:2104:2104))
        (PORT d[0] (2770:2770:2770) (2858:2858:2858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2105:2105:2105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2105:2105:2105))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (2030:2030:2030))
        (PORT d[1] (1915:1915:1915) (2057:2057:2057))
        (PORT d[2] (1829:1829:1829) (1969:1969:1969))
        (PORT d[3] (2058:2058:2058) (2136:2136:2136))
        (PORT d[4] (2042:2042:2042) (2198:2198:2198))
        (PORT d[5] (2077:2077:2077) (2239:2239:2239))
        (PORT d[6] (1900:1900:1900) (1982:1982:1982))
        (PORT d[7] (1884:1884:1884) (1972:1972:1972))
        (PORT d[8] (1759:1759:1759) (1841:1841:1841))
        (PORT d[9] (2065:2065:2065) (2165:2165:2165))
        (PORT d[10] (1941:1941:1941) (1997:1997:1997))
        (PORT d[11] (1959:1959:1959) (2039:2039:2039))
        (PORT d[12] (1883:1883:1883) (1994:1994:1994))
        (PORT clk (2037:2037:2037) (2031:2031:2031))
        (PORT stall (2510:2510:2510) (2390:2390:2390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2031:2031:2031))
        (PORT d[0] (1720:1720:1720) (1786:1786:1786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (1897:1897:1897))
        (PORT clk (2077:2077:2077) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3018:3018:3018) (3320:3320:3320))
        (PORT d[1] (2616:2616:2616) (2759:2759:2759))
        (PORT d[2] (4757:4757:4757) (4984:4984:4984))
        (PORT d[3] (2316:2316:2316) (2546:2546:2546))
        (PORT d[4] (2141:2141:2141) (2339:2339:2339))
        (PORT d[5] (3245:3245:3245) (3529:3529:3529))
        (PORT d[6] (2215:2215:2215) (2303:2303:2303))
        (PORT d[7] (3099:3099:3099) (3388:3388:3388))
        (PORT d[8] (1681:1681:1681) (1803:1803:1803))
        (PORT d[9] (1752:1752:1752) (1874:1874:1874))
        (PORT d[10] (2788:2788:2788) (3032:3032:3032))
        (PORT d[11] (2225:2225:2225) (2349:2349:2349))
        (PORT d[12] (2996:2996:2996) (3304:3304:3304))
        (PORT clk (2074:2074:2074) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2132:2132:2132))
        (PORT clk (2074:2074:2074) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2107:2107:2107))
        (PORT d[0] (2615:2615:2615) (2650:2650:2650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2108:2108:2108))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1900:1900:1900))
        (PORT d[1] (1651:1651:1651) (1797:1797:1797))
        (PORT d[2] (1659:1659:1659) (1795:1795:1795))
        (PORT d[3] (1732:1732:1732) (1803:1803:1803))
        (PORT d[4] (1741:1741:1741) (1793:1793:1793))
        (PORT d[5] (2037:2037:2037) (2182:2182:2182))
        (PORT d[6] (1583:1583:1583) (1654:1654:1654))
        (PORT d[7] (1719:1719:1719) (1841:1841:1841))
        (PORT d[8] (1698:1698:1698) (1764:1764:1764))
        (PORT d[9] (1731:1731:1731) (1806:1806:1806))
        (PORT d[10] (1639:1639:1639) (1684:1684:1684))
        (PORT d[11] (1661:1661:1661) (1743:1743:1743))
        (PORT d[12] (1850:1850:1850) (1969:1969:1969))
        (PORT clk (2038:2038:2038) (2034:2034:2034))
        (PORT stall (2150:2150:2150) (2041:2041:2041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2034:2034:2034))
        (PORT d[0] (1552:1552:1552) (1629:1629:1629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2035:2035:2035))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2035:2035:2035))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2035:2035:2035))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1870:1870:1870) (1981:1981:1981))
        (PORT datab (1665:1665:1665) (1775:1775:1775))
        (PORT datac (618:618:618) (631:631:631))
        (PORT datad (341:341:341) (354:354:354))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2501:2501:2501))
        (PORT clk (2063:2063:2063) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2910:2910:2910))
        (PORT d[1] (3966:3966:3966) (4195:4195:4195))
        (PORT d[2] (2904:2904:2904) (3060:3060:3060))
        (PORT d[3] (3242:3242:3242) (3529:3529:3529))
        (PORT d[4] (2455:2455:2455) (2663:2663:2663))
        (PORT d[5] (3409:3409:3409) (3652:3652:3652))
        (PORT d[6] (2789:2789:2789) (3036:3036:3036))
        (PORT d[7] (3151:3151:3151) (3413:3413:3413))
        (PORT d[8] (3137:3137:3137) (3294:3294:3294))
        (PORT d[9] (2626:2626:2626) (2734:2734:2734))
        (PORT d[10] (3110:3110:3110) (3257:3257:3257))
        (PORT d[11] (2766:2766:2766) (2908:2908:2908))
        (PORT d[12] (2077:2077:2077) (2231:2231:2231))
        (PORT clk (2060:2060:2060) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1932:1932:1932) (1988:1988:1988))
        (PORT clk (2060:2060:2060) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2090:2090:2090))
        (PORT d[0] (2412:2412:2412) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (2088:2088:2088))
        (PORT d[1] (2296:2296:2296) (2477:2477:2477))
        (PORT d[2] (1982:1982:1982) (2138:2138:2138))
        (PORT d[3] (2152:2152:2152) (2299:2299:2299))
        (PORT d[4] (1676:1676:1676) (1821:1821:1821))
        (PORT d[5] (1733:1733:1733) (1899:1899:1899))
        (PORT d[6] (1773:1773:1773) (1875:1875:1875))
        (PORT d[7] (2033:2033:2033) (2166:2166:2166))
        (PORT d[8] (2298:2298:2298) (2427:2427:2427))
        (PORT d[9] (1977:1977:1977) (2039:2039:2039))
        (PORT d[10] (2190:2190:2190) (2390:2390:2390))
        (PORT d[11] (2294:2294:2294) (2348:2348:2348))
        (PORT d[12] (1998:1998:1998) (2204:2204:2204))
        (PORT clk (2024:2024:2024) (2017:2017:2017))
        (PORT stall (2770:2770:2770) (2642:2642:2642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2017:2017:2017))
        (PORT d[0] (1629:1629:1629) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2762:2762:2762))
        (PORT clk (2046:2046:2046) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3488:3488:3488))
        (PORT d[1] (2245:2245:2245) (2397:2397:2397))
        (PORT d[2] (2354:2354:2354) (2495:2495:2495))
        (PORT d[3] (3218:3218:3218) (3511:3511:3511))
        (PORT d[4] (2829:2829:2829) (3101:3101:3101))
        (PORT d[5] (3238:3238:3238) (3456:3456:3456))
        (PORT d[6] (2793:2793:2793) (3061:3061:3061))
        (PORT d[7] (3128:3128:3128) (3437:3437:3437))
        (PORT d[8] (2519:2519:2519) (2648:2648:2648))
        (PORT d[9] (2060:2060:2060) (2168:2168:2168))
        (PORT d[10] (2490:2490:2490) (2606:2606:2606))
        (PORT d[11] (1983:1983:1983) (2102:2102:2102))
        (PORT d[12] (2097:2097:2097) (2287:2287:2287))
        (PORT clk (2043:2043:2043) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2044:2044:2044) (2114:2114:2114))
        (PORT clk (2043:2043:2043) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2076:2076:2076))
        (PORT d[0] (2770:2770:2770) (2839:2839:2839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2095:2095:2095))
        (PORT d[1] (1759:1759:1759) (1927:1927:1927))
        (PORT d[2] (2019:2019:2019) (2105:2105:2105))
        (PORT d[3] (1977:1977:1977) (2126:2126:2126))
        (PORT d[4] (1678:1678:1678) (1822:1822:1822))
        (PORT d[5] (1750:1750:1750) (1913:1913:1913))
        (PORT d[6] (1727:1727:1727) (1817:1817:1817))
        (PORT d[7] (2058:2058:2058) (2192:2192:2192))
        (PORT d[8] (1961:1961:1961) (2064:2064:2064))
        (PORT d[9] (2019:2019:2019) (2090:2090:2090))
        (PORT d[10] (1980:1980:1980) (2053:2053:2053))
        (PORT d[11] (1985:1985:1985) (2047:2047:2047))
        (PORT d[12] (2007:2007:2007) (2192:2192:2192))
        (PORT clk (2007:2007:2007) (2003:2003:2003))
        (PORT stall (2814:2814:2814) (2693:2693:2693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2003:2003:2003))
        (PORT d[0] (1712:1712:1712) (1759:1759:1759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2004:2004:2004))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1564:1564:1564))
        (PORT datab (1265:1265:1265) (1358:1358:1358))
        (PORT datac (1588:1588:1588) (1603:1603:1603))
        (PORT datad (1505:1505:1505) (1505:1505:1505))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1196:1196:1196))
        (PORT datab (1242:1242:1242) (1345:1345:1345))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1506:1506:1506) (1616:1616:1616))
        (PORT datab (199:199:199) (239:239:239))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (469:469:469))
        (PORT datab (677:677:677) (706:706:706))
        (PORT datac (216:216:216) (293:293:293))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1718:1718:1718) (1733:1733:1733))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (538:538:538) (569:569:569))
        (PORT sload (1719:1719:1719) (1809:1809:1809))
        (PORT ena (1819:1819:1819) (1849:1849:1849))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1722:1722:1722) (1735:1735:1735))
        (PORT asdata (1966:1966:1966) (2010:2010:2010))
        (PORT ena (1515:1515:1515) (1545:1545:1545))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (529:529:529))
        (PORT datab (745:745:745) (807:807:807))
        (PORT datac (654:654:654) (702:702:702))
        (PORT datad (396:396:396) (455:455:455))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (269:269:269))
        (PORT datac (173:173:173) (206:206:206))
        (PORT datad (1519:1519:1519) (1535:1535:1535))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeAC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (900:900:900))
        (PORT datab (687:687:687) (736:736:736))
        (PORT datac (614:614:614) (638:638:638))
        (PORT datad (824:824:824) (835:835:835))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (590:590:590))
        (PORT datab (905:905:905) (935:935:935))
        (PORT datac (1107:1107:1107) (1155:1155:1155))
        (PORT datad (896:896:896) (926:926:926))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (874:874:874))
        (PORT datab (270:270:270) (355:355:355))
        (PORT datac (409:409:409) (467:467:467))
        (PORT datad (907:907:907) (933:933:933))
        (IOPATH dataa combout (350:350:350) (366:366:366))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (854:854:854))
        (PORT datab (272:272:272) (357:357:357))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (906:906:906) (934:934:934))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (887:887:887))
        (PORT datab (702:702:702) (730:730:730))
        (PORT datac (172:172:172) (205:205:205))
        (PORT datad (340:340:340) (361:361:361))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (853:853:853))
        (PORT datab (293:293:293) (379:379:379))
        (PORT datac (846:846:846) (850:850:850))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AC\|conteudo\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (195:195:195) (228:228:228))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1716:1716:1716) (1729:1729:1729))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1999:1999:1999) (2017:2017:2017))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[9\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3591:3591:3591) (3904:3904:3904))
        (PORT datab (949:949:949) (1016:1016:1016))
        (PORT datad (1234:1234:1234) (1296:1296:1296))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[52\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2112:2112:2112))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[51\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1719:1719:1719) (1732:1732:1732))
        (PORT asdata (966:966:966) (1029:1029:1029))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1438:1438:1438))
        (PORT clk (2059:2059:2059) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1455:1455:1455))
        (PORT d[1] (3258:3258:3258) (3560:3560:3560))
        (PORT d[2] (1972:1972:1972) (2109:2109:2109))
        (PORT d[3] (2512:2512:2512) (2698:2698:2698))
        (PORT d[4] (2790:2790:2790) (3037:3037:3037))
        (PORT d[5] (3506:3506:3506) (3827:3827:3827))
        (PORT d[6] (1457:1457:1457) (1547:1547:1547))
        (PORT d[7] (3308:3308:3308) (3659:3659:3659))
        (PORT d[8] (1699:1699:1699) (1828:1828:1828))
        (PORT d[9] (1450:1450:1450) (1588:1588:1588))
        (PORT d[10] (2864:2864:2864) (3143:3143:3143))
        (PORT d[11] (2695:2695:2695) (2816:2816:2816))
        (PORT d[12] (2223:2223:2223) (2428:2428:2428))
        (PORT clk (2056:2056:2056) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1650:1650:1650))
        (PORT clk (2056:2056:2056) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2090:2090:2090))
        (PORT d[0] (2139:2139:2139) (2187:2187:2187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2091:2091:2091))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1415:1415:1415))
        (PORT d[1] (1334:1334:1334) (1420:1420:1420))
        (PORT d[2] (1366:1366:1366) (1437:1437:1437))
        (PORT d[3] (1562:1562:1562) (1634:1634:1634))
        (PORT d[4] (1403:1403:1403) (1473:1473:1473))
        (PORT d[5] (1428:1428:1428) (1523:1523:1523))
        (PORT d[6] (1319:1319:1319) (1406:1406:1406))
        (PORT d[7] (1299:1299:1299) (1360:1360:1360))
        (PORT d[8] (1371:1371:1371) (1441:1441:1441))
        (PORT d[9] (1371:1371:1371) (1446:1446:1446))
        (PORT d[10] (1397:1397:1397) (1470:1470:1470))
        (PORT d[11] (1355:1355:1355) (1438:1438:1438))
        (PORT d[12] (1301:1301:1301) (1390:1390:1390))
        (PORT clk (2020:2020:2020) (2017:2017:2017))
        (PORT stall (1982:1982:1982) (1942:1942:1942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2017:2017:2017))
        (PORT d[0] (1157:1157:1157) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1714:1714:1714))
        (PORT clk (2021:2021:2021) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (3247:3247:3247))
        (PORT d[1] (2270:2270:2270) (2435:2435:2435))
        (PORT d[2] (5479:5479:5479) (5815:5815:5815))
        (PORT d[3] (2447:2447:2447) (2646:2646:2646))
        (PORT d[4] (2831:2831:2831) (3115:3115:3115))
        (PORT d[5] (2905:2905:2905) (3176:3176:3176))
        (PORT d[6] (3060:3060:3060) (3330:3330:3330))
        (PORT d[7] (3553:3553:3553) (3908:3908:3908))
        (PORT d[8] (2355:2355:2355) (2526:2526:2526))
        (PORT d[9] (2562:2562:2562) (2705:2705:2705))
        (PORT d[10] (3205:3205:3205) (3525:3525:3525))
        (PORT d[11] (3014:3014:3014) (3159:3159:3159))
        (PORT d[12] (3282:3282:3282) (3647:3647:3647))
        (PORT clk (2018:2018:2018) (2045:2045:2045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (1971:1971:1971))
        (PORT clk (2018:2018:2018) (2045:2045:2045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2049:2049:2049))
        (PORT d[0] (2426:2426:2426) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2050:2050:2050))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2050:2050:2050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2050:2050:2050))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2050:2050:2050))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (2084:2084:2084))
        (PORT d[1] (1960:1960:1960) (2080:2080:2080))
        (PORT d[2] (1594:1594:1594) (1700:1700:1700))
        (PORT d[3] (2001:2001:2001) (2131:2131:2131))
        (PORT d[4] (2029:2029:2029) (2157:2157:2157))
        (PORT d[5] (1451:1451:1451) (1568:1568:1568))
        (PORT d[6] (2000:2000:2000) (2094:2094:2094))
        (PORT d[7] (1639:1639:1639) (1736:1736:1736))
        (PORT d[8] (2305:2305:2305) (2380:2380:2380))
        (PORT d[9] (1992:1992:1992) (2166:2166:2166))
        (PORT d[10] (2288:2288:2288) (2404:2404:2404))
        (PORT d[11] (1996:1996:1996) (2134:2134:2134))
        (PORT d[12] (2274:2274:2274) (2388:2388:2388))
        (PORT clk (1982:1982:1982) (1976:1976:1976))
        (PORT stall (2569:2569:2569) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1976:1976:1976))
        (PORT d[0] (1697:1697:1697) (1756:1756:1756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (1098:1098:1098))
        (PORT datab (1385:1385:1385) (1503:1503:1503))
        (PORT datac (1307:1307:1307) (1356:1356:1356))
        (PORT datad (1852:1852:1852) (1914:1914:1914))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2215:2215:2215))
        (PORT clk (2013:2013:2013) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3791:3791:3791))
        (PORT d[1] (3217:3217:3217) (3329:3329:3329))
        (PORT d[2] (2007:2007:2007) (2093:2093:2093))
        (PORT d[3] (1638:1638:1638) (1771:1771:1771))
        (PORT d[4] (2249:2249:2249) (2437:2437:2437))
        (PORT d[5] (3779:3779:3779) (4090:4090:4090))
        (PORT d[6] (2195:2195:2195) (2307:2307:2307))
        (PORT d[7] (2993:2993:2993) (3066:3066:3066))
        (PORT d[8] (3134:3134:3134) (3363:3363:3363))
        (PORT d[9] (1908:1908:1908) (2042:2042:2042))
        (PORT d[10] (2183:2183:2183) (2274:2274:2274))
        (PORT d[11] (2123:2123:2123) (2220:2220:2220))
        (PORT d[12] (1867:1867:1867) (2054:2054:2054))
        (PORT clk (2010:2010:2010) (2040:2040:2040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (1782:1782:1782))
        (PORT clk (2010:2010:2010) (2040:2040:2040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2044:2044:2044))
        (PORT d[0] (2317:2317:2317) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2045:2045:2045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1646:1646:1646))
        (PORT d[1] (1905:1905:1905) (2024:2024:2024))
        (PORT d[2] (1587:1587:1587) (1675:1675:1675))
        (PORT d[3] (1592:1592:1592) (1670:1670:1670))
        (PORT d[4] (1579:1579:1579) (1672:1672:1672))
        (PORT d[5] (1698:1698:1698) (1824:1824:1824))
        (PORT d[6] (1652:1652:1652) (1748:1748:1748))
        (PORT d[7] (1604:1604:1604) (1676:1676:1676))
        (PORT d[8] (1527:1527:1527) (1615:1615:1615))
        (PORT d[9] (1687:1687:1687) (1794:1794:1794))
        (PORT d[10] (1634:1634:1634) (1719:1719:1719))
        (PORT d[11] (1684:1684:1684) (1775:1775:1775))
        (PORT d[12] (1426:1426:1426) (1559:1559:1559))
        (PORT clk (1974:1974:1974) (1971:1971:1971))
        (PORT stall (2205:2205:2205) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1971:1971:1971))
        (PORT d[0] (1433:1433:1433) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1972:1972:1972))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1972:1972:1972))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1972:1972:1972))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2466:2466:2466))
        (PORT clk (2071:2071:2071) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3493:3493:3493) (3887:3887:3887))
        (PORT d[1] (3050:3050:3050) (3291:3291:3291))
        (PORT d[2] (2358:2358:2358) (2460:2460:2460))
        (PORT d[3] (3815:3815:3815) (4054:4054:4054))
        (PORT d[4] (2430:2430:2430) (2669:2669:2669))
        (PORT d[5] (2085:2085:2085) (2153:2153:2153))
        (PORT d[6] (2543:2543:2543) (2661:2661:2661))
        (PORT d[7] (3588:3588:3588) (3929:3929:3929))
        (PORT d[8] (1924:1924:1924) (2094:2094:2094))
        (PORT d[9] (2916:2916:2916) (3063:3063:3063))
        (PORT d[10] (1842:1842:1842) (1917:1917:1917))
        (PORT d[11] (2637:2637:2637) (2697:2697:2697))
        (PORT d[12] (2730:2730:2730) (2967:2967:2967))
        (PORT clk (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (1708:1708:1708))
        (PORT clk (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2101:2101:2101))
        (PORT d[0] (2572:2572:2572) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2102:2102:2102))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1744:1744:1744))
        (PORT d[1] (1868:1868:1868) (1939:1939:1939))
        (PORT d[2] (1525:1525:1525) (1602:1602:1602))
        (PORT d[3] (1818:1818:1818) (1901:1901:1901))
        (PORT d[4] (1707:1707:1707) (1840:1840:1840))
        (PORT d[5] (1706:1706:1706) (1834:1834:1834))
        (PORT d[6] (1591:1591:1591) (1696:1696:1696))
        (PORT d[7] (1749:1749:1749) (1823:1823:1823))
        (PORT d[8] (1816:1816:1816) (1898:1898:1898))
        (PORT d[9] (1632:1632:1632) (1714:1714:1714))
        (PORT d[10] (1858:1858:1858) (1905:1905:1905))
        (PORT d[11] (1585:1585:1585) (1718:1718:1718))
        (PORT d[12] (1652:1652:1652) (1713:1713:1713))
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (PORT stall (1866:1866:1866) (1845:1845:1845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2028:2028:2028))
        (PORT d[0] (1346:1346:1346) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1094:1094:1094))
        (PORT datab (1385:1385:1385) (1508:1508:1508))
        (PORT datac (1209:1209:1209) (1277:1277:1277))
        (PORT datad (1633:1633:1633) (1677:1677:1677))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1761:1761:1761))
        (PORT clk (2032:2032:2032) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1734:1734:1734))
        (PORT d[1] (3550:3550:3550) (3648:3648:3648))
        (PORT d[2] (2885:2885:2885) (3029:3029:3029))
        (PORT d[3] (1353:1353:1353) (1462:1462:1462))
        (PORT d[4] (1298:1298:1298) (1412:1412:1412))
        (PORT d[5] (1987:1987:1987) (2103:2103:2103))
        (PORT d[6] (1722:1722:1722) (1832:1832:1832))
        (PORT d[7] (1821:1821:1821) (1885:1885:1885))
        (PORT d[8] (1101:1101:1101) (1184:1184:1184))
        (PORT d[9] (1425:1425:1425) (1529:1529:1529))
        (PORT d[10] (1549:1549:1549) (1619:1619:1619))
        (PORT d[11] (1821:1821:1821) (1895:1895:1895))
        (PORT d[12] (2340:2340:2340) (2444:2444:2444))
        (PORT clk (2029:2029:2029) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1411:1411:1411))
        (PORT clk (2029:2029:2029) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2062:2062:2062))
        (PORT d[0] (1929:1929:1929) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1358:1358:1358))
        (PORT d[1] (1591:1591:1591) (1652:1652:1652))
        (PORT d[2] (1306:1306:1306) (1370:1370:1370))
        (PORT d[3] (1302:1302:1302) (1386:1386:1386))
        (PORT d[4] (1292:1292:1292) (1349:1349:1349))
        (PORT d[5] (1404:1404:1404) (1476:1476:1476))
        (PORT d[6] (1326:1326:1326) (1391:1391:1391))
        (PORT d[7] (1558:1558:1558) (1624:1624:1624))
        (PORT d[8] (1273:1273:1273) (1346:1346:1346))
        (PORT d[9] (1367:1367:1367) (1455:1455:1455))
        (PORT d[10] (1330:1330:1330) (1403:1403:1403))
        (PORT d[11] (1427:1427:1427) (1486:1486:1486))
        (PORT d[12] (1589:1589:1589) (1693:1693:1693))
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (PORT stall (2060:2060:2060) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1989:1989:1989))
        (PORT d[0] (1133:1133:1133) (1143:1143:1143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1131:1131:1131) (1218:1218:1218))
        (PORT clk (2048:2048:2048) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1115:1115:1115))
        (PORT d[1] (1664:1664:1664) (1732:1732:1732))
        (PORT d[2] (2504:2504:2504) (2644:2644:2644))
        (PORT d[3] (3047:3047:3047) (3244:3244:3244))
        (PORT d[4] (3015:3015:3015) (3298:3298:3298))
        (PORT d[5] (1300:1300:1300) (1384:1384:1384))
        (PORT d[6] (1052:1052:1052) (1127:1127:1127))
        (PORT d[7] (3612:3612:3612) (3991:3991:3991))
        (PORT d[8] (2027:2027:2027) (2182:2182:2182))
        (PORT d[9] (1625:1625:1625) (1741:1741:1741))
        (PORT d[10] (2104:2104:2104) (2163:2163:2163))
        (PORT d[11] (1864:1864:1864) (1933:1933:1933))
        (PORT d[12] (2807:2807:2807) (3066:3066:3066))
        (PORT clk (2045:2045:2045) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1249:1249:1249))
        (PORT clk (2045:2045:2045) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2075:2075:2075))
        (PORT d[0] (1817:1817:1817) (1786:1786:1786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2076:2076:2076))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1109:1109:1109) (1167:1167:1167))
        (PORT d[1] (1056:1056:1056) (1102:1102:1102))
        (PORT d[2] (1067:1067:1067) (1122:1122:1122))
        (PORT d[3] (1023:1023:1023) (1067:1067:1067))
        (PORT d[4] (1053:1053:1053) (1102:1102:1102))
        (PORT d[5] (1294:1294:1294) (1343:1343:1343))
        (PORT d[6] (1041:1041:1041) (1075:1075:1075))
        (PORT d[7] (1018:1018:1018) (1064:1064:1064))
        (PORT d[8] (1138:1138:1138) (1188:1188:1188))
        (PORT d[9] (1071:1071:1071) (1109:1109:1109))
        (PORT d[10] (1050:1050:1050) (1103:1103:1103))
        (PORT d[11] (1050:1050:1050) (1093:1093:1093))
        (PORT d[12] (991:991:991) (1028:1028:1028))
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (PORT stall (1693:1693:1693) (1678:1678:1678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2002:2002:2002))
        (PORT d[0] (1008:1008:1008) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (1097:1097:1097))
        (PORT datab (979:979:979) (1049:1049:1049))
        (PORT datac (1441:1441:1441) (1540:1540:1540))
        (PORT datad (1014:1014:1014) (1051:1051:1051))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (2079:2079:2079))
        (PORT clk (2036:2036:2036) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (3022:3022:3022))
        (PORT d[1] (2154:2154:2154) (2342:2342:2342))
        (PORT d[2] (2271:2271:2271) (2384:2384:2384))
        (PORT d[3] (2870:2870:2870) (3068:3068:3068))
        (PORT d[4] (2836:2836:2836) (3118:3118:3118))
        (PORT d[5] (2903:2903:2903) (3157:3157:3157))
        (PORT d[6] (2406:2406:2406) (2520:2520:2520))
        (PORT d[7] (3601:3601:3601) (3964:3964:3964))
        (PORT d[8] (2296:2296:2296) (2481:2481:2481))
        (PORT d[9] (2583:2583:2583) (2724:2724:2724))
        (PORT d[10] (3174:3174:3174) (3473:3473:3473))
        (PORT d[11] (3013:3013:3013) (3158:3158:3158))
        (PORT d[12] (2544:2544:2544) (2801:2801:2801))
        (PORT clk (2033:2033:2033) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (1848:1848:1848))
        (PORT clk (2033:2033:2033) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2066:2066:2066))
        (PORT d[0] (2368:2368:2368) (2385:2385:2385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1684:1684:1684) (1815:1815:1815))
        (PORT d[1] (1975:1975:1975) (2096:2096:2096))
        (PORT d[2] (1349:1349:1349) (1443:1443:1443))
        (PORT d[3] (1983:1983:1983) (2113:2113:2113))
        (PORT d[4] (1986:1986:1986) (2111:2111:2111))
        (PORT d[5] (1425:1425:1425) (1518:1518:1518))
        (PORT d[6] (1728:1728:1728) (1841:1841:1841))
        (PORT d[7] (1875:1875:1875) (1951:1951:1951))
        (PORT d[8] (1805:1805:1805) (1886:1886:1886))
        (PORT d[9] (1982:1982:1982) (2104:2104:2104))
        (PORT d[10] (2041:2041:2041) (2168:2168:2168))
        (PORT d[11] (1927:1927:1927) (2053:2053:2053))
        (PORT d[12] (2267:2267:2267) (2360:2360:2360))
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (PORT stall (2334:2334:2334) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1993:1993:1993))
        (PORT d[0] (1172:1172:1172) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1980:1980:1980) (2134:2134:2134))
        (PORT clk (2046:2046:2046) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2296:2296:2296) (2448:2448:2448))
        (PORT d[1] (2264:2264:2264) (2488:2488:2488))
        (PORT d[2] (2251:2251:2251) (2388:2388:2388))
        (PORT d[3] (3368:3368:3368) (3604:3604:3604))
        (PORT d[4] (3267:3267:3267) (3581:3581:3581))
        (PORT d[5] (2952:2952:2952) (3220:3220:3220))
        (PORT d[6] (2407:2407:2407) (2520:2520:2520))
        (PORT d[7] (3276:3276:3276) (3573:3573:3573))
        (PORT d[8] (2048:2048:2048) (2222:2222:2222))
        (PORT d[9] (2086:2086:2086) (2248:2248:2248))
        (PORT d[10] (3119:3119:3119) (3416:3416:3416))
        (PORT d[11] (2723:2723:2723) (2850:2850:2850))
        (PORT d[12] (2513:2513:2513) (2762:2762:2762))
        (PORT clk (2043:2043:2043) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2112:2112:2112))
        (PORT clk (2043:2043:2043) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2073:2073:2073))
        (PORT d[0] (2598:2598:2598) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2096:2096:2096))
        (PORT d[1] (2069:2069:2069) (2186:2186:2186))
        (PORT d[2] (1389:1389:1389) (1481:1481:1481))
        (PORT d[3] (1897:1897:1897) (2021:2021:2021))
        (PORT d[4] (2057:2057:2057) (2162:2162:2162))
        (PORT d[5] (1452:1452:1452) (1566:1566:1566))
        (PORT d[6] (1674:1674:1674) (1763:1763:1763))
        (PORT d[7] (1863:1863:1863) (1989:1989:1989))
        (PORT d[8] (2017:2017:2017) (2095:2095:2095))
        (PORT d[9] (1978:1978:1978) (2096:2096:2096))
        (PORT d[10] (2034:2034:2034) (2155:2155:2155))
        (PORT d[11] (2019:2019:2019) (2188:2188:2188))
        (PORT d[12] (1964:1964:1964) (2084:2084:2084))
        (PORT clk (2007:2007:2007) (2000:2000:2000))
        (PORT stall (2237:2237:2237) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2000:2000:2000))
        (PORT d[0] (1476:1476:1476) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1096:1096:1096))
        (PORT datab (1385:1385:1385) (1508:1508:1508))
        (PORT datac (1349:1349:1349) (1429:1429:1429))
        (PORT datad (1478:1478:1478) (1528:1528:1528))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1069:1069:1069) (1157:1157:1157))
        (PORT datac (171:171:171) (205:205:205))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1168:1168:1168))
        (PORT datab (197:197:197) (236:236:236))
        (PORT datac (172:172:172) (204:204:204))
        (PORT datad (173:173:173) (197:197:197))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (331:331:331))
        (PORT datab (860:860:860) (885:885:885))
        (PORT datad (173:173:173) (199:199:199))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1734:1734:1734))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (679:679:679) (701:701:701))
        (PORT sload (1560:1560:1560) (1647:1647:1647))
        (PORT ena (1576:1576:1576) (1615:1615:1615))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1733:1733:1733))
        (PORT asdata (1777:1777:1777) (1833:1833:1833))
        (PORT ena (1487:1487:1487) (1508:1508:1508))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1089:1089:1089))
        (PORT datab (646:646:646) (721:721:721))
        (PORT datac (843:843:843) (912:912:912))
        (PORT datad (1059:1059:1059) (1119:1119:1119))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (257:257:257))
        (PORT datac (589:589:589) (601:601:601))
        (PORT datad (1166:1166:1166) (1231:1231:1231))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (564:564:564) (729:729:729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1194:1194:1194))
        (PORT datab (412:412:412) (495:495:495))
        (PORT datad (3540:3540:3540) (3844:3844:3844))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2110:2110:2110))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1729:1729:1729))
        (PORT asdata (1525:1525:1525) (1597:1597:1597))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (2065:2065:2065))
        (PORT clk (2066:2066:2066) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1636:1636:1636))
        (PORT d[1] (2506:2506:2506) (2632:2632:2632))
        (PORT d[2] (1689:1689:1689) (1771:1771:1771))
        (PORT d[3] (2627:2627:2627) (2883:2883:2883))
        (PORT d[4] (2149:2149:2149) (2334:2334:2334))
        (PORT d[5] (3930:3930:3930) (4222:4222:4222))
        (PORT d[6] (1904:1904:1904) (1988:1988:1988))
        (PORT d[7] (1719:1719:1719) (1835:1835:1835))
        (PORT d[8] (1640:1640:1640) (1711:1711:1711))
        (PORT d[9] (1409:1409:1409) (1481:1481:1481))
        (PORT d[10] (2345:2345:2345) (2458:2458:2458))
        (PORT d[11] (1680:1680:1680) (1784:1784:1784))
        (PORT d[12] (2596:2596:2596) (2873:2873:2873))
        (PORT clk (2063:2063:2063) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (1885:1885:1885))
        (PORT clk (2063:2063:2063) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (PORT d[0] (2401:2401:2401) (2422:2422:2422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2094:2094:2094))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1493:1493:1493))
        (PORT d[1] (1652:1652:1652) (1768:1768:1768))
        (PORT d[2] (1672:1672:1672) (1705:1705:1705))
        (PORT d[3] (1360:1360:1360) (1379:1379:1379))
        (PORT d[4] (1413:1413:1413) (1466:1466:1466))
        (PORT d[5] (1650:1650:1650) (1727:1727:1727))
        (PORT d[6] (1433:1433:1433) (1502:1502:1502))
        (PORT d[7] (1669:1669:1669) (1721:1721:1721))
        (PORT d[8] (1359:1359:1359) (1406:1406:1406))
        (PORT d[9] (1414:1414:1414) (1459:1459:1459))
        (PORT d[10] (1316:1316:1316) (1338:1338:1338))
        (PORT d[11] (1658:1658:1658) (1703:1703:1703))
        (PORT d[12] (1363:1363:1363) (1351:1351:1351))
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (PORT stall (1934:1934:1934) (1948:1948:1948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (PORT d[0] (1390:1390:1390) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1806:1806:1806))
        (PORT clk (2049:2049:2049) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1075:1075:1075) (1175:1175:1175))
        (PORT d[1] (1270:1270:1270) (1331:1331:1331))
        (PORT d[2] (2024:2024:2024) (2145:2145:2145))
        (PORT d[3] (2873:2873:2873) (3065:3065:3065))
        (PORT d[4] (3020:3020:3020) (3326:3326:3326))
        (PORT d[5] (1303:1303:1303) (1392:1392:1392))
        (PORT d[6] (1383:1383:1383) (1461:1461:1461))
        (PORT d[7] (3576:3576:3576) (3940:3940:3940))
        (PORT d[8] (1043:1043:1043) (1137:1137:1137))
        (PORT d[9] (1121:1121:1121) (1230:1230:1230))
        (PORT d[10] (1819:1819:1819) (1876:1876:1876))
        (PORT d[11] (1259:1259:1259) (1312:1312:1312))
        (PORT d[12] (2233:2233:2233) (2448:2448:2448))
        (PORT clk (2046:2046:2046) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1289:1289:1289))
        (PORT clk (2046:2046:2046) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2081:2081:2081))
        (PORT d[0] (1814:1814:1814) (1826:1826:1826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1024:1024:1024) (1079:1079:1079))
        (PORT d[1] (1095:1095:1095) (1156:1156:1156))
        (PORT d[2] (1043:1043:1043) (1109:1109:1109))
        (PORT d[3] (1032:1032:1032) (1098:1098:1098))
        (PORT d[4] (1083:1083:1083) (1142:1142:1142))
        (PORT d[5] (1289:1289:1289) (1330:1330:1330))
        (PORT d[6] (1048:1048:1048) (1116:1116:1116))
        (PORT d[7] (1008:1008:1008) (1070:1070:1070))
        (PORT d[8] (1183:1183:1183) (1235:1235:1235))
        (PORT d[9] (1057:1057:1057) (1108:1108:1108))
        (PORT d[10] (1109:1109:1109) (1161:1161:1161))
        (PORT d[11] (1090:1090:1090) (1155:1155:1155))
        (PORT d[12] (993:993:993) (1058:1058:1058))
        (PORT clk (2010:2010:2010) (2008:2008:2008))
        (PORT stall (1653:1653:1653) (1638:1638:1638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2008:2008:2008))
        (PORT d[0] (865:865:865) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1785:1785:1785))
        (PORT datab (1367:1367:1367) (1506:1506:1506))
        (PORT datac (997:997:997) (1008:1008:1008))
        (PORT datad (1522:1522:1522) (1534:1534:1534))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (2852:2852:2852))
        (PORT clk (2044:2044:2044) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2368:2368:2368))
        (PORT d[1] (2533:2533:2533) (2666:2666:2666))
        (PORT d[2] (2075:2075:2075) (2213:2213:2213))
        (PORT d[3] (3505:3505:3505) (3792:3792:3792))
        (PORT d[4] (2626:2626:2626) (2789:2789:2789))
        (PORT d[5] (3562:3562:3562) (3784:3784:3784))
        (PORT d[6] (3047:3047:3047) (3325:3325:3325))
        (PORT d[7] (3128:3128:3128) (3438:3438:3438))
        (PORT d[8] (2518:2518:2518) (2647:2647:2647))
        (PORT d[9] (3970:3970:3970) (4154:4154:4154))
        (PORT d[10] (2280:2280:2280) (2413:2413:2413))
        (PORT d[11] (1982:1982:1982) (2101:2101:2101))
        (PORT d[12] (2413:2413:2413) (2613:2613:2613))
        (PORT clk (2041:2041:2041) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1971:1971:1971))
        (PORT clk (2041:2041:2041) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2074:2074:2074))
        (PORT d[0] (2443:2443:2443) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (1933:1933:1933))
        (PORT d[1] (2003:2003:2003) (2181:2181:2181))
        (PORT d[2] (1958:1958:1958) (2096:2096:2096))
        (PORT d[3] (1753:1753:1753) (1835:1835:1835))
        (PORT d[4] (1683:1683:1683) (1831:1831:1831))
        (PORT d[5] (1721:1721:1721) (1880:1880:1880))
        (PORT d[6] (1479:1479:1479) (1580:1580:1580))
        (PORT d[7] (2054:2054:2054) (2186:2186:2186))
        (PORT d[8] (1945:1945:1945) (2109:2109:2109))
        (PORT d[9] (2006:2006:2006) (2096:2096:2096))
        (PORT d[10] (1979:1979:1979) (2052:2052:2052))
        (PORT d[11] (2247:2247:2247) (2308:2308:2308))
        (PORT d[12] (1870:1870:1870) (1933:1933:1933))
        (PORT clk (2005:2005:2005) (2001:2001:2001))
        (PORT stall (2848:2848:2848) (2713:2713:2713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2001:2001:2001))
        (PORT d[0] (1750:1750:1750) (1824:1824:1824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2967:2967:2967))
        (PORT clk (2024:2024:2024) (2052:2052:2052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2013:2013:2013) (2218:2218:2218))
        (PORT d[1] (3287:3287:3287) (3429:3429:3429))
        (PORT d[2] (3722:3722:3722) (3841:3841:3841))
        (PORT d[3] (3153:3153:3153) (3428:3428:3428))
        (PORT d[4] (2279:2279:2279) (2433:2433:2433))
        (PORT d[5] (2410:2410:2410) (2601:2601:2601))
        (PORT d[6] (2394:2394:2394) (2591:2591:2591))
        (PORT d[7] (2471:2471:2471) (2633:2633:2633))
        (PORT d[8] (4346:4346:4346) (4560:4560:4560))
        (PORT d[9] (2795:2795:2795) (2897:2897:2897))
        (PORT d[10] (2076:2076:2076) (2257:2257:2257))
        (PORT d[11] (3774:3774:3774) (3941:3941:3941))
        (PORT d[12] (2833:2833:2833) (3055:3055:3055))
        (PORT clk (2021:2021:2021) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2334:2334:2334))
        (PORT clk (2021:2021:2021) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2052:2052:2052))
        (PORT d[0] (2781:2781:2781) (2871:2871:2871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2053:2053:2053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2372:2372:2372))
        (PORT d[1] (2178:2178:2178) (2358:2358:2358))
        (PORT d[2] (2322:2322:2322) (2503:2503:2503))
        (PORT d[3] (2144:2144:2144) (2303:2303:2303))
        (PORT d[4] (2065:2065:2065) (2191:2191:2191))
        (PORT d[5] (2114:2114:2114) (2350:2350:2350))
        (PORT d[6] (1908:1908:1908) (2065:2065:2065))
        (PORT d[7] (2054:2054:2054) (2191:2191:2191))
        (PORT d[8] (2320:2320:2320) (2431:2431:2431))
        (PORT d[9] (2063:2063:2063) (2152:2152:2152))
        (PORT d[10] (2100:2100:2100) (2167:2167:2167))
        (PORT d[11] (2010:2010:2010) (2103:2103:2103))
        (PORT d[12] (2066:2066:2066) (2261:2261:2261))
        (PORT clk (1985:1985:1985) (1979:1979:1979))
        (PORT stall (2963:2963:2963) (2797:2797:2797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1979:1979:1979))
        (PORT d[0] (1891:1891:1891) (2012:2012:2012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1694:1694:1694) (1789:1789:1789))
        (PORT datab (1365:1365:1365) (1505:1505:1505))
        (PORT datac (1352:1352:1352) (1359:1359:1359))
        (PORT datad (1401:1401:1401) (1461:1461:1461))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2555:2555:2555))
        (PORT clk (2044:2044:2044) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (2034:2034:2034))
        (PORT d[1] (2484:2484:2484) (2619:2619:2619))
        (PORT d[2] (1760:1760:1760) (1862:1862:1862))
        (PORT d[3] (2641:2641:2641) (2895:2895:2895))
        (PORT d[4] (2327:2327:2327) (2470:2470:2470))
        (PORT d[5] (1996:1996:1996) (2073:2073:2073))
        (PORT d[6] (1962:1962:1962) (2076:2076:2076))
        (PORT d[7] (1864:1864:1864) (1943:1943:1943))
        (PORT d[8] (2219:2219:2219) (2324:2324:2324))
        (PORT d[9] (1729:1729:1729) (1817:1817:1817))
        (PORT d[10] (1651:1651:1651) (1728:1728:1728))
        (PORT d[11] (1682:1682:1682) (1776:1776:1776))
        (PORT d[12] (2747:2747:2747) (2945:2945:2945))
        (PORT clk (2041:2041:2041) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2022:2022:2022) (2096:2096:2096))
        (PORT clk (2041:2041:2041) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2074:2074:2074))
        (PORT d[0] (2524:2524:2524) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2075:2075:2075))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (1933:1933:1933))
        (PORT d[1] (1751:1751:1751) (1923:1923:1923))
        (PORT d[2] (1944:1944:1944) (2016:2016:2016))
        (PORT d[3] (1929:1929:1929) (2072:2072:2072))
        (PORT d[4] (1698:1698:1698) (1774:1774:1774))
        (PORT d[5] (1725:1725:1725) (1885:1885:1885))
        (PORT d[6] (1765:1765:1765) (1855:1855:1855))
        (PORT d[7] (2024:2024:2024) (2125:2125:2125))
        (PORT d[8] (1943:1943:1943) (1999:1999:1999))
        (PORT d[9] (1718:1718:1718) (1787:1787:1787))
        (PORT d[10] (1696:1696:1696) (1760:1760:1760))
        (PORT d[11] (1744:1744:1744) (1812:1812:1812))
        (PORT d[12] (1570:1570:1570) (1626:1626:1626))
        (PORT clk (2005:2005:2005) (2001:2001:2001))
        (PORT stall (2778:2778:2778) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2001:2001:2001))
        (PORT d[0] (1770:1770:1770) (1842:1842:1842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2775:2775:2775) (2943:2943:2943))
        (PORT clk (2035:2035:2035) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2542:2542:2542))
        (PORT d[1] (3312:3312:3312) (3453:3453:3453))
        (PORT d[2] (3466:3466:3466) (3571:3571:3571))
        (PORT d[3] (3047:3047:3047) (3363:3363:3363))
        (PORT d[4] (2888:2888:2888) (3032:3032:3032))
        (PORT d[5] (2076:2076:2076) (2199:2199:2199))
        (PORT d[6] (2036:2036:2036) (2180:2180:2180))
        (PORT d[7] (2393:2393:2393) (2583:2583:2583))
        (PORT d[8] (4320:4320:4320) (4552:4552:4552))
        (PORT d[9] (3304:3304:3304) (3426:3426:3426))
        (PORT d[10] (2354:2354:2354) (2530:2530:2530))
        (PORT d[11] (3775:3775:3775) (3939:3939:3939))
        (PORT d[12] (3157:3157:3157) (3381:3381:3381))
        (PORT clk (2032:2032:2032) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2461:2461:2461))
        (PORT clk (2032:2032:2032) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2061:2061:2061))
        (PORT d[0] (2934:2934:2934) (2998:2998:2998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2426:2426:2426))
        (PORT d[1] (2188:2188:2188) (2355:2355:2355))
        (PORT d[2] (2313:2313:2313) (2501:2501:2501))
        (PORT d[3] (2067:2067:2067) (2162:2162:2162))
        (PORT d[4] (1820:1820:1820) (1926:1926:1926))
        (PORT d[5] (2397:2397:2397) (2605:2605:2605))
        (PORT d[6] (1930:1930:1930) (2098:2098:2098))
        (PORT d[7] (2041:2041:2041) (2160:2160:2160))
        (PORT d[8] (2292:2292:2292) (2402:2402:2402))
        (PORT d[9] (2014:2014:2014) (2121:2121:2121))
        (PORT d[10] (2008:2008:2008) (2070:2070:2070))
        (PORT d[11] (1735:1735:1735) (1815:1815:1815))
        (PORT d[12] (2223:2223:2223) (2368:2368:2368))
        (PORT clk (1996:1996:1996) (1988:1988:1988))
        (PORT stall (2770:2770:2770) (2620:2620:2620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1988:1988:1988))
        (PORT d[0] (1573:1573:1573) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1786:1786:1786))
        (PORT datab (1362:1362:1362) (1501:1501:1501))
        (PORT datac (1279:1279:1279) (1250:1250:1250))
        (PORT datad (1382:1382:1382) (1442:1442:1442))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1943:1943:1943) (2040:2040:2040))
        (PORT clk (2065:2065:2065) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1433:1433:1433))
        (PORT d[1] (1348:1348:1348) (1436:1436:1436))
        (PORT d[2] (2344:2344:2344) (2444:2444:2444))
        (PORT d[3] (2945:2945:2945) (3213:3213:3213))
        (PORT d[4] (2129:2129:2129) (2327:2327:2327))
        (PORT d[5] (1057:1057:1057) (1130:1130:1130))
        (PORT d[6] (1107:1107:1107) (1185:1185:1185))
        (PORT d[7] (1657:1657:1657) (1753:1753:1753))
        (PORT d[8] (1138:1138:1138) (1210:1210:1210))
        (PORT d[9] (1117:1117:1117) (1177:1177:1177))
        (PORT d[10] (2331:2331:2331) (2429:2429:2429))
        (PORT d[11] (2016:2016:2016) (2127:2127:2127))
        (PORT d[12] (2594:2594:2594) (2853:2853:2853))
        (PORT clk (2062:2062:2062) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (1974:1974:1974))
        (PORT clk (2062:2062:2062) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2092:2092:2092))
        (PORT d[0] (2499:2499:2499) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1127:1127:1127))
        (PORT d[1] (1715:1715:1715) (1837:1837:1837))
        (PORT d[2] (1359:1359:1359) (1396:1396:1396))
        (PORT d[3] (1165:1165:1165) (1220:1220:1220))
        (PORT d[4] (1136:1136:1136) (1173:1173:1173))
        (PORT d[5] (1548:1548:1548) (1538:1538:1538))
        (PORT d[6] (1148:1148:1148) (1204:1204:1204))
        (PORT d[7] (1018:1018:1018) (1046:1046:1046))
        (PORT d[8] (1043:1043:1043) (1040:1040:1040))
        (PORT d[9] (1069:1069:1069) (1107:1107:1107))
        (PORT d[10] (1711:1711:1711) (1743:1743:1743))
        (PORT d[11] (1660:1660:1660) (1724:1724:1724))
        (PORT d[12] (1534:1534:1534) (1641:1641:1641))
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (PORT stall (2276:2276:2276) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2019:2019:2019))
        (PORT d[0] (1270:1270:1270) (1256:1256:1256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2644:2644:2644))
        (PORT clk (2077:2077:2077) (2106:2106:2106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2986:2986:2986) (3283:3283:3283))
        (PORT d[1] (1766:1766:1766) (1900:1900:1900))
        (PORT d[2] (4749:4749:4749) (4975:4975:4975))
        (PORT d[3] (2286:2286:2286) (2498:2498:2498))
        (PORT d[4] (2145:2145:2145) (2348:2348:2348))
        (PORT d[5] (3244:3244:3244) (3529:3529:3529))
        (PORT d[6] (2224:2224:2224) (2324:2324:2324))
        (PORT d[7] (2426:2426:2426) (2634:2634:2634))
        (PORT d[8] (1964:1964:1964) (2107:2107:2107))
        (PORT d[9] (1753:1753:1753) (1875:1875:1875))
        (PORT d[10] (2783:2783:2783) (3022:3022:3022))
        (PORT d[11] (2511:2511:2511) (2628:2628:2628))
        (PORT d[12] (3238:3238:3238) (3569:3569:3569))
        (PORT clk (2074:2074:2074) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2329:2329:2329))
        (PORT clk (2074:2074:2074) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2106:2106:2106))
        (PORT d[0] (2801:2801:2801) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (2070:2070:2070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2107:2107:2107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2107:2107:2107))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (1876:1876:1876))
        (PORT d[1] (1682:1682:1682) (1819:1819:1819))
        (PORT d[2] (1690:1690:1690) (1836:1836:1836))
        (PORT d[3] (1722:1722:1722) (1800:1800:1800))
        (PORT d[4] (2016:2016:2016) (2167:2167:2167))
        (PORT d[5] (2078:2078:2078) (2227:2227:2227))
        (PORT d[6] (1748:1748:1748) (1862:1862:1862))
        (PORT d[7] (1819:1819:1819) (1942:1942:1942))
        (PORT d[8] (2017:2017:2017) (2113:2113:2113))
        (PORT d[9] (1754:1754:1754) (1832:1832:1832))
        (PORT d[10] (1943:1943:1943) (1977:1977:1977))
        (PORT d[11] (1715:1715:1715) (1797:1797:1797))
        (PORT d[12] (1870:1870:1870) (1989:1989:1989))
        (PORT clk (2038:2038:2038) (2033:2033:2033))
        (PORT stall (2464:2464:2464) (2355:2355:2355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
      (HOLD stall (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2033:2033:2033))
        (PORT d[0] (1719:1719:1719) (1784:1784:1784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1785:1785:1785))
        (PORT datab (1360:1360:1360) (1504:1504:1504))
        (PORT datac (1218:1218:1218) (1222:1222:1222))
        (PORT datad (1626:1626:1626) (1653:1653:1653))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1382:1382:1382))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1379:1379:1379))
        (PORT datab (199:199:199) (239:239:239))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (330:330:330))
        (PORT datab (674:674:674) (702:702:702))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (336:336:336) (342:342:342))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1715:1715:1715) (1728:1728:1728))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (1219:1219:1219) (1238:1238:1238))
        (PORT sload (2069:2069:2069) (2171:2171:2171))
        (PORT ena (1542:1542:1542) (1568:1568:1568))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeOUT\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (687:687:687))
        (PORT datab (229:229:229) (271:271:271))
        (PORT datac (201:201:201) (240:240:240))
        (PORT datad (203:203:203) (233:233:233))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1739:1739:1739))
        (PORT asdata (2067:2067:2067) (2208:2208:2208))
        (PORT ena (2306:2306:2306) (2343:2343:2343))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1739:1739:1739))
        (PORT asdata (1691:1691:1691) (1817:1817:1817))
        (PORT ena (2306:2306:2306) (2343:2343:2343))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1739:1739:1739))
        (PORT asdata (1610:1610:1610) (1715:1715:1715))
        (PORT ena (2306:2306:2306) (2343:2343:2343))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1283:1283:1283) (1383:1383:1383))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2268:2268:2268) (2336:2336:2336))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1739:1739:1739))
        (PORT asdata (1855:1855:1855) (2003:2003:2003))
        (PORT ena (2306:2306:2306) (2343:2343:2343))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1739:1739:1739))
        (PORT asdata (1852:1852:1852) (1969:1969:1969))
        (PORT ena (2306:2306:2306) (2343:2343:2343))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1850:1850:1850) (1996:1996:1996))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2268:2268:2268) (2336:2336:2336))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1739:1739:1739))
        (PORT asdata (1864:1864:1864) (1964:1964:1964))
        (PORT ena (2306:2306:2306) (2343:2343:2343))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1790:1790:1790) (1932:1932:1932))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1735:1735:1735) (1748:1748:1748))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2044:2044:2044) (2068:2068:2068))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1739:1739:1739))
        (PORT asdata (1805:1805:1805) (1904:1904:1904))
        (PORT ena (2306:2306:2306) (2343:2343:2343))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1739:1739:1739))
        (PORT asdata (2023:2023:2023) (2179:2179:2179))
        (PORT ena (2306:2306:2306) (2343:2343:2343))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1739:1739:1739))
        (PORT asdata (1853:1853:1853) (1940:1940:1940))
        (PORT ena (2306:2306:2306) (2343:2343:2343))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1739:1739:1739))
        (PORT asdata (1963:1963:1963) (2120:2120:2120))
        (PORT ena (2306:2306:2306) (2343:2343:2343))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1739:1739:1739))
        (PORT asdata (1855:1855:1855) (2006:2006:2006))
        (PORT ena (2306:2306:2306) (2343:2343:2343))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1726:1726:1726) (1739:1739:1739))
        (PORT asdata (2324:2324:2324) (2425:2425:2425))
        (PORT ena (2306:2306:2306) (2343:2343:2343))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1769:1769:1769) (1926:1926:1926))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (2268:2268:2268) (2336:2336:2336))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT asdata (1572:1572:1572) (1642:1642:1642))
        (PORT ena (2059:2059:2059) (2106:2106:2106))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1883:1883:1883) (2038:2038:2038))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (4224:4224:4224) (4389:4389:4389))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1725:1725:1725) (1738:1738:1738))
        (PORT asdata (1079:1079:1079) (1163:1163:1163))
        (PORT ena (2059:2059:2059) (2106:2106:2106))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2194:2194:2194) (2349:2349:2349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (4224:4224:4224) (4389:4389:4389))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3310:3310:3310) (3411:3411:3411))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (4224:4224:4224) (4389:4389:4389))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1809:1809:1809) (1908:1908:1908))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1724:1724:1724))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (3515:3515:3515) (3580:3580:3580))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1879:1879:1879) (2036:2036:2036))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (4224:4224:4224) (4389:4389:4389))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2444:2444:2444) (2632:2632:2632))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (4224:4224:4224) (4389:4389:4389))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2568:2568:2568) (2624:2624:2624))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1751:1751:1751))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (4224:4224:4224) (4389:4389:4389))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (496:496:496))
        (PORT datab (741:741:741) (802:802:802))
        (PORT datac (655:655:655) (702:702:702))
        (PORT datad (415:415:415) (478:478:478))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (257:257:257))
        (PORT datac (174:174:174) (207:207:207))
        (PORT datad (1518:1518:1518) (1534:1534:1534))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clkBCD\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (616:616:616) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clkBCD\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (151:151:151) (136:136:136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (449:449:449) (520:520:520))
        (PORT datac (287:287:287) (375:375:375))
        (PORT datad (438:438:438) (505:505:505))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (391:391:391))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (261:261:261) (339:339:339))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|i\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (1024:1024:1024))
        (PORT datad (239:239:239) (320:320:320))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|i\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1733:1733:1733))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|estado\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (363:363:363))
        (PORT datab (259:259:259) (348:348:348))
        (PORT datad (895:895:895) (977:977:977))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|i\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1028:1028:1028))
        (PORT datab (263:263:263) (353:353:353))
        (PORT datad (242:242:242) (325:325:325))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|i\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1733:1733:1733))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|i\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (253:253:253))
        (PORT datad (233:233:233) (306:306:306))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|i\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1733:1733:1733))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|estado\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (255:255:255) (341:341:341))
        (PORT datac (181:181:181) (218:218:218))
        (PORT datad (233:233:233) (309:309:309))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|estado\.s_FIM\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1733:1733:1733))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector35\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (466:466:466))
        (PORT datad (1428:1428:1428) (1483:1483:1483))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|estado\.s_INATIVO\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1733:1733:1733))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (481:481:481))
        (PORT datac (274:274:274) (360:360:360))
        (PORT datad (261:261:261) (337:337:337))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector36\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (720:720:720))
        (PORT datab (703:703:703) (791:791:791))
        (PORT datac (179:179:179) (215:215:215))
        (PORT datad (1411:1411:1411) (1480:1480:1480))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|estado\.s_SHIFT\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|estado\.s_VERIFICA_SHIFT\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (855:855:855) (912:912:912))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|estado\.s_VERIFICA_SHIFT\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|i\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (895:895:895) (980:980:980))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|i\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1721:1721:1721) (1733:1733:1733))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector37\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (363:363:363))
        (PORT datab (251:251:251) (336:336:336))
        (PORT datac (232:232:232) (315:315:315))
        (PORT datad (232:232:232) (305:305:305))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector37\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (654:654:654))
        (PORT datab (1178:1178:1178) (1271:1271:1271))
        (PORT datac (179:179:179) (216:216:216))
        (PORT datad (612:612:612) (668:668:668))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|estado\.s_SOMA\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|estado\.s_VERIFICA_DIGITO_DECIMAL\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (660:660:660) (729:729:729))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|estado\.s_VERIFICA_DIGITO_DECIMAL\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|digito_decimal\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1257:1257:1257) (1305:1305:1305))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (486:486:486) (554:554:554))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|digito_decimal\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (520:520:520))
        (PORT datab (277:277:277) (329:329:329))
        (PORT datac (421:421:421) (487:487:487))
        (PORT datad (785:785:785) (788:788:788))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|digito_decimal\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1724:1724:1724))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1188:1188:1188) (1204:1204:1204))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (392:392:392))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|digito_decimal\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1257:1257:1257) (1305:1305:1305))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (378:378:378))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|digito_decimal\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (245:245:245))
        (PORT datab (447:447:447) (478:478:478))
        (PORT datac (274:274:274) (357:357:357))
        (PORT datad (260:260:260) (337:337:337))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|digito_decimal\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1257:1257:1257) (1305:1305:1305))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|digito_decimal\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (1257:1257:1257) (1305:1305:1305))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector38\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (763:763:763))
        (PORT datab (266:266:266) (349:349:349))
        (PORT datac (410:410:410) (443:443:443))
        (PORT datad (261:261:261) (339:339:339))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bcd\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (237:237:237) (314:314:314))
        (PORT datad (238:238:238) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bcd\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (970:970:970))
        (PORT datab (905:905:905) (958:958:958))
        (PORT datac (550:550:550) (560:560:560))
        (PORT datad (1363:1363:1363) (1406:1406:1406))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Decoder0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (517:517:517))
        (PORT datac (650:650:650) (702:702:702))
        (PORT datad (584:584:584) (631:631:631))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Decoder0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (390:390:390))
        (PORT datab (485:485:485) (556:556:556))
        (PORT datac (252:252:252) (336:336:336))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector53\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (661:661:661))
        (PORT datab (696:696:696) (769:769:769))
        (PORT datac (853:853:853) (912:912:912))
        (PORT datad (562:562:562) (573:573:573))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (387:387:387))
        (PORT datab (487:487:487) (555:555:555))
        (PORT datac (254:254:254) (339:339:339))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector50\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (575:575:575))
        (PORT datab (699:699:699) (766:766:766))
        (PORT datac (549:549:549) (558:558:558))
        (PORT datad (573:573:573) (583:583:583))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (816:816:816) (814:814:814))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector40\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (439:439:439))
        (PORT datab (892:892:892) (956:956:956))
        (PORT datac (817:817:817) (870:870:870))
        (PORT datad (344:344:344) (358:358:358))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bcd\[17\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (604:604:604))
        (PORT datab (894:894:894) (956:956:956))
        (PORT datac (532:532:532) (545:545:545))
        (PORT datad (547:547:547) (556:556:556))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2113:2113:2113))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (802:802:802) (803:803:803))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector19\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (944:944:944))
        (PORT datac (1165:1165:1165) (1223:1223:1223))
        (PORT datad (1393:1393:1393) (1468:1468:1468))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1532:1532:1532))
        (IOPATH dataa cout (436:436:436) (315:315:315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1515:1515:1515))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1294:1294:1294) (1405:1405:1405))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1404:1404:1404))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1541:1541:1541) (1698:1698:1698))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1535:1535:1535) (1660:1660:1660))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1388:1388:1388) (1542:1542:1542))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1548:1548:1548) (1655:1655:1655))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1537:1537:1537) (1669:1669:1669))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datab cout (446:446:446) (318:318:318))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1599:1599:1599))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1709:1709:1709) (1876:1876:1876))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1581:1581:1581))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1609:1609:1609) (1750:1750:1750))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1541:1541:1541) (1702:1702:1702))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1728:1728:1728) (1846:1846:1846))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH dataa cout (436:436:436) (315:315:315))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1893:1893:1893) (2099:2099:2099))
        (PORT datab (1730:1730:1730) (1834:1834:1834))
        (PORT datad (330:330:330) (347:347:347))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (398:398:398))
        (PORT datab (2108:2108:2108) (2221:2221:2221))
        (PORT datad (2047:2047:2047) (2161:2161:2161))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1898:1898:1898) (2093:2093:2093))
        (PORT datab (1834:1834:1834) (2001:2001:2001))
        (PORT datad (331:331:331) (349:349:349))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1896:1896:1896) (2095:2095:2095))
        (PORT datab (1543:1543:1543) (1631:1631:1631))
        (PORT datad (309:309:309) (327:327:327))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (2099:2099:2099))
        (PORT datab (2338:2338:2338) (2514:2514:2514))
        (PORT datad (331:331:331) (348:348:348))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1902:1902:1902) (2097:2097:2097))
        (PORT datab (1707:1707:1707) (1819:1819:1819))
        (PORT datad (308:308:308) (324:324:324))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1899:1899:1899) (2094:2094:2094))
        (PORT datab (1786:1786:1786) (1903:1903:1903))
        (PORT datad (504:504:504) (504:504:504))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1894:1894:1894) (2095:2095:2095))
        (PORT datab (1529:1529:1529) (1641:1641:1641))
        (PORT datad (308:308:308) (325:325:325))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (2102:2102:2102))
        (PORT datab (1924:1924:1924) (2065:2065:2065))
        (PORT datad (331:331:331) (349:349:349))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1897:1897:1897) (2093:2093:2093))
        (PORT datab (2076:2076:2076) (2228:2228:2228))
        (PORT datad (329:329:329) (344:344:344))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1537:1537:1537) (1699:1699:1699))
        (PORT datab (380:380:380) (405:405:405))
        (PORT datad (1767:1767:1767) (1922:1922:1922))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1421:1421:1421))
        (PORT datab (1792:1792:1792) (1961:1961:1961))
        (PORT datad (320:320:320) (339:339:339))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (2095:2095:2095))
        (PORT datab (335:335:335) (364:364:364))
        (PORT datad (1592:1592:1592) (1714:1714:1714))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (2094:2094:2094))
        (PORT datab (1839:1839:1839) (1935:1935:1935))
        (PORT datad (326:326:326) (340:340:340))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bin\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1452:1452:1452) (1534:1534:1534))
        (PORT datad (1505:1505:1505) (1652:1652:1652))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector34\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (435:435:435) (503:503:503))
        (PORT datac (1168:1168:1168) (1221:1221:1221))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1714:1714:1714) (1726:1726:1726))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (654:654:654) (668:668:668))
        (PORT sload (1423:1423:1423) (1514:1514:1514))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1726:1726:1726))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (745:745:745) (810:810:810))
        (PORT sload (1780:1780:1780) (1874:1874:1874))
        (PORT ena (820:820:820) (816:816:816))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1726:1726:1726))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (729:729:729) (786:786:786))
        (PORT sload (1780:1780:1780) (1874:1874:1874))
        (PORT ena (820:820:820) (816:816:816))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (913:913:913) (950:950:950))
        (PORT sload (2001:2001:2001) (2083:2083:2083))
        (PORT ena (1176:1176:1176) (1142:1142:1142))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1711:1711:1711) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (559:559:559) (632:632:632))
        (PORT sload (2001:2001:2001) (2083:2083:2083))
        (PORT ena (1176:1176:1176) (1142:1142:1142))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1726:1726:1726))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (915:915:915) (967:967:967))
        (PORT sload (1780:1780:1780) (1874:1874:1874))
        (PORT ena (820:820:820) (816:816:816))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1726:1726:1726))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (706:706:706) (764:764:764))
        (PORT sload (1780:1780:1780) (1874:1874:1874))
        (PORT ena (820:820:820) (816:816:816))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1726:1726:1726))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (910:910:910) (968:968:968))
        (PORT sload (1780:1780:1780) (1874:1874:1874))
        (PORT ena (820:820:820) (816:816:816))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1726:1726:1726))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (702:702:702) (765:765:765))
        (PORT sload (1780:1780:1780) (1874:1874:1874))
        (PORT ena (820:820:820) (816:816:816))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1726:1726:1726))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (561:561:561) (635:635:635))
        (PORT sload (1780:1780:1780) (1874:1874:1874))
        (PORT ena (820:820:820) (816:816:816))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1726:1726:1726))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (560:560:560) (634:634:634))
        (PORT sload (1780:1780:1780) (1874:1874:1874))
        (PORT ena (820:820:820) (816:816:816))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1726:1726:1726))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (560:560:560) (633:633:633))
        (PORT sload (1780:1780:1780) (1874:1874:1874))
        (PORT ena (820:820:820) (816:816:816))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1726:1726:1726))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (558:558:558) (632:632:632))
        (PORT sload (1780:1780:1780) (1874:1874:1874))
        (PORT ena (820:820:820) (816:816:816))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1726:1726:1726))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (560:560:560) (634:634:634))
        (PORT sload (1780:1780:1780) (1874:1874:1874))
        (PORT ena (820:820:820) (816:816:816))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1726:1726:1726))
        (PORT d (74:74:74) (91:91:91))
        (PORT asdata (560:560:560) (634:634:634))
        (PORT sload (1780:1780:1780) (1874:1874:1874))
        (PORT ena (820:820:820) (816:816:816))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD sload (posedge clk) (157:157:157))
      (HOLD asdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\CompSinMag\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1529:1529:1529) (1693:1693:1693))
        (IOPATH datad combout (130:130:130) (120:120:120))
        (IOPATH cin combout (455:455:455) (437:437:437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bin\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (943:943:943))
        (PORT datab (245:245:245) (328:328:328))
        (PORT datac (1865:1865:1865) (2052:2052:2052))
        (PORT datad (307:307:307) (324:324:324))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bin\[15\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (268:268:268))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bin\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1726:1726:1726))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector57\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (879:879:879) (961:961:961))
        (PORT datad (661:661:661) (715:715:715))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bcd\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (517:517:517))
        (PORT datac (649:649:649) (702:702:702))
        (PORT datad (584:584:584) (633:633:633))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector57\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (686:686:686))
        (PORT datab (632:632:632) (698:698:698))
        (PORT datac (367:367:367) (392:392:392))
        (PORT datad (361:361:361) (382:382:382))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector57\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (259:259:259))
        (PORT datab (701:701:701) (780:780:780))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (203:203:203) (233:233:233))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datab combout (336:336:336) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector57\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (260:260:260))
        (PORT datab (701:701:701) (782:782:782))
        (PORT datac (584:584:584) (602:602:602))
        (PORT datad (384:384:384) (406:406:406))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (304:304:304) (308:308:308))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector57\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (552:552:552))
        (PORT datab (209:209:209) (250:250:250))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1722:1722:1722))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector56\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1609:1609:1609))
        (PORT datab (699:699:699) (778:778:778))
        (PORT datac (1042:1042:1042) (1075:1075:1075))
        (PORT datad (545:545:545) (551:551:551))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1722:1722:1722))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (828:828:828) (837:837:837))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (536:536:536))
        (PORT datab (316:316:316) (410:410:410))
        (PORT datac (569:569:569) (622:622:622))
        (PORT datad (437:437:437) (510:510:510))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (682:682:682))
        (PORT datab (315:315:315) (410:410:410))
        (PORT datac (569:569:569) (631:631:631))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (763:763:763))
        (PORT datab (446:446:446) (520:520:520))
        (PORT datac (245:245:245) (290:290:290))
        (PORT datad (174:174:174) (198:198:198))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector56\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (696:696:696) (768:768:768))
        (PORT datac (539:539:539) (560:560:560))
        (PORT datad (561:561:561) (573:573:573))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector52\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (951:951:951))
        (PORT datab (338:338:338) (436:436:436))
        (PORT datac (195:195:195) (227:227:227))
        (PORT datad (656:656:656) (724:724:724))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (816:816:816) (814:814:814))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector51\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (456:456:456))
        (PORT datab (698:698:698) (769:769:769))
        (PORT datac (853:853:853) (914:914:914))
        (PORT datad (557:557:557) (569:569:569))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (816:816:816) (814:814:814))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector50\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1162:1162:1162) (1246:1246:1246))
        (PORT datab (229:229:229) (269:269:269))
        (PORT datac (201:201:201) (237:237:237))
        (PORT datad (215:215:215) (240:240:240))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector50\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1608:1608:1608))
        (PORT datab (661:661:661) (716:716:716))
        (PORT datac (525:525:525) (535:535:535))
        (PORT datad (342:342:342) (365:365:365))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector50\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (239:239:239))
        (PORT datad (567:567:567) (571:571:571))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1722:1722:1722))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector49\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (794:794:794))
        (PORT datab (594:594:594) (654:654:654))
        (PORT datac (660:660:660) (732:732:732))
        (PORT datad (558:558:558) (568:568:568))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (939:939:939) (924:924:924))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector48\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (793:793:793))
        (PORT datab (336:336:336) (437:437:437))
        (PORT datac (655:655:655) (733:733:733))
        (PORT datad (551:551:551) (563:563:563))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (939:939:939) (924:924:924))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector47\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (791:791:791))
        (PORT datab (316:316:316) (418:418:418))
        (PORT datac (656:656:656) (731:731:731))
        (PORT datad (383:383:383) (403:403:403))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (939:939:939) (924:924:924))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector55\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (377:377:377))
        (PORT datab (705:705:705) (779:779:779))
        (PORT datac (1375:1375:1375) (1425:1425:1425))
        (PORT datad (215:215:215) (241:241:241))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1722:1722:1722))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (828:828:828) (837:837:837))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (551:551:551))
        (PORT datab (314:314:314) (408:408:408))
        (PORT datac (407:407:407) (470:470:470))
        (PORT datad (583:583:583) (636:636:636))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (552:552:552))
        (PORT datab (665:665:665) (722:722:722))
        (PORT datac (596:596:596) (643:643:643))
        (PORT datad (172:172:172) (197:197:197))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (733:733:733))
        (PORT datab (450:450:450) (520:520:520))
        (PORT datac (243:243:243) (288:288:288))
        (PORT datad (172:172:172) (198:198:198))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (268:268:268))
        (PORT datac (194:194:194) (228:228:228))
        (PORT datad (215:215:215) (241:241:241))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|r_bcd\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (521:521:521))
        (PORT datab (618:618:618) (676:676:676))
        (PORT datac (201:201:201) (237:237:237))
        (PORT datad (203:203:203) (231:231:231))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector46\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (581:581:581))
        (PORT datab (228:228:228) (269:269:269))
        (PORT datac (1330:1330:1330) (1391:1391:1391))
        (PORT datad (386:386:386) (406:406:406))
        (IOPATH dataa combout (300:300:300) (307:307:307))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector46\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (756:756:756))
        (PORT datab (1474:1474:1474) (1512:1512:1512))
        (PORT datac (322:322:322) (351:351:351))
        (PORT datad (547:547:547) (558:558:558))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector46\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (560:560:560))
        (PORT datad (175:175:175) (202:202:202))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2103:2103:2103))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector45\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (773:773:773))
        (PORT datab (612:612:612) (665:665:665))
        (PORT datac (678:678:678) (752:752:752))
        (PORT datad (558:558:558) (567:567:567))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector42\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (776:776:776))
        (PORT datab (394:394:394) (415:415:415))
        (PORT datac (549:549:549) (558:558:558))
        (PORT datad (367:367:367) (389:389:389))
        (IOPATH dataa combout (325:325:325) (320:320:320))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (841:841:841) (847:847:847))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector44\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (797:797:797))
        (PORT datab (1189:1189:1189) (1246:1246:1246))
        (PORT datac (661:661:661) (736:736:736))
        (PORT datad (552:552:552) (562:562:562))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (841:841:841) (847:847:847))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector43\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (790:790:790))
        (PORT datab (284:284:284) (374:374:374))
        (PORT datac (655:655:655) (731:731:731))
        (PORT datad (383:383:383) (403:403:403))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (841:841:841) (847:847:847))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector42\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1553:1553:1553) (1604:1604:1604))
        (PORT datab (223:223:223) (263:263:263))
        (PORT datac (570:570:570) (635:635:635))
        (PORT datad (346:346:346) (368:368:368))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector42\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (246:246:246))
        (PORT datad (341:341:341) (362:362:362))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1722:1722:1722))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector41\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (909:909:909))
        (PORT datab (663:663:663) (733:733:733))
        (PORT datac (580:580:580) (598:598:598))
        (PORT datad (854:854:854) (916:916:916))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2113:2113:2113))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (802:802:802) (803:803:803))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (556:556:556))
        (PORT datab (315:315:315) (410:410:410))
        (PORT datac (413:413:413) (479:479:479))
        (PORT datad (584:584:584) (637:637:637))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (699:699:699))
        (PORT datab (667:667:667) (721:721:721))
        (PORT datac (634:634:634) (683:683:683))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (687:687:687))
        (PORT datab (445:445:445) (520:520:520))
        (PORT datac (248:248:248) (295:295:295))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector55\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (645:645:645))
        (PORT datab (704:704:704) (783:783:783))
        (PORT datac (331:331:331) (347:347:347))
        (PORT datad (745:745:745) (751:751:751))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector39\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (911:911:911))
        (PORT datab (892:892:892) (957:957:957))
        (PORT datac (557:557:557) (569:569:569))
        (PORT datad (302:302:302) (389:389:389))
        (IOPATH dataa combout (303:303:303) (299:299:299))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1713:1713:1713) (1724:1724:1724))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (828:828:828) (836:836:836))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector38\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (705:705:705))
        (PORT datab (415:415:415) (489:489:489))
        (PORT datac (366:366:366) (389:389:389))
        (PORT datad (572:572:572) (575:575:575))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector38\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (405:405:405))
        (PORT datab (559:559:559) (583:583:583))
        (PORT datad (174:174:174) (199:199:199))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1723:1723:1723))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (386:386:386))
        (PORT datab (420:420:420) (481:481:481))
        (PORT datac (453:453:453) (520:520:520))
        (PORT datad (574:574:574) (631:631:631))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (716:716:716))
        (PORT datab (624:624:624) (686:686:686))
        (PORT datac (571:571:571) (625:625:625))
        (PORT datad (175:175:175) (201:201:201))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (672:672:672))
        (PORT datab (445:445:445) (520:520:520))
        (PORT datac (248:248:248) (295:295:295))
        (PORT datad (328:328:328) (344:344:344))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector54\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (772:772:772))
        (PORT datac (672:672:672) (748:748:748))
        (PORT datad (382:382:382) (443:443:443))
        (IOPATH dataa combout (324:324:324) (328:328:328))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\B2BCD\|Selector54\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (434:434:434))
        (PORT datab (705:705:705) (783:783:783))
        (PORT datac (315:315:315) (343:343:343))
        (PORT datad (363:363:363) (385:385:385))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\B2BCD\|r_bcd\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1712:1712:1712) (1722:1722:1722))
        (PORT d (74:74:74) (91:91:91))
        (PORT ena (828:828:828) (837:837:837))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2862:2862:2862) (3039:3039:3039))
        (PORT datab (2515:2515:2515) (2749:2749:2749))
        (PORT datac (2547:2547:2547) (2768:2768:2768))
        (PORT datad (3280:3280:3280) (3538:3538:3538))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2855:2855:2855) (3031:3031:3031))
        (PORT datab (2519:2519:2519) (2753:2753:2753))
        (PORT datac (2547:2547:2547) (2761:2761:2761))
        (PORT datad (3280:3280:3280) (3532:3532:3532))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2858:2858:2858) (3037:3037:3037))
        (PORT datab (2519:2519:2519) (2754:2754:2754))
        (PORT datac (2548:2548:2548) (2765:2765:2765))
        (PORT datad (3280:3280:3280) (3537:3537:3537))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (300:300:300) (310:310:310))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2861:2861:2861) (3037:3037:3037))
        (PORT datab (2516:2516:2516) (2749:2749:2749))
        (PORT datac (2551:2551:2551) (2766:2766:2766))
        (PORT datad (3280:3280:3280) (3537:3537:3537))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2864:2864:2864) (3038:3038:3038))
        (PORT datab (2514:2514:2514) (2743:2743:2743))
        (PORT datac (2551:2551:2551) (2763:2763:2763))
        (PORT datad (3284:3284:3284) (3534:3534:3534))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2862:2862:2862) (3038:3038:3038))
        (PORT datab (2515:2515:2515) (2748:2748:2748))
        (PORT datac (2547:2547:2547) (2768:2768:2768))
        (PORT datad (3280:3280:3280) (3538:3538:3538))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG0\|WideOr6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2856:2856:2856) (3031:3031:3031))
        (PORT datab (2519:2519:2519) (2753:2753:2753))
        (PORT datac (2546:2546:2546) (2762:2762:2762))
        (PORT datad (3280:3280:3280) (3533:3533:3533))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (300:300:300) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (446:446:446))
        (PORT datab (652:652:652) (727:727:727))
        (PORT datac (308:308:308) (402:402:402))
        (PORT datad (305:305:305) (391:391:391))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (444:444:444))
        (PORT datab (651:651:651) (725:725:725))
        (PORT datac (308:308:308) (405:405:405))
        (PORT datad (307:307:307) (391:391:391))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (448:448:448))
        (PORT datab (653:653:653) (728:728:728))
        (PORT datac (309:309:309) (404:404:404))
        (PORT datad (306:306:306) (393:393:393))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (447:447:447))
        (PORT datab (653:653:653) (728:728:728))
        (PORT datac (309:309:309) (403:403:403))
        (PORT datad (306:306:306) (392:392:392))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (440:440:440))
        (PORT datab (645:645:645) (719:719:719))
        (PORT datac (308:308:308) (405:405:405))
        (PORT datad (307:307:307) (392:392:392))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (440:440:440))
        (PORT datab (645:645:645) (719:719:719))
        (PORT datac (312:312:312) (410:410:410))
        (PORT datad (305:305:305) (391:391:391))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG1\|WideOr6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (446:446:446))
        (PORT datab (650:650:650) (726:726:726))
        (PORT datac (309:309:309) (407:407:407))
        (PORT datad (306:306:306) (391:391:391))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1969:1969:1969) (2058:2058:2058))
        (PORT datab (1874:1874:1874) (1977:1977:1977))
        (PORT datac (1948:1948:1948) (2039:2039:2039))
        (PORT datad (1968:1968:1968) (2052:2052:2052))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1613:1613:1613))
        (PORT datab (313:313:313) (410:410:410))
        (PORT datac (303:303:303) (397:397:397))
        (PORT datad (292:292:292) (372:372:372))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1617:1617:1617))
        (PORT datab (314:314:314) (414:414:414))
        (PORT datac (305:305:305) (401:401:401))
        (PORT datad (292:292:292) (372:372:372))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1618:1618:1618))
        (PORT datab (315:315:315) (415:415:415))
        (PORT datac (306:306:306) (402:402:402))
        (PORT datad (293:293:293) (372:372:372))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1611:1611:1611))
        (PORT datab (311:311:311) (409:409:409))
        (PORT datac (299:299:299) (393:393:393))
        (PORT datad (292:292:292) (371:371:371))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1617:1617:1617))
        (PORT datab (314:314:314) (414:414:414))
        (PORT datac (305:305:305) (400:400:400))
        (PORT datad (292:292:292) (371:371:371))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG2\|WideOr6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1615:1615:1615))
        (PORT datab (312:312:312) (413:413:413))
        (PORT datac (300:300:300) (396:396:396))
        (PORT datad (293:293:293) (374:374:374))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (697:697:697))
        (PORT datab (660:660:660) (729:729:729))
        (PORT datac (578:578:578) (638:638:638))
        (PORT datad (604:604:604) (656:656:656))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (506:506:506))
        (PORT datab (282:282:282) (370:370:370))
        (PORT datac (577:577:577) (631:631:631))
        (PORT datad (244:244:244) (316:316:316))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1215:1215:1215))
        (PORT datab (850:850:850) (912:912:912))
        (PORT datac (843:843:843) (895:895:895))
        (PORT datad (871:871:871) (921:921:921))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (510:510:510))
        (PORT datab (279:279:279) (367:367:367))
        (PORT datac (580:580:580) (634:634:634))
        (PORT datad (244:244:244) (316:316:316))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (702:702:702))
        (PORT datab (661:661:661) (734:734:734))
        (PORT datac (576:576:576) (638:638:638))
        (PORT datad (602:602:602) (654:654:654))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1213:1213:1213))
        (PORT datab (851:851:851) (910:910:910))
        (PORT datac (844:844:844) (896:896:896))
        (PORT datad (872:872:872) (919:919:919))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG3\|WideOr6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (698:698:698))
        (PORT datab (660:660:660) (729:729:729))
        (PORT datac (575:575:575) (636:636:636))
        (PORT datad (601:601:601) (652:652:652))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (428:428:428))
        (PORT datab (807:807:807) (859:859:859))
        (PORT datac (304:304:304) (402:402:402))
        (PORT datad (304:304:304) (389:389:389))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (435:435:435))
        (PORT datab (814:814:814) (868:868:868))
        (PORT datac (299:299:299) (395:395:395))
        (PORT datad (295:295:295) (378:378:378))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (430:430:430))
        (PORT datab (810:810:810) (863:863:863))
        (PORT datac (303:303:303) (401:401:401))
        (PORT datad (301:301:301) (386:386:386))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (427:427:427))
        (PORT datab (809:809:809) (861:861:861))
        (PORT datac (304:304:304) (402:402:402))
        (PORT datad (303:303:303) (388:388:388))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (431:431:431))
        (PORT datab (813:813:813) (867:867:867))
        (PORT datac (302:302:302) (399:399:399))
        (PORT datad (299:299:299) (384:384:384))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (731:731:731))
        (PORT datab (684:684:684) (728:728:728))
        (PORT datac (667:667:667) (724:724:724))
        (PORT datad (568:568:568) (625:625:625))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\SEG4\|WideOr6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (433:433:433))
        (PORT datab (811:811:811) (865:865:865))
        (PORT datac (302:302:302) (399:399:399))
        (PORT datad (299:299:299) (386:386:386))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
)
