(declare-sort S0 0)

(declare-const v0 Bool)
(declare-const v1 Bool)
(declare-const v2 Bool)
(declare-const v5 Bool)
(declare-const v6 Bool)
(declare-const v7 Bool)
(declare-const v8 Bool)
(declare-const v10 Bool)
(declare-const i0 Int)
(declare-const i1 Int)
(declare-const i2 Int)
(declare-const r4 Real)
(declare-const r5 Real)
(declare-const r6 Real)
(declare-const r7 Real)
(declare-const r10 Real)
(declare-const r11 Real)
(declare-const r12 Real)
(declare-const r14 Real)
(declare-const v11 Bool)
(declare-const i4 Int)
(declare-const r15 Real)
(declare-const v12 Bool)
(declare-const S0-0 S0)
(declare-const S0-2 S0)
(declare-const v14 Bool)
(declare-const v28 Bool)
(declare-const r21 Real)
(declare-const r22 Real)
(declare-const r23 Real)
(declare-const r24 Real)
(declare-const v31 Bool)
(declare-const r25 Real)
(declare-const r26 Real)
(declare-const r27 Real)
(declare-const i7 Int)
(declare-const r28 Real)
(assert (or (>= (+ i1 i4 i1 i1) i1 i0 (+ i4 (* i1 i0 i1 i2) i2 818 i2) 577) (>= (+ i1 i4 i1 i1) i1 i0 (+ i4 (* i1 i0 i1 i2) i2 818 i2) 577) (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791))))
(assert (or (= 907 (mod 393 (+ i1 i4 i1 i1))) v10 (> r10 76293055.0 193799.0 (/ 2.0 r12))))
(assert (or (>= (+ i1 i4 i1 i1) i1 i0 (+ i4 (* i1 i0 i1 i2) i2 818 i2) 577) (>= (+ i1 i4 i1 i1) i1 i0 (+ i4 (* i1 i0 i1 i2) i2 818 i2) 577) (not v10)))
(assert (or v14 (not v10) (= i2 i1)))
(assert (or (> r10 76293055.0 193799.0 (/ 2.0 r12)) (and (> i0 57) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))) (not v2) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14)))) (not v10)))
(assert (or (= i2 i1) (and (> i0 57) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))) (not v2) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14)))) (not v10)))
(assert (or (= 907 (mod 393 (+ i1 i4 i1 i1))) (> r10 76293055.0 193799.0 (/ 2.0 r12)) (> r10 76293055.0 193799.0 (/ 2.0 r12))))
(assert (or (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791)) v14 (and (> i0 57) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))) (not v2) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))))))
(assert (or (not v10) (>= (+ i1 i4 i1 i1) i1 i0 (+ i4 (* i1 i0 i1 i2) i2 818 i2) 577) (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791))))
(assert (and (or v10 (= i2 i1) (= i2 i1)) (or (and (> i0 57) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))) (not v2) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14)))) (>= (+ i1 i4 i1 i1) i1 i0 (+ i4 (* i1 i0 i1 i2) i2 818 i2) 577) (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791))) (or (= 907 (mod 393 (+ i1 i4 i1 i1))) (> r10 76293055.0 193799.0 (/ 2.0 r12)) (= i2 i1)) (or (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791)) (> r10 76293055.0 193799.0 (/ 2.0 r12)) v7)))
(assert (and (or (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791)) (> r10 76293055.0 193799.0 (/ 2.0 r12)) (and (> i0 57) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))) (not v2) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))))) (or v10 v14 v7) (or (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791)) (> r10 76293055.0 193799.0 (/ 2.0 r12)) (and (> i0 57) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))) (not v2) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))))) (or (not v10) (and (> i0 57) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))) (not v2) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14)))) (= 907 (mod 393 (+ i1 i4 i1 i1)))) (and (or (not v10) (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791)) (= i2 i1)) (or (not v10) (= i2 i1) (< 1.9429 r26)) (or (= i2 i1) (= 907 (mod 393 (+ i1 i4 i1 i1))) v7) (or (= i2 i1) (and (> i0 57) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))) (not v2) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14)))) v7) (or (= i2 i1) (= 907 (mod 393 (+ i1 i4 i1 i1))) v10) (or (= 907 (mod 393 (+ i1 i4 i1 i1))) (> r10 76293055.0 193799.0 (/ 2.0 r12)) (= i2 i1)) (or (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791)) (< 1.9429 r26) (>= (+ i1 i4 i1 i1) i1 i0 (+ i4 (* i1 i0 i1 i2) i2 818 i2) 577)) (or (= 907 (mod 393 (+ i1 i4 i1 i1))) (and (> i0 57) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))) (not v2) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14)))) (>= (+ i1 i4 i1 i1) i1 i0 (+ i4 (* i1 i0 i1 i2) i2 818 i2) 577)) (or (not v10) v7 (not v10)) (or (= 907 (mod 393 (+ i1 i4 i1 i1))) (< 1.9429 r26) (= i2 i1)) (or (not v10) (and (> i0 57) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))) (not v2) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14)))) v14)) (or v7 (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791)) (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791)))))
(assert (=> (or (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791)) (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791)) (not v10)) (or (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791)) (> r10 76293055.0 193799.0 (/ 2.0 r12)) v7)))
(assert (or (or v7 (= i2 i1) (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791))) (or v10 v14 (< 1.9429 r26)) (or v10 v14 (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791))) (or (and (> i0 57) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))) (not v2) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14)))) (>= (+ i1 i4 i1 i1) i1 i0 (+ i4 (* i1 i0 i1 i2) i2 818 i2) 577) (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791))) (or v14 (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791)) (>= (+ i1 i4 i1 i1) i1 i0 (+ i4 (* i1 i0 i1 i2) i2 818 i2) 577)) (and (or v10 (= i2 i1) (= i2 i1)) (or (and (> i0 57) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))) (not v2) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14)))) (>= (+ i1 i4 i1 i1) i1 i0 (+ i4 (* i1 i0 i1 i2) i2 818 i2) 577) (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791))) (or (= 907 (mod 393 (+ i1 i4 i1 i1))) (> r10 76293055.0 193799.0 (/ 2.0 r12)) (= i2 i1)) (or (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791)) (> r10 76293055.0 193799.0 (/ 2.0 r12)) v7)) (or (= 907 (mod 393 (+ i1 i4 i1 i1))) (< 1.9429 r26) (= i2 i1))))
(assert (or (>= (+ i1 i4 i1 i1) i1 i0 (+ i4 (* i1 i0 i1 i2) i2 818 i2) 577) (> r10 76293055.0 193799.0 (/ 2.0 r12)) (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791))))
(assert (or (< 1.9429 r26) (= 907 (mod 393 (+ i1 i4 i1 i1))) (= 907 (mod 393 (+ i1 i4 i1 i1)))))
(assert (or (or (>= (+ i1 i4 i1 i1) i1 i0 (+ i4 (* i1 i0 i1 i2) i2 818 i2) 577) (>= (+ i1 i4 i1 i1) i1 i0 (+ i4 (* i1 i0 i1 i2) i2 818 i2) 577) (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791))) (or v10 v14 v7) (or v7 (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791)) (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791))) (or (< 1.9429 r26) (> r10 76293055.0 193799.0 (/ 2.0 r12)) (not v10)) (or (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791)) (not v10) (< 1.9429 r26)) (or (< 1.9429 r26) (and (> i0 57) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))) (not v2) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14)))) (>= (+ i1 i4 i1 i1) i1 i0 (+ i4 (* i1 i0 i1 i2) i2 818 i2) 577)) (or (= 907 (mod 393 (+ i1 i4 i1 i1))) (and (> i0 57) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))) (not v2) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14)))) (>= (+ i1 i4 i1 i1) i1 i0 (+ i4 (* i1 i0 i1 i2) i2 818 i2) 577)) (or v14 (< 1.9429 r26) (and (> i0 57) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))) (not v2) (or v0 v31 (not (is_int 76293055.0)) (distinct (+ i1 i4 i1 i1) 393) (not (> (/ 2.0 r12) r14))))) (or (not v10) (>= (+ i1 i4 i1 i1) i1 i0 (+ i4 (* i1 i0 i1 i2) i2 818 i2) 577) (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791))) (=> (or (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791)) (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791)) (not v10)) (or (and v5 (= S0-2 S0-0 S0-0) (distinct (+ i1 i4 i1 i1) 393) v12 (is_int 76293055.0) v28 (not (> (/ 2.0 r12) r14)) (and v1 v5 v10 v8 v6 v5 v1 v11) v7 v28 (<= (mod i1 393) 791)) (> r10 76293055.0 193799.0 (/ 2.0 r12)) v7))))
(check-sat)
