
*** Running vivado
    with args -log nds_capture_lastmin_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nds_capture_lastmin_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source nds_capture_lastmin_top.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 372.965 ; gain = 51.723
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Aaro/Downloads/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2022/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/utils_1/imports/synth_1/nds_capture_lastmin_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/utils_1/imports/synth_1/nds_capture_lastmin_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top nds_capture_lastmin_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29496
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'reset_al', assumed default net type 'wire' [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_capture_lastmin_top.sv:153]
INFO: [Synth 8-11241] undeclared symbol 'axi_aresetn', assumed default net type 'wire' [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_capture_lastmin_top.sv:172]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1190.305 ; gain = 410.555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nds_capture_lastmin_top' [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_capture_lastmin_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.runs/synth_1/.Xil/Vivado-30864-DESKTOP-0G38QBS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.runs/synth_1/.Xil/Vivado-30864-DESKTOP-0G38QBS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/vga_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/vga_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_capture_lastmin_top.sv:82]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_capture_lastmin_top.sv:82]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.runs/synth_1/.Xil/Vivado-30864-DESKTOP-0G38QBS/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.runs/synth_1/.Xil/Vivado-30864-DESKTOP-0G38QBS/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx2022/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'pins_xor' [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/pins_xor.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'pins_xor' (0#1) [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/pins_xor.sv:24]
WARNING: [Synth 8-7071] port 'LED1' of module 'pins_xor' is unconnected for instance 'pins_xor' [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_capture_lastmin_top.sv:131]
WARNING: [Synth 8-7071] port 'LED2' of module 'pins_xor' is unconnected for instance 'pins_xor' [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_capture_lastmin_top.sv:131]
WARNING: [Synth 8-7071] port 'LED3' of module 'pins_xor' is unconnected for instance 'pins_xor' [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_capture_lastmin_top.sv:131]
WARNING: [Synth 8-7023] instance 'pins_xor' of module 'pins_xor' has 27 connections declared, but only 24 given [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_capture_lastmin_top.sv:131]
INFO: [Synth 8-6157] synthesizing module 'nds_bram' [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_bram.sv:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.runs/synth_1/.Xil/Vivado-30864-DESKTOP-0G38QBS/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.runs/synth_1/.Xil/Vivado-30864-DESKTOP-0G38QBS/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'nds_bram' (0#1) [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_bram.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'nds_capture_lastmin_top' (0#1) [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_capture_lastmin_top.sv:23]
WARNING: [Synth 8-3848] Net LED1 in module/entity pins_xor does not have driver. [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/pins_xor.sv:31]
WARNING: [Synth 8-3848] Net LED2 in module/entity pins_xor does not have driver. [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/pins_xor.sv:31]
WARNING: [Synth 8-3848] Net LED3 in module/entity pins_xor does not have driver. [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/pins_xor.sv:31]
WARNING: [Synth 8-87] always_comb on 'addrb_reg' did not result in combinational logic [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_bram.sv:58]
WARNING: [Synth 8-3848] Net LED1 in module/entity nds_capture_lastmin_top does not have driver. [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_capture_lastmin_top.sv:56]
WARNING: [Synth 8-3848] Net LED2 in module/entity nds_capture_lastmin_top does not have driver. [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_capture_lastmin_top.sv:57]
WARNING: [Synth 8-3848] Net LED3 in module/entity nds_capture_lastmin_top does not have driver. [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_capture_lastmin_top.sv:58]
WARNING: [Synth 8-3848] Net reset_al in module/entity nds_capture_lastmin_top does not have driver. [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_capture_lastmin_top.sv:153]
WARNING: [Synth 8-3848] Net axi_aresetn in module/entity nds_capture_lastmin_top does not have driver. [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_capture_lastmin_top.sv:172]
WARNING: [Synth 8-7129] Port LED1 in module pins_xor is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED2 in module pins_xor is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED3 in module pins_xor is either unconnected or has no load
WARNING: [Synth 8-7129] Port DCLK in module pins_xor is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED1 in module nds_capture_lastmin_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED2 in module nds_capture_lastmin_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED3 in module nds_capture_lastmin_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1284.172 ; gain = 504.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1284.172 ; gain = 504.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1284.172 ; gain = 504.422
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1284.172 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'hdmi_tx_0'
Finished Parsing XDC File [c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'hdmi_tx_0'
Parsing XDC File [c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'nds/bram'
Finished Parsing XDC File [c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'nds/bram'
Parsing XDC File [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/constrs_1/new/constraints.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/constrs_1/new/constraints.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-507] No nets matched 'DCLK_IBUF'. [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/constrs_1/new/constraints.xdc:65]
Finished Parsing XDC File [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/nds_capture_lastmin_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nds_capture_lastmin_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nds_capture_lastmin_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1388.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1388.387 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'nds/bram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.176 ; gain = 609.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.176 ; gain = 609.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hdmi_tx_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nds/bram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.176 ; gain = 609.426
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'addrb_reg' [C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.srcs/sources_1/new/nds_bram.sv:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.176 ; gain = 609.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
+---XORs : 
	   6 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port LED1 in module nds_capture_lastmin_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED2 in module nds_capture_lastmin_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED3 in module nds_capture_lastmin_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1389.176 ; gain = 609.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1389.176 ; gain = 609.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1389.176 ; gain = 609.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1389.176 ; gain = 609.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1389.176 ; gain = 609.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1389.176 ; gain = 609.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1389.176 ; gain = 609.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1389.176 ; gain = 609.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1389.176 ; gain = 609.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1389.176 ; gain = 609.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |hdmi_tx_0     |         1|
|3     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |clk_wiz     |     1|
|3     |hdmi_tx     |     1|
|4     |BUFG        |     1|
|5     |CARRY4      |     3|
|6     |LUT1        |     7|
|7     |LUT2        |     7|
|8     |LUT3        |     6|
|9     |LUT4        |     7|
|10    |LUT5        |    28|
|11    |LUT6        |    14|
|12    |FDCE        |    22|
|13    |LD          |    16|
|14    |IBUF        |    20|
|15    |OBUF        |     1|
|16    |OBUFT       |     3|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1389.176 ; gain = 609.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1389.176 ; gain = 504.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1389.176 ; gain = 609.426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1389.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1389.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

Synth Design complete, checksum: be359da0
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 31 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1389.176 ; gain = 984.410
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaro/Desktop/385/NDS_Capture_385/nds_capture_lastmin/nds_capture_lastmin.runs/synth_1/nds_capture_lastmin_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nds_capture_lastmin_top_utilization_synth.rpt -pb nds_capture_lastmin_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 05:15:48 2024...
