// Seed: 849003145
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  always @(posedge 1'b0) begin
    id_2 <= id_2;
  end
endmodule
