#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Aug 12 10:51:32 2019
# Process ID: 3320
# Current directory: C:/Users/lsneler/Desktop/Repository/JPEG_conversion/exemplary_projects/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/lsneler/Desktop/Repository/JPEG_conversion/exemplary_projects/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/lsneler/Desktop/Repository/JPEG_conversion/exemplary_projects/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 220.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/lsneler/Desktop/Repository/JPEG_conversion/exemplary_projects/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo.runs/impl_1/.Xil/Vivado-3320-rtrkos034/dcp3/design_1_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/lsneler/Desktop/Repository/JPEG_conversion/exemplary_projects/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo.runs/impl_1/.Xil/Vivado-3320-rtrkos034/dcp3/design_1_wrapper_board.xdc]
Parsing XDC File [C:/Users/lsneler/Desktop/Repository/JPEG_conversion/exemplary_projects/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo.runs/impl_1/.Xil/Vivado-3320-rtrkos034/dcp3/design_1_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/lsneler/Desktop/Repository/JPEG_conversion/exemplary_projects/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo.runs/impl_1/.Xil/Vivado-3320-rtrkos034/dcp3/design_1_wrapper_early.xdc]
Parsing XDC File [C:/Users/lsneler/Desktop/Repository/JPEG_conversion/exemplary_projects/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo.runs/impl_1/.Xil/Vivado-3320-rtrkos034/dcp3/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/lsneler/Desktop/Repository/JPEG_conversion/exemplary_projects/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo.runs/impl_1/.Xil/Vivado-3320-rtrkos034/dcp3/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 501.492 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 501.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 505.563 ; gain = 286.398
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/lsneler/Desktop/Repository/JPEG_conversion/exemplary_projects/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Aug 12 10:52:03 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 880.203 ; gain = 374.641
INFO: [Common 17-206] Exiting Vivado at Mon Aug 12 10:52:03 2019...
