#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Feb  8 18:20:54 2023
# Process ID: 610264
# Current directory: /home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1
# Command line: vivado -log top_level.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace
# Log file: /home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level.vdi
# Journal file: /home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.dcp' for cell 'TEMAC_0'
INFO: [Netlist 29-17] Analyzing 458 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'TEMAC_0/inst'
Finished Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'TEMAC_0/inst'
Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'TEMAC_0/inst'
Finished Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'TEMAC_0/inst'
Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/constrs_1/new/kc_705_eth.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/constrs_1/new/kc_705_eth.xdc:143]
INFO: [Timing 38-2] Deriving generated clocks [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/constrs_1/new/kc_705_eth.xdc:143]
Finished Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/constrs_1/new/kc_705_eth.xdc]
Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'TEMAC_0/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'TEMAC_0/inst' of design 'design_1' [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Vivado 12-3272] Current instance is the top level cell 'TEMAC_0/inst' of design 'design_1' [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:30]
INFO: [Vivado 12-3272] Current instance is the top level cell 'TEMAC_0/inst' of design 'design_1' [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:53]
INFO: [Vivado 12-3272] Current instance is the top level cell 'TEMAC_0/inst' of design 'design_1' [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:54]
Finished Parsing XDC File [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'TEMAC_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 321 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 120 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 200 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 2072.766 ; gain = 971.684 ; free physical = 26517 ; free virtual = 77471
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -2018 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2136.797 ; gain = 64.031 ; free physical = 26526 ; free virtual = 77479
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c30f3f79

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2136.797 ; gain = 0.000 ; free physical = 26529 ; free virtual = 77482
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 136 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 1afdfd421

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2136.797 ; gain = 0.000 ; free physical = 26529 ; free virtual = 77482
INFO: [Opt 31-389] Phase Constant propagation created 27 cells and removed 55 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1375a3ace

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2136.797 ; gain = 0.000 ; free physical = 26529 ; free virtual = 77482
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 47 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1375a3ace

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2136.797 ; gain = 0.000 ; free physical = 26529 ; free virtual = 77482
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1375a3ace

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2136.797 ; gain = 0.000 ; free physical = 26529 ; free virtual = 77482
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2136.797 ; gain = 0.000 ; free physical = 26529 ; free virtual = 77482
Ending Logic Optimization Task | Checksum: 1375a3ace

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2136.797 ; gain = 0.000 ; free physical = 26529 ; free virtual = 77482

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cae85760

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2136.797 ; gain = 0.000 ; free physical = 26529 ; free virtual = 77482
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 2136.797 ; gain = 64.031 ; free physical = 26529 ; free virtual = 77482
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2136.797 ; gain = 0.000 ; free physical = 26528 ; free virtual = 77482
INFO: [Common 17-1381] The checkpoint '/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level_opt.dcp' has been generated.
Command: report_drc -file top_level_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -2018 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.797 ; gain = 0.000 ; free physical = 26520 ; free virtual = 77475
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15f9496e6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2144.797 ; gain = 0.000 ; free physical = 26520 ; free virtual = 77475
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.797 ; gain = 0.000 ; free physical = 26521 ; free virtual = 77476

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15a06a372

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2144.797 ; gain = 0.000 ; free physical = 26516 ; free virtual = 77471

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1570755a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2151.824 ; gain = 7.027 ; free physical = 26499 ; free virtual = 77454

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1570755a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2151.824 ; gain = 7.027 ; free physical = 26499 ; free virtual = 77454
Phase 1 Placer Initialization | Checksum: 1570755a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2151.824 ; gain = 7.027 ; free physical = 26499 ; free virtual = 77454

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 19d99a517

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26420 ; free virtual = 77379

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19d99a517

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26397 ; free virtual = 77378

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d3ec8878

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26395 ; free virtual = 77378

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13d2be8f3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26395 ; free virtual = 77378

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14c12c16c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26395 ; free virtual = 77378

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1bd72dd42

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26395 ; free virtual = 77378

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1bc257b58

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26387 ; free virtual = 77370

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 17922aad1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26410 ; free virtual = 77367

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 18247c7ab

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26410 ; free virtual = 77367

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 18247c7ab

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26410 ; free virtual = 77367

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: dd3a1d79

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26408 ; free virtual = 77365
Phase 3 Detail Placement | Checksum: dd3a1d79

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26408 ; free virtual = 77365

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f5523e27

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: f5523e27

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26414 ; free virtual = 77371
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.282. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f6644b41

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26414 ; free virtual = 77371
Phase 4.1 Post Commit Optimization | Checksum: f6644b41

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26414 ; free virtual = 77371

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f6644b41

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26419 ; free virtual = 77376

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f6644b41

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26419 ; free virtual = 77376

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 171146aed

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26419 ; free virtual = 77376
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 171146aed

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26419 ; free virtual = 77376
Ending Placer Task | Checksum: e803256b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26463 ; free virtual = 77421
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2207.852 ; gain = 63.055 ; free physical = 26463 ; free virtual = 77421
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2207.852 ; gain = 0.000 ; free physical = 26461 ; free virtual = 77426
INFO: [Common 17-1381] The checkpoint '/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2207.852 ; gain = 0.000 ; free physical = 26447 ; free virtual = 77406
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2207.852 ; gain = 0.000 ; free physical = 26462 ; free virtual = 77422
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2207.852 ; gain = 0.000 ; free physical = 26459 ; free virtual = 77419
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -2018 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2282ad7a ConstDB: 0 ShapeSum: c58077f1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1182a14d7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2469.207 ; gain = 250.293 ; free physical = 26207 ; free virtual = 77167

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1182a14d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2469.207 ; gain = 250.293 ; free physical = 26207 ; free virtual = 77166

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1182a14d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2469.207 ; gain = 250.293 ; free physical = 26170 ; free virtual = 77130

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1182a14d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2469.207 ; gain = 250.293 ; free physical = 26170 ; free virtual = 77130
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13cef641a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2476.078 ; gain = 257.164 ; free physical = 26146 ; free virtual = 77116
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.225 | TNS=-263.363| WHS=-3.088 | THS=-2780.439|

Phase 2 Router Initialization | Checksum: 1dc3edec1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2476.078 ; gain = 257.164 ; free physical = 26147 ; free virtual = 77118

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e95309d7

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 2581.062 ; gain = 362.148 ; free physical = 26131 ; free virtual = 77089

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1107
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.586 | TNS=-3181.623| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f8ebe1f1

Time (s): cpu = 00:02:24 ; elapsed = 00:01:16 . Memory (MB): peak = 2581.062 ; gain = 362.148 ; free physical = 26109 ; free virtual = 77070

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.879 | TNS=-3192.302| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21232b504

Time (s): cpu = 00:02:47 ; elapsed = 00:01:38 . Memory (MB): peak = 2581.062 ; gain = 362.148 ; free physical = 26131 ; free virtual = 77089
Phase 4 Rip-up And Reroute | Checksum: 21232b504

Time (s): cpu = 00:02:47 ; elapsed = 00:01:38 . Memory (MB): peak = 2581.062 ; gain = 362.148 ; free physical = 26131 ; free virtual = 77089

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ec706a5c

Time (s): cpu = 00:02:48 ; elapsed = 00:01:38 . Memory (MB): peak = 2581.062 ; gain = 362.148 ; free physical = 26130 ; free virtual = 77089
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.586 | TNS=-3156.996| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: e3821f5d

Time (s): cpu = 00:02:48 ; elapsed = 00:01:38 . Memory (MB): peak = 2581.062 ; gain = 362.148 ; free physical = 26129 ; free virtual = 77088

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e3821f5d

Time (s): cpu = 00:02:48 ; elapsed = 00:01:38 . Memory (MB): peak = 2581.062 ; gain = 362.148 ; free physical = 26129 ; free virtual = 77088
Phase 5 Delay and Skew Optimization | Checksum: e3821f5d

Time (s): cpu = 00:02:48 ; elapsed = 00:01:38 . Memory (MB): peak = 2581.062 ; gain = 362.148 ; free physical = 26129 ; free virtual = 77088

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13b7ae74e

Time (s): cpu = 00:02:49 ; elapsed = 00:01:38 . Memory (MB): peak = 2581.062 ; gain = 362.148 ; free physical = 26129 ; free virtual = 77089
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.586 | TNS=-3153.936| WHS=-1.151 | THS=-108.618|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1955e53da

Time (s): cpu = 00:03:11 ; elapsed = 00:02:00 . Memory (MB): peak = 2613.062 ; gain = 394.148 ; free physical = 26096 ; free virtual = 77067
Phase 6.1 Hold Fix Iter | Checksum: 1955e53da

Time (s): cpu = 00:03:11 ; elapsed = 00:02:00 . Memory (MB): peak = 2613.062 ; gain = 394.148 ; free physical = 26096 ; free virtual = 77067

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.586 | TNS=-3153.987| WHS=-1.151 | THS=-108.599|

Phase 6.2 Additional Hold Fix | Checksum: 19b56ad09

Time (s): cpu = 00:11:06 ; elapsed = 00:03:14 . Memory (MB): peak = 4609.062 ; gain = 2390.148 ; free physical = 25982 ; free virtual = 76941
WARNING: [Route 35-468] The router encountered 1136 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	bridge_inst/rx_fifo_inst/yesBypassBlocking.bypassBlock.write_data_reg[9]_i_4/I0
	bridge_inst/rx_fifo_inst/queue_reg_0_63_0_2/RAMA/RADR0
	bridge_inst/rx_fifo_inst/queue_reg_0_63_3_5/RAMA/RADR0
	bridge_inst/rx_fifo_inst/queue_reg_0_63_6_8/RAMA/RADR0
	bridge_inst/rx_fifo_inst/queue_reg_128_191_0_2/RAMA/RADR0
	bridge_inst/rx_fifo_inst/queue_reg_128_191_3_5/RAMA/RADR0
	bridge_inst/rx_fifo_inst/queue_reg_128_191_6_8/RAMA/RADR0
	bridge_inst/rx_fifo_inst/queue_reg_192_255_0_2/RAMA/RADR0
	bridge_inst/rx_fifo_inst/queue_reg_192_255_3_5/RAMA/RADR0
	bridge_inst/rx_fifo_inst/queue_reg_192_255_6_8/RAMA/RADR0
	.. and 1126 more pins.

Phase 6 Post Hold Fix | Checksum: 19b56ad09

Time (s): cpu = 00:11:06 ; elapsed = 00:03:14 . Memory (MB): peak = 4609.062 ; gain = 2390.148 ; free physical = 25982 ; free virtual = 76941

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.541023 %
  Global Horizontal Routing Utilization  = 0.571167 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1167e771b

Time (s): cpu = 00:11:06 ; elapsed = 00:03:14 . Memory (MB): peak = 4609.062 ; gain = 2390.148 ; free physical = 25993 ; free virtual = 76952

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1167e771b

Time (s): cpu = 00:11:06 ; elapsed = 00:03:14 . Memory (MB): peak = 4609.062 ; gain = 2390.148 ; free physical = 25993 ; free virtual = 76952

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c366c08c

Time (s): cpu = 00:11:06 ; elapsed = 00:03:14 . Memory (MB): peak = 4609.062 ; gain = 2390.148 ; free physical = 25993 ; free virtual = 76952

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: e8da6fdb

Time (s): cpu = 00:11:07 ; elapsed = 00:03:15 . Memory (MB): peak = 4609.062 ; gain = 2390.148 ; free physical = 25994 ; free virtual = 76953
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.586 | TNS=-3180.681| WHS=-1.151 | THS=-106.596|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: e8da6fdb

Time (s): cpu = 00:11:07 ; elapsed = 00:03:15 . Memory (MB): peak = 4609.062 ; gain = 2390.148 ; free physical = 25994 ; free virtual = 76953
WARNING: [Route 35-457] Router was unable to fix hold violation on 9 pins due to run-time limitations. Such pins are:
	bridge_inst/tx_fifo_inst/queue_reg_1920_1983_0_2/RAMC/I
	bridge_inst/tx_fifo_inst/queue_reg_512_575_9_9/DP/I
	bridge_inst/tx_fifo_inst/queue_reg_448_511_0_2/RAMB/I
	bridge_inst/tx_fifo_inst/queue_reg_1984_2047_0_2/RAMA/I
	bridge_inst/tx_fifo_inst/queue_reg_512_575_6_8/RAMA/I
	bridge_inst/tx_fifo_inst/queue_reg_512_575_6_8/RAMB/I
	bridge_inst/tx_fifo_inst/queue_reg_1984_2047_3_5/RAMB/I
	bridge_inst/tx_fifo_inst/queue_reg_704_767_3_5/RAMA/I
	loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass[1]_i_2/I1

Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-455] Router was unable to fix hold violation on 105 pins because of high hold requirement. Such pins are:
	bridge_inst/tx_fifo_inst/queue_reg_64_127_0_2/RAMC/I
	loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/queue_reg_0_63_0_2_i_3/I1
	bridge_inst/tx_fifo_inst/queue_reg_320_383_0_2/RAMC/I
	bridge_inst/tx_fifo_inst/queue_reg_384_447_0_2/RAMC/I
	bridge_inst/tx_fifo_inst/queue_reg_1344_1407_0_2/RAMC/I
	bridge_inst/tx_fifo_inst/queue_reg_192_255_0_2/RAMC/I
	bridge_inst/tx_fifo_inst/queue_reg_832_895_0_2/RAMC/I
	bridge_inst/tx_fifo_inst/queue_reg_640_703_0_2/RAMC/I
	bridge_inst/tx_fifo_inst/queue_reg_1024_1087_0_2/RAMC/I
	bridge_inst/tx_fifo_inst/queue_reg_576_639_0_2/RAMC/I
	.. and 95 more pins.

Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-459] Router was unable to fix hold violation on 193 pins. This could be due to a combination of congestion, blockages and run-time limitations. Such pins are:
	loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/queue_reg_0_63_6_8_i_2/I1
	bridge_inst/tx_fifo_inst/queue_reg_384_447_0_2/RAMA/I
	bridge_inst/tx_fifo_inst/queue_reg_0_63_0_2/RAMB/I
	bridge_inst/tx_fifo_inst/queue_reg_1984_2047_0_2/RAMB/I
	loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/queue_reg_0_63_3_5_i_2/I1
	bridge_inst/tx_fifo_inst/queue_reg_1920_1983_3_5/RAMB/I
	loopback_module/loopback_Daemon_instance/data_path.InportGroup_0.rx_pipe_read_0/ProTx[0].ulreg/queue_reg_0_63_3_5_i_1/I1
	bridge_inst/tx_fifo_inst/queue_reg_1216_1279_3_5/RAMA/I
	bridge_inst/tx_fifo_inst/queue_reg_1600_1663_9_9/DP/I
	bridge_inst/tx_fifo_inst/queue_reg_1856_1919_9_9/DP/I
	.. and 183 more pins.

Resolution: You may try high effort hold fixing by turning on param route.enableGlobalHoldIter.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:11:07 ; elapsed = 00:03:15 . Memory (MB): peak = 4609.062 ; gain = 2390.148 ; free physical = 26177 ; free virtual = 77136

Routing Is Done.
69 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:11:09 ; elapsed = 00:03:35 . Memory (MB): peak = 4609.062 ; gain = 2401.211 ; free physical = 26177 ; free virtual = 77136
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4633.074 ; gain = 0.000 ; free physical = 26167 ; free virtual = 77136
INFO: [Common 17-1381] The checkpoint '/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level_routed.dcp' has been generated.
Command: report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file top_level_methodology_drc_routed.rpt -rpx top_level_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.runs/impl_1/top_level_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'TEMAC_0/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/harshad/Project/Eth_on_KC705/hw/MAC/Project/TEMAC_IP_with_Bridge/TEMAC_IP_with_Bridge.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
78 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Wed Feb  8 18:26:22 2023...
