/home/ayman/mgc/LeonardoSpectrum/bin/Linux/spectrum -file \
SliceFilterControllerScript.txt 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2018a.2 (Release Production Release, compiled Nov  1 2018 at 10:14:57)
Copyright 1990-2018 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2018 Compuware Corporation

Checking Security ...
Reading library file `/home/ayman/mgc/LeonardoSpectrum/lib/tsmc035_typ.syn`...
Library version = 3.0 Release : Patch (a) : 09/13/04
Delays assume: Process=typical Temp= 27.0 C  Voltage=3.30 V  
Info: setting encoding to auto
Info, Working Directory is now '/home/ayman/Desktop/CNN_Accelerator/CNN/Leonardo/ControlUnit/SliceFilterController'
Info, History file moved to new working directory
Info, Log file moved to new working directory
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/Mux2.vhd into library work
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Loading entity Mux2 into library work
-- Loading architecture Mux2Arch of Mux2 into library work
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/Reg.vhd into library work
-- Loading entity Reg into library work
-- Loading architecture RegArch of Reg into library work
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/FullAdder.vhd into library work
-- Loading entity FullAdder into library work
-- Loading architecture FullAdderArch of FullAdder into library work
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd into library work
-- Loading entity NBitAdder into library work
-- Loading architecture NBitAdderArch of NBitAdder into library work
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/Utils/Counter.vhd into library work
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading entity Counter into library work
-- Loading architecture CounterArch of Counter into library work
-- Reading vhdl file /home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd into library work
-- Loading entity SliceFilterController into library work
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd",line 43: Info, Enumerated type fsmStateMachine with 8 elements encoded as onehot.
Encodings for fsmStateMachine values
        value    fsmStateMachine[7-0]
=====================================
      idleState  -------1
  loadBiasState  ------1-
loadFilterWindowState  -----1--
     shiftState  ----1---
convReadColState  ---1----
       addState  --1-----
      saveState  -1------
       endState  1-------

-- Loading architecture SliceFilterControllerArch of SliceFilterController into library work
-- Compiling root entity SliceFilterController(SliceFilterControllerArch)
-- Compiling entity Counter_5(CounterArch)
-- Compiling entity Reg_5(RegArch)
-- Compiling entity NBitAdder_5(NBitAdderArch)
-- Compiling entity FullAdder(FullAdderArch)
-- Compiling entity Reg_1(RegArch)
-- Compiling root entity SliceFilterController(SliceFilterControllerArch)
-- Compiling entity Counter_5(CounterArch)
-- Compiling entity Reg_5(RegArch)
-- Info, replacing Reg_5(RegArch)
-- Compiling entity NBitAdder_5(NBitAdderArch)
-- Compiling entity FullAdder(FullAdderArch)
-- Info, replacing FullAdder(FullAdderArch)
-- Info, replacing NBitAdder_5(NBitAdderArch)
-- Info, replacing Counter_5(CounterArch)
-- Compiling entity Reg_1(RegArch)
-- Info, replacing Reg_1(RegArch)
-- Info, replacing SliceFilterController(SliceFilterControllerArch)
Info: setting sdf_type to combined
-- Boundary optimization.
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.Reg_5.RegArch
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_1702
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_2248
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_2251
-- Start pre-optimization for design .work.NBitAdder_5.NBitAdderArch_unfold_2213
-- Start pre-optimization for design .work.Counter_5.CounterArch
-- Start pre-optimization for design .work.Reg_1.RegArch
-- Start pre-optimization for design .work.SliceFilterController.SliceFilterControllerArch
-- Start pre-optimization for design .work.Reg_5.RegArch
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_1702
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_2248
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_2251
-- Start pre-optimization for design .work.NBitAdder_5.NBitAdderArch_unfold_2213
-- Start pre-optimization for design .work.Counter_5.CounterArch
-- Start pre-optimization for design .work.Reg_1.RegArch
-- Start pre-optimization for design .work.SliceFilterController.SliceFilterControllerArch
Info, Instances dissolved by autodissolve in View .work.NBitAdder_5.NBitAdderArch_unfold_2213
"/home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd", line 29: f0 (FullAdder)
"/home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_1_fx (FullAdder)
"/home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_2_fx (FullAdder)
"/home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_3_fx (FullAdder)
"/home/ayman/Desktop/CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_4_fx (FullAdder)
Info, Instances dissolved by autodissolve in View .work.Counter_5.CounterArch
"/home/ayman/Desktop/CNN_Accelerator/Utils/Counter.vhd", line 35: counterReg (Reg_5)
"/home/ayman/Desktop/CNN_Accelerator/Utils/Counter.vhd", line 36: nextCount (NBitAdder_5)
Info, Instances dissolved by autodissolve in View .work.SliceFilterController.SliceFilterControllerArch
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd", line 429: innerCounterMap (Counter_5)
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd", line 432: outerCounterMap (Counter_5)
"/home/ayman/Desktop/CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd", line 434: pageRegMap (Reg_1)
->set wire_table "" 
Info: setting wire_table to 
NO wire table is found
-- Optimizing netlist .work.SliceFilterController.SliceFilterControllerArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
-- Start timing optimization for design .work.SliceFilterController.SliceFilterControllerArch

Latest arrival time at primary output:  1.5 ns
Latest arrival time at register input:  2.7 ns

Forcing timing constraints at all end points:  2.4 ns

Initial Timing Optimization Statistics:
---------------------------------------

	Clock                  : Frequency
      ------------------------------------

	clk                    : 367.8 MHz


	Most Critical Slack    :       -0.3
	Sum of Negative Slacks :       -1.5
	Area                   :      305.7

                                                             
Final Timing Optimization Statistics:
-------------------------------------

	Clock                  : Frequency
      ------------------------------------

	clk                    : 404.0 MHz


	Most Critical Slack    :       -0.1
	Sum of Negative Slacks :       -0.3
	Area                   :      315.1

	Total time taken : 0 cpu secs
NO wire table is found
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format Verilog SliceFilterController.v
-- Writing file SliceFilterController.v
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format VHDL SliceFilterController.vhd
-- Writing file SliceFilterController.vhd
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format SDF SliceFilterController.sdf
-- Writing file SliceFilterController.sdf
NO wire table is found
