{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514430161793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514430161795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 28 11:02:41 2017 " "Processing started: Thu Dec 28 11:02:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514430161795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514430161795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map chronograph -c chronograph --generate_functional_sim_netlist " "Command: quartus_map chronograph -c chronograph --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514430161795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1514430162150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel23.v 1 1 " "Found 1 design units, including 1 entities, in source file sel23.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEL23 " "Found entity 1: SEL23" {  } { { "SEL23.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514430162206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514430162206 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shifting_register.v(10) " "Verilog HDL information at shifting_register.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "shifting_register.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/shifting_register.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1514430162211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifting_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shifting_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifting_register " "Found entity 1: shifting_register" {  } { { "shifting_register.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/shifting_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514430162212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514430162212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel9.v 1 1 " "Found 1 design units, including 1 entities, in source file sel9.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEL9 " "Found entity 1: SEL9" {  } { { "SEL9.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514430162217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514430162217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ks8.v 1 1 " "Found 1 design units, including 1 entities, in source file ks8.v" { { "Info" "ISGN_ENTITY_NAME" "1 KS8 " "Found entity 1: KS8" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/KS8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514430162222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514430162222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_shake.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_shake.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_shake " "Found entity 1: keyboard_shake" {  } { { "keyboard_shake.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/keyboard_shake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514430162228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514430162228 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "register24 register24.v(1) " "Verilog Module Declaration warning at register24.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"register24\"" {  } { { "register24.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register24.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register24.v 1 1 " "Found 1 design units, including 1 entities, in source file register24.v" { { "Info" "ISGN_ENTITY_NAME" "1 register24 " "Found entity 1: register24" {  } { { "register24.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514430162234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514430162234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel8.v 1 1 " "Found 1 design units, including 1 entities, in source file sel8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEL8 " "Found entity 1: SEL8" {  } { { "SEL8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514430162240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514430162240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "100counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 100counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 100Counter " "Found entity 1: 100Counter" {  } { { "100Counter.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/100Counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514430162244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514430162244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "59counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 59counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 59Counter " "Found entity 1: 59Counter" {  } { { "59Counter.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/59Counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514430162249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514430162249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_scanning.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dynamic_scanning.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_scanning " "Found entity 1: dynamic_scanning" {  } { { "dynamic_scanning.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/dynamic_scanning.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514430162254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514430162254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514430162258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514430162258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514430162264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514430162264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chronograph.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chronograph.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 chronograph " "Found entity 1: chronograph" {  } { { "chronograph.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/chronograph.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514430162267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514430162267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8.v 1 1 " "Found 1 design units, including 1 entities, in source file adder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder8 " "Found entity 1: adder8" {  } { { "adder8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/adder8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514430162274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514430162274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514430162279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514430162279 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out packed SEL23.v(6) " "Verilog HDL Port Declaration warning at SEL23.v(6): data type declaration for \"out\" declares packed dimensions but the port declaration declaration does not" {  } { { "SEL23.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1514430162279 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out SEL23.v(5) " "HDL info at SEL23.v(5): see declaration for object \"out\"" {  } { { "SEL23.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162279 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out packed SEL9.v(6) " "Verilog HDL Port Declaration warning at SEL9.v(6): data type declaration for \"out\" declares packed dimensions but the port declaration declaration does not" {  } { { "SEL9.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL9.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1514430162280 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out SEL9.v(5) " "HDL info at SEL9.v(5): see declaration for object \"out\"" {  } { { "SEL9.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL9.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162280 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(5) " "Verilog HDL Instantiation warning at KS8.v(5): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/KS8.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514430162281 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(6) " "Verilog HDL Instantiation warning at KS8.v(6): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/KS8.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514430162305 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(7) " "Verilog HDL Instantiation warning at KS8.v(7): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/KS8.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514430162305 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(8) " "Verilog HDL Instantiation warning at KS8.v(8): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/KS8.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514430162306 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(9) " "Verilog HDL Instantiation warning at KS8.v(9): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/KS8.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514430162306 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(10) " "Verilog HDL Instantiation warning at KS8.v(10): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/KS8.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514430162306 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(11) " "Verilog HDL Instantiation warning at KS8.v(11): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/KS8.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514430162306 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KS8.v(12) " "Verilog HDL Instantiation warning at KS8.v(12): instance has no name" {  } { { "KS8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/KS8.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1514430162306 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out packed SEL8.v(6) " "Verilog HDL Port Declaration warning at SEL8.v(6): data type declaration for \"out\" declares packed dimensions but the port declaration declaration does not" {  } { { "SEL8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL8.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1514430162306 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out SEL8.v(5) " "HDL info at SEL8.v(5): see declaration for object \"out\"" {  } { { "SEL8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL8.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_bank " "Elaborating entity \"register_bank\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1514430162345 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74138 inst21 " "Block or symbol \"74138\" of instance \"inst21\" overlaps another block or symbol" {  } { { "register_bank.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { -56 1424 1544 104 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1514430162366 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "register24 inst17 " "Block or symbol \"register24\" of instance \"inst17\" overlaps another block or symbol" {  } { { "register_bank.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { 344 824 1000 520 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1514430162366 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "register24 inst25 " "Block or symbol \"register24\" of instance \"inst25\" overlaps another block or symbol" {  } { { "register_bank.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { 648 824 1000 824 "inst25" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1514430162366 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "register24 inst26 " "Block or symbol \"register24\" of instance \"inst26\" overlaps another block or symbol" {  } { { "register_bank.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { 192 1128 1304 368 "inst26" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1514430162366 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "register24 inst28 " "Block or symbol \"register24\" of instance \"inst28\" overlaps another block or symbol" {  } { { "register_bank.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { 496 1128 1304 672 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1514430162367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEL23 SEL23:inst38 " "Elaborating entity \"SEL23\" for hierarchy \"SEL23:inst38\"" {  } { { "register_bank.bdf" "inst38" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { 176 1416 1592 384 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514430162376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register24 register24:inst3 " "Elaborating entity \"register24\" for hierarchy \"register24:inst3\"" {  } { { "register_bank.bdf" "inst3" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { 192 824 1000 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514430162394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst21 " "Elaborating entity \"74138\" for hierarchy \"74138:inst21\"" {  } { { "register_bank.bdf" "inst21" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { -56 1424 1544 104 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514430162428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst21 " "Elaborated megafunction instantiation \"74138:inst21\"" {  } { { "register_bank.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { -56 1424 1544 104 "inst21" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 74160:inst19 " "Elaborating entity \"74160\" for hierarchy \"74160:inst19\"" {  } { { "register_bank.bdf" "inst19" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { -72 1264 1384 112 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514430162455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74160:inst19 " "Elaborated megafunction instantiation \"74160:inst19\"" {  } { { "register_bank.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { -72 1264 1384 112 "inst19" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_shake keyboard_shake:inst36 " "Elaborating entity \"keyboard_shake\" for hierarchy \"keyboard_shake:inst36\"" {  } { { "register_bank.bdf" "inst36" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { 80 928 1104 160 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514430162467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8 adder8:inst6 " "Elaborating entity \"adder8\" for hierarchy \"adder8:inst6\"" {  } { { "register_bank.bdf" "inst6" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/register_bank.bdf" { { 472 1424 1576 680 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514430162498 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux0\"" {  } { { "SEL23.v" "Mux0" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux1\"" {  } { { "SEL23.v" "Mux1" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux2\"" {  } { { "SEL23.v" "Mux2" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux3\"" {  } { { "SEL23.v" "Mux3" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux4\"" {  } { { "SEL23.v" "Mux4" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux5\"" {  } { { "SEL23.v" "Mux5" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux6\"" {  } { { "SEL23.v" "Mux6" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux7\"" {  } { { "SEL23.v" "Mux7" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux8\"" {  } { { "SEL23.v" "Mux8" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux9\"" {  } { { "SEL23.v" "Mux9" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux10\"" {  } { { "SEL23.v" "Mux10" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux11\"" {  } { { "SEL23.v" "Mux11" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux12\"" {  } { { "SEL23.v" "Mux12" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux13\"" {  } { { "SEL23.v" "Mux13" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux14\"" {  } { { "SEL23.v" "Mux14" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux15\"" {  } { { "SEL23.v" "Mux15" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux16\"" {  } { { "SEL23.v" "Mux16" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux17\"" {  } { { "SEL23.v" "Mux17" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux18\"" {  } { { "SEL23.v" "Mux18" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux19\"" {  } { { "SEL23.v" "Mux19" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux20\"" {  } { { "SEL23.v" "Mux20" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux21\"" {  } { { "SEL23.v" "Mux21" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux22\"" {  } { { "SEL23.v" "Mux22" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "SEL23:inst38\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SEL23:inst38\|Mux23\"" {  } { { "SEL23.v" "Mux23" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162625 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1514430162625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEL23:inst38\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"SEL23:inst38\|lpm_mux:Mux0\"" {  } { { "SEL23.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514430162775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEL23:inst38\|lpm_mux:Mux0 " "Instantiated megafunction \"SEL23:inst38\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514430162775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514430162775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514430162775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514430162775 ""}  } { { "SEL23.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/SEL23.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1514430162775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cqc " "Found entity 1: mux_cqc" {  } { { "db/mux_cqc.tdf" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/10_3/db/mux_cqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514430162885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514430162885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514430163121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 28 11:02:43 2017 " "Processing ended: Thu Dec 28 11:02:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514430163121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514430163121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514430163121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514430163121 ""}
