Classic Timing Analyzer report for ProjectQuartus
Sun May 11 21:04:54 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'FastCLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+--------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From         ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------+--------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 9.449 ns                         ; Switch2      ; 7474:inst|10 ; --         ; FastCLK  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.095 ns                         ; 7474:inst4|9 ; LED3         ; FastCLK    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 12.741 ns                        ; Switch1      ; LED4         ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.782 ns                        ; Switch2      ; 7474:inst4|9 ; --         ; FastCLK  ; 0            ;
; Clock Setup: 'FastCLK'       ; N/A   ; None          ; 383.14 MHz ( period = 2.610 ns ) ; 7474:inst4|9 ; 7474:inst|10 ; FastCLK    ; FastCLK  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;              ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------+--------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T100C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; FastCLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FastCLK'                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 383.14 MHz ( period = 2.610 ns )               ; 7474:inst4|9 ; 7474:inst|10 ; FastCLK    ; FastCLK  ; None                        ; None                      ; 2.408 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:inst|9  ; 7474:inst|10 ; FastCLK    ; FastCLK  ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:inst|9  ; 7474:inst4|9 ; FastCLK    ; FastCLK  ; None                        ; None                      ; 1.839 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:inst|10 ; 7474:inst|9  ; FastCLK    ; FastCLK  ; None                        ; None                      ; 1.764 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:inst|10 ; 7474:inst4|9 ; FastCLK    ; FastCLK  ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:inst|10 ; 7474:inst|10 ; FastCLK    ; FastCLK  ; None                        ; None                      ; 1.694 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:inst4|9 ; 7474:inst|9  ; FastCLK    ; FastCLK  ; None                        ; None                      ; 1.436 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:inst4|9 ; 7474:inst4|9 ; FastCLK    ; FastCLK  ; None                        ; None                      ; 1.410 ns                ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; 7474:inst|9  ; 7474:inst|9  ; FastCLK    ; FastCLK  ; None                        ; None                      ; 1.015 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+---------------+--------------+----------+
; Slack ; Required tsu ; Actual tsu ; From          ; To           ; To Clock ;
+-------+--------------+------------+---------------+--------------+----------+
; N/A   ; None         ; 9.449 ns   ; Switch2       ; 7474:inst|10 ; FastCLK  ;
; N/A   ; None         ; 9.352 ns   ; Switch1       ; 7474:inst|10 ; FastCLK  ;
; N/A   ; None         ; 7.975 ns   ; 4SecondsTimer ; 7474:inst|10 ; FastCLK  ;
; N/A   ; None         ; 7.935 ns   ; Switch2       ; 7474:inst|9  ; FastCLK  ;
; N/A   ; None         ; 7.838 ns   ; Switch1       ; 7474:inst|9  ; FastCLK  ;
; N/A   ; None         ; 6.938 ns   ; Switch3       ; 7474:inst|10 ; FastCLK  ;
; N/A   ; None         ; 6.577 ns   ; Switch1       ; 7474:inst4|9 ; FastCLK  ;
; N/A   ; None         ; 6.577 ns   ; 4SecondsTimer ; 7474:inst4|9 ; FastCLK  ;
; N/A   ; None         ; 6.461 ns   ; 4SecondsTimer ; 7474:inst|9  ; FastCLK  ;
; N/A   ; None         ; 6.101 ns   ; Switch3       ; 7474:inst|9  ; FastCLK  ;
; N/A   ; None         ; 5.799 ns   ; Switch3       ; 7474:inst4|9 ; FastCLK  ;
; N/A   ; None         ; 5.724 ns   ; Switch4       ; 7474:inst|9  ; FastCLK  ;
; N/A   ; None         ; 5.492 ns   ; Switch4       ; 7474:inst|10 ; FastCLK  ;
; N/A   ; None         ; 5.336 ns   ; Switch4       ; 7474:inst4|9 ; FastCLK  ;
; N/A   ; None         ; 5.167 ns   ; Switch2       ; 7474:inst4|9 ; FastCLK  ;
+-------+--------------+------------+---------------+--------------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+--------------+------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To   ; From Clock ;
+-------+--------------+------------+--------------+------+------------+
; N/A   ; None         ; 9.095 ns   ; 7474:inst4|9 ; LED3 ; FastCLK    ;
; N/A   ; None         ; 9.073 ns   ; 7474:inst|10 ; LED4 ; FastCLK    ;
; N/A   ; None         ; 9.027 ns   ; 7474:inst|9  ; LED3 ; FastCLK    ;
; N/A   ; None         ; 8.519 ns   ; 7474:inst|10 ; LED3 ; FastCLK    ;
; N/A   ; None         ; 8.364 ns   ; 7474:inst4|9 ; LED4 ; FastCLK    ;
; N/A   ; None         ; 8.292 ns   ; 7474:inst|9  ; LED4 ; FastCLK    ;
; N/A   ; None         ; 8.232 ns   ; 7474:inst|9  ; LED1 ; FastCLK    ;
; N/A   ; None         ; 8.150 ns   ; 7474:inst|10 ; LED2 ; FastCLK    ;
; N/A   ; None         ; 7.996 ns   ; 7474:inst4|9 ; LED1 ; FastCLK    ;
; N/A   ; None         ; 7.768 ns   ; 7474:inst|9  ; LED2 ; FastCLK    ;
; N/A   ; None         ; 7.592 ns   ; 7474:inst4|9 ; LED2 ; FastCLK    ;
; N/A   ; None         ; 7.354 ns   ; 7474:inst|10 ; LED1 ; FastCLK    ;
; N/A   ; None         ; 7.115 ns   ; 7474:inst|9  ; A1   ; FastCLK    ;
; N/A   ; None         ; 6.906 ns   ; 7474:inst|10 ; A2   ; FastCLK    ;
; N/A   ; None         ; 6.799 ns   ; 7474:inst4|9 ; A3   ; FastCLK    ;
+-------+--------------+------------+--------------+------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+---------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To   ;
+-------+-------------------+-----------------+---------+------+
; N/A   ; None              ; 12.741 ns       ; Switch1 ; LED4 ;
; N/A   ; None              ; 12.166 ns       ; Switch4 ; LED4 ;
; N/A   ; None              ; 11.899 ns       ; Switch3 ; LED4 ;
; N/A   ; None              ; 11.894 ns       ; Switch1 ; LED1 ;
; N/A   ; None              ; 11.500 ns       ; Switch2 ; LED4 ;
; N/A   ; None              ; 11.323 ns       ; Switch4 ; LED1 ;
; N/A   ; None              ; 11.299 ns       ; Switch3 ; LED1 ;
; N/A   ; None              ; 11.219 ns       ; Switch2 ; LED3 ;
; N/A   ; None              ; 10.901 ns       ; Switch2 ; LED1 ;
; N/A   ; None              ; 10.850 ns       ; Switch2 ; LED2 ;
; N/A   ; None              ; 9.188 ns        ; Switch3 ; LED3 ;
; N/A   ; None              ; 8.413 ns        ; Switch3 ; LED2 ;
; N/A   ; None              ; 8.218 ns        ; Switch4 ; LED2 ;
+-------+-------------------+-----------------+---------+------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+---------------+--------------+----------+
; Minimum Slack ; Required th ; Actual th ; From          ; To           ; To Clock ;
+---------------+-------------+-----------+---------------+--------------+----------+
; N/A           ; None        ; -4.782 ns ; Switch2       ; 7474:inst4|9 ; FastCLK  ;
; N/A           ; None        ; -5.295 ns ; Switch4       ; 7474:inst4|9 ; FastCLK  ;
; N/A           ; None        ; -5.319 ns ; Switch4       ; 7474:inst|9  ; FastCLK  ;
; N/A           ; None        ; -5.430 ns ; Switch2       ; 7474:inst|10 ; FastCLK  ;
; N/A           ; None        ; -5.451 ns ; Switch4       ; 7474:inst|10 ; FastCLK  ;
; N/A           ; None        ; -5.490 ns ; Switch3       ; 7474:inst|9  ; FastCLK  ;
; N/A           ; None        ; -5.537 ns ; Switch3       ; 7474:inst|10 ; FastCLK  ;
; N/A           ; None        ; -5.720 ns ; Switch3       ; 7474:inst4|9 ; FastCLK  ;
; N/A           ; None        ; -5.876 ns ; Switch2       ; 7474:inst|9  ; FastCLK  ;
; N/A           ; None        ; -6.032 ns ; Switch1       ; 7474:inst|10 ; FastCLK  ;
; N/A           ; None        ; -6.131 ns ; 4SecondsTimer ; 7474:inst|9  ; FastCLK  ;
; N/A           ; None        ; -6.312 ns ; 4SecondsTimer ; 7474:inst4|9 ; FastCLK  ;
; N/A           ; None        ; -6.471 ns ; 4SecondsTimer ; 7474:inst|10 ; FastCLK  ;
; N/A           ; None        ; -6.536 ns ; Switch1       ; 7474:inst4|9 ; FastCLK  ;
; N/A           ; None        ; -7.797 ns ; Switch1       ; 7474:inst|9  ; FastCLK  ;
+---------------+-------------+-----------+---------------+--------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun May 11 21:04:54 2025
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjectQuartus -c ProjectQuartus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "FastCLK" is an undefined clock
Info: Clock "FastCLK" has Internal fmax of 383.14 MHz between source register "7474:inst4|9" and destination register "7474:inst|10" (period= 2.61 ns)
    Info: + Longest register to register delay is 2.408 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y1_N2; Fanout = 12; REG Node = '7474:inst4|9'
        Info: 2: + IC(0.880 ns) + CELL(0.088 ns) = 0.968 ns; Loc. = LC_X21_Y1_N3; Fanout = 1; COMB Node = 'NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1'
        Info: 3: + IC(0.318 ns) + CELL(0.340 ns) = 1.626 ns; Loc. = LC_X21_Y1_N5; Fanout = 1; COMB Node = 'NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4'
        Info: 4: + IC(0.315 ns) + CELL(0.467 ns) = 2.408 ns; Loc. = LC_X21_Y1_N6; Fanout = 13; REG Node = '7474:inst|10'
        Info: Total cell delay = 0.895 ns ( 37.17 % )
        Info: Total interconnect delay = 1.513 ns ( 62.83 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "FastCLK" to destination register is 2.110 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'FastCLK'
            Info: 2: + IC(0.433 ns) + CELL(0.547 ns) = 2.110 ns; Loc. = LC_X21_Y1_N6; Fanout = 13; REG Node = '7474:inst|10'
            Info: Total cell delay = 1.677 ns ( 79.48 % )
            Info: Total interconnect delay = 0.433 ns ( 20.52 % )
        Info: - Longest clock path from clock "FastCLK" to source register is 2.110 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'FastCLK'
            Info: 2: + IC(0.433 ns) + CELL(0.547 ns) = 2.110 ns; Loc. = LC_X21_Y1_N2; Fanout = 12; REG Node = '7474:inst4|9'
            Info: Total cell delay = 1.677 ns ( 79.48 % )
            Info: Total interconnect delay = 0.433 ns ( 20.52 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Micro setup delay of destination is 0.029 ns
Info: tsu for register "7474:inst|10" (data pin = "Switch2", clock pin = "FastCLK") is 9.449 ns
    Info: + Longest pin to register delay is 11.530 ns
        Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_86; Fanout = 10; PIN Node = 'Switch2'
        Info: 2: + IC(6.218 ns) + CELL(0.088 ns) = 7.441 ns; Loc. = LC_X1_Y2_N7; Fanout = 2; COMB Node = 'NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~0'
        Info: 3: + IC(2.195 ns) + CELL(0.454 ns) = 10.090 ns; Loc. = LC_X21_Y1_N3; Fanout = 1; COMB Node = 'NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1'
        Info: 4: + IC(0.318 ns) + CELL(0.340 ns) = 10.748 ns; Loc. = LC_X21_Y1_N5; Fanout = 1; COMB Node = 'NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4'
        Info: 5: + IC(0.315 ns) + CELL(0.467 ns) = 11.530 ns; Loc. = LC_X21_Y1_N6; Fanout = 13; REG Node = '7474:inst|10'
        Info: Total cell delay = 2.484 ns ( 21.54 % )
        Info: Total interconnect delay = 9.046 ns ( 78.46 % )
    Info: + Micro setup delay of destination is 0.029 ns
    Info: - Shortest clock path from clock "FastCLK" to destination register is 2.110 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'FastCLK'
        Info: 2: + IC(0.433 ns) + CELL(0.547 ns) = 2.110 ns; Loc. = LC_X21_Y1_N6; Fanout = 13; REG Node = '7474:inst|10'
        Info: Total cell delay = 1.677 ns ( 79.48 % )
        Info: Total interconnect delay = 0.433 ns ( 20.52 % )
Info: tco from clock "FastCLK" to destination pin "LED3" through register "7474:inst4|9" is 9.095 ns
    Info: + Longest clock path from clock "FastCLK" to source register is 2.110 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'FastCLK'
        Info: 2: + IC(0.433 ns) + CELL(0.547 ns) = 2.110 ns; Loc. = LC_X21_Y1_N2; Fanout = 12; REG Node = '7474:inst4|9'
        Info: Total cell delay = 1.677 ns ( 79.48 % )
        Info: Total interconnect delay = 0.433 ns ( 20.52 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Longest register to pin delay is 6.812 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y1_N2; Fanout = 12; REG Node = '7474:inst4|9'
        Info: 2: + IC(2.311 ns) + CELL(0.454 ns) = 2.765 ns; Loc. = LC_X1_Y2_N8; Fanout = 1; COMB Node = 'LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~0'
        Info: 3: + IC(0.306 ns) + CELL(0.340 ns) = 3.411 ns; Loc. = LC_X1_Y2_N9; Fanout = 1; COMB Node = 'LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~1'
        Info: 4: + IC(1.767 ns) + CELL(1.634 ns) = 6.812 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'LED3'
        Info: Total cell delay = 2.428 ns ( 35.64 % )
        Info: Total interconnect delay = 4.384 ns ( 64.36 % )
Info: Longest tpd from source pin "Switch1" to destination pin "LED4" is 12.741 ns
    Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_98; Fanout = 7; PIN Node = 'Switch1'
    Info: 2: + IC(6.000 ns) + CELL(0.454 ns) = 7.589 ns; Loc. = LC_X20_Y1_N3; Fanout = 1; COMB Node = 'LEDOutput:inst3|81MUXPZ:inst4|21mux:inst17|5~1'
    Info: 3: + IC(0.325 ns) + CELL(0.088 ns) = 8.002 ns; Loc. = LC_X20_Y1_N0; Fanout = 1; COMB Node = 'LEDOutput:inst3|81MUXPZ:inst4|21mux:inst17|5~2'
    Info: 4: + IC(3.117 ns) + CELL(1.622 ns) = 12.741 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'LED4'
    Info: Total cell delay = 3.299 ns ( 25.89 % )
    Info: Total interconnect delay = 9.442 ns ( 74.11 % )
Info: th for register "7474:inst4|9" (data pin = "Switch2", clock pin = "FastCLK") is -4.782 ns
    Info: + Longest clock path from clock "FastCLK" to destination register is 2.110 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'FastCLK'
        Info: 2: + IC(0.433 ns) + CELL(0.547 ns) = 2.110 ns; Loc. = LC_X21_Y1_N2; Fanout = 12; REG Node = '7474:inst4|9'
        Info: Total cell delay = 1.677 ns ( 79.48 % )
        Info: Total interconnect delay = 0.433 ns ( 20.52 % )
    Info: + Micro hold delay of destination is 0.012 ns
    Info: - Shortest pin to register delay is 6.904 ns
        Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_86; Fanout = 10; PIN Node = 'Switch2'
        Info: 2: + IC(5.201 ns) + CELL(0.568 ns) = 6.904 ns; Loc. = LC_X21_Y1_N2; Fanout = 12; REG Node = '7474:inst4|9'
        Info: Total cell delay = 1.703 ns ( 24.67 % )
        Info: Total interconnect delay = 5.201 ns ( 75.33 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Sun May 11 21:04:54 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


