
#####################
#vcs compile log
#####################
Error-[SE] Syntax error
  Following verilog source has syntax error :
  "../top/soc_top.v", 321: token is 'assign'
  assign awaddr_master_0   =  core_dip == `ysyx_000000 ? 
  io_master_awaddr_000000 :
        ^


