INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yy/Downloads/Zhou_337564/FSM 1 process with the same timing 2 process/FSM 1 process with the same timing 2 process.srcs/sources_1/new/preamble.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'preamble'
