{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607011902908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607011902912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 10:11:42 2020 " "Processing started: Thu Dec 03 10:11:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607011902912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011902912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_uart -c project_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_uart -c project_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011902912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607011903377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607011903377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "uart.v(319) " "Verilog HDL Module Instantiation warning at uart.v(319): ignored dangling comma in List of Port Connections" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 319 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1607011912275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607011912277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011912277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 BAUD_GEN " "Found entity 1: BAUD_GEN" {  } { { "BAUD_GEN.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/BAUD_GEN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607011912280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011912280 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FIFO.v(22) " "Verilog HDL information at FIFO.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "FIFO.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/FIFO.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607011912282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/FIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607011912283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011912283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgennm.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgennm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGenNM " "Found entity 1: ClockGenNM" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607011912285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011912285 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "transmitter.v(57) " "Verilog HDL Module Instantiation warning at transmitter.v(57): ignored dangling comma in List of Port Connections" {  } { { "transmitter.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/transmitter.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1607011912287 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "transmitter.v(60) " "Verilog HDL information at transmitter.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "transmitter.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/transmitter.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607011912288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607011912288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011912288 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reciever.v(65) " "Verilog HDL information at reciever.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "reciever.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/reciever.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607011912291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciever.v 1 1 " "Found 1 design units, including 1 entities, in source file reciever.v" { { "Info" "ISGN_ENTITY_NAME" "1 reciever " "Found entity 1: reciever" {  } { { "reciever.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/reciever.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607011912292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011912292 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 Divide_By_N_Counter.v(2) " "Verilog HDL Expression warning at Divide_By_N_Counter.v(2): truncated literal to match 4 bits" {  } { { "Divide_By_N_Counter.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/Divide_By_N_Counter.v" 2 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607011912294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_by_n_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file divide_by_n_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divide_By_N_Counter " "Found entity 1: Divide_By_N_Counter" {  } { { "Divide_By_N_Counter.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/Divide_By_N_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607011912295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011912295 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_clk_test uart.v(284) " "Verilog HDL Implicit Net warning at uart.v(284): created implicit net for \"tx_clk_test\"" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 284 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607011912295 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LEDR FIFO.v(20) " "Verilog HDL Implicit Net warning at FIFO.v(20): created implicit net for \"LEDR\"" {  } { { "FIFO.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/FIFO.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607011912295 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607011912328 ""}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "rx_states uart.v(33) " "Verilog HDL Module Declaration warning at uart.v(33): port \"rx_states\" already exists in the list of ports" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 33 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Analysis & Synthesis" 0 -1 1607011912332 "|uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_data_toFifo uart.v(99) " "Output port \"rx_data_toFifo\" at uart.v(99) has no driver" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607011912334 "|uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EMPTY_rxfifo uart.v(95) " "Output port \"EMPTY_rxfifo\" at uart.v(95) has no driver" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607011912334 "|uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OVERFULL_rxfifo uart.v(96) " "Output port \"OVERFULL_rxfifo\" at uart.v(96) has no driver" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607011912334 "|uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FULL_rxfifo uart.v(97) " "Output port \"FULL_rxfifo\" at uart.v(97) has no driver" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607011912334 "|uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EMPTY_txfifo uart.v(85) " "Output port \"EMPTY_txfifo\" at uart.v(85) has no driver" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607011912334 "|uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OVERFULL_txfifo uart.v(86) " "Output port \"OVERFULL_txfifo\" at uart.v(86) has no driver" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607011912334 "|uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FULL_txfifo uart.v(87) " "Output port \"FULL_txfifo\" at uart.v(87) has no driver" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607011912334 "|uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BAUD_GEN BAUD_GEN:baudGen " "Elaborating entity \"BAUD_GEN\" for hierarchy \"BAUD_GEN:baudGen\"" {  } { { "uart.v" "baudGen" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607011912366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenNM BAUD_GEN:baudGen\|ClockGenNM:baudGen " "Elaborating entity \"ClockGenNM\" for hierarchy \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\"" {  } { { "BAUD_GEN.v" "baudGen" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/BAUD_GEN.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607011912368 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count ClockGenNM.v(8) " "Verilog HDL Always Construct warning at ClockGenNM.v(8): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607011912369 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] ClockGenNM.v(8) " "Inferred latch for \"count\[0\]\" at ClockGenNM.v(8)" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011912369 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] ClockGenNM.v(8) " "Inferred latch for \"count\[1\]\" at ClockGenNM.v(8)" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011912369 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] ClockGenNM.v(8) " "Inferred latch for \"count\[2\]\" at ClockGenNM.v(8)" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011912369 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] ClockGenNM.v(8) " "Inferred latch for \"count\[3\]\" at ClockGenNM.v(8)" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011912369 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] ClockGenNM.v(8) " "Inferred latch for \"count\[4\]\" at ClockGenNM.v(8)" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011912369 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] ClockGenNM.v(8) " "Inferred latch for \"count\[5\]\" at ClockGenNM.v(8)" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011912369 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] ClockGenNM.v(8) " "Inferred latch for \"count\[6\]\" at ClockGenNM.v(8)" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011912369 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:tx " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:tx\"" {  } { { "uart.v" "tx" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607011912370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divide_By_N_Counter transmitter:tx\|Divide_By_N_Counter:div16 " "Elaborating entity \"Divide_By_N_Counter\" for hierarchy \"transmitter:tx\|Divide_By_N_Counter:div16\"" {  } { { "transmitter.v" "div16" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/transmitter.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607011912372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:txfifo " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:txfifo\"" {  } { { "uart.v" "txfifo" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607011912374 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDR FIFO.v(20) " "Verilog HDL or VHDL warning at FIFO.v(20): object \"LEDR\" assigned a value but never read" {  } { { "FIFO.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/FIFO.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607011912377 "|uart|FIFO:txfifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "turnOff FIFO.v(8) " "Output port \"turnOff\" at FIFO.v(8) has no driver" {  } { { "FIFO.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/FIFO.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607011912377 "|uart|FIFO:txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reciever reciever:rx " "Elaborating entity \"reciever\" for hierarchy \"reciever:rx\"" {  } { { "uart.v" "rx" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607011912378 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PE reciever.v(9) " "Output port \"PE\" at reciever.v(9) has no driver" {  } { { "reciever.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/reciever.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607011912379 "|uart|reciever:rx"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607011913267 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[7\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[7\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[7\]~1 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[7\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[7\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[7\]~1\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[8\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[8\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[8\]~5 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[8\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[8\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[8\]~5\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[9\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[9\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[9\]~9 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[9\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[9\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[9\]~9\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[10\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[10\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[10\]~13 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[10\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[10\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[10\]~13\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[11\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[11\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[11\]~17 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[11\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[11\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[11\]~17\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[12\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[12\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[12\]~21 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[12\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[12\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[12\]~21\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[13\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[13\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[13\]~25 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[13\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[13\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[13\]~25\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[14\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[14\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[14\]~29 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[14\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[14\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[14\]~29\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[15\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[15\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[15\]~33 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[15\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[15\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[15\]~33\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[16\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[16\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[16\]~37 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[16\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[16\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[16\]~37\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[17\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[17\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[17\]~41 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[17\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[17\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[17\]~41\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[18\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[18\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[18\]~45 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[18\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[18\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[18\]~45\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[19\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[19\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[19\]~49 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[19\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[19\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[19\]~49\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[20\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[20\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[20\]~53 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[20\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[20\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[20\]~53\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[21\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[21\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[21\]~57 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[21\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[21\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[21\]~57\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[22\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[22\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[22\]~61 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[22\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[22\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[22\]~61\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[23\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[23\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[23\]~65 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[23\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[23\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[23\]~65\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[24\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[24\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[24\]~69 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[24\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[24\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[24\]~69\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[25\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[25\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[25\]~73 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[25\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[25\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[25\]~73\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[26\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[26\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[26\]~77 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[26\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[26\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[26\]~77\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[27\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[27\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[27\]~81 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[27\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[27\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[27\]~81\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[28\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[28\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[28\]~85 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[28\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[28\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[28\]~85\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[29\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[29\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[29\]~89 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[29\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[29\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[29\]~89\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[30\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[30\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[30\]~93 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[30\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[30\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[30\]~93\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[31\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[31\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[31\]~97 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[31\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[31\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[31\]~97\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[6\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[6\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[6\]~101 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[6\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[6\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[6\]~101\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[5\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[5\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[5\]~105 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[5\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[5\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[5\]~105\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[4\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[4\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[4\]~109 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[4\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[4\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[4\]~109\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[3\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[3\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[3\]~113 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[3\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[3\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[3\]~113\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[2\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[2\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[2\]~117 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[2\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[2\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[2\]~117\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[1\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[1\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[1\]~121 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[1\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[1\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[1\]~121\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[0\] BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[0\]~_emulated BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[0\]~125 " "Register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[0\]\" is converted into an equivalent circuit using register \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[0\]~_emulated\" and latch \"BAUD_GEN:baudGen\|ClockGenNM:baudGen\|target\[0\]~125\"" {  } { { "ClockGenNM.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/ClockGenNM.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1607011913290 "|uart|BAUD_GEN:baudGen|ClockGenNM:baudGen|target[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1607011913290 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "EMPTY_rxfifo GND " "Pin \"EMPTY_rxfifo\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011913891 "|uart|EMPTY_rxfifo"} { "Warning" "WMLS_MLS_STUCK_PIN" "OVERFULL_rxfifo GND " "Pin \"OVERFULL_rxfifo\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011913891 "|uart|OVERFULL_rxfifo"} { "Warning" "WMLS_MLS_STUCK_PIN" "FULL_rxfifo GND " "Pin \"FULL_rxfifo\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011913891 "|uart|FULL_rxfifo"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data_toFifo\[0\] GND " "Pin \"rx_data_toFifo\[0\]\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011913891 "|uart|rx_data_toFifo[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data_toFifo\[1\] GND " "Pin \"rx_data_toFifo\[1\]\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011913891 "|uart|rx_data_toFifo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data_toFifo\[2\] GND " "Pin \"rx_data_toFifo\[2\]\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011913891 "|uart|rx_data_toFifo[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data_toFifo\[3\] GND " "Pin \"rx_data_toFifo\[3\]\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011913891 "|uart|rx_data_toFifo[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data_toFifo\[4\] GND " "Pin \"rx_data_toFifo\[4\]\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011913891 "|uart|rx_data_toFifo[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data_toFifo\[5\] GND " "Pin \"rx_data_toFifo\[5\]\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011913891 "|uart|rx_data_toFifo[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data_toFifo\[6\] GND " "Pin \"rx_data_toFifo\[6\]\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011913891 "|uart|rx_data_toFifo[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data_toFifo\[7\] GND " "Pin \"rx_data_toFifo\[7\]\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011913891 "|uart|rx_data_toFifo[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data_toFifo\[8\] GND " "Pin \"rx_data_toFifo\[8\]\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011913891 "|uart|rx_data_toFifo[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EMPTY_txfifo GND " "Pin \"EMPTY_txfifo\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011913891 "|uart|EMPTY_txfifo"} { "Warning" "WMLS_MLS_STUCK_PIN" "OVERFULL_txfifo GND " "Pin \"OVERFULL_txfifo\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011913891 "|uart|OVERFULL_txfifo"} { "Warning" "WMLS_MLS_STUCK_PIN" "FULL_txfifo GND " "Pin \"FULL_txfifo\" is stuck at GND" {  } { { "uart.v" "" { Text "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/uart.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607011913891 "|uart|FULL_txfifo"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607011913891 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607011914026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/output_files/project_uart.map.smsg " "Generated suppressed messages file C:/Users/Agent K/Downloads/Fall 2020/CSE 4356 SoC/SoC_Designs/Project_UART/output_files/project_uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011915081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607011915246 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607011915246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1294 " "Implemented 1294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607011915383 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607011915383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1167 " "Implemented 1167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607011915383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607011915383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607011915428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 10:11:55 2020 " "Processing ended: Thu Dec 03 10:11:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607011915428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607011915428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607011915428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607011915428 ""}
