<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 4.0.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/font-awesome.min.css">


<script id="hexo-configurations">
  var NexT = window.NexT || {};
  var CONFIG = {
    hostname: new URL('http://yoursite.com').hostname,
    root: '/',
    scheme: 'Gemini',
    version: '7.6.0',
    exturl: false,
    sidebar: {"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},
    copycode: {"enable":false,"show_result":false,"style":null},
    back2top: {"enable":true,"sidebar":false,"scrollpercent":false},
    bookmark: {"enable":false,"color":"#222","save":"auto"},
    fancybox: false,
    mediumzoom: false,
    lazyload: false,
    pangu: false,
    comments: {"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},
    algolia: {
      appID: '',
      apiKey: '',
      indexName: '',
      hits: {"per_page":10},
      labels: {"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}
    },
    localsearch: {"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},
    path: '',
    motion: {"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}}
  };
</script>

  <meta property="og:type" content="website">
<meta property="og:title" content="梅子黄时雨">
<meta property="og:url" content="http:&#x2F;&#x2F;yoursite.com&#x2F;page&#x2F;2&#x2F;index.html">
<meta property="og:site_name" content="梅子黄时雨">
<meta property="og:locale" content="en">
<meta name="twitter:card" content="summary">

<link rel="canonical" href="http://yoursite.com/page/2/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome: true,
    isPost: false
  };
</script>

  <title>梅子黄时雨</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-meta">

    <div>
      <a href="/" class="brand" rel="start">
        <span class="logo-line-before"><i></i></span>
        <span class="site-title">梅子黄时雨</span>
        <span class="logo-line-after"><i></i></span>
      </a>
    </div>
  </div>

  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>
</div>


<nav class="site-nav">
  
  <ul id="menu" class="menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-fw fa-home"></i>Home</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-fw fa-archive"></i>Archives</a>

  </li>
  </ul>

</nav>
</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content">
            

  <div class="posts-expand">
        
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block home" lang="en">
    <link itemprop="mainEntityOfPage" href="http://yoursite.com/2019/11/14/ARM-Register-Quick-View/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="Leo Zhou">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="梅子黄时雨">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          
            <a href="/2019/11/14/ARM-Register-Quick-View/" class="post-title-link" itemprop="url">ARM ISA Overview</a>
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2019-11-14 17:23:35" itemprop="dateCreated datePublished" datetime="2019-11-14T17:23:35+08:00">2019-11-14</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2019-11-27 19:53:41" itemprop="dateModified" datetime="2019-11-27T19:53:41+08:00">2019-11-27</time>
              </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <h1 id="1-指令"><a href="#1-指令" class="headerlink" title="1. 指令"></a>1. 指令</h1><p>ARM中能看到的指令集包括：</p>
<ul>
<li><strong>thumb</strong>: 16bit的指令集</li>
<li><strong>thumb-2</strong>: thumb的升级版，16bit/32bit混合指令集</li>
<li><strong>arm</strong>: 32bit的指令集</li>
<li><strong>A32</strong>: ARMv8中的<strong>arm</strong>指令集</li>
<li><strong>T32</strong>: ARMv8中的<strong>thumb-2</strong>指令集，同时包含一些拓展</li>
<li><strong>A64</strong>: ARMv8的64bit的指令集</li>
<li><strong>Neon</strong>: ARM的SIMD指令集</li>
<li></li>
</ul>
<p>ARMv8支持两种state：</p>
<ul>
<li>AArch64: 使用A64指令集，一种32bit fix length的指令集<ul>
<li>支持31个64bit的通用寄存器</li>
<li>使用64bit的PC和SP寄存器</li>
<li>支持32个128bit的SIMD寄存器</li>
</ul>
</li>
<li>AArch32: 支持A32或者T32指令集<ul>
<li>支持32个32bit的通用寄存器</li>
<li>使用32bit的PC和SP寄存器</li>
<li>支持32个64bit的SIMD寄存器</li>
</ul>
</li>
</ul>
<p>注意的是ARMv8的A32和T32向前兼容的同时，还包括了其他一些拓展。</p>
<h1 id="2-ARM-Profile"><a href="#2-ARM-Profile" class="headerlink" title="2. ARM Profile"></a>2. ARM Profile</h1><p>ARM系列一般都能看到A，R和M系列，分别代表着：普通应用，实时计算和移动处理的三种不同的需求。</p>
<p>具体以ARMv8为例子，下面摘自ARM的官方文档：</p>
<blockquote>
<ul>
<li>A Application profile:<ul>
<li>Supports a Virtual Memory System Architecture (VMSA) based on a Memory Management Unit (MMU).</li>
<li>Supports the A64, A32, and T32 instruction sets.</li>
</ul>
</li>
<li>R Real-time profile:<ul>
<li>Supports a Protected Memory System Architecture (PMSA) based on a Memory Protection Unit (MPU).<br>-Supports the A32 and T32 instruction sets.</li>
</ul>
</li>
<li>M Microcontroller profile, described in this manual:<ul>
<li>Implements a programmers’ model designed for low-latency interrupt processing, with hardware stacking of registers and support for writing interrupt handlers in high-level languages.</li>
<li>Optionally implements a variant of the R-profile PMSA.</li>
<li>Supports a variant of the T32 instruction set.</li>
</ul>
</li>
</ul>
</blockquote>
<h1 id="3-LLVM-ARMv7-Register"><a href="#3-LLVM-ARMv7-Register" class="headerlink" title="3. LLVM ARMv7 Register"></a>3. LLVM ARMv7 Register</h1><p>我们可以在<code>lib/target/ARM/ARMRegisterInfo.td</code>中找到所有寄存器的定义：</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line">// Registers are identified with 4-bit ID numbers.</span><br><span class="line">class ARMReg&lt;bits&lt;16&gt; Enc, string n, list&lt;Register&gt; subregs = [],</span><br><span class="line">             list&lt;string&gt; altNames = []&gt; : Register&lt;n, altNames&gt; &#123;</span><br><span class="line">  let HWEncoding = Enc;</span><br><span class="line">  let Namespace = &quot;ARM&quot;;</span><br><span class="line">  let SubRegs = subregs;</span><br><span class="line">  // All bits of ARM registers with sub-registers are covered by sub-registers.</span><br><span class="line">  let CoveredBySubRegs = 1;</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line">class ARMFReg&lt;bits&lt;16&gt; Enc, string n&gt; : Register&lt;n&gt; &#123;</span><br><span class="line">  let HWEncoding = Enc;</span><br><span class="line">  let Namespace = &quot;ARM&quot;;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>上述是两个基类，定义了整数寄存器和浮点寄存器的基类。总结来说，ARMv7的数据存储寄存器包括：</p>
<ul>
<li><strong>r1-r12</strong> 32bit integer register</li>
<li><strong>pc</strong>, <strong>lr</strong>, <strong>sp</strong> 32bit integer register</li>
<li><strong>q0-q16</strong> 128bit integer register<ul>
<li>sub-reg: <strong>d0-d15</strong> 64bit float register<ul>
<li>sub-reg: <strong>s0-s31</strong> 32bit float register</li>
</ul>
</li>
<li>sub-reg: <strong>d16-d31</strong> 64bit float regiter</li>
</ul>
</li>
</ul>
<p>一般而言，有些寄存器有固定/约定的用处：</p>
<ul>
<li>pc  == Program Counter</li>
<li>lr  == Link Register</li>
<li>sp  == Stack Pointer</li>
<li>r12 == ip (scratch)</li>
<li>r7  == Frame Pointer (thumb-style backtraces)</li>
<li>r9  == May be reserved as Thread Register</li>
<li>r11 == Frame Pointer (arm-style backtraces)</li>
<li>r10 == Stack Limit</li>
</ul>
<p>另外还有一系列控制寄存器，以下仅举例后续用到再做分析。除了APSR，大部分其他控制寄存器都是要在非用户模式下才能操作：</p>
<ul>
<li>Program Status Register<ul>
<li><strong>APSR</strong>: Application Program Status Register, 32bit integer register<ul>
<li>类似与x86的EFLAGs，用于记录condition flag。</li>
</ul>
</li>
<li><strong>CPSR</strong>: Current Program Status Register, 32bit integer register<ul>
<li>似乎CPSR是APSR的alias。在用户模式叫APSR，在其他模式叫CPSR。</li>
</ul>
</li>
<li><strong>SPSR</strong>: Saved Program Status Register, 32bit integer register<ul>
<li>仅在非用户模式下使用，用于保存CPSR的信息，方便跳转回来时候回复环境。</li>
</ul>
</li>
<li><strong>FPSCR</strong>: Floating-Point Status and Control Register, 32bit integer register<ul>
<li>浮点状态寄存器。</li>
</ul>
</li>
</ul>
</li>
<li>Float Special Registe(Only privileged mode)<ul>
<li><strong>FPSID</strong>: Floating-Point System ID Register, 32bit integer register<ul>
<li>浮点系统设置寄存器，用来表明NEON/VFP等实现是否被使用。</li>
</ul>
</li>
<li><strong>FPEXC</strong>: Floating-point Exception Register, 32bit integer register<ul>
<li>用于表明在exception时候如何处理，特别是在NEON/VFP模式下面。</li>
</ul>
</li>
<li><strong>FPINST and FPINST2</strong>Floating-Point Instruction Registers, 32bit integer register</li>
</ul>
</li>
<li><strong>ITSTATE</strong>: Thumb if-then指令状态寄存器。</li>
</ul>
<h2 id="3-1-通用寄存器定义"><a href="#3-1-通用寄存器定义" class="headerlink" title="3.1. 通用寄存器定义"></a>3.1. 通用寄存器定义</h2><ul>
<li>r0 - r15</li>
</ul>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><span class="line">// Integer registers</span><br><span class="line">def R0  : ARMReg&lt; 0, &quot;r0&quot;&gt;,  DwarfRegNum&lt;[0]&gt;;</span><br><span class="line">def R1  : ARMReg&lt; 1, &quot;r1&quot;&gt;,  DwarfRegNum&lt;[1]&gt;;</span><br><span class="line">def R2  : ARMReg&lt; 2, &quot;r2&quot;&gt;,  DwarfRegNum&lt;[2]&gt;;</span><br><span class="line">def R3  : ARMReg&lt; 3, &quot;r3&quot;&gt;,  DwarfRegNum&lt;[3]&gt;;</span><br><span class="line">def R4  : ARMReg&lt; 4, &quot;r4&quot;&gt;,  DwarfRegNum&lt;[4]&gt;;</span><br><span class="line">def R5  : ARMReg&lt; 5, &quot;r5&quot;&gt;,  DwarfRegNum&lt;[5]&gt;;</span><br><span class="line">def R6  : ARMReg&lt; 6, &quot;r6&quot;&gt;,  DwarfRegNum&lt;[6]&gt;;</span><br><span class="line">def R7  : ARMReg&lt; 7, &quot;r7&quot;&gt;,  DwarfRegNum&lt;[7]&gt;;</span><br><span class="line">// These require 32-bit instructions.</span><br><span class="line">let CostPerUse = 1 in &#123;  // extra cost when using</span><br><span class="line">def R8  : ARMReg&lt; 8, &quot;r8&quot;&gt;,  DwarfRegNum&lt;[8]&gt;;</span><br><span class="line">def R9  : ARMReg&lt; 9, &quot;r9&quot;&gt;,  DwarfRegNum&lt;[9]&gt;;</span><br><span class="line">def R10 : ARMReg&lt;10, &quot;r10&quot;&gt;, DwarfRegNum&lt;[10]&gt;;</span><br><span class="line">def R11 : ARMReg&lt;11, &quot;r11&quot;&gt;, DwarfRegNum&lt;[11]&gt;;</span><br><span class="line">def R12 : ARMReg&lt;12, &quot;r12&quot;&gt;, DwarfRegNum&lt;[12]&gt;;</span><br><span class="line">let RegAltNameIndices = [RegNamesRaw] in &#123; // 定义别名</span><br><span class="line">def SP  : ARMReg&lt;13, &quot;sp&quot;, [], [&quot;r13&quot;]&gt;,  DwarfRegNum&lt;[13]&gt;;</span><br><span class="line">def LR  : ARMReg&lt;14, &quot;lr&quot;, [], [&quot;r14&quot;]&gt;,  DwarfRegNum&lt;[14]&gt;;</span><br><span class="line">def PC  : ARMReg&lt;15, &quot;pc&quot;, [], [&quot;r15&quot;]&gt;,  DwarfRegNum&lt;[15]&gt;;</span><br><span class="line">&#125;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<ul>
<li>q0 - q15</li>
</ul>
<p>q系列的寄存器包含了一系列的子寄存器，因此需要一系列的SubRegisterIndex来定义他们的关系：</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">def dsub_0 : SubRegIndex&lt;64&gt;;</span><br><span class="line">def dsub_1 : SubRegIndex&lt;64, 64&gt;;</span><br></pre></td></tr></table></figure>
<p>第一条描述了qx中的d(2x)index：从0开始，长度为64bit；第二条描述了d(2x+1)index：从64bit开始，长度64bit。</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line">// Advanced SIMD (NEON) defines 16 quad-word aliases</span><br><span class="line">let SubRegIndices = [dsub_0, dsub_1] in &#123;</span><br><span class="line">def Q0  : ARMReg&lt; 0,  &quot;q0&quot;, [D0,   D1]&gt;;</span><br><span class="line">def Q1  : ARMReg&lt; 1,  &quot;q1&quot;, [D2,   D3]&gt;;</span><br><span class="line">def Q2  : ARMReg&lt; 2,  &quot;q2&quot;, [D4,   D5]&gt;;</span><br><span class="line">def Q3  : ARMReg&lt; 3,  &quot;q3&quot;, [D6,   D7]&gt;;</span><br><span class="line">def Q4  : ARMReg&lt; 4,  &quot;q4&quot;, [D8,   D9]&gt;;</span><br><span class="line">def Q5  : ARMReg&lt; 5,  &quot;q5&quot;, [D10, D11]&gt;;</span><br><span class="line">def Q6  : ARMReg&lt; 6,  &quot;q6&quot;, [D12, D13]&gt;;</span><br><span class="line">def Q7  : ARMReg&lt; 7,  &quot;q7&quot;, [D14, D15]&gt;;</span><br><span class="line">&#125;</span><br><span class="line">let SubRegIndices = [dsub_0, dsub_1] in &#123;</span><br><span class="line">def Q8  : ARMReg&lt; 8,  &quot;q8&quot;, [D16, D17]&gt;;</span><br><span class="line">def Q9  : ARMReg&lt; 9,  &quot;q9&quot;, [D18, D19]&gt;;</span><br><span class="line">def Q10 : ARMReg&lt;10, &quot;q10&quot;, [D20, D21]&gt;;</span><br><span class="line">def Q11 : ARMReg&lt;11, &quot;q11&quot;, [D22, D23]&gt;;</span><br><span class="line">def Q12 : ARMReg&lt;12, &quot;q12&quot;, [D24, D25]&gt;;</span><br><span class="line">def Q13 : ARMReg&lt;13, &quot;q13&quot;, [D26, D27]&gt;;</span><br><span class="line">def Q14 : ARMReg&lt;14, &quot;q14&quot;, [D28, D29]&gt;;</span><br><span class="line">def Q15 : ARMReg&lt;15, &quot;q15&quot;, [D30, D31]&gt;;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>可以看到这里的<code>let SubRegIndices = [dsub_0, dsub_1]</code>。</p>
<h2 id="3-2-控制寄存器的定义"><a href="#3-2-控制寄存器的定义" class="headerlink" title="3.2. 控制寄存器的定义"></a>3.2. 控制寄存器的定义</h2><p>相对没有什么花头，简单的定义，略掉一些。</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line">// Current Program Status Register.</span><br><span class="line">// We model fpscr with two registers: FPSCR models the control bits and will be</span><br><span class="line">// reserved. FPSCR_NZCV models the flag bits and will be unreserved. APSR_NZCV</span><br><span class="line">// models the APSR when it&apos;s accessed by some special instructions. In such cases</span><br><span class="line">// it has the same encoding as PC.</span><br><span class="line">def CPSR       : ARMReg&lt;0,  &quot;cpsr&quot;&gt;;</span><br><span class="line">def APSR       : ARMReg&lt;15, &quot;apsr&quot;&gt;;</span><br><span class="line">def APSR_NZCV  : ARMReg&lt;15, &quot;apsr_nzcv&quot;&gt;;</span><br><span class="line">def SPSR       : ARMReg&lt;2,  &quot;spsr&quot;&gt;;</span><br><span class="line">def FPSCR      : ARMReg&lt;3,  &quot;fpscr&quot;&gt;;</span><br><span class="line">def FPSCR_NZCV : ARMReg&lt;3,  &quot;fpscr_nzcv&quot;&gt; &#123;</span><br><span class="line">  let Aliases = [FPSCR];</span><br><span class="line">&#125;</span><br><span class="line">def ITSTATE    : ARMReg&lt;4, &quot;itstate&quot;&gt;;</span><br><span class="line"></span><br><span class="line">...</span><br></pre></td></tr></table></figure>
<p>唯一可以注意的是，为了一些操作方便，这里对于NZCV的flags做了alias的定义。</p>
<h2 id="3-3-定义RegisterClass"><a href="#3-3-定义RegisterClass" class="headerlink" title="3.3. 定义RegisterClass"></a>3.3. 定义RegisterClass</h2><p>随后需要告诉LLVM如何使用这些寄存器，或者说哪些寄存器是一类的。比如，对于通用寄存器的定义：</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line">def GPR : RegisterClass&lt;&quot;ARM&quot;, [i32], 32, (add (sequence &quot;R%u&quot;, 0, 12),</span><br><span class="line">                                               SP, LR, PC)&gt; &#123;</span><br><span class="line">  // Allocate LR as the first CSR since it is always saved anyway.</span><br><span class="line">  // For Thumb1 mode, we don&apos;t want to allocate hi regs at all, as we don&apos;t</span><br><span class="line">  // know how to spill them. If we make our prologue/epilogue code smarter at</span><br><span class="line">  // some point, we can go back to using the above allocation orders for the</span><br><span class="line">  // Thumb1 instructions that know how to use hi regs.</span><br><span class="line">  let AltOrders = [(add LR, GPR), (trunc GPR, 8),</span><br><span class="line">                   (add (trunc GPR, 8), R12, LR, (shl GPR, 8))];</span><br><span class="line">  let AltOrderSelect = [&#123;</span><br><span class="line">      return MF.getSubtarget&lt;ARMSubtarget&gt;().getGPRAllocationOrder(MF);</span><br><span class="line">  &#125;];</span><br><span class="line">  let DiagnosticString = &quot;operand must be a register in range [r0, r15]&quot;;</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line">// GPRs without the PC.  Some ARM instructions do not allow the PC in</span><br><span class="line">// certain operand slots, particularly as the destination.  Primarily</span><br><span class="line">// useful for disassembly.</span><br><span class="line">def GPRnopc : RegisterClass&lt;&quot;ARM&quot;, [i32], 32, (sub GPR, PC)&gt; &#123;</span><br><span class="line">  let AltOrders = [(add LR, GPRnopc), (trunc GPRnopc, 8),</span><br><span class="line">                   (add (trunc GPRnopc, 8), R12, LR, (shl GPRnopc, 8))];</span><br><span class="line">  let AltOrderSelect = [&#123;</span><br><span class="line">      return MF.getSubtarget&lt;ARMSubtarget&gt;().getGPRAllocationOrder(MF);</span><br><span class="line">  &#125;];</span><br><span class="line">  let DiagnosticString = &quot;operand must be a register in range [r0, r14]&quot;;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>这里定义了：</p>
<ul>
<li>class包含了哪些寄存器</li>
<li>选择的顺序</li>
<li>diagnostic信息</li>
</ul>
<h1 id="4-LLVM-ARMv8-Register"><a href="#4-LLVM-ARMv8-Register" class="headerlink" title="4. LLVM ARMv8 Register"></a>4. LLVM ARMv8 Register</h1><p>ARMv8的通用寄存器升级到了64bit，包含了</p>
<ul>
<li>X0-X31, 最后三个为FR,LR,SR,XZR<ul>
<li>sub-register：所有X寄存器的低32bit定义为：W0-W31，最后两个为WSP,WZR</li>
</ul>
</li>
<li>V0-V31, 类似于ARMv7中的Q0-Q31, 增加了一倍的浮点寄存器<ul>
<li>d,s和ARMv7一致，额外增加了8bit的b类型寄存器</li>
<li>v是用来引用新增的vector model的。</li>
</ul>
</li>
</ul>
<p>EFLAGS被单独移出去了，更加详细控制寄存器信息，等到对应的命令时候再描述。</p>
<h2 id="4-1-通用寄存器定义"><a href="#4-1-通用寄存器定义" class="headerlink" title="4.1. 通用寄存器定义"></a>4.1. 通用寄存器定义</h2><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line">def W0    : AArch64Reg&lt;0,   &quot;w0&quot; &gt;, DwarfRegNum&lt;[0]&gt;;</span><br><span class="line">def W1    : AArch64Reg&lt;1,   &quot;w1&quot; &gt;, DwarfRegNum&lt;[1]&gt;;</span><br><span class="line">def W2    : AArch64Reg&lt;2,   &quot;w2&quot; &gt;, DwarfRegNum&lt;[2]&gt;;</span><br><span class="line">def W3    : AArch64Reg&lt;3,   &quot;w3&quot; &gt;, DwarfRegNum&lt;[3]&gt;;</span><br><span class="line">def W4    : AArch64Reg&lt;4,   &quot;w4&quot; &gt;, DwarfRegNum&lt;[4]&gt;;</span><br><span class="line">def W5    : AArch64Reg&lt;5,   &quot;w5&quot; &gt;, DwarfRegNum&lt;[5]&gt;;</span><br><span class="line">...</span><br><span class="line">def W28   : AArch64Reg&lt;28, &quot;w28&quot;&gt;, DwarfRegNum&lt;[28]&gt;;</span><br><span class="line">def W29   : AArch64Reg&lt;29, &quot;w29&quot;&gt;, DwarfRegNum&lt;[29]&gt;;</span><br><span class="line">def W30   : AArch64Reg&lt;30, &quot;w30&quot;&gt;, DwarfRegNum&lt;[30]&gt;;</span><br><span class="line">def WSP   : AArch64Reg&lt;31, &quot;wsp&quot;&gt;, DwarfRegNum&lt;[31]&gt;;</span><br><span class="line">def WZR   : AArch64Reg&lt;31, &quot;wzr&quot;&gt;, DwarfRegAlias&lt;WSP&gt;;</span><br><span class="line"></span><br><span class="line">let SubRegIndices = [sub_32] in &#123;</span><br><span class="line">def X0    : AArch64Reg&lt;0,   &quot;x0&quot;,  [W0]&gt;, DwarfRegAlias&lt;W0&gt;;</span><br><span class="line">def X1    : AArch64Reg&lt;1,   &quot;x1&quot;,  [W1]&gt;, DwarfRegAlias&lt;W1&gt;;</span><br><span class="line">def X2    : AArch64Reg&lt;2,   &quot;x2&quot;,  [W2]&gt;, DwarfRegAlias&lt;W2&gt;;</span><br><span class="line">def X3    : AArch64Reg&lt;3,   &quot;x3&quot;,  [W3]&gt;, DwarfRegAlias&lt;W3&gt;;</span><br><span class="line">def X4    : AArch64Reg&lt;4,   &quot;x4&quot;,  [W4]&gt;, DwarfRegAlias&lt;W4&gt;;</span><br><span class="line">def X5    : AArch64Reg&lt;5,   &quot;x5&quot;,  [W5]&gt;, DwarfRegAlias&lt;W5&gt;;</span><br><span class="line">...</span><br><span class="line">def X24   : AArch64Reg&lt;24, &quot;x24&quot;, [W24]&gt;, DwarfRegAlias&lt;W24&gt;;</span><br><span class="line">def X28   : AArch64Reg&lt;28, &quot;x28&quot;, [W28]&gt;, DwarfRegAlias&lt;W28&gt;;</span><br><span class="line">def FP    : AArch64Reg&lt;29, &quot;x29&quot;, [W29]&gt;, DwarfRegAlias&lt;W29&gt;;</span><br><span class="line">def LR    : AArch64Reg&lt;30, &quot;x30&quot;, [W30]&gt;, DwarfRegAlias&lt;W30&gt;;</span><br><span class="line">def SP    : AArch64Reg&lt;31, &quot;sp&quot;,  [WSP]&gt;, DwarfRegAlias&lt;WSP&gt;;</span><br><span class="line">def XZR   : AArch64Reg&lt;31, &quot;xzr&quot;, [WZR]&gt;, DwarfRegAlias&lt;WSP&gt;;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>没有什么特别的。</p>
<h2 id="4-2-SIMD-amp-FP寄存器"><a href="#4-2-SIMD-amp-FP寄存器" class="headerlink" title="4.2. SIMD &amp; FP寄存器"></a>4.2. SIMD &amp; FP寄存器</h2><p>普通的定义没有什么特别，只是加了一个b寄存器。</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line">def B0    : AArch64Reg&lt;0,   &quot;b0&quot;&gt;, DwarfRegNum&lt;[64]&gt;;</span><br><span class="line">...</span><br><span class="line">def B31   : AArch64Reg&lt;31, &quot;b31&quot;&gt;, DwarfRegNum&lt;[95]&gt;;</span><br><span class="line"></span><br><span class="line">let SubRegIndices = [bsub] in &#123;</span><br><span class="line">def H0    : AArch64Reg&lt;0,   &quot;h0&quot;, [B0]&gt;, DwarfRegAlias&lt;B0&gt;;</span><br><span class="line">...</span><br><span class="line">def H31   : AArch64Reg&lt;31, &quot;h31&quot;, [B31]&gt;, DwarfRegAlias&lt;B31&gt;;</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line">let SubRegIndices = [hsub] in &#123;</span><br><span class="line">def S0    : AArch64Reg&lt;0,   &quot;s0&quot;, [H0]&gt;, DwarfRegAlias&lt;B0&gt;;</span><br><span class="line">...</span><br><span class="line">def S31   : AArch64Reg&lt;31, &quot;s31&quot;, [H31]&gt;, DwarfRegAlias&lt;B31&gt;;</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line">let SubRegIndices = [ssub], RegAltNameIndices = [vreg, vlist1] in &#123;</span><br><span class="line">def D0    : AArch64Reg&lt;0,   &quot;d0&quot;, [S0], [&quot;v0&quot;, &quot;&quot;]&gt;, DwarfRegAlias&lt;B0&gt;;</span><br><span class="line">...</span><br><span class="line">def D31   : AArch64Reg&lt;31, &quot;d31&quot;, [S31], [&quot;v31&quot;, &quot;&quot;]&gt;, DwarfRegAlias&lt;B31&gt;;</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line">let SubRegIndices = [dsub], RegAltNameIndices = [vreg, vlist1] in &#123;</span><br><span class="line">def Q0    : AArch64Reg&lt;0,   &quot;q0&quot;, [D0], [&quot;v0&quot;, &quot;&quot;]&gt;, DwarfRegAlias&lt;B0&gt;;</span><br><span class="line">...</span><br><span class="line">def Q31   : AArch64Reg&lt;31, &quot;q31&quot;, [D31], [&quot;v31&quot;, &quot;&quot;]&gt;, DwarfRegAlias&lt;B31&gt;;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
<p>SubRegisterIndex定义不再赘述。注意这里sub-register再一个parent-register没有两个了，因为通用寄存器本身翻倍了。</p>
<h2 id="4-3-Register-Vector定义"><a href="#4-3-Register-Vector定义" class="headerlink" title="4.3. Register Vector定义"></a>4.3. Register Vector定义</h2><p>有意思的是LLVM是如何定义ARMv8中的vector value的使用的。</p>
<p>首先需要看到的是LLVM对于value type的定义，在LLVM/include/Target/ValueTypes.td中：</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">...</span><br><span class="line">def v8i16  : ValueType&lt;128, 38&gt;;   //  8 x i16 vector value</span><br><span class="line">def v16i16 : ValueType&lt;256, 39&gt;;   // 16 x i16 vector value</span><br><span class="line">def v32i16 : ValueType&lt;512, 40&gt;;   // 32 x i16 vector value</span><br><span class="line">def v64i16 : ValueType&lt;1024,41&gt;;   // 64 x i16 vector value</span><br><span class="line">def v128i16: ValueType&lt;2048,42&gt;;   //128 x i16 vector value</span><br><span class="line"></span><br><span class="line">def v1i32    : ValueType&lt;32 , 43&gt;;   //  1 x i32 vector value</span><br><span class="line">def v2i32    : ValueType&lt;64 , 44&gt;;   //  2 x i32 vector value</span><br><span class="line">def v3i32    : ValueType&lt;96 , 45&gt;;   //  3 x i32 vector value</span><br><span class="line">def v4i32    : ValueType&lt;128, 46&gt;;   //  4 x i32 vector value</span><br><span class="line">def v5i32    : ValueType&lt;160, 47&gt;;   //  5 x i32 vector value</span><br><span class="line">...</span><br></pre></td></tr></table></figure>
<p>这些ValueType会被用在定义RegisterClass时候：</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line">def FPR64 : RegisterClass&lt;&quot;AArch64&quot;, [f64, i64, v2f32, v1f64, v8i8, v4i16, v2i32,</span><br><span class="line">                                    v1i64, v4f16],</span><br><span class="line">                                    64, (sequence &quot;D%u&quot;, 0, 31)&gt;;</span><br><span class="line">// We don&apos;t (yet) have an f128 legal type, so don&apos;t use that here. We</span><br><span class="line">// normalize 128-bit vectors to v2f64 for arg passing and such, so use</span><br><span class="line">// that here.</span><br><span class="line">def FPR128 : RegisterClass&lt;&quot;AArch64&quot;,</span><br><span class="line">                           [v16i8, v8i16, v4i32, v2i64, v4f32, v2f64, f128,</span><br><span class="line">                            v8f16],</span><br><span class="line">                           128, (sequence &quot;Q%u&quot;, 0, 31)&gt;;</span><br><span class="line">// The lower 16 vector registers.  Some instructions can only take registers</span><br><span class="line">// in this range.</span><br><span class="line">def FPR128_lo : RegisterClass&lt;&quot;AArch64&quot;,</span><br><span class="line">                              [v16i8, v8i16, v4i32, v2i64, v4f32, v2f64, v8f16],</span><br><span class="line">                              128, (trunc FPR128, 16)&gt;;</span><br></pre></td></tr></table></figure>
      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

        
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block home" lang="en">
    <link itemprop="mainEntityOfPage" href="http://yoursite.com/2019/11/12/wild-pig-chapter1/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="Leo Zhou">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="梅子黄时雨">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          
            <a href="/2019/11/12/wild-pig-chapter1/" class="post-title-link" itemprop="url">野猪书第一章读书笔记</a>
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2019-11-12 23:02:48" itemprop="dateCreated datePublished" datetime="2019-11-12T23:02:48+08:00">2019-11-12</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2019-12-16 23:09:50" itemprop="dateModified" datetime="2019-12-16T23:09:50+08:00">2019-12-16</time>
              </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <h2 id="数据密集型应用系统"><a href="#数据密集型应用系统" class="headerlink" title="数据密集型应用系统"></a>数据密集型应用系统</h2><ul>
<li>数据库</li>
<li>高速缓存</li>
<li>索引</li>
<li>流式处理</li>
<li>批处理</li>
</ul>
<p>这里比较有意思的是索引，一般而言，索引不会单独领出来说，往往集成在数据库中。但实际上索引也许可以单独作为一个组件存在。而这些组件往往也不是独立存在，比如Es就包含了前三部分。</p>
<p>另外，现在的数据体系中，不会是单独一个组件而存在，而是多个组件或者说上述所有组件的共同合作结果。</p>
<p>比如一个响应用户请求的系统：</p>
<ul>
<li>需要一个高速缓存来快速响应某些通用请求</li>
<li>需要一个数据库来存储所有的信息</li>
<li>需要一个全文索引来方便查找</li>
<li>需要一个消息队列来处理异步任务</li>
</ul>
<h2 id="三个系统设计关键问题"><a href="#三个系统设计关键问题" class="headerlink" title="三个系统设计关键问题"></a>三个系统设计关键问题</h2><ul>
<li>可靠性<ul>
<li>提供客户需要的功能</li>
<li>容忍客户错误或者不正确的操作</li>
<li>足够强的性能</li>
<li>足够强的安全性</li>
</ul>
</li>
<li>可扩展性</li>
<li>可维护性</li>
</ul>
<h2 id="可靠性"><a href="#可靠性" class="headerlink" title="可靠性"></a>可靠性</h2><p>首先需要注意的是，可靠性并不意味着我们需要对所有可能发生的故障或者意外事件都要进行处理。追求无穷的可靠性，意味着无穷的成本。</p>
<p>因此，可靠性或者说容错是有针对性的，或者说有范围的。</p>
<p>MTTF：平均无故障事件</p>
<p>错误类型：</p>
<ul>
<li>硬件错误：一般而言可以通过硬件冗余进行处理</li>
<li>软件错误：相对难有快速解决方案，只能通过经验或者监控来缓解</li>
<li>人为失误：比如配置错误<ul>
<li>精心设计API</li>
<li>沙盒或者dry run</li>
<li>充分测试</li>
<li>亡羊补牢，这需要快速回滚等支持</li>
<li>监控</li>
</ul>
</li>
</ul>
<h2 id="可扩展性"><a href="#可扩展性" class="headerlink" title="可扩展性"></a>可扩展性</h2><p>首先的问题是如何描述性能，一般而言关心吞吐量(throughput)，也就是从server角度来看，单位时间内能够处理请求的数目。吞吐量和latency是相关的，throughput = 1 / latency。</p>
<p>另外一个角度是从客户角度来看，也就是响应时间（response time），从客户发送请求，到返回结果的间隔。</p>
<p>这些描述，一般而言可以从统计学的角度来看，也就是平均数，中位数， 95%（比95%的请求都要高），99%甚至99.99%。这些统计信息往往和服务质量目标（Service Level Objective）或者服务质量协议(Service Level Agreements)绑定在一起。</p>
<p>其次，对于扩展，可以从两个方面看：</p>
<ul>
<li>保持资源不变，增加负载会如何</li>
<li>保持性能不变，增加多少资源才能满足增加负载的需求</li>
</ul>
<h2 id="应付扩展"><a href="#应付扩展" class="headerlink" title="应付扩展"></a>应付扩展</h2><ul>
<li>垂直扩容：升级机器性能</li>
<li>水平扩容：增加更加多的机器（可以利用廉价机器）</li>
</ul>
<p>有状态服务一般会优先考虑垂直扩容，直到实在无法满足需求才考虑水平扩容；而分布式或者无服务的服务，水平扩容十分合适。但实际中，还是service speicified。</p>
<blockquote>
<p>例如，即使两个系统的数据吞吐量折算下来是一样的，但是为每秒处理1000,000次请求(每个大小为KB)而设计的系统，与每分钟3个请求（每个大小2GB ）设计的系统会大不相同。</p>
</blockquote>
<p>而且系统需求本身也是难以在一开始就被定义好的，整个service生命周期可能会发生变动或者其他情况。因此，快速迭代是一种增加扩展型的办法。</p>
<h2 id="可维护性"><a href="#可维护性" class="headerlink" title="可维护性"></a>可维护性</h2><p>维护他人留下的系统往往是令人不快的。换个角度，在设计之时就可以特别关注设计的三个原则：</p>
<ul>
<li>可运维性：方便运营团队来保持系统稳定<ul>
<li>监控</li>
<li>自动化</li>
<li>排除单点热点</li>
<li>良好的文档和易于理解的操作模式</li>
<li>良好的默认设置</li>
<li>尝试自我修复</li>
<li>log，方便回顾</li>
</ul>
</li>
<li>简单性：简化系统设计，方便工程师理解系统<ul>
<li>使用通用”语言”，比如SQL，而不是新发明</li>
<li>定义好好的抽象，通用语言其实也是一种抽象</li>
</ul>
</li>
<li>可演化性：后续工程师能轻松进行改进来满足需求变更，或者说能够快速演化，这需要好的抽象等等</li>
</ul>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

  </div>

  
  <nav class="pagination">
    <a class="extend prev" rel="prev" href="/"><i class="fa fa-angle-left" aria-label="Previous page"></i></a><a class="page-number" href="/">1</a><span class="page-number current">2</span>
  </nav>



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let activeClass = CONFIG.comments.activeClass;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">Leo Zhou</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">12</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
      <div class="site-state-item site-state-tags">
        <span class="site-state-item-count">17</span>
        <span class="site-state-item-name">tags</span>
      </div>
  </nav>
</div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2020</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Leo Zhou</span>
</div>
  <div class="powered-by">Powered by <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> v4.0.0
  </div>
  <span class="post-meta-divider">|</span>
  <div class="theme-info">Theme – <a href="https://theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Gemini</a> v7.6.0
  </div>

        








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>
<script src="/js/utils.js"></script><script src="/js/motion.js"></script>
<script src="/js/schemes/pisces.js"></script>
<script src="/js/next-boot.js"></script>



  















  

  

</body>
</html>
