<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Clock vertical nodes - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon.svg">
        <link rel="shortcut icon" href="../../favicon.png">
        <link rel="stylesheet" href="../../css/variables.css">
        <link rel="stylesheet" href="../../css/general.css">
        <link rel="stylesheet" href="../../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="clock-vertical-nodes"><a class="header" href="#clock-vertical-nodes">Clock vertical nodes</a></h1>
<h2 id="tile-rclk_v_singlecle"><a class="header" href="#tile-rclk_v_singlecle">Tile RCLK_V_SINGLE.CLE</a></h2>
<p>Cells: 1</p>
<h3 id="bel-bufce_row_rclk0"><a class="header" href="#bel-bufce_row_rclk0">Bel BUFCE_ROW_RCLK0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_SINGLE.CLE bel BUFCE_ROW_RCLK0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>RCLK.IMUX.22</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_rclk0"><a class="header" href="#bel-gclk_test_buf_rclk0">Bel GCLK_TEST_BUF_RCLK0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_SINGLE.CLE bel GCLK_TEST_BUF_RCLK0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-vcc_rclk_v"><a class="header" href="#bel-vcc_rclk_v">Bel VCC_RCLK_V</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_SINGLE.CLE bel VCC_RCLK_V</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_SINGLE.CLE bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>RCLK.IMUX.16</td><td>BUFCE_ROW_RCLK0.OPT_DELAY_TEST0</td></tr>
<tr><td>RCLK.IMUX.18</td><td>BUFCE_ROW_RCLK0.OPT_DELAY_TEST1</td></tr>
<tr><td>RCLK.IMUX.20</td><td>BUFCE_ROW_RCLK0.OPT_DELAY_TEST2</td></tr>
<tr><td>RCLK.IMUX.22</td><td>BUFCE_ROW_RCLK0.CE_PRE_OPTINV</td></tr>
</tbody>
</table></div>
<h2 id="tile-rclk_v_singlelag"><a class="header" href="#tile-rclk_v_singlelag">Tile RCLK_V_SINGLE.LAG</a></h2>
<p>Cells: 1</p>
<h3 id="bel-bufce_row_rclk0-1"><a class="header" href="#bel-bufce_row_rclk0-1">Bel BUFCE_ROW_RCLK0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_SINGLE.LAG bel BUFCE_ROW_RCLK0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>RCLK.IMUX.22</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_rclk0-1"><a class="header" href="#bel-gclk_test_buf_rclk0-1">Bel GCLK_TEST_BUF_RCLK0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_SINGLE.LAG bel GCLK_TEST_BUF_RCLK0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-vcc_rclk_v-1"><a class="header" href="#bel-vcc_rclk_v-1">Bel VCC_RCLK_V</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_SINGLE.LAG bel VCC_RCLK_V</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_SINGLE.LAG bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>RCLK.IMUX.16</td><td>BUFCE_ROW_RCLK0.OPT_DELAY_TEST0</td></tr>
<tr><td>RCLK.IMUX.18</td><td>BUFCE_ROW_RCLK0.OPT_DELAY_TEST1</td></tr>
<tr><td>RCLK.IMUX.20</td><td>BUFCE_ROW_RCLK0.OPT_DELAY_TEST2</td></tr>
<tr><td>RCLK.IMUX.22</td><td>BUFCE_ROW_RCLK0.CE_PRE_OPTINV</td></tr>
</tbody>
</table></div>
<h2 id="tile-rclk_v_doubledsp"><a class="header" href="#tile-rclk_v_doubledsp">Tile RCLK_V_DOUBLE.DSP</a></h2>
<p>Cells: 1</p>
<h3 id="bel-bufce_row_rclk0-2"><a class="header" href="#bel-bufce_row_rclk0-2">Bel BUFCE_ROW_RCLK0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_DOUBLE.DSP bel BUFCE_ROW_RCLK0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_rclk1"><a class="header" href="#bel-bufce_row_rclk1">Bel BUFCE_ROW_RCLK1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_DOUBLE.DSP bel BUFCE_ROW_RCLK1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>RCLK.IMUX.20</td></tr>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_rclk0-2"><a class="header" href="#bel-gclk_test_buf_rclk0-2">Bel GCLK_TEST_BUF_RCLK0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_DOUBLE.DSP bel GCLK_TEST_BUF_RCLK0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_rclk1"><a class="header" href="#bel-gclk_test_buf_rclk1">Bel GCLK_TEST_BUF_RCLK1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_DOUBLE.DSP bel GCLK_TEST_BUF_RCLK1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-vcc_rclk_v-2"><a class="header" href="#bel-vcc_rclk_v-2">Bel VCC_RCLK_V</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_DOUBLE.DSP bel VCC_RCLK_V</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_DOUBLE.DSP bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>RCLK.IMUX.16</td><td>BUFCE_ROW_RCLK0.OPT_DELAY_TEST0, BUFCE_ROW_RCLK1.OPT_DELAY_TEST0</td></tr>
<tr><td>RCLK.IMUX.17</td><td>BUFCE_ROW_RCLK0.CE_PRE_OPTINV</td></tr>
<tr><td>RCLK.IMUX.18</td><td>BUFCE_ROW_RCLK0.OPT_DELAY_TEST1, BUFCE_ROW_RCLK1.OPT_DELAY_TEST1</td></tr>
<tr><td>RCLK.IMUX.19</td><td>BUFCE_ROW_RCLK1.CE_PRE_OPTINV</td></tr>
<tr><td>RCLK.IMUX.20</td><td>BUFCE_ROW_RCLK0.OPT_DELAY_TEST2, BUFCE_ROW_RCLK1.OPT_DELAY_TEST2</td></tr>
</tbody>
</table></div>
<h2 id="tile-rclk_v_quadbram"><a class="header" href="#tile-rclk_v_quadbram">Tile RCLK_V_QUAD.BRAM</a></h2>
<p>Cells: 1</p>
<h3 id="bel-bufce_row_rclk0-3"><a class="header" href="#bel-bufce_row_rclk0-3">Bel BUFCE_ROW_RCLK0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.BRAM bel BUFCE_ROW_RCLK0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_rclk1-1"><a class="header" href="#bel-bufce_row_rclk1-1">Bel BUFCE_ROW_RCLK1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.BRAM bel BUFCE_ROW_RCLK1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_rclk2"><a class="header" href="#bel-bufce_row_rclk2">Bel BUFCE_ROW_RCLK2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.BRAM bel BUFCE_ROW_RCLK2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>RCLK.IMUX.20</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_rclk3"><a class="header" href="#bel-bufce_row_rclk3">Bel BUFCE_ROW_RCLK3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.BRAM bel BUFCE_ROW_RCLK3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>RCLK.IMUX.22</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_rclk0-3"><a class="header" href="#bel-gclk_test_buf_rclk0-3">Bel GCLK_TEST_BUF_RCLK0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.BRAM bel GCLK_TEST_BUF_RCLK0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_rclk1-1"><a class="header" href="#bel-gclk_test_buf_rclk1-1">Bel GCLK_TEST_BUF_RCLK1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.BRAM bel GCLK_TEST_BUF_RCLK1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_rclk2"><a class="header" href="#bel-gclk_test_buf_rclk2">Bel GCLK_TEST_BUF_RCLK2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.BRAM bel GCLK_TEST_BUF_RCLK2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_rclk3"><a class="header" href="#bel-gclk_test_buf_rclk3">Bel GCLK_TEST_BUF_RCLK3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.BRAM bel GCLK_TEST_BUF_RCLK3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-vbus_switch0"><a class="header" href="#bel-vbus_switch0">Bel VBUS_SWITCH0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.BRAM bel VBUS_SWITCH0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>RCLK.IMUX.23</td></tr>
</tbody>
</table></div>
<h3 id="bel-vbus_switch1"><a class="header" href="#bel-vbus_switch1">Bel VBUS_SWITCH1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.BRAM bel VBUS_SWITCH1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>RCLK.IMUX.23</td></tr>
</tbody>
</table></div>
<h3 id="bel-vbus_switch2"><a class="header" href="#bel-vbus_switch2">Bel VBUS_SWITCH2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.BRAM bel VBUS_SWITCH2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>RCLK.IMUX.23</td></tr>
</tbody>
</table></div>
<h3 id="bel-vcc_rclk_v-3"><a class="header" href="#bel-vcc_rclk_v-3">Bel VCC_RCLK_V</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.BRAM bel VCC_RCLK_V</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.BRAM bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>RCLK.IMUX.16</td><td>BUFCE_ROW_RCLK0.CE_PRE_OPTINV</td></tr>
<tr><td>RCLK.IMUX.17</td><td>BUFCE_ROW_RCLK0.OPT_DELAY_TEST0, BUFCE_ROW_RCLK1.OPT_DELAY_TEST0, BUFCE_ROW_RCLK2.OPT_DELAY_TEST0, BUFCE_ROW_RCLK3.OPT_DELAY_TEST0</td></tr>
<tr><td>RCLK.IMUX.18</td><td>BUFCE_ROW_RCLK1.CE_PRE_OPTINV</td></tr>
<tr><td>RCLK.IMUX.19</td><td>BUFCE_ROW_RCLK0.OPT_DELAY_TEST1, BUFCE_ROW_RCLK1.OPT_DELAY_TEST1, BUFCE_ROW_RCLK2.OPT_DELAY_TEST1, BUFCE_ROW_RCLK3.OPT_DELAY_TEST1</td></tr>
<tr><td>RCLK.IMUX.20</td><td>BUFCE_ROW_RCLK2.CE_PRE_OPTINV</td></tr>
<tr><td>RCLK.IMUX.21</td><td>BUFCE_ROW_RCLK0.OPT_DELAY_TEST2, BUFCE_ROW_RCLK1.OPT_DELAY_TEST2, BUFCE_ROW_RCLK2.OPT_DELAY_TEST2, BUFCE_ROW_RCLK3.OPT_DELAY_TEST2</td></tr>
<tr><td>RCLK.IMUX.22</td><td>BUFCE_ROW_RCLK3.CE_PRE_OPTINV</td></tr>
<tr><td>RCLK.IMUX.23</td><td>VBUS_SWITCH0.TEST_ANALOGBUS_SEL_B, VBUS_SWITCH1.TEST_ANALOGBUS_SEL_B, VBUS_SWITCH2.TEST_ANALOGBUS_SEL_B</td></tr>
</tbody>
</table></div>
<h2 id="tile-rclk_v_quaduram"><a class="header" href="#tile-rclk_v_quaduram">Tile RCLK_V_QUAD.URAM</a></h2>
<p>Cells: 1</p>
<h3 id="bel-bufce_row_rclk0-4"><a class="header" href="#bel-bufce_row_rclk0-4">Bel BUFCE_ROW_RCLK0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.URAM bel BUFCE_ROW_RCLK0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>RCLK.IMUX.16</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_rclk1-2"><a class="header" href="#bel-bufce_row_rclk1-2">Bel BUFCE_ROW_RCLK1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.URAM bel BUFCE_ROW_RCLK1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>RCLK.IMUX.18</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_rclk2-1"><a class="header" href="#bel-bufce_row_rclk2-1">Bel BUFCE_ROW_RCLK2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.URAM bel BUFCE_ROW_RCLK2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>RCLK.IMUX.20</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufce_row_rclk3-1"><a class="header" href="#bel-bufce_row_rclk3-1">Bel BUFCE_ROW_RCLK3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.URAM bel BUFCE_ROW_RCLK3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>RCLK.IMUX.22</td></tr>
<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>RCLK.IMUX.17</td></tr>
<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>RCLK.IMUX.19</td></tr>
<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>RCLK.IMUX.21</td></tr>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_rclk0-4"><a class="header" href="#bel-gclk_test_buf_rclk0-4">Bel GCLK_TEST_BUF_RCLK0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.URAM bel GCLK_TEST_BUF_RCLK0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_rclk1-2"><a class="header" href="#bel-gclk_test_buf_rclk1-2">Bel GCLK_TEST_BUF_RCLK1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.URAM bel GCLK_TEST_BUF_RCLK1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_rclk2-1"><a class="header" href="#bel-gclk_test_buf_rclk2-1">Bel GCLK_TEST_BUF_RCLK2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.URAM bel GCLK_TEST_BUF_RCLK2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gclk_test_buf_rclk3-1"><a class="header" href="#bel-gclk_test_buf_rclk3-1">Bel GCLK_TEST_BUF_RCLK3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.URAM bel GCLK_TEST_BUF_RCLK3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-vbus_switch0-1"><a class="header" href="#bel-vbus_switch0-1">Bel VBUS_SWITCH0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.URAM bel VBUS_SWITCH0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>RCLK.IMUX.23</td></tr>
</tbody>
</table></div>
<h3 id="bel-vbus_switch1-1"><a class="header" href="#bel-vbus_switch1-1">Bel VBUS_SWITCH1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.URAM bel VBUS_SWITCH1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>RCLK.IMUX.23</td></tr>
</tbody>
</table></div>
<h3 id="bel-vbus_switch2-1"><a class="header" href="#bel-vbus_switch2-1">Bel VBUS_SWITCH2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.URAM bel VBUS_SWITCH2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>RCLK.IMUX.23</td></tr>
</tbody>
</table></div>
<h3 id="bel-vcc_rclk_v-4"><a class="header" href="#bel-vcc_rclk_v-4">Bel VCC_RCLK_V</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.URAM bel VCC_RCLK_V</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascaleplus RCLK_V_QUAD.URAM bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>RCLK.IMUX.16</td><td>BUFCE_ROW_RCLK0.CE_PRE_OPTINV</td></tr>
<tr><td>RCLK.IMUX.17</td><td>BUFCE_ROW_RCLK0.OPT_DELAY_TEST0, BUFCE_ROW_RCLK1.OPT_DELAY_TEST0, BUFCE_ROW_RCLK2.OPT_DELAY_TEST0, BUFCE_ROW_RCLK3.OPT_DELAY_TEST0</td></tr>
<tr><td>RCLK.IMUX.18</td><td>BUFCE_ROW_RCLK1.CE_PRE_OPTINV</td></tr>
<tr><td>RCLK.IMUX.19</td><td>BUFCE_ROW_RCLK0.OPT_DELAY_TEST1, BUFCE_ROW_RCLK1.OPT_DELAY_TEST1, BUFCE_ROW_RCLK2.OPT_DELAY_TEST1, BUFCE_ROW_RCLK3.OPT_DELAY_TEST1</td></tr>
<tr><td>RCLK.IMUX.20</td><td>BUFCE_ROW_RCLK2.CE_PRE_OPTINV</td></tr>
<tr><td>RCLK.IMUX.21</td><td>BUFCE_ROW_RCLK0.OPT_DELAY_TEST2, BUFCE_ROW_RCLK1.OPT_DELAY_TEST2, BUFCE_ROW_RCLK2.OPT_DELAY_TEST2, BUFCE_ROW_RCLK3.OPT_DELAY_TEST2</td></tr>
<tr><td>RCLK.IMUX.22</td><td>BUFCE_ROW_RCLK3.CE_PRE_OPTINV</td></tr>
<tr><td>RCLK.IMUX.23</td><td>VBUS_SWITCH0.TEST_ANALOGBUS_SEL_B, VBUS_SWITCH1.TEST_ANALOGBUS_SEL_B, VBUS_SWITCH2.TEST_ANALOGBUS_SEL_B</td></tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../ultrascaleplus/clock/rclk.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../../ultrascaleplus/clock/rclk_splitter.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../ultrascaleplus/clock/rclk.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../../ultrascaleplus/clock/rclk_splitter.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard.min.js"></script>
        <script src="../../highlight.js"></script>
        <script src="../../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
