{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555015345547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555015345562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 21:42:25 2019 " "Processing started: Thu Apr 11 21:42:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555015345562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015345562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fase1 -c Fase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fase1 -c Fase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015345562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555015345968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555015345968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD-Behavioral " "Found design unit 1: Bin2BCD-Behavioral" {  } { { "Bin2BCD.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin2BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015357811 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "Bin2BCD.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015357811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015357811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015357811 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015357811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015357811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDivN-Behavioral " "Found design unit 1: freqDivN-Behavioral" {  } { { "freqDivN.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/freqDivN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015357811 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDivN " "Found entity 1: freqDivN" {  } { { "freqDivN.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/freqDivN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015357811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015357811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015357811 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015357811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015357811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "Counter.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015357811 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015357811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015357811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fase1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Fase1 " "Found entity 1: Fase1" {  } { { "Fase1.bdf" "" { Schematic "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Fase1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015357826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015357826 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fase1 " "Elaborating entity \"Fase1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555015357873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder Bin7SegDecoder:inst7 " "Elaborating entity \"Bin7SegDecoder\" for hierarchy \"Bin7SegDecoder:inst7\"" {  } { { "Fase1.bdf" "inst7" { Schematic "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Fase1.bdf" { { 208 832 1040 288 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555015357904 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[0\] Bin7SegDecoder.vhd(12) " "Inferred latch for \"decOut_n\[0\]\" at Bin7SegDecoder.vhd(12)" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin7SegDecoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015357904 "|Fase1|Bin7SegDecoder:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[1\] Bin7SegDecoder.vhd(12) " "Inferred latch for \"decOut_n\[1\]\" at Bin7SegDecoder.vhd(12)" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin7SegDecoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015357904 "|Fase1|Bin7SegDecoder:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[2\] Bin7SegDecoder.vhd(12) " "Inferred latch for \"decOut_n\[2\]\" at Bin7SegDecoder.vhd(12)" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin7SegDecoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015357904 "|Fase1|Bin7SegDecoder:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[3\] Bin7SegDecoder.vhd(12) " "Inferred latch for \"decOut_n\[3\]\" at Bin7SegDecoder.vhd(12)" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin7SegDecoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015357904 "|Fase1|Bin7SegDecoder:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[4\] Bin7SegDecoder.vhd(12) " "Inferred latch for \"decOut_n\[4\]\" at Bin7SegDecoder.vhd(12)" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin7SegDecoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015357904 "|Fase1|Bin7SegDecoder:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[5\] Bin7SegDecoder.vhd(12) " "Inferred latch for \"decOut_n\[5\]\" at Bin7SegDecoder.vhd(12)" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin7SegDecoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015357904 "|Fase1|Bin7SegDecoder:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[6\] Bin7SegDecoder.vhd(12) " "Inferred latch for \"decOut_n\[6\]\" at Bin7SegDecoder.vhd(12)" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin7SegDecoder.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015357904 "|Fase1|Bin7SegDecoder:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin2BCD Bin2BCD:inst1 " "Elaborating entity \"Bin2BCD\" for hierarchy \"Bin2BCD:inst1\"" {  } { { "Fase1.bdf" "inst1" { Schematic "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Fase1.bdf" { { 72 600 792 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555015357904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:inst2 " "Elaborating entity \"Counter\" for hierarchy \"Counter:inst2\"" {  } { { "Fase1.bdf" "inst2" { Schematic "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Fase1.bdf" { { 72 416 584 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555015357920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDivN freqDivN:inst " "Elaborating entity \"freqDivN\" for hierarchy \"freqDivN:inst\"" {  } { { "Fase1.bdf" "inst" { Schematic "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Fase1.bdf" { { 72 8 152 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555015357935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DebounceUnit DebounceUnit:inst3 " "Elaborating entity \"DebounceUnit\" for hierarchy \"DebounceUnit:inst3\"" {  } { { "Fase1.bdf" "inst3" { Schematic "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Fase1.bdf" { { 216 200 368 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555015357935 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:inst1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:inst1\|Mod2\"" {  } { { "Bin2BCD.vhd" "Mod2" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin2BCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555015358357 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:inst1\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:inst1\|Div2\"" {  } { { "Bin2BCD.vhd" "Div2" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin2BCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555015358357 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:inst1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:inst1\|Mod1\"" {  } { { "Bin2BCD.vhd" "Mod1" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin2BCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555015358357 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:inst1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:inst1\|Div1\"" {  } { { "Bin2BCD.vhd" "Div1" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin2BCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555015358357 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:inst1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:inst1\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin2BCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555015358357 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:inst1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:inst1\|Div0\"" {  } { { "Bin2BCD.vhd" "Div0" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin2BCD.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555015358357 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1555015358357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:inst1\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Bin2BCD:inst1\|lpm_divide:Mod2\"" {  } { { "Bin2BCD.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin2BCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555015358404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:inst1\|lpm_divide:Mod2 " "Instantiated megafunction \"Bin2BCD:inst1\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555015358404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555015358404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555015358404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555015358404 ""}  } { { "Bin2BCD.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin2BCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555015358404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/lpm_divide_icm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015358451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015358451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015358467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015358467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/alt_u_div_2af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015358498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015358498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015358545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015358545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015358592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015358592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:inst1\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Bin2BCD:inst1\|lpm_divide:Div2\"" {  } { { "Bin2BCD.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin2BCD.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555015358592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:inst1\|lpm_divide:Div2 " "Instantiated megafunction \"Bin2BCD:inst1\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555015358592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555015358592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555015358592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555015358592 ""}  } { { "Bin2BCD.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin2BCD.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555015358592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015358638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015358638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015358654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015358654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015358670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015358670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:inst1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Bin2BCD:inst1\|lpm_divide:Div1\"" {  } { { "Bin2BCD.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin2BCD.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555015358701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:inst1\|lpm_divide:Div1 " "Instantiated megafunction \"Bin2BCD:inst1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555015358701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555015358701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555015358701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555015358701 ""}  } { { "Bin2BCD.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin2BCD.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555015358701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015358732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015358732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015358748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015358748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015358779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015358779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:inst1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Bin2BCD:inst1\|lpm_divide:Div0\"" {  } { { "Bin2BCD.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin2BCD.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555015358795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:inst1\|lpm_divide:Div0 " "Instantiated megafunction \"Bin2BCD:inst1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555015358795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555015358795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555015358795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555015358795 ""}  } { { "Bin2BCD.vhd" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/Bin2BCD.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555015358795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckm " "Found entity 1: lpm_divide_ckm" {  } { { "db/lpm_divide_ckm.tdf" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/lpm_divide_ckm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015358842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015358842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/sign_div_unsign_4nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015358857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015358857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s9f " "Found entity 1: alt_u_div_s9f" {  } { { "db/alt_u_div_s9f.tdf" "" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/alt_u_div_s9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555015358873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015358873 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555015359951 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:inst1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[0\]~0 " "Logic cell \"Bin2BCD:inst1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[0\]~0\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_12_result_int\[0\]~0" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/alt_u_div_2af.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1555015360482 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:inst1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"Bin2BCD:inst1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/alt_u_div_2af.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1555015360482 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:inst1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"Bin2BCD:inst1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/alt_u_div_2af.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1555015360482 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:inst1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"Bin2BCD:inst1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/alt_u_div_2af.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1555015360482 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:inst1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"Bin2BCD:inst1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/alt_u_div_2af.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1555015360482 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:inst1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"Bin2BCD:inst1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/alt_u_div_2af.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1555015360482 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:inst1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"Bin2BCD:inst1\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/alt_u_div_2af.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1555015360482 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:inst1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[0\]~0 " "Logic cell \"Bin2BCD:inst1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[0\]~0\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_12_result_int\[0\]~0" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/alt_u_div_2af.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1555015360482 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:inst1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"Bin2BCD:inst1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/alt_u_div_2af.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1555015360482 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:inst1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"Bin2BCD:inst1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/alt_u_div_2af.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1555015360482 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:inst1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"Bin2BCD:inst1\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/Documents/MIECT/Ano1/LSD/MiniProjeto/Fase1/db/alt_u_div_2af.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1555015360482 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1555015360482 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555015360732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555015360732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1076 " "Implemented 1076 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555015360841 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555015360841 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1044 " "Implemented 1044 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555015360841 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555015360841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555015360872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 21:42:40 2019 " "Processing ended: Thu Apr 11 21:42:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555015360872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555015360872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555015360872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555015360872 ""}
