// coreBuilder: This is an automated C header file. DO NOT EDIT.
#ifndef __CINIT_DYN_STRUCT__H__
#define __CINIT_DYN_STRUCT__H__ 
/** @brief Structure to hold programming intent for the dynamic register fields. */ 
typedef struct tag_mctl_dyn_cfg_t {
   uint32_rnd_t mr_type[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t mpr_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t pda_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t sw_init_int[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t mr_rank[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t mr_addr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t mrr_done_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t pba_mode[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t mr_wr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t mr_data[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t mr_device_sel[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t mr_rank_sel[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t derate_enable;
   uint32_rnd_t derate_mr4_pause_fc;
   uint32_rnd_t dis_trefi_x6x8;
   uint32_rnd_t selfref_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t actv_pd_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t en_dfi_dram_clk_disable[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t mpsm_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_sw[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t stay_in_selfref[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dis_cam_drain_selfref[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t lpddr4_sr_allowed[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dsm_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t srpd_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t mpsm_pd_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t mpsm_deep_pd_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t refresh_burst;
   uint32_rnd_t dis_auto_refresh;
   uint32_rnd_t refresh_update_level;
   uint32_rnd_t dis_auto_zq;
   uint32_rnd_t zq_reset[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t hwffc_en;
   uint32_rnd_t dfi0_ctrlmsg_data[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi0_ctrlmsg_cmd[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi0_ctrlmsg_tout_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi0_ctrlmsg_req[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t wr_poison_slverr_en;
   uint32_rnd_t wr_poison_intr_en;
   uint32_rnd_t wr_poison_intr_clr;
   uint32_rnd_t rd_poison_slverr_en;
   uint32_rnd_t rd_poison_intr_en;
   uint32_rnd_t rd_poison_intr_clr;
   uint32_rnd_t ecc_corrected_err_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ecc_uncorrected_err_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ecc_corr_err_cnt_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ecc_uncorr_err_cnt_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ecc_ap_err_intr_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ecc_corrected_err_intr_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ecc_uncorrected_err_intr_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ecc_ap_err_intr_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ecc_corrected_err_intr_force[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ecc_uncorrected_err_intr_force[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ecc_ap_err_intr_force[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t par_wdata_err_intr_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t par_wdata_err_intr_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t par_wdata_err_intr_force[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t par_rdata_err_intr_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t par_rdata_err_intr_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t par_rdata_err_intr_force[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t par_waddr_err_intr_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t par_waddr_err_intr_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t par_raddr_err_intr_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t par_raddr_err_intr_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t par_waddr_err_intr_force[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t par_raddr_err_intr_force[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ocecc_uncorrected_err_intr_en;
   uint32_rnd_t ocecc_uncorrected_err_intr_clr;
   uint32_rnd_t ocecc_uncorrected_err_intr_force;
   uint32_rnd_t ocecc_corrected_err_intr_en;
   uint32_rnd_t ocecc_corrected_err_intr_clr;
   uint32_rnd_t ocecc_corrected_err_intr_force;
   uint32_rnd_t occap_arb_intr_en;
   uint32_rnd_t occap_arb_intr_clr;
   uint32_rnd_t occap_arb_intr_force;
   uint32_rnd_t occap_arb_cmp_poison_seq;
   uint32_rnd_t occap_arb_cmp_poison_parallel;
   uint32_rnd_t occap_arb_cmp_poison_err_inj;
   uint32_rnd_t occap_arb_raq_poison_en;
   uint32_rnd_t occap_ddrc_data_intr_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t occap_ddrc_data_intr_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t occap_ddrc_data_intr_force[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t occap_ddrc_data_poison_seq[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t occap_ddrc_data_poison_parallel[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t occap_ddrc_data_poison_err_inj[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t occap_ddrc_ctrl_intr_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t occap_ddrc_ctrl_intr_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t occap_ddrc_ctrl_intr_force[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t occap_ddrc_ctrl_poison_seq[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t occap_ddrc_ctrl_poison_parallel[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t occap_ddrc_ctrl_poison_err_inj[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi_alert_err_int_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi_alert_err_int_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi_alert_err_cnt_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi_alert_err_fatl_int_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi_alert_err_max_reached_int_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rd_crc_err_max_reached_int_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rd_crc_err_max_reached_int_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rd_crc_err_cnt_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t capar_poison_inject_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t capar_poison_cmdtype[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t capar_poison_position[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t crc_poison_inject_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t crc_poison_type[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t crc_poison_nibble[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t reg_par_en;
   uint32_rnd_t reg_par_err_intr_en;
   uint32_rnd_t reg_par_err_intr_clr;
   uint32_rnd_t reg_par_err_intr_force;
   uint32_rnd_t reg_par_poison_en;
   uint32_rnd_t rd_link_ecc_corr_intr_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rd_link_ecc_corr_intr_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rd_link_ecc_corr_cnt_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rd_link_ecc_corr_intr_force[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rd_link_ecc_uncorr_intr_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rd_link_ecc_uncorr_intr_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rd_link_ecc_uncorr_cnt_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rd_link_ecc_uncorr_intr_force[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t linkecc_poison_inject_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t linkecc_poison_type[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t linkecc_poison_rw[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t linkecc_poison_dmi_sel[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t linkecc_poison_byte_sel[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t init_done[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dbg_st_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t bist_st_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t wr_min_gap[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rd_min_gap[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t prank_tmgreg_set_sel[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t non_dyn_sched_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t active_prank_bitmap[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t pads0_rsvd0[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t lrank_rd2rd_gap[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t lrank_wr2wr_gap[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t lrank_rd2wr_gap[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t lrank_wr2rd_gap[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t pads0_rsvd1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_ppd_cnt_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t pads0_rsvd2[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t bank_bit_mask[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t pads1_rsvd1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t base_timer_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t base_timer[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t glb_blk0_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t glb_blk1_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t glb_blk2_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t glb_blk3_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t glb_blk4_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t glb_blk5_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t glb_blk6_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t glb_blk7_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk0_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk1_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk2_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk3_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk4_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk5_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk6_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk7_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk8_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk9_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk10_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk11_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk12_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk13_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk14_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk15_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk16_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk17_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk18_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk19_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk20_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk21_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk22_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk23_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk24_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk25_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk26_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk27_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk28_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk29_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk30_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk31_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t glb_blk0_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t glb_blk1_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t glb_blk2_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t glb_blk3_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t glb_blk4_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t glb_blk5_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t glb_blk6_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t glb_blk7_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk0_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk1_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk2_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk3_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk4_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk5_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk6_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk7_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk8_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk9_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk10_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk11_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk12_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk13_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk14_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk15_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk16_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk17_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk18_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk19_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk20_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk21_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk22_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk23_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk24_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk25_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk26_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk27_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk28_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk29_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk30_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank_blk31_trig[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dch_sync_mode[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dch_stagger_sel[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t bwl_win_len[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t bwl_en_len[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t bwl_ctrl[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t bwl_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t cmd_type[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t multi_cyc_cs_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t cmd_timer_x32[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t mrr_grp_sel[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dram_dq_width[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ctrlupd_retry_thr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t cmd_ctrl[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t cmd_code[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t cmd_seq_last[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t cmd_start[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t cmd_ext_ctrl[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t swcmd_err_intr_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t swcmd_err_intr_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t swcmd_err_intr_force[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ducmd_err_intr_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ducmd_err_intr_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ducmd_err_intr_force[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t lccmd_err_intr_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t lccmd_err_intr_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t lccmd_err_intr_force[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ctrlupd_err_intr_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ctrlupd_err_intr_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ctrlupd_err_intr_force[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t du_cfgbuf_wdata[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t du_cfgbuf_addr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t du_cfgbuf_select[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t du_cfgbuf_op_mode[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t du_cfgbuf_rw_type[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t du_cfgbuf_rw_start[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t du_cmdbuf_wdata[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t du_cmdbuf_addr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t du_cmdbuf_select[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t du_cmdbuf_op_mode[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t du_cmdbuf_rw_type[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t du_cmdbuf_rw_start[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t lp_cmdbuf_wdata[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t lp_cmdbuf_addr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t lp_cmdbuf_op_mode[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t lp_cmdbuf_rw_type[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t lp_cmdbuf_rw_start[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dis_dq[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dis_hif[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank0_refresh[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank1_refresh[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank2_refresh[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank3_refresh[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank4_refresh[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank5_refresh[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank6_refresh[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank7_refresh[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank8_refresh[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank9_refresh[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank10_refresh[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank11_refresh[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank12_refresh[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank13_refresh[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank14_refresh[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank15_refresh[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t zq_calib_short[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ctrlupd[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dimm_selfref_clock_stop_mode;
   uint32_rnd_t dbg_bsm_sel_ctrl[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dbg_lrsm_sel_ctrl[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t port_en[UMCTL2_A_NPORTS];
   uint32_rnd_t scrub_en;
   uint32_rnd_t scrub_during_lowpower;
   uint32_rnd_t scrub_en_dch1;
   uint32_rnd_t scrub_burst_length_normal;
   uint32_rnd_t scrub_interval;
   uint32_rnd_t scrub_cmd_type;
   uint32_rnd_t gen_rmw;
   uint32_rnd_t scrub_burst_length_lp;
   uint32_rnd_t scrub_pattern0;
   uint32_rnd_t scrub_pattern1;
   uint32_rnd_t sbr_address_start_mask_0;
   uint32_rnd_t sbr_address_start_mask_1;
   uint32_rnd_t sbr_address_range_mask_0;
   uint32_rnd_t sbr_address_range_mask_1;
   uint32_rnd_t sbr_address_start_mask_dch1_0;
   uint32_rnd_t sbr_address_start_mask_dch1_1;
   uint32_rnd_t sbr_address_range_mask_dch1_0;
   uint32_rnd_t sbr_address_range_mask_dch1_1;
   uint32_rnd_t t_pdn[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_pdn_dsm_x1024[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_xsr_dsm_x1024[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_refi_x1_x32[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t refresh_to_x1_x32[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t refresh_margin[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_refi_x1_sel[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_rfc_min[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_rfc_min_dlr[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_pbr2pbr[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_pbr2act[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_rfcsb[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_refsbrd[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t refresh_timer0_start_value_x32[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t refresh_timer1_start_value_x32[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t refresh_timer2_start_value_x32[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t refresh_timer3_start_value_x32[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_rfcsb_dlr[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_refsbrd_dlr[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_rfc_min_het[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_rfc_min_2[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_rfc_min_dlr_2[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_rfcsb_2[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_refsbrd_2[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_rfcsb_dlr_2[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_refsbrd_dlr_2[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dqsosc_enable[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dqsosc_interval_unit[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dqsosc_interval[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t frequency_ratio[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi_freq_fsp[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
} mctl_dyn_cfg_t;
#endif

