
---------- Begin Simulation Statistics ----------
final_tick                                 7246598500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141828                       # Simulator instruction rate (inst/s)
host_mem_usage                                8688884                       # Number of bytes of host memory used
host_op_rate                                   266816                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    77.56                       # Real time elapsed on the host
host_tick_rate                               79635451                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000003                       # Number of instructions simulated
sim_ops                                      20693949                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006176                       # Number of seconds simulated
sim_ticks                                  6176428500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18397                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36995                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          11453202                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6927138                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18867932                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.235285                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.235285                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            334433                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           208851                       # number of floating regfile writes
system.switch_cpus.idleCycles                  832495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       182706                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2384885                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.859975                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4764870                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1750274                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          815238                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3261419                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1903                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        12062                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1928253                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     24890253                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3014596                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       294924                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      22976011                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3659                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        476115                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         158217                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        481796                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         3934                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       135057                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47649                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26386641                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22745085                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.627316                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          16552764                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.841281                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22881616                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         32947837                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        18185552                       # number of integer regfile writes
system.switch_cpus.ipc                       0.809529                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.809529                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       397445      1.71%      1.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      17924166     77.02%     78.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        17288      0.07%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          2112      0.01%     78.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        10122      0.04%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          893      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        15342      0.07%     78.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           14      0.00%     78.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6573      0.03%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        31485      0.14%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           57      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            3      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           22      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            2      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            2      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2932194     12.60%     91.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1566090      6.73%     98.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       148155      0.64%     99.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       218971      0.94%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23270936                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          487726                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       929522                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       426633                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       735042                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              571891                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024575                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          473855     82.86%     82.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     82.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     82.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     82.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     82.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     82.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     82.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     82.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     82.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     82.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     82.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     82.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     82.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            755      0.13%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             10      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            11      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            8      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     82.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          24390      4.26%     87.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         25847      4.52%     91.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        41343      7.23%     99.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         5672      0.99%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       22957656                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     57761325                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     22318452                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     30181263                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           24883668                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23270936                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         6585                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      6022295                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        56723                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4361                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      6794822                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     11520362                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.019983                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.436460                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      5539532     48.08%     48.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       893572      7.76%     55.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       940648      8.17%     64.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       910099      7.90%     71.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       921944      8.00%     79.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       769909      6.68%     86.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       811931      7.05%     93.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       504952      4.38%     98.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       227775      1.98%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     11520362                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.883851                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       181186                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       287906                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3261419                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1928253                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10176370                       # number of misc regfile reads
system.switch_cpus.numCycles                 12352857                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   65762                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       206937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          907                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       414026                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            910                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.dcache.demand_hits::.switch_cpus.data      4001015                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4001015                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4030072                       # number of overall hits
system.cpu.dcache.overall_hits::total         4030072                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        64855                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          64855                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        66705                       # number of overall misses
system.cpu.dcache.overall_misses::total         66705                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1848244498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1848244498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1848244498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1848244498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4065870                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4065870                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4096777                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4096777                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.015951                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015951                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.016282                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016282                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 28498.103431                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28498.103431                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 27707.735522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27707.735522                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3461                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               228                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.179825                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            7                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        35133                       # number of writebacks
system.cpu.dcache.writebacks::total             35133                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        19601                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19601                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        19601                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19601                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        45254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        45254                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        45928                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        45928                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1361481498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1361481498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1402146498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1402146498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011130                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011130                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011211                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011211                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 30085.329429                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30085.329429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 30529.230491                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30529.230491                       # average overall mshr miss latency
system.cpu.dcache.replacements                  45802                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2637787                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2637787                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        49470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1003876000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1003876000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2687257                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2687257                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018409                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018409                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20292.621791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20292.621791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        18986                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18986                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        30484                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30484                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    542039000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    542039000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011344                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011344                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17781.098281                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17781.098281                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1363228                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1363228                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15385                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15385                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    844368498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    844368498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1378613                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1378613                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011160                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011160                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 54882.580305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54882.580305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          615                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          615                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14770                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14770                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    819442498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    819442498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010714                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010714                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 55480.196209                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55480.196209                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        29057                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         29057                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         1850                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1850                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        30907                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        30907                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.059857                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.059857                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          674                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          674                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     40665000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     40665000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.021807                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.021807                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 60333.827893                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 60333.827893                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7246598500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4233918                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             46826                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             90.418101                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    42.365057                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   981.634943                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.041372                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.958628                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8239356                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8239356                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7246598500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7246598500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7246598500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7246598500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1889405                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1889405                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1889405                       # number of overall hits
system.cpu.icache.overall_hits::total         1889405                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst       175440                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         175440                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst       175440                       # number of overall misses
system.cpu.icache.overall_misses::total        175440                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   2745289988                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2745289988                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   2745289988                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2745289988                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      2064845                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2064845                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2064845                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2064845                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.084965                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.084965                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.084965                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.084965                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 15648.027747                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15648.027747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 15648.027747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15648.027747                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4380                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               159                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.547170                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       161096                       # number of writebacks
system.cpu.icache.writebacks::total            161096                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        14240                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14240                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        14240                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14240                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       161200                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       161200                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       161200                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       161200                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   2411093989                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2411093989                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   2411093989                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2411093989                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.078069                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.078069                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.078069                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.078069                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 14957.158741                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14957.158741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 14957.158741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14957.158741                       # average overall mshr miss latency
system.cpu.icache.replacements                 161096                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1889405                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1889405                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       175440                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        175440                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   2745289988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2745289988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2064845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2064845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.084965                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.084965                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 15648.027747                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15648.027747                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        14240                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14240                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       161200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       161200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   2411093989                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2411093989                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.078069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.078069                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 14957.158741                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14957.158741                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7246598500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1023.636610                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2349360                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            162214                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.483090                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    46.052056                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   977.584554                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.044973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.954672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999645                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          317                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          363                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4290889                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4290889                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7246598500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7246598500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7246598500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7246598500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   6176428500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst       154686                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        33585                       # number of demand (read+write) hits
system.l2.demand_hits::total                   188271                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       154686                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        33585                       # number of overall hits
system.l2.overall_hits::total                  188271                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6383                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        12217                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18600                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6383                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        12217                       # number of overall misses
system.l2.overall_misses::total                 18600                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    532615000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    974955500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1507570500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    532615000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    974955500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1507570500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst       161069                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        45802                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               206871                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       161069                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        45802                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              206871                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.039629                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.266735                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.089911                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.039629                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.266735                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.089911                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83442.738524                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79803.184088                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81052.177419                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83442.738524                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79803.184088                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81052.177419                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                9775                       # number of writebacks
system.l2.writebacks::total                      9775                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         6382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        12217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18599                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        12217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18599                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    468717000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    852785500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1321502500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    468717000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    852785500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1321502500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.039623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.266735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.089906                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.039623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.266735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.089906                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73443.591351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69803.184088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71052.341524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73443.591351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69803.184088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71052.341524                       # average overall mshr miss latency
system.l2.replacements                          19128                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        35133                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35133                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        35133                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35133                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       161039                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           161039                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       161039                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       161039                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          165                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           165                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          120                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  120                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          126                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              126                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.047619                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.047619                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       118000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       118000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.047619                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.047619                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19666.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         5166                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5166                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9498                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9498                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    741332500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     741332500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        14664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.647709                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.647709                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78051.431880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78051.431880                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9498                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9498                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    646352500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    646352500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.647709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.647709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68051.431880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68051.431880                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       154686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             154686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    532615000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    532615000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       161069                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         161069                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.039629                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.039629                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83442.738524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83442.738524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    468717000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    468717000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.039623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.039623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73443.591351                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73443.591351                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        28419                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28419                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         2719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    233623000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    233623000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        31138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.087321                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.087321                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85922.397940                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85922.397940                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2719                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    206433000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    206433000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.087321                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.087321                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75922.397940                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75922.397940                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7246598500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8187.114756                       # Cycle average of tags in use
system.l2.tags.total_refs                      434397                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27320                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.900329                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     191.188707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1184.189651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1013.397724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  2389.797010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3408.541665                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.144554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.123706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.291723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.416082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999404                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2501                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5439                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3329900                       # Number of tag accesses
system.l2.tags.data_accesses                  3329900                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7246598500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      9775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     12185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000249714500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          587                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          587                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               47833                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9171                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18599                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9775                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18599                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9775                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18599                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9775                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.614991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.212870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.457261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              4      0.68%      0.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           385     65.59%     66.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           144     24.53%     90.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            30      5.11%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            13      2.21%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             6      1.02%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            2      0.34%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           587                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.614991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.588745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.951905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              408     69.51%     69.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      1.70%     71.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              157     26.75%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      1.87%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           587                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1190336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               625600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    192.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    101.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6176058500                       # Total gap between requests
system.mem_ctrls.avgGap                     217666.12                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       408448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       779840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       624192                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 66130126.820054665208                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 126260669.900088697672                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 101060345.796927779913                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         6382                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        12217                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         9775                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    206016000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    352786500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 148707656500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32280.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     28876.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  15213059.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       408448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       781888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1190336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       408448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       408448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       625600                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       625600                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         6382                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        12217                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          18599                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         9775                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          9775                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     66130127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    126592253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        192722380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     66130127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     66130127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    101288309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       101288309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    101288309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     66130127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    126592253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       294010689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                18567                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                9753                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1017                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1769                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          949                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1073                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          695                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          635                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          509                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          559                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          843                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          665                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          583                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          762                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               210671250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              92835000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          558802500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11346.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30096.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13074                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6143                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.42                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           62.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9101                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   199.130645                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   129.743057                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   231.426309                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4397     48.31%     48.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2499     27.46%     75.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          834      9.16%     84.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          458      5.03%     89.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          240      2.64%     92.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          156      1.71%     94.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           95      1.04%     95.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           86      0.94%     96.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          336      3.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9101                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1188288                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             624192                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              192.390797                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              101.060346                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.29                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7246598500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        31059000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        16500660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       64738380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      25499700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 487409520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1995157320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    691609440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3311974020                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.228019                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1777314250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    206180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4192934250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        33936420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        18037635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       67830000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      25410960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 487409520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1966387710                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    715811520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3314823765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.689410                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1840466000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    206180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4129782500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7246598500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9101                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9775                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8615                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9498                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9498                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9101                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        55594                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        55594                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  55594                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1815936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1815936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1815936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18605                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18605    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18605                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7246598500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            79170500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           99191750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         3079088                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2372921                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       186379                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1265601                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1160033                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     91.658667                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          155752                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          142                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       180393                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        48193                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       132200                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        33657                       # Number of mispredicted indirect branches.
system.switch_cpus.branchPred.tage.longestMatchProviderCorrect       489657                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.altMatchProviderCorrect         4578                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect         3867                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalProviderCorrect      1094782                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.longestMatchProviderWrong        39170                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.altMatchProviderWrong         2648                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong         2332                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalProviderWrong        35642                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.altMatchProviderWouldHaveHit        19951                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.longestMatchProviderWouldHaveHit         3524                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::1       175577                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::2       135106                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::3        91402                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::4        55388                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::5        38431                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::6        22809                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::7        17340                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.altMatchProvider::0       344344                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::1        79821                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::2        56190                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::3        26372                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::4        12903                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::5         9227                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::6         7196                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.commit.commitSquashedInsts      5914519                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       149100                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     10672990                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.767821                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.643069                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      5817978     54.51%     54.51% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1232402     11.55%     66.06% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       644314      6.04%     72.10% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       983387      9.21%     81.31% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       371285      3.48%     84.79% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       205439      1.92%     86.71% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       165102      1.55%     88.26% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       130870      1.23%     89.49% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8      1122213     10.51%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     10672990                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000002                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       18867932                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3765848                       # Number of memory references committed
system.switch_cpus.commit.loads               2387394                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                1420                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2106051                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             189328                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            18647060                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        116790                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       164992      0.87%      0.87% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14859433     78.75%     79.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        17082      0.09%     79.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         2065      0.01%     79.73% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         8582      0.05%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd          822      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        12526      0.07%     79.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           14      0.00%     79.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         6358      0.03%     79.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        30171      0.16%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift           30      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            3      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            4      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            1      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2358860     12.50%     92.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1283780      6.80%     99.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        28534      0.15%     99.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        94674      0.50%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     18867932                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1122213                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          4751152                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2547743                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           3852029                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        211216                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         158217                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1148193                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         37860                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       26470638                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        162262                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3014451                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1750900                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                 15014                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  2524                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7246598500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      5082372                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               14628221                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             3079088                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1363978                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               6240229                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          391174                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          201                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         1306                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          667                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           2064847                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         87287                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     11520362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.410087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.375158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          7133379     61.92%     61.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           222719      1.93%     63.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           208780      1.81%     65.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           256775      2.23%     67.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           314601      2.73%     70.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           363776      3.16%     73.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           318273      2.76%     76.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           248921      2.16%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          2453138     21.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     11520362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.249261                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.184197                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             2064972                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 26745                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7246598500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              280745                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          874024                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         1771                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         3934                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         549795                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         8281                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            186                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   7246598500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         158217                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          4901288                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1434319                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            4                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           3893173                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1133356                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       25920180                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         13518                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         113398                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           9159                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         962077                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     28738399                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            63840915                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         38106501                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            367718                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21340992                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          7397362                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               1                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            698901                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 34258868                       # The number of ROB reads
system.switch_cpus.rob.writes                50416950                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           18867932                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            192337                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        44908                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       161096                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20022                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             126                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            126                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14664                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14664                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        161200                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31138                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       483364                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       137658                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                621022                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     20618496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5179840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               25798336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           19259                       # Total snoops (count)
system.tol2bus.snoopTraffic                    633984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           226256                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006020                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.077524                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 224897     99.40%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1356      0.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             226256                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7246598500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          403242000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         241813969                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          68780471                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
