// Copyright 2024 Google LLC
//
// This source code is licensed under the BSD-style license found in the
// LICENSE file in the root directory of this source tree.

$assert BATCH_TILE % 32 == 0
$assert BATCH_TILE >= 32
$SIMD_TILE = BATCH_TILE // 32
$assert ACCUMULATORS <= SIMD_TILE

#include <assert.h>

#include "src/xnnpack/simd/f32-hvx.h"

#include "src/xnnpack/common.h"
#include "src/xnnpack/reduce.h"


$ACC_SUFFIX = "" if ACCUMULATORS == 1 else "_acc%d" % ACCUMULATORS
void xnn_f32_rsum_ukernel__hvx_u${BATCH_TILE}${ACC_SUFFIX}(
    size_t batch,
    const float* input,
    float* output,
    const struct xnn_f32_scale_params* restrict params)
{
  assert(batch != 0);
  assert(batch % sizeof(float) == 0);
  assert(input != NULL);
  assert((size_t)input % sizeof(float) == 0);
  assert(output != NULL);

  $for A in range(ACCUMULATORS):
    xnn_simd_f32_t vacc${A} = xnn_zero_f32();

  const size_t alignment_size = -(size_t)input & 127;
  if XNN_UNLIKELY(alignment_size) {
    const size_t head_size = alignment_size > batch ? batch : alignment_size;
    const xnn_simd_f32_t vt = xnn_loadu_f32(input);
    HVX_VectorPred mask = Q6_Q_vsetq_R(head_size);
    vacc0 = Q6_Vqf32_vadd_Vqf32Vsf(vacc0, Q6_V_vmux_QVV(mask, vt, xnn_zero_f32()));
    batch -= head_size;
    input = (const float*)((intptr_t)input + head_size);
  }

  $if BATCH_TILE > 32:
    for (; batch >= ${BATCH_TILE} * sizeof(float); batch -= ${BATCH_TILE} * sizeof(float)) {
      $for N in range(SIMD_TILE):
        const xnn_simd_f32_t vt${N} = xnn_load_f32(input + ${N * 32});
      input += ${BATCH_TILE};

      $for N in range(SIMD_TILE):
        vacc${N % ACCUMULATORS} = Q6_Vqf32_vadd_Vqf32Vsf(vacc${N % ACCUMULATORS}, vt${N});
    }
    $ACC_SLICE = (ACCUMULATORS + 1)//2
    $while ACC_SLICE > 0:
      $for A in range(0, ACC_SLICE):
        $if A + ACC_SLICE < ACCUMULATORS:
          vacc${A} = Q6_Vqf32_vadd_Vqf32Vqf32(vacc${A}, vacc${A + ACC_SLICE});
      $ACC_SLICE //= 2
  for (; batch >= 32 * sizeof(float); batch -= 32 * sizeof(float)) {
    const xnn_simd_f32_t vt = xnn_load_f32(input);
    input += 32;

    vacc0 = Q6_Vqf32_vadd_Vqf32Vsf(vacc0, vt);
  }

  if XNN_UNLIKELY(batch) {
    const xnn_simd_f32_t vt = xnn_load_tail_f32(input, batch >> 2);
    HVX_VectorPred mask = Q6_Q_vsetq_R(batch);

    vacc0 = Q6_Vqf32_vadd_Vqf32Vsf(vacc0, Q6_V_vand_QV(mask, vt));
  }

  float partial_sum = xnn_reduce_add_f32(Q6_Vsf_equals_Vqf32(vacc0));
  const float vscale = params->scalar.scale;
  *output += partial_sum * vscale;
}
