// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MPSQ_wedgePatch_init (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        wp_superpoints_address0,
        wp_superpoints_ce0,
        wp_superpoints_we0,
        wp_superpoints_d0,
        wp_superpoints_q0,
        wp_superpoints_address1,
        wp_superpoints_ce1,
        wp_superpoints_q1,
        wp_parameters_address0,
        wp_parameters_ce0,
        wp_parameters_we0,
        wp_parameters_d0,
        wp_parameters_q0,
        wp_parameters_address1,
        wp_parameters_ce1,
        wp_parameters_we1,
        wp_parameters_d1,
        wp_parameters_q1,
        superpointsI_address0,
        superpointsI_ce0,
        superpointsI_q0,
        apexZ0I
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_pp0_stage0 = 9'd8;
parameter    ap_ST_fsm_state7 = 9'd16;
parameter    ap_ST_fsm_state8 = 9'd32;
parameter    ap_ST_fsm_state9 = 9'd64;
parameter    ap_ST_fsm_state10 = 9'd128;
parameter    ap_ST_fsm_state11 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] wp_superpoints_address0;
output   wp_superpoints_ce0;
output   wp_superpoints_we0;
output  [31:0] wp_superpoints_d0;
input  [31:0] wp_superpoints_q0;
output  [7:0] wp_superpoints_address1;
output   wp_superpoints_ce1;
input  [31:0] wp_superpoints_q1;
output  [6:0] wp_parameters_address0;
output   wp_parameters_ce0;
output   wp_parameters_we0;
output  [31:0] wp_parameters_d0;
input  [31:0] wp_parameters_q0;
output  [6:0] wp_parameters_address1;
output   wp_parameters_ce1;
output   wp_parameters_we1;
output  [31:0] wp_parameters_d1;
input  [31:0] wp_parameters_q1;
output  [7:0] superpointsI_address0;
output   superpointsI_ce0;
input  [31:0] superpointsI_q0;
input  [31:0] apexZ0I;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] wp_superpoints_address0;
reg wp_superpoints_ce0;
reg wp_superpoints_we0;
reg wp_superpoints_ce1;
reg[6:0] wp_parameters_address0;
reg wp_parameters_ce0;
reg wp_parameters_we0;
reg[31:0] wp_parameters_d0;
reg[6:0] wp_parameters_address1;
reg wp_parameters_ce1;
reg wp_parameters_we1;
reg[31:0] wp_parameters_d1;
reg superpointsI_ce0;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] indvar_flatten13_reg_185;
reg   [2:0] i_reg_196;
reg   [6:0] indvar_flatten_reg_207;
reg   [4:0] a_reg_218;
reg   [1:0] b_reg_229;
wire    ap_CS_fsm_state3;
wire   [7:0] add_ln90_fu_256_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln90_fu_262_p2;
reg   [0:0] icmp_ln90_reg_412;
reg   [0:0] icmp_ln90_reg_412_pp0_iter1_reg;
wire   [2:0] select_ln90_1_fu_288_p3;
reg   [2:0] select_ln90_1_reg_416;
wire   [1:0] select_ln94_fu_326_p3;
reg   [1:0] select_ln94_reg_422;
wire   [4:0] select_ln94_1_fu_334_p3;
reg   [4:0] select_ln94_1_reg_427;
wire   [1:0] add_ln97_fu_342_p2;
wire   [6:0] select_ln94_2_fu_354_p3;
wire   [63:0] zext_ln99_2_fu_397_p1;
reg   [63:0] zext_ln99_2_reg_443;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
wire    grp_getParallelograms_fu_240_ap_start;
wire    grp_getParallelograms_fu_240_ap_done;
wire    grp_getParallelograms_fu_240_ap_idle;
wire    grp_getParallelograms_fu_240_ap_ready;
wire   [7:0] grp_getParallelograms_fu_240_wp_superpoints_address0;
wire    grp_getParallelograms_fu_240_wp_superpoints_ce0;
wire   [7:0] grp_getParallelograms_fu_240_wp_superpoints_address1;
wire    grp_getParallelograms_fu_240_wp_superpoints_ce1;
wire   [6:0] grp_getParallelograms_fu_240_wp_parameters_address0;
wire    grp_getParallelograms_fu_240_wp_parameters_ce0;
wire    grp_getParallelograms_fu_240_wp_parameters_we0;
wire   [31:0] grp_getParallelograms_fu_240_wp_parameters_d0;
wire   [6:0] grp_getParallelograms_fu_240_wp_parameters_address1;
wire    grp_getParallelograms_fu_240_wp_parameters_ce1;
wire    grp_getParallelograms_fu_240_wp_parameters_we1;
wire   [31:0] grp_getParallelograms_fu_240_wp_parameters_d1;
wire    grp_get_acceptanceCorners_fu_250_ap_start;
wire    grp_get_acceptanceCorners_fu_250_ap_done;
wire    grp_get_acceptanceCorners_fu_250_ap_idle;
wire    grp_get_acceptanceCorners_fu_250_ap_ready;
wire   [6:0] grp_get_acceptanceCorners_fu_250_wp_parameters_address0;
wire    grp_get_acceptanceCorners_fu_250_wp_parameters_ce0;
wire    grp_get_acceptanceCorners_fu_250_wp_parameters_we0;
wire   [31:0] grp_get_acceptanceCorners_fu_250_wp_parameters_d0;
wire   [6:0] grp_get_acceptanceCorners_fu_250_wp_parameters_address1;
wire    grp_get_acceptanceCorners_fu_250_wp_parameters_ce1;
wire    grp_get_acceptanceCorners_fu_250_wp_parameters_we1;
wire   [31:0] grp_get_acceptanceCorners_fu_250_wp_parameters_d1;
reg   [2:0] ap_phi_mux_i_phi_fu_200_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_a_phi_fu_222_p4;
reg    grp_getParallelograms_fu_240_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_get_acceptanceCorners_fu_250_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln94_fu_274_p2;
wire   [2:0] i_2_fu_268_p2;
wire   [0:0] icmp_ln97_fu_302_p2;
wire   [0:0] xor_ln90_fu_296_p2;
wire   [4:0] select_ln90_fu_280_p3;
wire   [0:0] and_ln90_fu_308_p2;
wire   [0:0] or_ln94_fu_320_p2;
wire   [4:0] add_ln94_fu_314_p2;
wire   [6:0] add_ln94_1_fu_348_p2;
wire   [6:0] tmp_fu_362_p3;
wire   [7:0] zext_ln94_fu_369_p1;
wire   [7:0] zext_ln99_fu_373_p1;
wire   [7:0] add_ln99_fu_376_p2;
wire   [7:0] empty_71_fu_382_p2;
wire   [7:0] zext_ln99_1_fu_388_p1;
wire   [7:0] add_ln99_1_fu_391_p2;
reg   [8:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 grp_getParallelograms_fu_240_ap_start_reg = 1'b0;
#0 grp_get_acceptanceCorners_fu_250_ap_start_reg = 1'b0;
end

MPSQ_getParallelograms grp_getParallelograms_fu_240(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_getParallelograms_fu_240_ap_start),
    .ap_done(grp_getParallelograms_fu_240_ap_done),
    .ap_idle(grp_getParallelograms_fu_240_ap_idle),
    .ap_ready(grp_getParallelograms_fu_240_ap_ready),
    .wp_superpoints_address0(grp_getParallelograms_fu_240_wp_superpoints_address0),
    .wp_superpoints_ce0(grp_getParallelograms_fu_240_wp_superpoints_ce0),
    .wp_superpoints_q0(wp_superpoints_q0),
    .wp_superpoints_address1(grp_getParallelograms_fu_240_wp_superpoints_address1),
    .wp_superpoints_ce1(grp_getParallelograms_fu_240_wp_superpoints_ce1),
    .wp_superpoints_q1(wp_superpoints_q1),
    .wp_parameters_address0(grp_getParallelograms_fu_240_wp_parameters_address0),
    .wp_parameters_ce0(grp_getParallelograms_fu_240_wp_parameters_ce0),
    .wp_parameters_we0(grp_getParallelograms_fu_240_wp_parameters_we0),
    .wp_parameters_d0(grp_getParallelograms_fu_240_wp_parameters_d0),
    .wp_parameters_q0(wp_parameters_q0),
    .wp_parameters_address1(grp_getParallelograms_fu_240_wp_parameters_address1),
    .wp_parameters_ce1(grp_getParallelograms_fu_240_wp_parameters_ce1),
    .wp_parameters_we1(grp_getParallelograms_fu_240_wp_parameters_we1),
    .wp_parameters_d1(grp_getParallelograms_fu_240_wp_parameters_d1),
    .wp_parameters_q1(wp_parameters_q1)
);

MPSQ_get_acceptanceCorners grp_get_acceptanceCorners_fu_250(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_get_acceptanceCorners_fu_250_ap_start),
    .ap_done(grp_get_acceptanceCorners_fu_250_ap_done),
    .ap_idle(grp_get_acceptanceCorners_fu_250_ap_idle),
    .ap_ready(grp_get_acceptanceCorners_fu_250_ap_ready),
    .wp_parameters_address0(grp_get_acceptanceCorners_fu_250_wp_parameters_address0),
    .wp_parameters_ce0(grp_get_acceptanceCorners_fu_250_wp_parameters_ce0),
    .wp_parameters_we0(grp_get_acceptanceCorners_fu_250_wp_parameters_we0),
    .wp_parameters_d0(grp_get_acceptanceCorners_fu_250_wp_parameters_d0),
    .wp_parameters_q0(wp_parameters_q0),
    .wp_parameters_address1(grp_get_acceptanceCorners_fu_250_wp_parameters_address1),
    .wp_parameters_ce1(grp_get_acceptanceCorners_fu_250_wp_parameters_ce1),
    .wp_parameters_we1(grp_get_acceptanceCorners_fu_250_wp_parameters_we1),
    .wp_parameters_d1(grp_get_acceptanceCorners_fu_250_wp_parameters_d1),
    .wp_parameters_q1(wp_parameters_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state4)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_getParallelograms_fu_240_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_getParallelograms_fu_240_ap_start_reg <= 1'b1;
        end else if ((grp_getParallelograms_fu_240_ap_ready == 1'b1)) begin
            grp_getParallelograms_fu_240_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_get_acceptanceCorners_fu_250_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_get_acceptanceCorners_fu_250_ap_start_reg <= 1'b1;
        end else if ((grp_get_acceptanceCorners_fu_250_ap_ready == 1'b1)) begin
            grp_get_acceptanceCorners_fu_250_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_reg_412 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        a_reg_218 <= select_ln94_1_reg_427;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        a_reg_218 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_fu_262_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_reg_229 <= add_ln97_fu_342_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        b_reg_229 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_reg_412 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        i_reg_196 <= select_ln90_1_reg_416;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        i_reg_196 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_fu_262_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten13_reg_185 <= add_ln90_fu_256_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten13_reg_185 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_fu_262_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_207 <= select_ln94_2_fu_354_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten_reg_207 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln90_reg_412 <= icmp_ln90_fu_262_p2;
        icmp_ln90_reg_412_pp0_iter1_reg <= icmp_ln90_reg_412;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_fu_262_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln90_1_reg_416 <= select_ln90_1_fu_288_p3;
        select_ln94_1_reg_427 <= select_ln94_1_fu_334_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_fu_262_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln94_reg_422 <= select_ln94_fu_326_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_reg_412 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln99_2_reg_443[7 : 0] <= zext_ln99_2_fu_397_p1[7 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln90_fu_262_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state11) & (grp_get_acceptanceCorners_fu_250_ap_done == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln90_reg_412 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_a_phi_fu_222_p4 = select_ln94_1_reg_427;
    end else begin
        ap_phi_mux_a_phi_fu_222_p4 = a_reg_218;
    end
end

always @ (*) begin
    if (((icmp_ln90_reg_412 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_i_phi_fu_200_p4 = select_ln90_1_reg_416;
    end else begin
        ap_phi_mux_i_phi_fu_200_p4 = i_reg_196;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (grp_get_acceptanceCorners_fu_250_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        superpointsI_ce0 = 1'b1;
    end else begin
        superpointsI_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        wp_parameters_address0 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_parameters_address0 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        wp_parameters_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        wp_parameters_address0 = grp_get_acceptanceCorners_fu_250_wp_parameters_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        wp_parameters_address0 = grp_getParallelograms_fu_240_wp_parameters_address0;
    end else begin
        wp_parameters_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        wp_parameters_address1 = 64'd102;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_parameters_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        wp_parameters_address1 = 64'd96;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        wp_parameters_address1 = grp_get_acceptanceCorners_fu_250_wp_parameters_address1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        wp_parameters_address1 = grp_getParallelograms_fu_240_wp_parameters_address1;
    end else begin
        wp_parameters_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        wp_parameters_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        wp_parameters_ce0 = grp_get_acceptanceCorners_fu_250_wp_parameters_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        wp_parameters_ce0 = grp_getParallelograms_fu_240_wp_parameters_ce0;
    end else begin
        wp_parameters_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        wp_parameters_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        wp_parameters_ce1 = grp_get_acceptanceCorners_fu_250_wp_parameters_ce1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        wp_parameters_ce1 = grp_getParallelograms_fu_240_wp_parameters_ce1;
    end else begin
        wp_parameters_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        wp_parameters_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        wp_parameters_d0 = grp_get_acceptanceCorners_fu_250_wp_parameters_d0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        wp_parameters_d0 = grp_getParallelograms_fu_240_wp_parameters_d0;
    end else begin
        wp_parameters_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        wp_parameters_d1 = 32'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_parameters_d1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        wp_parameters_d1 = apexZ0I;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        wp_parameters_d1 = grp_get_acceptanceCorners_fu_250_wp_parameters_d1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        wp_parameters_d1 = grp_getParallelograms_fu_240_wp_parameters_d1;
    end else begin
        wp_parameters_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        wp_parameters_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        wp_parameters_we0 = grp_get_acceptanceCorners_fu_250_wp_parameters_we0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        wp_parameters_we0 = grp_getParallelograms_fu_240_wp_parameters_we0;
    end else begin
        wp_parameters_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        wp_parameters_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        wp_parameters_we1 = grp_get_acceptanceCorners_fu_250_wp_parameters_we1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        wp_parameters_we1 = grp_getParallelograms_fu_240_wp_parameters_we1;
    end else begin
        wp_parameters_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        wp_superpoints_address0 = zext_ln99_2_reg_443;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        wp_superpoints_address0 = grp_getParallelograms_fu_240_wp_superpoints_address0;
    end else begin
        wp_superpoints_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        wp_superpoints_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        wp_superpoints_ce0 = grp_getParallelograms_fu_240_wp_superpoints_ce0;
    end else begin
        wp_superpoints_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        wp_superpoints_ce1 = grp_getParallelograms_fu_240_wp_superpoints_ce1;
    end else begin
        wp_superpoints_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln90_reg_412_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        wp_superpoints_we0 = 1'b1;
    end else begin
        wp_superpoints_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln90_fu_262_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((icmp_ln90_fu_262_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_getParallelograms_fu_240_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_get_acceptanceCorners_fu_250_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln90_fu_256_p2 = (indvar_flatten13_reg_185 + 8'd1);

assign add_ln94_1_fu_348_p2 = (indvar_flatten_reg_207 + 7'd1);

assign add_ln94_fu_314_p2 = (select_ln90_fu_280_p3 + 5'd1);

assign add_ln97_fu_342_p2 = (select_ln94_fu_326_p3 + 2'd1);

assign add_ln99_1_fu_391_p2 = (empty_71_fu_382_p2 + zext_ln99_1_fu_388_p1);

assign add_ln99_fu_376_p2 = (zext_ln94_fu_369_p1 + zext_ln99_fu_373_p1);

assign and_ln90_fu_308_p2 = (xor_ln90_fu_296_p2 & icmp_ln97_fu_302_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign empty_71_fu_382_p2 = add_ln99_fu_376_p2 << 8'd1;

assign grp_getParallelograms_fu_240_ap_start = grp_getParallelograms_fu_240_ap_start_reg;

assign grp_get_acceptanceCorners_fu_250_ap_start = grp_get_acceptanceCorners_fu_250_ap_start_reg;

assign i_2_fu_268_p2 = (ap_phi_mux_i_phi_fu_200_p4 + 3'd1);

assign icmp_ln90_fu_262_p2 = ((indvar_flatten13_reg_185 == 8'd160) ? 1'b1 : 1'b0);

assign icmp_ln94_fu_274_p2 = ((indvar_flatten_reg_207 == 7'd32) ? 1'b1 : 1'b0);

assign icmp_ln97_fu_302_p2 = ((b_reg_229 == 2'd2) ? 1'b1 : 1'b0);

assign or_ln94_fu_320_p2 = (icmp_ln94_fu_274_p2 | and_ln90_fu_308_p2);

assign select_ln90_1_fu_288_p3 = ((icmp_ln94_fu_274_p2[0:0] == 1'b1) ? i_2_fu_268_p2 : ap_phi_mux_i_phi_fu_200_p4);

assign select_ln90_fu_280_p3 = ((icmp_ln94_fu_274_p2[0:0] == 1'b1) ? 5'd0 : ap_phi_mux_a_phi_fu_222_p4);

assign select_ln94_1_fu_334_p3 = ((and_ln90_fu_308_p2[0:0] == 1'b1) ? add_ln94_fu_314_p2 : select_ln90_fu_280_p3);

assign select_ln94_2_fu_354_p3 = ((icmp_ln94_fu_274_p2[0:0] == 1'b1) ? 7'd1 : add_ln94_1_fu_348_p2);

assign select_ln94_fu_326_p3 = ((or_ln94_fu_320_p2[0:0] == 1'b1) ? 2'd0 : b_reg_229);

assign superpointsI_address0 = zext_ln99_2_fu_397_p1;

assign tmp_fu_362_p3 = {{select_ln90_1_reg_416}, {4'd0}};

assign wp_superpoints_address1 = grp_getParallelograms_fu_240_wp_superpoints_address1;

assign wp_superpoints_d0 = superpointsI_q0;

assign xor_ln90_fu_296_p2 = (icmp_ln94_fu_274_p2 ^ 1'd1);

assign zext_ln94_fu_369_p1 = tmp_fu_362_p3;

assign zext_ln99_1_fu_388_p1 = select_ln94_reg_422;

assign zext_ln99_2_fu_397_p1 = add_ln99_1_fu_391_p2;

assign zext_ln99_fu_373_p1 = select_ln94_1_reg_427;

always @ (posedge ap_clk) begin
    zext_ln99_2_reg_443[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //MPSQ_wedgePatch_init
