{"Source Block": ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@660:670@HdlStmAssign", "  wire            up_rack;\n\n  // channel broadcast\n\n  assign up_rstn = axi_aresetn;\n  assign up_clk = axi_clk;\n\n  assign up_cm_sel_0 = up_cm_sel;\n  assign up_cm_enb_0 = up_cm_enb;\n  assign up_cm_addr_0 = up_cm_addr;\n  assign up_cm_wr_0 = up_cm_wr;\n"], "Clone Blocks": [["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@664:674", "  assign up_rstn = axi_aresetn;\n  assign up_clk = axi_clk;\n\n  assign up_cm_sel_0 = up_cm_sel;\n  assign up_cm_enb_0 = up_cm_enb;\n  assign up_cm_addr_0 = up_cm_addr;\n  assign up_cm_wr_0 = up_cm_wr;\n  assign up_cm_wdata_0 = up_cm_wdata;\n\n  axi_adxcvr_mdrp #(\n    .XCVR_ID (0),\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@663:673", "\n  assign up_rstn = axi_aresetn;\n  assign up_clk = axi_clk;\n\n  assign up_cm_sel_0 = up_cm_sel;\n  assign up_cm_enb_0 = up_cm_enb;\n  assign up_cm_addr_0 = up_cm_addr;\n  assign up_cm_wr_0 = up_cm_wr;\n  assign up_cm_wdata_0 = up_cm_wdata;\n\n  axi_adxcvr_mdrp #(\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@659:669", "  wire    [31:0]  up_rdata;\n  wire            up_rack;\n\n  // channel broadcast\n\n  assign up_rstn = axi_aresetn;\n  assign up_clk = axi_clk;\n\n  assign up_cm_sel_0 = up_cm_sel;\n  assign up_cm_enb_0 = up_cm_enb;\n  assign up_cm_addr_0 = up_cm_addr;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@662:672", "  // channel broadcast\n\n  assign up_rstn = axi_aresetn;\n  assign up_clk = axi_clk;\n\n  assign up_cm_sel_0 = up_cm_sel;\n  assign up_cm_enb_0 = up_cm_enb;\n  assign up_cm_addr_0 = up_cm_addr;\n  assign up_cm_wr_0 = up_cm_wr;\n  assign up_cm_wdata_0 = up_cm_wdata;\n\n"]], "Diff Content": {"Delete": [[665, "  assign up_clk = axi_clk;\n"]], "Add": [[665, "  assign up_rstn = s_axi_aresetn;\n"], [665, "  assign up_clk = s_axi_aclk;\n"]]}}