Loading db file '/usr/cad/Library/CBDK018_UMC_Faraday_v1.0/CIC/SynopsysDC/db/fsa0m_a_generic_core_ss1p62v125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : DEC_LUT_Decoder8bits_clk
Version: U-2022.12-SP6
Date   : Mon May  5 17:38:33 2025
****************************************


Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/Library/CBDK018_UMC_Faraday_v1.0/CIC/SynopsysDC/db/fsa0m_a_generic_core_ss1p62v125c.db)


Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
DEC_LUT_Decoder8bits_clk
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
DEC_LUT_Decoder8bits_clk_DW_div_tc_0
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
DEC_LUT_Decoder8bits_clk_DW01_absval_0
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
DEC_LUT_Decoder8bits_clk_DW01_inc_0
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
DEC_LUT_Decoder8bits_clk_DW01_sub_0
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
DEC_LUT_Decoder8bits_clk_DW01_sub_1
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
DEC_LUT_Decoder8bits_clk_DW_mult_uns_0
                       enG5K             fsa0m_a_generic_core_ss1p62v125c
DEC_LUT_Decoder8bits_clk_DW_div_uns_5
                       enG5K             fsa0m_a_generic_core_ss1p62v125c


Global Operating Voltage = 1.62 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  = 231.6171 uW   (61%)
  Net Switching Power  = 151.0376 uW   (39%)
                         ---------
Total Dynamic Power    = 382.6547 uW  (100%)

Cell Leakage Power     =   2.8054 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  3.1705e-02            0.0000            0.0000        3.1705e-02  (   8.23%)  i
register       1.0850e-02        7.1227e-03        1.2889e+05        1.8102e-02  (   4.70%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.1891            0.1439        2.6765e+06            0.3357  (  87.08%)
--------------------------------------------------------------------------------------------------
Total              0.2316 mW         0.1510 mW     2.8054e+06 pW         0.3855 mW
1
