{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "e1a95bb3",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Defaulting to user installation because normal site-packages is not writeable\n",
      "Collecting siliconcompiler==0.33\n",
      "  Downloading siliconcompiler-0.33.0-py3-none-any.whl.metadata (11 kB)\n",
      "Collecting blake2b-py\n",
      "  Downloading blake2b_py-0.3.2-cp311-cp311-manylinux_2_34_x86_64.whl.metadata (1.6 kB)\n",
      "Collecting aiohttp<3.12.0,>=3.10.11 (from siliconcompiler==0.33)\n",
      "  Downloading aiohttp-3.11.18-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (7.7 kB)\n",
      "Requirement already satisfied: requests==2.32.3 in /usr/local/lib/python3.11/site-packages (from siliconcompiler==0.33) (2.32.3)\n",
      "Collecting PyYAML==6.0.2 (from siliconcompiler==0.33)\n",
      "  Downloading PyYAML-6.0.2-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (2.1 kB)\n",
      "Collecting pandas>=1.1.5 (from siliconcompiler==0.33)\n",
      "  Downloading pandas-2.2.3-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (89 kB)\n",
      "Requirement already satisfied: Jinja2>=2.11.3 in /usr/local/lib/python3.11/site-packages (from siliconcompiler==0.33) (3.1.6)\n",
      "Collecting graphviz==0.20.3 (from siliconcompiler==0.33)\n",
      "  Downloading graphviz-0.20.3-py3-none-any.whl.metadata (12 kB)\n",
      "Collecting distro==1.9.0 (from siliconcompiler==0.33)\n",
      "  Downloading distro-1.9.0-py3-none-any.whl.metadata (6.8 kB)\n",
      "Collecting packaging<25,>=21.3 (from siliconcompiler==0.33)\n",
      "  Downloading packaging-24.2-py3-none-any.whl.metadata (3.2 kB)\n",
      "Requirement already satisfied: psutil>=5.8.0 in /home/developer/.local/lib/python3.11/site-packages (from siliconcompiler==0.33) (7.0.0)\n",
      "Requirement already satisfied: Pillow==11.2.1 in /usr/local/lib/python3.11/site-packages (from siliconcompiler==0.33) (11.2.1)\n",
      "Collecting GitPython==3.1.44 (from siliconcompiler==0.33)\n",
      "  Downloading GitPython-3.1.44-py3-none-any.whl.metadata (13 kB)\n",
      "Collecting lambdapdk>=0.1.47 (from siliconcompiler==0.33)\n",
      "  Downloading lambdapdk-0.1.53-py3-none-any.whl.metadata (13 kB)\n",
      "Collecting PyGithub==2.6.1 (from siliconcompiler==0.33)\n",
      "  Downloading PyGithub-2.6.1-py3-none-any.whl.metadata (3.9 kB)\n",
      "Requirement already satisfied: urllib3>=1.26.0 in /usr/local/lib/python3.11/site-packages (from siliconcompiler==0.33) (2.4.0)\n",
      "Collecting fasteners==0.19 (from siliconcompiler==0.33)\n",
      "  Downloading fasteners-0.19-py3-none-any.whl.metadata (4.9 kB)\n",
      "Collecting fastjsonschema==2.21.1 (from siliconcompiler==0.33)\n",
      "  Downloading fastjsonschema-2.21.1-py3-none-any.whl.metadata (2.2 kB)\n",
      "Collecting docker==7.1.0 (from siliconcompiler==0.33)\n",
      "  Downloading docker-7.1.0-py3-none-any.whl.metadata (3.8 kB)\n",
      "Collecting orjson==3.10.18 (from siliconcompiler==0.33)\n",
      "  Downloading orjson-3.10.18-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (41 kB)\n",
      "Collecting pyslang==8.0.0 (from siliconcompiler==0.33)\n",
      "  Downloading pyslang-8.0.0-cp311-cp311-manylinux_2_27_x86_64.manylinux_2_28_x86_64.whl.metadata (8.4 kB)\n",
      "Collecting streamlit==1.45.0 (from siliconcompiler==0.33)\n",
      "  Downloading streamlit-1.45.0-py3-none-any.whl.metadata (8.9 kB)\n",
      "Collecting streamlit_agraph==0.0.45 (from siliconcompiler==0.33)\n",
      "  Downloading streamlit_agraph-0.0.45-py3-none-any.whl.metadata (3.2 kB)\n",
      "Collecting streamlit-antd-components==0.3.2 (from siliconcompiler==0.33)\n",
      "  Downloading streamlit_antd_components-0.3.2-py3-none-any.whl.metadata (2.9 kB)\n",
      "Collecting streamlit_javascript==0.1.5 (from siliconcompiler==0.33)\n",
      "  Downloading streamlit_javascript-0.1.5-py3-none-any.whl.metadata (1.4 kB)\n",
      "Collecting streamlit-autorefresh==1.0.1 (from siliconcompiler==0.33)\n",
      "  Downloading streamlit_autorefresh-1.0.1-py3-none-any.whl.metadata (436 bytes)\n",
      "Requirement already satisfied: rich<15.0.0,>=14.0.0 in /usr/local/lib/python3.11/site-packages (from siliconcompiler==0.33) (14.0.0)\n",
      "Collecting gitdb<5,>=4.0.1 (from GitPython==3.1.44->siliconcompiler==0.33)\n",
      "  Downloading gitdb-4.0.12-py3-none-any.whl.metadata (1.2 kB)\n",
      "Collecting pynacl>=1.4.0 (from PyGithub==2.6.1->siliconcompiler==0.33)\n",
      "  Downloading PyNaCl-1.5.0-cp36-abi3-manylinux_2_17_x86_64.manylinux2014_x86_64.manylinux_2_24_x86_64.whl.metadata (8.6 kB)\n",
      "Collecting pyjwt>=2.4.0 (from pyjwt[crypto]>=2.4.0->PyGithub==2.6.1->siliconcompiler==0.33)\n",
      "  Downloading PyJWT-2.10.1-py3-none-any.whl.metadata (4.0 kB)\n",
      "Requirement already satisfied: typing-extensions>=4.0.0 in /usr/local/lib/python3.11/site-packages (from PyGithub==2.6.1->siliconcompiler==0.33) (4.13.2)\n",
      "Collecting Deprecated (from PyGithub==2.6.1->siliconcompiler==0.33)\n",
      "  Downloading Deprecated-1.2.18-py2.py3-none-any.whl.metadata (5.7 kB)\n",
      "Requirement already satisfied: charset-normalizer<4,>=2 in /usr/local/lib/python3.11/site-packages (from requests==2.32.3->siliconcompiler==0.33) (3.4.2)\n",
      "Requirement already satisfied: idna<4,>=2.5 in /usr/local/lib/python3.11/site-packages (from requests==2.32.3->siliconcompiler==0.33) (3.10)\n",
      "Requirement already satisfied: certifi>=2017.4.17 in /usr/local/lib/python3.11/site-packages (from requests==2.32.3->siliconcompiler==0.33) (2025.4.26)\n",
      "Collecting altair<6,>=4.0 (from streamlit==1.45.0->siliconcompiler==0.33)\n",
      "  Downloading altair-5.5.0-py3-none-any.whl.metadata (11 kB)\n",
      "Collecting blinker<2,>=1.5.0 (from streamlit==1.45.0->siliconcompiler==0.33)\n",
      "  Downloading blinker-1.9.0-py3-none-any.whl.metadata (1.6 kB)\n",
      "Collecting cachetools<6,>=4.0 (from streamlit==1.45.0->siliconcompiler==0.33)\n",
      "  Downloading cachetools-5.5.2-py3-none-any.whl.metadata (5.4 kB)\n",
      "Collecting click<9,>=7.0 (from streamlit==1.45.0->siliconcompiler==0.33)\n",
      "  Downloading click-8.2.1-py3-none-any.whl.metadata (2.5 kB)\n",
      "Requirement already satisfied: numpy<3,>=1.23 in /home/developer/.local/lib/python3.11/site-packages (from streamlit==1.45.0->siliconcompiler==0.33) (1.26.0)\n",
      "Requirement already satisfied: protobuf<7,>=3.20 in /usr/local/lib/python3.11/site-packages (from streamlit==1.45.0->siliconcompiler==0.33) (4.25.8)\n",
      "Collecting pyarrow>=7.0 (from streamlit==1.45.0->siliconcompiler==0.33)\n",
      "  Downloading pyarrow-20.0.0-cp311-cp311-manylinux_2_28_x86_64.whl.metadata (3.3 kB)\n",
      "Collecting tenacity<10,>=8.1.0 (from streamlit==1.45.0->siliconcompiler==0.33)\n",
      "  Downloading tenacity-9.1.2-py3-none-any.whl.metadata (1.2 kB)\n",
      "Collecting toml<2,>=0.10.1 (from streamlit==1.45.0->siliconcompiler==0.33)\n",
      "  Downloading toml-0.10.2-py2.py3-none-any.whl.metadata (7.1 kB)\n",
      "Collecting watchdog<7,>=2.1.5 (from streamlit==1.45.0->siliconcompiler==0.33)\n",
      "  Downloading watchdog-6.0.0-py3-none-manylinux2014_x86_64.whl.metadata (44 kB)\n",
      "Collecting pydeck<1,>=0.8.0b4 (from streamlit==1.45.0->siliconcompiler==0.33)\n",
      "  Downloading pydeck-0.9.1-py2.py3-none-any.whl.metadata (4.1 kB)\n",
      "Requirement already satisfied: tornado<7,>=6.0.3 in /home/developer/.local/lib/python3.11/site-packages (from streamlit==1.45.0->siliconcompiler==0.33) (6.5.1)\n",
      "Requirement already satisfied: networkx>=2.5 in /usr/local/lib/python3.11/site-packages (from streamlit_agraph==0.0.45->siliconcompiler==0.33) (3.5)\n",
      "Collecting rdflib>=6.0.2 (from streamlit_agraph==0.0.45->siliconcompiler==0.33)\n",
      "  Downloading rdflib-7.1.4-py3-none-any.whl.metadata (11 kB)\n",
      "Collecting aiohappyeyeballs>=2.3.0 (from aiohttp<3.12.0,>=3.10.11->siliconcompiler==0.33)\n",
      "  Downloading aiohappyeyeballs-2.6.1-py3-none-any.whl.metadata (5.9 kB)\n",
      "Collecting aiosignal>=1.1.2 (from aiohttp<3.12.0,>=3.10.11->siliconcompiler==0.33)\n",
      "  Downloading aiosignal-1.3.2-py2.py3-none-any.whl.metadata (3.8 kB)\n",
      "Collecting attrs>=17.3.0 (from aiohttp<3.12.0,>=3.10.11->siliconcompiler==0.33)\n",
      "  Downloading attrs-25.3.0-py3-none-any.whl.metadata (10 kB)\n",
      "Collecting frozenlist>=1.1.1 (from aiohttp<3.12.0,>=3.10.11->siliconcompiler==0.33)\n",
      "  Downloading frozenlist-1.6.0-cp311-cp311-manylinux_2_5_x86_64.manylinux1_x86_64.manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (16 kB)\n",
      "Collecting multidict<7.0,>=4.5 (from aiohttp<3.12.0,>=3.10.11->siliconcompiler==0.33)\n",
      "  Downloading multidict-6.4.4-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (5.3 kB)\n",
      "Collecting propcache>=0.2.0 (from aiohttp<3.12.0,>=3.10.11->siliconcompiler==0.33)\n",
      "  Downloading propcache-0.3.1-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (10 kB)\n",
      "Collecting yarl<2.0,>=1.17.0 (from aiohttp<3.12.0,>=3.10.11->siliconcompiler==0.33)\n",
      "  Downloading yarl-1.20.0-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (72 kB)\n",
      "Collecting jsonschema>=3.0 (from altair<6,>=4.0->streamlit==1.45.0->siliconcompiler==0.33)\n",
      "  Downloading jsonschema-4.24.0-py3-none-any.whl.metadata (7.8 kB)\n",
      "Collecting narwhals>=1.14.2 (from altair<6,>=4.0->streamlit==1.45.0->siliconcompiler==0.33)\n",
      "  Downloading narwhals-1.41.0-py3-none-any.whl.metadata (11 kB)\n",
      "Collecting smmap<6,>=3.0.1 (from gitdb<5,>=4.0.1->GitPython==3.1.44->siliconcompiler==0.33)\n",
      "  Downloading smmap-5.0.2-py3-none-any.whl.metadata (4.3 kB)\n",
      "Requirement already satisfied: python-dateutil>=2.8.2 in /home/developer/.local/lib/python3.11/site-packages (from pandas>=1.1.5->siliconcompiler==0.33) (2.9.0.post0)\n",
      "Collecting pytz>=2020.1 (from pandas>=1.1.5->siliconcompiler==0.33)\n",
      "  Downloading pytz-2025.2-py2.py3-none-any.whl.metadata (22 kB)\n",
      "Collecting tzdata>=2022.7 (from pandas>=1.1.5->siliconcompiler==0.33)\n",
      "  Downloading tzdata-2025.2-py2.py3-none-any.whl.metadata (1.4 kB)\n",
      "Requirement already satisfied: markdown-it-py>=2.2.0 in /usr/local/lib/python3.11/site-packages (from rich<15.0.0,>=14.0.0->siliconcompiler==0.33) (3.0.0)\n",
      "Requirement already satisfied: pygments<3.0.0,>=2.13.0 in /usr/local/lib/python3.11/site-packages (from rich<15.0.0,>=14.0.0->siliconcompiler==0.33) (2.19.1)\n",
      "Requirement already satisfied: MarkupSafe>=2.0 in /usr/local/lib/python3.11/site-packages (from Jinja2>=2.11.3->siliconcompiler==0.33) (3.0.2)\n",
      "Collecting jsonschema-specifications>=2023.03.6 (from jsonschema>=3.0->altair<6,>=4.0->streamlit==1.45.0->siliconcompiler==0.33)\n",
      "  Downloading jsonschema_specifications-2025.4.1-py3-none-any.whl.metadata (2.9 kB)\n",
      "Collecting referencing>=0.28.4 (from jsonschema>=3.0->altair<6,>=4.0->streamlit==1.45.0->siliconcompiler==0.33)\n",
      "  Downloading referencing-0.36.2-py3-none-any.whl.metadata (2.8 kB)\n",
      "Collecting rpds-py>=0.7.1 (from jsonschema>=3.0->altair<6,>=4.0->streamlit==1.45.0->siliconcompiler==0.33)\n",
      "  Downloading rpds_py-0.25.1-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (4.1 kB)\n",
      "Requirement already satisfied: mdurl~=0.1 in /usr/local/lib/python3.11/site-packages (from markdown-it-py>=2.2.0->rich<15.0.0,>=14.0.0->siliconcompiler==0.33) (0.1.2)\n",
      "Collecting cryptography>=3.4.0 (from pyjwt[crypto]>=2.4.0->PyGithub==2.6.1->siliconcompiler==0.33)\n",
      "  Downloading cryptography-45.0.3-cp311-abi3-manylinux_2_34_x86_64.whl.metadata (5.7 kB)\n",
      "Collecting cffi>=1.14 (from cryptography>=3.4.0->pyjwt[crypto]>=2.4.0->PyGithub==2.6.1->siliconcompiler==0.33)\n",
      "  Downloading cffi-1.17.1-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.metadata (1.5 kB)\n",
      "Collecting pycparser (from cffi>=1.14->cryptography>=3.4.0->pyjwt[crypto]>=2.4.0->PyGithub==2.6.1->siliconcompiler==0.33)\n",
      "  Downloading pycparser-2.22-py3-none-any.whl.metadata (943 bytes)\n",
      "Requirement already satisfied: six>=1.5 in /usr/local/lib/python3.11/site-packages (from python-dateutil>=2.8.2->pandas>=1.1.5->siliconcompiler==0.33) (1.17.0)\n",
      "Collecting pyparsing<4,>=2.1.0 (from rdflib>=6.0.2->streamlit_agraph==0.0.45->siliconcompiler==0.33)\n",
      "  Downloading pyparsing-3.2.3-py3-none-any.whl.metadata (5.0 kB)\n",
      "Requirement already satisfied: wrapt<2,>=1.10 in /usr/local/lib/python3.11/site-packages (from Deprecated->PyGithub==2.6.1->siliconcompiler==0.33) (1.17.2)\n",
      "Downloading siliconcompiler-0.33.0-py3-none-any.whl (757 kB)\n",
      "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m757.4/757.4 kB\u001b[0m \u001b[31m15.0 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
      "\u001b[?25hDownloading distro-1.9.0-py3-none-any.whl (20 kB)\n",
      "Downloading docker-7.1.0-py3-none-any.whl (147 kB)\n",
      "Downloading fasteners-0.19-py3-none-any.whl (18 kB)\n",
      "Downloading fastjsonschema-2.21.1-py3-none-any.whl (23 kB)\n",
      "Downloading GitPython-3.1.44-py3-none-any.whl (207 kB)\n",
      "Downloading graphviz-0.20.3-py3-none-any.whl (47 kB)\n",
      "Downloading orjson-3.10.18-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (132 kB)\n",
      "Downloading PyGithub-2.6.1-py3-none-any.whl (410 kB)\n",
      "Downloading pyslang-8.0.0-cp311-cp311-manylinux_2_27_x86_64.manylinux_2_28_x86_64.whl (4.1 MB)\n",
      "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m4.1/4.1 MB\u001b[0m \u001b[31m34.2 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
      "\u001b[?25hDownloading PyYAML-6.0.2-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (762 kB)\n",
      "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m763.0/763.0 kB\u001b[0m \u001b[31m32.2 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
      "\u001b[?25hDownloading streamlit-1.45.0-py3-none-any.whl (9.9 MB)\n",
      "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m9.9/9.9 MB\u001b[0m \u001b[31m38.6 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0ma \u001b[36m0:00:01\u001b[0m\n",
      "\u001b[?25hDownloading streamlit_agraph-0.0.45-py3-none-any.whl (1.3 MB)\n",
      "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m1.3/1.3 MB\u001b[0m \u001b[31m35.4 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
      "\u001b[?25hDownloading streamlit_antd_components-0.3.2-py3-none-any.whl (2.8 MB)\n",
      "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m2.8/2.8 MB\u001b[0m \u001b[31m37.8 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
      "\u001b[?25hDownloading streamlit_autorefresh-1.0.1-py3-none-any.whl (700 kB)\n",
      "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m700.8/700.8 kB\u001b[0m \u001b[31m32.1 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
      "\u001b[?25hDownloading streamlit_javascript-0.1.5-py3-none-any.whl (518 kB)\n",
      "Downloading aiohttp-3.11.18-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (1.7 MB)\n",
      "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m1.7/1.7 MB\u001b[0m \u001b[31m36.8 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
      "\u001b[?25hDownloading altair-5.5.0-py3-none-any.whl (731 kB)\n",
      "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m731.2/731.2 kB\u001b[0m \u001b[31m31.3 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
      "\u001b[?25hDownloading blinker-1.9.0-py3-none-any.whl (8.5 kB)\n",
      "Downloading cachetools-5.5.2-py3-none-any.whl (10 kB)\n",
      "Downloading click-8.2.1-py3-none-any.whl (102 kB)\n",
      "Downloading gitdb-4.0.12-py3-none-any.whl (62 kB)\n",
      "Downloading multidict-6.4.4-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (223 kB)\n",
      "Downloading packaging-24.2-py3-none-any.whl (65 kB)\n",
      "Downloading pandas-2.2.3-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (13.1 MB)\n",
      "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m13.1/13.1 MB\u001b[0m \u001b[31m45.4 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0ma \u001b[36m0:00:01\u001b[0m\n",
      "\u001b[?25hDownloading pydeck-0.9.1-py2.py3-none-any.whl (6.9 MB)\n",
      "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m6.9/6.9 MB\u001b[0m \u001b[31m37.5 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
      "\u001b[?25hDownloading smmap-5.0.2-py3-none-any.whl (24 kB)\n",
      "Downloading tenacity-9.1.2-py3-none-any.whl (28 kB)\n",
      "Downloading toml-0.10.2-py2.py3-none-any.whl (16 kB)\n",
      "Downloading watchdog-6.0.0-py3-none-manylinux2014_x86_64.whl (79 kB)\n",
      "Downloading yarl-1.20.0-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (358 kB)\n",
      "Downloading blake2b_py-0.3.2-cp311-cp311-manylinux_2_34_x86_64.whl (213 kB)\n",
      "Downloading aiohappyeyeballs-2.6.1-py3-none-any.whl (15 kB)\n",
      "Downloading aiosignal-1.3.2-py2.py3-none-any.whl (7.6 kB)\n",
      "Downloading attrs-25.3.0-py3-none-any.whl (63 kB)\n",
      "Downloading frozenlist-1.6.0-cp311-cp311-manylinux_2_5_x86_64.manylinux1_x86_64.manylinux_2_17_x86_64.manylinux2014_x86_64.whl (313 kB)\n",
      "Downloading jsonschema-4.24.0-py3-none-any.whl (88 kB)\n",
      "Downloading jsonschema_specifications-2025.4.1-py3-none-any.whl (18 kB)\n",
      "Downloading lambdapdk-0.1.53-py3-none-any.whl (41 kB)\n",
      "Downloading narwhals-1.41.0-py3-none-any.whl (357 kB)\n",
      "Downloading propcache-0.3.1-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (232 kB)\n",
      "Downloading pyarrow-20.0.0-cp311-cp311-manylinux_2_28_x86_64.whl (42.3 MB)\n",
      "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m42.3/42.3 MB\u001b[0m \u001b[31m42.2 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0ma \u001b[36m0:00:01\u001b[0m\n",
      "\u001b[?25hDownloading PyJWT-2.10.1-py3-none-any.whl (22 kB)\n",
      "Downloading cryptography-45.0.3-cp311-abi3-manylinux_2_34_x86_64.whl (4.5 MB)\n",
      "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m4.5/4.5 MB\u001b[0m \u001b[31m37.0 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
      "\u001b[?25hDownloading cffi-1.17.1-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (467 kB)\n",
      "Downloading PyNaCl-1.5.0-cp36-abi3-manylinux_2_17_x86_64.manylinux2014_x86_64.manylinux_2_24_x86_64.whl (856 kB)\n",
      "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m856.7/856.7 kB\u001b[0m \u001b[31m35.2 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
      "\u001b[?25hDownloading pytz-2025.2-py2.py3-none-any.whl (509 kB)\n",
      "Downloading rdflib-7.1.4-py3-none-any.whl (565 kB)\n",
      "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m565.1/565.1 kB\u001b[0m \u001b[31m33.4 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
      "\u001b[?25hDownloading pyparsing-3.2.3-py3-none-any.whl (111 kB)\n",
      "Downloading referencing-0.36.2-py3-none-any.whl (26 kB)\n",
      "Downloading rpds_py-0.25.1-cp311-cp311-manylinux_2_17_x86_64.manylinux2014_x86_64.whl (386 kB)\n",
      "Downloading tzdata-2025.2-py2.py3-none-any.whl (347 kB)\n",
      "Downloading Deprecated-1.2.18-py2.py3-none-any.whl (10.0 kB)\n",
      "Downloading pycparser-2.22-py3-none-any.whl (117 kB)\n",
      "Installing collected packages: pytz, pyslang, fastjsonschema, blake2b-py, watchdog, tzdata, toml, tenacity, smmap, rpds-py, PyYAML, pyparsing, pyjwt, pycparser, pyarrow, propcache, packaging, orjson, narwhals, multidict, graphviz, frozenlist, fasteners, distro, Deprecated, click, cachetools, blinker, attrs, aiohappyeyeballs, yarl, referencing, rdflib, pydeck, pandas, gitdb, docker, cffi, aiosignal, pynacl, jsonschema-specifications, GitPython, cryptography, aiohttp, jsonschema, PyGithub, altair, streamlit, streamlit_javascript, streamlit-autorefresh, streamlit-antd-components, streamlit_agraph, lambdapdk, siliconcompiler\n",
      "\u001b[2K  Attempting uninstall: PyYAML━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m 5/54\u001b[0m [tzdata]\n",
      "\u001b[2K    Found existing installation: PyYAML 6.0.1━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m 5/54\u001b[0m [tzdata]\n",
      "\u001b[2K    Uninstalling PyYAML-6.0.1:━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m 5/54\u001b[0m [tzdata]\n",
      "\u001b[2K      Successfully uninstalled PyYAML-6.0.1━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m 5/54\u001b[0m [tzdata]\n",
      "\u001b[2K   \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m54/54\u001b[0m [siliconcompiler]compiler]it-antd-components]\n",
      "\u001b[1A\u001b[2KSuccessfully installed Deprecated-1.2.18 GitPython-3.1.44 PyGithub-2.6.1 PyYAML-6.0.2 aiohappyeyeballs-2.6.1 aiohttp-3.11.18 aiosignal-1.3.2 altair-5.5.0 attrs-25.3.0 blake2b-py-0.3.2 blinker-1.9.0 cachetools-5.5.2 cffi-1.17.1 click-8.2.1 cryptography-45.0.3 distro-1.9.0 docker-7.1.0 fasteners-0.19 fastjsonschema-2.21.1 frozenlist-1.6.0 gitdb-4.0.12 graphviz-0.20.3 jsonschema-4.24.0 jsonschema-specifications-2025.4.1 lambdapdk-0.1.53 multidict-6.4.4 narwhals-1.41.0 orjson-3.10.18 packaging-24.2 pandas-2.2.3 propcache-0.3.1 pyarrow-20.0.0 pycparser-2.22 pydeck-0.9.1 pyjwt-2.10.1 pynacl-1.5.0 pyparsing-3.2.3 pyslang-8.0.0 pytz-2025.2 rdflib-7.1.4 referencing-0.36.2 rpds-py-0.25.1 siliconcompiler-0.33.0 smmap-5.0.2 streamlit-1.45.0 streamlit-antd-components-0.3.2 streamlit-autorefresh-1.0.1 streamlit_agraph-0.0.45 streamlit_javascript-0.1.5 tenacity-9.1.2 toml-0.10.2 tzdata-2025.2 watchdog-6.0.0 yarl-1.20.0\n"
     ]
    }
   ],
   "source": [
    "!pip install siliconcompiler==0.33 blake2b-py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "f0700478",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "| INFO     | heartbeat.v inferred as rtl/verilog\n",
      "| INFO     | job0 | -----                | - | Setting up node import.bluespec0 with bluespec/convert\n",
      "| WARNING  | job0 | -----                | - | Removing import.bluespec0 due to no files in [input,hll,bsv]\n",
      "| INFO     | job0 | -----                | - | Setting up node import.c0 with bambu/convert\n",
      "| WARNING  | job0 | -----                | - | Removing import.c0 due to no files in [input,hll,c] or [input,hll,llvm]\n",
      "| INFO     | job0 | -----                | - | Setting up node import.chisel0 with chisel/convert\n",
      "| WARNING  | job0 | -----                | - | Removing import.chisel0 due to no files in [input,hll,scala] or [input,config,chisel]\n",
      "| INFO     | job0 | -----                | - | Setting up node import.verilog0 with slang/elaborate\n",
      "| INFO     | job0 | -----                | - | Setting up node import.vhdl0 with ghdl/convert\n",
      "| WARNING  | job0 | -----                | - | Removing import.vhdl0 due to no files in [input,rtl,vhdl]\n",
      "| INFO     | job0 | -----                | - | Setting up node import.convert0 with sv2v/convert\n",
      "| WARNING  | job0 | -----                | - | Removing import.convert0 due to will not receive systemverilog to convert\n",
      "| INFO     | job0 | -----                | - | Setting up node import.combine0 with builtin/concatenate\n",
      "| WARNING  | job0 | -----                | - | Removing import.combine0 due to no need to concatenate file\n",
      "| INFO     | job0 | -----                | - | Setting up node syn0 with yosys/syn_asic\n",
      "| INFO     | job0 | -----                | - | Setting up node floorplan.init0 with openroad/init_floorplan\n",
      "| INFO     | job0 | -----                | - | Setting up node floorplan.macro_placement0 with openroad/macro_placement\n",
      "| INFO     | job0 | -----                | - | Setting up node floorplan.tapcell0 with openroad/endcap_tapcell_insertion\n",
      "| INFO     | job0 | -----                | - | Setting up node floorplan.power_grid0 with openroad/power_grid\n",
      "| INFO     | job0 | -----                | - | Setting up node floorplan.pin_placement0 with openroad/pin_placement\n",
      "| INFO     | job0 | -----                | - | Setting up node place.global0 with openroad/global_placement\n",
      "| INFO     | job0 | -----                | - | Setting up node place.repair_design0 with openroad/repair_design\n",
      "| INFO     | job0 | -----                | - | Setting up node place.detailed0 with openroad/detailed_placement\n",
      "| INFO     | job0 | -----                | - | Setting up node cts.clock_tree_synthesis0 with openroad/clock_tree_synthesis\n",
      "| INFO     | job0 | -----                | - | Setting up node cts.repair_timing0 with openroad/repair_timing\n",
      "| INFO     | job0 | -----                | - | Setting up node cts.fillcell0 with openroad/fillercell_insertion\n",
      "| INFO     | job0 | -----                | - | Setting up node route.global0 with openroad/global_route\n",
      "| INFO     | job0 | -----                | - | Setting up node route.antenna_repair0 with openroad/antenna_repair\n",
      "| INFO     | job0 | -----                | - | Setting up node route.detailed0 with openroad/detailed_route\n",
      "| INFO     | job0 | -----                | - | Setting up node dfm.metal_fill0 with openroad/fillmetal_insertion\n",
      "| WARNING  | job0 | -----                | - | Removing dfm.metal_fill0 due to no fill script is available\n",
      "| INFO     | job0 | -----                | - | Setting up node write.gds0 with klayout/export\n",
      "| INFO     | job0 | -----                | - | Setting up node write.views0 with openroad/write_data\n",
      "| INFO     | job0 | -----                | - | Checking manifest before running.\n",
      "| INFO     | job0 | import.verilog       | 0 | Running in /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/import.verilog/0\n",
      "| INFO     | job0 | import.verilog       | 0 | Number of errors: 0\n",
      "| INFO     | job0 | import.verilog       | 0 | Number of warnings: 0\n",
      "| INFO     | job0 | import.verilog       | 0 | Finished task in 0.3s\n",
      "| INFO     | job0 | syn                  | 0 | Downloading lambdapdk data from https://github.com/siliconcompiler/lambdapdk/archive/refs/tags/v0.1.53.tar.gz\n",
      "| INFO     | job0 | syn                  | 0 | Saved lambdapdk data to /home/developer/.sc/cache/lambdapdk-v0.1.53\n",
      "| INFO     | job0 | syn                  | 0 | Opening file for replace: /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz\n",
      "| INFO     | job0 | syn                  | 0 | Commented 0 lines containing \"original_pin\"\n",
      "| INFO     | job0 | syn                  | 0 | Replaced malformed functions 0\n",
      "| INFO     | job0 | syn                  | 0 | Replaced capacitive load 0\n",
      "| INFO     | job0 | syn                  | 0 | Tool 'yosys' found with version '0.51' in directory '/opt/openroad/yosys/bin'\n",
      "| INFO     | job0 | syn                  | 0 | Found siliconcompiler data at /home/developer/.local/lib/python3.11/site-packages/siliconcompiler\n",
      "| INFO     | job0 | syn                  | 0 | Running in /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/syn/0\n",
      "| INFO     | job0 | syn                  | 0 | yosys -c /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/yosys/sc_synth_asic.tcl\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 |  /----------------------------------------------------------------------------\\\n",
      "| INFO     | job0 | syn                  | 0 |  |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      "| INFO     | job0 | syn                  | 0 |  |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      "| INFO     | job0 | syn                  | 0 |  |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      "| INFO     | job0 | syn                  | 0 |  \\----------------------------------------------------------------------------/\n",
      "| INFO     | job0 | syn                  | 0 |  Yosys 0.51 (git sha1 c4b519022, g++ 12.2.0-14+deb12u1 -fPIC -O3)\n",
      "| INFO     | job0 | syn                  | 0 | echo on\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> read_liberty -setattr liberty_cell -lib /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/syn/0/inputs/sc_logic_sky130hd_sky130_fd_sc_hd__ss_n40C_1v40.lib\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 1. Executing Liberty frontend: /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/syn/0/inputs/sc_logic_sky130hd_sky130_fd_sc_hd__ss_n40C_1v40.lib\n",
      "| INFO     | job0 | syn                  | 0 | Imported 428 cell types from liberty file.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> read_verilog -noblackbox -sv inputs/heartbeat.v\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 2. Executing Verilog-2005 frontend: inputs/heartbeat.v\n",
      "| INFO     | job0 | syn                  | 0 | Parsing SystemVerilog input from `inputs/heartbeat.v' to AST representation.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> chparam -list heartbeat\n",
      "| INFO     | job0 | syn                  | 0 | heartbeat:\n",
      "| INFO     | job0 | syn                  | 0 |   N\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> hierarchy -top heartbeat\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 3. Executing HIERARCHY pass (managing design hierarchy).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 3.1. Analyzing design hierarchy..\n",
      "| INFO     | job0 | syn                  | 0 | Top module:  \\heartbeat\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 3.2. Analyzing design hierarchy..\n",
      "| INFO     | job0 | syn                  | 0 | Top module:  \\heartbeat\n",
      "| INFO     | job0 | syn                  | 0 | Removed 0 unused modules.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> tribuf\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 4. Executing TRIBUF pass.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> scratchpad -set flatten.separator /\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> synth -flatten -extra-map /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/yosys/techmaps/lcu_kogge_stone.v -top heartbeat -run begin:fine\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5. Executing SYNTH pass.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> hierarchy -check -top heartbeat\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.1.1. Analyzing design hierarchy..\n",
      "| INFO     | job0 | syn                  | 0 | Top module:  \\heartbeat\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.1.2. Analyzing design hierarchy..\n",
      "| INFO     | job0 | syn                  | 0 | Top module:  \\heartbeat\n",
      "| INFO     | job0 | syn                  | 0 | Removed 0 unused modules.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> proc\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.2. Executing PROC pass (convert processes to netlists).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> proc_clean\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "| INFO     | job0 | syn                  | 0 | Cleaned up 0 empty switches.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> proc_rmdead\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "| INFO     | job0 | syn                  | 0 | Marked 1 switch rules as full_case in process $proc$inputs/heartbeat.v:14$1 in module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 0 dead cases.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> proc_prune\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "| INFO     | job0 | syn                  | 0 | Removed 2 redundant assignments.\n",
      "| INFO     | job0 | syn                  | 0 | Promoted 0 assignments to connections.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> proc_init\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> proc_arst\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "| INFO     | job0 | syn                  | 0 | Found async reset \\nreset in `\\heartbeat.$proc$inputs/heartbeat.v:14$1'.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> proc_rom\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "| INFO     | job0 | syn                  | 0 | Converted 0 switches.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> proc_mux\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "| INFO     | job0 | syn                  | 0 | Creating decoders for process `\\heartbeat.$proc$inputs/heartbeat.v:14$1'.\n",
      "| INFO     | job0 | syn                  | 0 |      1/2: $0\\out[0:0]\n",
      "| INFO     | job0 | syn                  | 0 |      2/2: $0\\counter_reg[7:0]\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> proc_dlatch\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> proc_dff\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "| INFO     | job0 | syn                  | 0 | Creating register for signal `\\heartbeat.\\out' using process `\\heartbeat.$proc$inputs/heartbeat.v:14$1'.\n",
      "| INFO     | job0 | syn                  | 0 |   created $adff cell `$procdff$9' with positive edge clock and positive level reset.\n",
      "| INFO     | job0 | syn                  | 0 | Creating register for signal `\\heartbeat.\\counter_reg' using process `\\heartbeat.$proc$inputs/heartbeat.v:14$1'.\n",
      "| INFO     | job0 | syn                  | 0 |   created $adff cell `$procdff$14' with positive edge clock and positive level reset.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> proc_memwr\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> proc_clean\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "| INFO     | job0 | syn                  | 0 | Removing empty process `heartbeat.$proc$inputs/heartbeat.v:14$1'.\n",
      "| INFO     | job0 | syn                  | 0 | Cleaned up 0 empty switches.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr -keepdc\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | <suppressed ~4 debug messages>\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> flatten\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.3. Executing FLATTEN pass (flatten design).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.4. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_clean\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 | Removed 3 unused cells and 7 unused wires.\n",
      "| INFO     | job0 | syn                  | 0 | <suppressed ~4 debug messages>\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> check\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.6. Executing CHECK pass (checking for obvious problems).\n",
      "| INFO     | job0 | syn                  | 0 | Checking module heartbeat...\n",
      "| INFO     | job0 | syn                  | 0 | Found and reported 0 problems.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt -nodffe -nosdff\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.7. Executing OPT pass (performing simple optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.7.1. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_merge -nomux\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.7.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.\n",
      "| INFO     | job0 | syn                  | 0 |   No muxes found in this module.\n",
      "| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_reduce\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \\heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | Performed a total of 0 changes.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_merge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.7.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_dff -nodffe -nosdff\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.7.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_clean\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.7.8. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.7.9. Finished OPT passes. (There is nothing left to do.)\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> fsm\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.8. Executing FSM pass (extract and optimize FSM).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> fsm_detect\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.8.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> fsm_extract\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> fsm_opt\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_clean\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> fsm_opt\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> fsm_recode\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> fsm_info\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> fsm_map\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.9. Executing OPT pass (performing simple optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.9.1. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_merge -nomux\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.9.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.\n",
      "| INFO     | job0 | syn                  | 0 |   No muxes found in this module.\n",
      "| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_reduce\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \\heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | Performed a total of 0 changes.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_merge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.9.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_dff\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.9.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_clean\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.9.8. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.9.9. Finished OPT passes. (There is nothing left to do.)\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> wreduce\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.10. Executing WREDUCE pass (reducing word size of cells).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> peepopt\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.11. Executing PEEPOPT pass (run peephole optimizers).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_clean\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.12. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> alumacc\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.13. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "| INFO     | job0 | syn                  | 0 | Extracting $alu and $macc cells in module heartbeat:\n",
      "| INFO     | job0 | syn                  | 0 |   creating $macc model for $add$inputs/heartbeat.v:19$3 ($add).\n",
      "| INFO     | job0 | syn                  | 0 |   creating $alu model for $macc $add$inputs/heartbeat.v:19$3.\n",
      "| INFO     | job0 | syn                  | 0 |   creating $alu cell for $add$inputs/heartbeat.v:19$3: $auto$alumacc.cc:495:replace_alu$15\n",
      "| INFO     | job0 | syn                  | 0 |   created 1 $alu and 0 $macc cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> share\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.14. Executing SHARE pass (SAT-based resource sharing).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.15. Executing OPT pass (performing simple optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.15.1. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_merge -nomux\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.15.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.\n",
      "| INFO     | job0 | syn                  | 0 |   No muxes found in this module.\n",
      "| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_reduce\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \\heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | Performed a total of 0 changes.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_merge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.15.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_dff\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.15.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_clean\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.15.8. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.15.9. Finished OPT passes. (There is nothing left to do.)\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> memory -nomap\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.16. Executing MEMORY pass.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_mem\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.16.1. Executing OPT_MEM pass (optimize memories).\n",
      "| INFO     | job0 | syn                  | 0 | Performed a total of 0 transformations.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_mem_priority\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "| INFO     | job0 | syn                  | 0 | Performed a total of 0 transformations.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_mem_feedback\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> memory_bmux2rom\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> memory_dff\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_clean\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> memory_share\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_mem_widen\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "| INFO     | job0 | syn                  | 0 | Performed a total of 0 transformations.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_clean\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> memory_collect\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_clean\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 5.17. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> synth -flatten -extra-map /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/yosys/techmaps/lcu_kogge_stone.v -top heartbeat -run fine:check\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6. Executing SYNTH pass.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt -fast -full\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.1. Executing OPT pass (performing simple optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr -full\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.1.1. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_merge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.1.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_dff\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.1.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_clean\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.1.5. Finished fast OPT passes.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> memory_map\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt -full\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.3. Executing OPT pass (performing simple optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr -full\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.3.1. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_merge -nomux\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.3.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.\n",
      "| INFO     | job0 | syn                  | 0 |   No muxes found in this module.\n",
      "| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_reduce -full\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \\heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | Performed a total of 0 changes.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_merge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.3.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_share\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.3.6. Executing OPT_SHARE pass.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_dff\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.3.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_clean\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr -full\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.3.9. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.3.10. Finished OPT passes. (There is nothing left to do.)\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> techmap -map +/techmap.v -map /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/yosys/techmaps/lcu_kogge_stone.v\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.4. Executing TECHMAP pass (map to technology primitives).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.4.1. Executing Verilog-2005 frontend: /opt/openroad/yosys/bin/../share/yosys/techmap.v\n",
      "| INFO     | job0 | syn                  | 0 | Parsing Verilog input from `/opt/openroad/yosys/bin/../share/yosys/techmap.v' to AST representation.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_fa'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_alu'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_macc'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_div'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_mod'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_pow'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_pmux'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_demux'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_lut'.\n",
      "| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.4.2. Executing Verilog-2005 frontend: /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/yosys/techmaps/lcu_kogge_stone.v\n",
      "| INFO     | job0 | syn                  | 0 | Parsing Verilog input from `/home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/yosys/techmaps/lcu_kogge_stone.v' to AST representation.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_80_lcu_kogge_stone'.\n",
      "| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.4.3. Continuing TECHMAP pass.\n",
      "| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $eq.\n",
      "| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $adff.\n",
      "| INFO     | job0 | syn                  | 0 | Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\\_90_alu for cells of type $alu.\n",
      "| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $xor.\n",
      "| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $and.\n",
      "| INFO     | job0 | syn                  | 0 | Using template $paramod\\_80_lcu_kogge_stone\\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.\n",
      "| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $pos.\n",
      "| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $mux.\n",
      "| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $not.\n",
      "| INFO     | job0 | syn                  | 0 | Using extmapper simplemap for cells of type $or.\n",
      "| INFO     | job0 | syn                  | 0 | No more expansions possible.\n",
      "| INFO     | job0 | syn                  | 0 | <suppressed ~320 debug messages>\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt -fast\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.5. Executing OPT pass (performing simple optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.5.1. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | <suppressed ~63 debug messages>\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_merge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.5.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | <suppressed ~27 debug messages>\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 9 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_dff\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.5.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_clean\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 | Removed 3 unused cells and 59 unused wires.\n",
      "| INFO     | job0 | syn                  | 0 | <suppressed ~4 debug messages>\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.5.5. Finished fast OPT passes.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> abc -fast\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.6. Executing ABC pass (technology mapping using ABC).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.6.1. Extracting gate netlist of module `\\heartbeat' to `<abc-temp-dir>/input.blif'..\n",
      "| INFO     | job0 | syn                  | 0 | Extracted 37 gates and 45 wires to a netlist network with 8 inputs and 9 outputs.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.6.1.1. Executing ABC.\n",
      "| INFO     | job0 | syn                  | 0 | Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "| INFO     | job0 | syn                  | 0 | ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC:\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + read_blif <abc-temp-dir>/input.blif\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + read_library <abc-temp-dir>/stdcells.genlib\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + strash\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + dretime\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + map\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + write_blif <abc-temp-dir>/output.blif\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.6.1.2. Re-integrating ABC results.\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:               AND cells:        1\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:            ANDNOT cells:        6\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:              NAND cells:        6\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:               NOT cells:        1\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:                OR cells:        4\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:               XOR cells:        7\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:        internal signals:       28\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:           input signals:        8\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:          output signals:        9\n",
      "| INFO     | job0 | syn                  | 0 | Removing temp directory.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt -fast\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.7. Executing OPT pass (performing simple optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.7.1. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_merge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.7.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_dff\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.7.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_clean\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 | Removed 0 unused cells and 36 unused wires.\n",
      "| INFO     | job0 | syn                  | 0 | <suppressed ~1 debug messages>\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 6.7.5. Finished fast OPT passes.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> delete */t:$print\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> chformal -remove\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> hierarchy -top heartbeat\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 7. Executing HIERARCHY pass (managing design hierarchy).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 7.1. Analyzing design hierarchy..\n",
      "| INFO     | job0 | syn                  | 0 | Top module:  \\heartbeat\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 7.2. Analyzing design hierarchy..\n",
      "| INFO     | job0 | syn                  | 0 | Top module:  \\heartbeat\n",
      "| INFO     | job0 | syn                  | 0 | Removed 0 unused modules.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt -purge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 8. Executing OPT pass (performing simple optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_merge -nomux\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.\n",
      "| INFO     | job0 | syn                  | 0 |   No muxes found in this module.\n",
      "| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_reduce\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \\heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | Performed a total of 0 changes.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_merge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_dff\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_clean -purge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> techmap -map /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/techmap/yosys/cells_tristatebuf.v\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 9. Executing TECHMAP pass (map to technology primitives).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 9.1. Executing Verilog-2005 frontend: /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/techmap/yosys/cells_tristatebuf.v\n",
      "| INFO     | job0 | syn                  | 0 | Parsing Verilog input from `/home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/techmap/yosys/cells_tristatebuf.v' to AST representation.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\$_TBUF_'.\n",
      "| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 9.2. Continuing TECHMAP pass.\n",
      "| INFO     | job0 | syn                  | 0 | No more expansions possible.\n",
      "| INFO     | job0 | syn                  | 0 | <suppressed ~3 debug messages>\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> techmap\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 10. Executing TECHMAP pass (map to technology primitives).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 10.1. Executing Verilog-2005 frontend: /opt/openroad/yosys/bin/../share/yosys/techmap.v\n",
      "| INFO     | job0 | syn                  | 0 | Parsing Verilog input from `/opt/openroad/yosys/bin/../share/yosys/techmap.v' to AST representation.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_fa'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_alu'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_macc'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_div'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_mod'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_pow'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_pmux'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_demux'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_lut'.\n",
      "| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 10.2. Continuing TECHMAP pass.\n",
      "| INFO     | job0 | syn                  | 0 | No more expansions possible.\n",
      "| INFO     | job0 | syn                  | 0 | <suppressed ~74 debug messages>\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt -fast -purge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 11. Executing OPT pass (performing simple optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 11.1. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_merge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 11.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_dff\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 11.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_clean -purge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 11.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 11.5. Finished fast OPT passes.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> extract_fa\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 12. Executing EXTRACT_FA pass (find and extract full/half adders).\n",
      "| INFO     | job0 | syn                  | 0 | Extracting full/half adders from heartbeat:\n",
      "| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \\counter_reg [0] \\counter_reg [1]:\n",
      "| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$15.Y [1]\n",
      "| INFO     | job0 | syn                  | 0 |     AND without inversions:\n",
      "| INFO     | job0 | syn                  | 0 |       1000 -> $abc$300$new_n19\n",
      "| INFO     | job0 | syn                  | 0 |       Created $fa cell $auto$extract_fa.cc:504:run$404.\n",
      "| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \\counter_reg [2] $abc$300$new_n19:\n",
      "| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$15.Y [2]\n",
      "| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \\counter_reg [3] $abc$300$new_n29:\n",
      "| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$15.Y [3]\n",
      "| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \\counter_reg [4] $abc$300$new_n21:\n",
      "| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$15.Y [4]\n",
      "| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \\counter_reg [5] $abc$300$new_n34:\n",
      "| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$15.Y [5]\n",
      "| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \\counter_reg [6] $abc$300$new_n37:\n",
      "| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$15.Y [6]\n",
      "| INFO     | job0 | syn                  | 0 |   2-Input XOR/XNOR \\counter_reg [7] $abc$300$new_n41:\n",
      "| INFO     | job0 | syn                  | 0 |     0110 -> $auto$alumacc.cc:495:replace_alu$15.Y [7]\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> techmap -map /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/techmap/yosys/cells_adders.v\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 13. Executing TECHMAP pass (map to technology primitives).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 13.1. Executing Verilog-2005 frontend: /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/techmap/yosys/cells_adders.v\n",
      "| INFO     | job0 | syn                  | 0 | Parsing Verilog input from `/home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/techmap/yosys/cells_adders.v' to AST representation.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_tech_fa'.\n",
      "| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 13.2. Continuing TECHMAP pass.\n",
      "| INFO     | job0 | syn                  | 0 | Using template $paramod$366b53aa83fc1f56a6a9bf0b408f4c58a4c2aa2e\\_tech_fa for cells of type $fa.\n",
      "| INFO     | job0 | syn                  | 0 | No more expansions possible.\n",
      "| INFO     | job0 | syn                  | 0 | <suppressed ~21 debug messages>\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> techmap\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 14. Executing TECHMAP pass (map to technology primitives).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 14.1. Executing Verilog-2005 frontend: /opt/openroad/yosys/bin/../share/yosys/techmap.v\n",
      "| INFO     | job0 | syn                  | 0 | Parsing Verilog input from `/opt/openroad/yosys/bin/../share/yosys/techmap.v' to AST representation.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_fa'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_alu'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_macc'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_div'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_mod'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_pow'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_pmux'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_demux'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_lut'.\n",
      "| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 14.2. Continuing TECHMAP pass.\n",
      "| INFO     | job0 | syn                  | 0 | No more expansions possible.\n",
      "| INFO     | job0 | syn                  | 0 | <suppressed ~74 debug messages>\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt -fast -purge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 15. Executing OPT pass (performing simple optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 15.1. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_merge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 15.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_dff\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 15.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_clean -purge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 15.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 | Removed 2 unused cells and 9 unused wires.\n",
      "| INFO     | job0 | syn                  | 0 | <suppressed ~3 debug messages>\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 15.5. Finished fast OPT passes.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> techmap -map /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/techmap/yosys/cells_latch.v\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 16. Executing TECHMAP pass (map to technology primitives).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 16.1. Executing Verilog-2005 frontend: /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/techmap/yosys/cells_latch.v\n",
      "| INFO     | job0 | syn                  | 0 | Parsing Verilog input from `/home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/techmap/yosys/cells_latch.v' to AST representation.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\$_DLATCH_P_'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\$_DLATCH_N_'.\n",
      "| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 16.2. Continuing TECHMAP pass.\n",
      "| INFO     | job0 | syn                  | 0 | No more expansions possible.\n",
      "| INFO     | job0 | syn                  | 0 | <suppressed ~4 debug messages>\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> techmap\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 17. Executing TECHMAP pass (map to technology primitives).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 17.1. Executing Verilog-2005 frontend: /opt/openroad/yosys/bin/../share/yosys/techmap.v\n",
      "| INFO     | job0 | syn                  | 0 | Parsing Verilog input from `/opt/openroad/yosys/bin/../share/yosys/techmap.v' to AST representation.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_fa'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_alu'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_macc'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_div'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_mod'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_pow'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_pmux'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_demux'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_lut'.\n",
      "| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 17.2. Continuing TECHMAP pass.\n",
      "| INFO     | job0 | syn                  | 0 | No more expansions possible.\n",
      "| INFO     | job0 | syn                  | 0 | <suppressed ~74 debug messages>\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt -fast -purge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 18. Executing OPT pass (performing simple optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 18.1. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_merge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 18.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_dff\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 18.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_clean -purge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 18.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 18.5. Finished fast OPT passes.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> rename -wire\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> dfflibmap -dont_use sky130_fd_sc_hd__probe_p_8 -dont_use sky130_fd_sc_hd__probec_p_8 -dont_use sky130_fd_sc_hd__lpflow_bleeder_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_12 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_3 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_6 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_inputiso0n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso0p_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1p_1 -dont_use sky130_fd_sc_hd__lpflow_inputisolatch_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_16 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_2 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_4 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_8 -dont_use sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 -liberty /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/syn/0/inputs/sc_logic_sky130hd_sky130_fd_sc_hd__ss_n40C_1v40.lib\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 19. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).\n",
      "| INFO     | job0 | syn                  | 0 |   cell sky130_fd_sc_hd__dfxtp_1 (noninv, pins=3, area=20.02) is a direct match for cell type $_DFF_P_.\n",
      "| INFO     | job0 | syn                  | 0 |   cell sky130_fd_sc_hd__dfrtn_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_NN0_.\n",
      "| INFO     | job0 | syn                  | 0 |   cell sky130_fd_sc_hd__dfrtp_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_PN0_.\n",
      "| INFO     | job0 | syn                  | 0 |   cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.\n",
      "| INFO     | job0 | syn                  | 0 |   cell sky130_fd_sc_hd__edfxtp_1 (noninv, pins=4, area=30.03) is a direct match for cell type $_DFFE_PP_.\n",
      "| INFO     | job0 | syn                  | 0 |   cell sky130_fd_sc_hd__dfbbn_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_NNN_.\n",
      "| INFO     | job0 | syn                  | 0 |   cell sky130_fd_sc_hd__dfbbp_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_PNN_.\n",
      "| INFO     | job0 | syn                  | 0 |   final dff cell mappings:\n",
      "| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFF_N_\n",
      "| INFO     | job0 | syn                  | 0 |     \\sky130_fd_sc_hd__dfxtp_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));\n",
      "| INFO     | job0 | syn                  | 0 |     \\sky130_fd_sc_hd__dfrtn_1 _DFF_NN0_ (.CLK_N( C), .D( D), .Q( Q), .RESET_B( R));\n",
      "| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFF_NN1_\n",
      "| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFF_NP0_\n",
      "| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFF_NP1_\n",
      "| INFO     | job0 | syn                  | 0 |     \\sky130_fd_sc_hd__dfrtp_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));\n",
      "| INFO     | job0 | syn                  | 0 |     \\sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));\n",
      "| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFF_PP0_\n",
      "| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFF_PP1_\n",
      "| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFFE_NN_\n",
      "| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFFE_NP_\n",
      "| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFFE_PN_\n",
      "| INFO     | job0 | syn                  | 0 |     \\sky130_fd_sc_hd__edfxtp_1 _DFFE_PP_ (.CLK( C), .D( D), .DE( E), .Q( Q));\n",
      "| INFO     | job0 | syn                  | 0 |     \\sky130_fd_sc_hd__dfbbn_1 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));\n",
      "| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFFSR_NNP_\n",
      "| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFFSR_NPN_\n",
      "| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFFSR_NPP_\n",
      "| INFO     | job0 | syn                  | 0 |     \\sky130_fd_sc_hd__dfbbp_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));\n",
      "| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFFSR_PNP_\n",
      "| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFFSR_PPN_\n",
      "| INFO     | job0 | syn                  | 0 |     unmapped dff cell: $_DFFSR_PPP_\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> dfflegalize -cell $_DFF_P_ 01 -cell $_DFFE_PP_ 01 -cell $_DFF_NN0_ 01 -cell $_DFF_PN0_ 01 -cell $_DFF_PN1_ 01 -cell $_DFFSR_NNN_ 01 -cell $_DFFSR_PNN_ 01 t:$_DFF* t:$_SDFF*\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 19.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).\n",
      "| INFO     | job0 | syn                  | 0 | <suppressed ~24 debug messages>\n",
      "| INFO     | job0 | syn                  | 0 | Mapping DFF cells in module `\\heartbeat':\n",
      "| INFO     | job0 | syn                  | 0 |   mapped 9 $_DFF_PN0_ cells to \\sky130_fd_sc_hd__dfrtp_1 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> techmap\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 20. Executing TECHMAP pass (map to technology primitives).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 20.1. Executing Verilog-2005 frontend: /opt/openroad/yosys/bin/../share/yosys/techmap.v\n",
      "| INFO     | job0 | syn                  | 0 | Parsing Verilog input from `/opt/openroad/yosys/bin/../share/yosys/techmap.v' to AST representation.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_fa'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_alu'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_macc'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_div'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_mod'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_pow'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_pmux'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_demux'.\n",
      "| INFO     | job0 | syn                  | 0 | Generating RTLIL representation for module `\\_90_lut'.\n",
      "| INFO     | job0 | syn                  | 0 | Successfully finished Verilog frontend.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 20.2. Continuing TECHMAP pass.\n",
      "| INFO     | job0 | syn                  | 0 | No more expansions possible.\n",
      "| INFO     | job0 | syn                  | 0 | <suppressed ~74 debug messages>\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt -purge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 21. Executing OPT pass (performing simple optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_merge -nomux\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_muxtree\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "| INFO     | job0 | syn                  | 0 | Running muxtree optimizer on module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 |   Creating internal representation of mux trees.\n",
      "| INFO     | job0 | syn                  | 0 |   No muxes found in this module.\n",
      "| INFO     | job0 | syn                  | 0 | Removed 0 multiplexer ports.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_reduce\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "| INFO     | job0 | syn                  | 0 |   Optimizing cells in module \\heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | Performed a total of 0 changes.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_merge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 21.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "| INFO     | job0 | syn                  | 0 | Finding identical cells in module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | Removed a total of 0 cells.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_dff\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 21.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_clean -purge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 21.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "| INFO     | job0 | syn                  | 0 | Finding unused cells or wires in module \\heartbeat..\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> opt_expr\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 21.8. Executing OPT_EXPR pass (perform const folding).\n",
      "| INFO     | job0 | syn                  | 0 | Optimizing module heartbeat.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 21.9. Finished OPT passes. (There is nothing left to do.)\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> abc -D 10000 -constr /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/syn/0/inputs/sc_abc.constraints -liberty /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/syn/0/inputs/sc_logic_sky130hd_sky130_fd_sc_hd__ss_n40C_1v40.lib -dont_use sky130_fd_sc_hd__probe_p_8 -dont_use sky130_fd_sc_hd__probec_p_8 -dont_use sky130_fd_sc_hd__lpflow_bleeder_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_12 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_3 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_6 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_inputiso0n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso0p_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1p_1 -dont_use sky130_fd_sc_hd__lpflow_inputisolatch_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_16 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_2 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_4 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_8 -dont_use sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 -dont_use sky130_fd_sc_hd__dlygate4sd1_1 -dont_use sky130_fd_sc_hd__dlygate4sd2_1 -dont_use sky130_fd_sc_hd__dlygate4sd3_1 -dont_use sky130_fd_sc_hd__dlymetal6s2s_1 -dont_use sky130_fd_sc_hd__dlymetal6s4s_1 -dont_use sky130_fd_sc_hd__dlymetal6s6s_1 -dont_use sky130_fd_sc_hd__clkbuf_1 -dont_use sky130_fd_sc_hd__clkbuf_2 -dont_use sky130_fd_sc_hd__clkbuf_4 -dont_use sky130_fd_sc_hd__clkbuf_8 -dont_use sky130_fd_sc_hd__clkbuf_16\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 22. Executing ABC pass (technology mapping using ABC).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 22.1. Extracting gate netlist of module `\\heartbeat' to `<abc-temp-dir>/input.blif'..\n",
      "| INFO     | job0 | syn                  | 0 | Extracted 23 gates and 32 wires to a netlist network with 9 inputs and 8 outputs.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 22.1.1. Executing ABC.\n",
      "| INFO     | job0 | syn                  | 0 | Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "| INFO     | job0 | syn                  | 0 | ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC:\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + read_blif <abc-temp-dir>/input.blif\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + read_lib -X sky130_fd_sc_hd__probe_p_8 -X sky130_fd_sc_hd__probec_p_8 -X sky130_fd_sc_hd__lpflow_bleeder_1 -X sky130_fd_sc_hd__lpflow_clkbufkapwr_1 -X sky130_fd_sc_hd__lpflow_clkbufkapwr_16 -X sky130_fd_sc_hd__lpflow_clkbufkapwr_2 -X sky130_fd_sc_hd__lpflow_clkbufkapwr_4 -X sky130_fd_sc_hd__lpflow_clkbufkapwr_8 -X sky130_fd_sc_hd__lpflow_clkinvkapwr_1 -X sky130_fd_sc_hd__lpflow_clkinvkapwr_16 -X sky130_fd_sc_hd__lpflow_clkinvkapwr_2 -X sky130_fd_sc_hd__lpflow_clkinvkapwr_4 -X sky130_fd_sc_hd__lpflow_clkinvkapwr_8 -X sky130_fd_sc_hd__lpflow_decapkapwr_12 -X sky130_fd_sc_hd__lpflow_decapkapwr_3 -X sky130_fd_sc_hd__lpflow_decapkapwr_4 -X sky130_fd_sc_hd__lpflow_decapkapwr_6 -X sky130_fd_sc_hd__lpflow_decapkapwr_8 -X sky130_fd_sc_hd__lpflow_inputiso0n_1 -X sky130_fd_sc_hd__lpflow_inputiso0p_1 -X sky130_fd_sc_hd__lpflow_inputiso1n_1 -X sky130_fd_sc_hd__lpflow_inputiso1p_1 -X sky130_fd_sc_hd__lpflow_inputisolatch_1 -X sky130_fd_sc_hd__lpflow_isobufsrc_1 -X sky130_fd_sc_hd__lpflow_isobufsrc_16 -X sky130_fd_sc_hd__lpflow_isobufsrc_2 -X sky130_fd_sc_hd__lpflow_isobufsrc_4 -X sky130_fd_sc_hd__lpflow_isobufsrc_8 -X sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 -X sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 -X sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 -X sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 -X sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 -X sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 -X sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 -X sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 -X sky130_fd_sc_hd__dlygate4sd1_1 -X sky130_fd_sc_hd__dlygate4sd2_1 -X sky130_fd_sc_hd__dlygate4sd3_1 -X sky130_fd_sc_hd__dlymetal6s2s_1 -X sky130_fd_sc_hd__dlymetal6s4s_1 -X sky130_fd_sc_hd__dlymetal6s6s_1 -X sky130_fd_sc_hd__clkbuf_1 -X sky130_fd_sc_hd__clkbuf_2 -X sky130_fd_sc_hd__clkbuf_4 -X sky130_fd_sc_hd__clkbuf_8 -X sky130_fd_sc_hd__clkbuf_16 -w /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/syn/0/inputs/sc_logic_sky130hd_sky130_fd_sc_hd__ss_n40C_1v40.lib\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Parsing finished successfully.  Parsing time =     0.10 sec\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__clkbuf_1\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__clkbuf_16\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__clkbuf_2\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__clkbuf_4\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__clkbuf_8\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__decap_12\" without logic function.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__decap_3\" without logic function.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__decap_4\" without logic function.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__decap_6\" without logic function.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__decap_8\" without logic function.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfbbn_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfbbn_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfbbp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfrbp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfrbp_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfrtn_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfrtp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfrtp_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfrtp_4\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfsbp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfsbp_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfstp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfstp_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfstp_4\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfxbp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfxbp_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfxtp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfxtp_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dfxtp_4\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__diode_2\" without logic function.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__dlclkp_1\" without logic function.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__dlclkp_2\" without logic function.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__dlclkp_4\" without logic function.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dlrbn_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dlrbn_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dlrbp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dlrbp_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dlrtn_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dlrtn_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dlrtn_4\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dlrtp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dlrtp_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dlrtp_4\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dlxbn_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dlxbn_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dlxbp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dlxtn_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dlxtn_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dlxtn_4\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__dlxtp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__dlygate4sd1_1\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__dlygate4sd2_1\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__dlygate4sd3_1\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__dlymetal6s2s_1\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__dlymetal6s4s_1\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__dlymetal6s6s_1\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell \"sky130_fd_sc_hd__ebufn_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell \"sky130_fd_sc_hd__ebufn_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell \"sky130_fd_sc_hd__ebufn_4\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell \"sky130_fd_sc_hd__ebufn_8\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__edfxbp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__edfxtp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell \"sky130_fd_sc_hd__einvn_0\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell \"sky130_fd_sc_hd__einvn_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell \"sky130_fd_sc_hd__einvn_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell \"sky130_fd_sc_hd__einvn_4\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell \"sky130_fd_sc_hd__einvn_8\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell \"sky130_fd_sc_hd__einvp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell \"\n",
      "| INFO     | job0 | syn                  | 0 | sky130_fd_sc_hd__einvp_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell \"sky130_fd_sc_hd__einvp_4\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped three-state cell \"sky130_fd_sc_hd__einvp_8\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_bleeder_1\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_clkbufkapwr_1\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_clkbufkapwr_16\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_clkbufkapwr_2\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_clkbufkapwr_4\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_clkbufkapwr_8\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_clkinvkapwr_1\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_clkinvkapwr_16\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_clkinvkapwr_2\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_clkinvkapwr_4\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_clkinvkapwr_8\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_decapkapwr_12\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_decapkapwr_3\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_decapkapwr_4\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_decapkapwr_6\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_decapkapwr_8\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_inputiso0n_1\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_inputiso0p_1\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_inputiso1n_1\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_inputiso1p_1\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__lpflow_inputisolatch_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_isobufsrc_1\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_isobufsrc_16\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_isobufsrc_2\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_isobufsrc_4\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_isobufsrc_8\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_isobufsrckapwr_16\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__probe_p_8\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__probec_p_8\" due to dont_use attribute.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfbbn_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfbbn_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfbbp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfrbp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfrbp_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfrtn_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfrtp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfrtp_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfrtp_4\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfsbp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfsbp_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfstp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfstp_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfstp_4\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfxbp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfxbp_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfxtp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfxtp_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sdfxtp_4\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__sdlclkp_1\" without logic function.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__sdlclkp_2\" without logic function.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped cell \"sky130_fd_sc_hd__sdlclkp_4\" without logic function.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sedfxbp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sedfxbp_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sedfxtp_1\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sedfxtp_2\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Scl_LibertyReadGenlib() skipped sequential cell \"sky130_fd_sc_hd__sedfxtp_4\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Library \"sky130_fd_sc_hd__ss_n40C_1v40\" from \"/workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/syn/0/inputs/sc_logic_sky130hd_sky130_fd_sc_hd__ss_n40C_1v40.lib\" has 294 cells (88 skipped: 63 seq; 13 tri-state; 12 no func; 46 dont_use).  Time =     0.20 sec\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Memory =   19.85 MB. Time =     0.20 sec\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Warning: Detected 9 multi-output gates (for example, \"sky130_fd_sc_hd__fa_1\").\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + read_constr -v /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/syn/0/inputs/sc_abc.constraints\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Setting driving cell to be \"sky130_fd_sc_hd__buf_4\".\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Setting output load to be 11.000000.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + strash\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + &get -n\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + &fraig -x\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + &put\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + scorr\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + dc2\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + dretime\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + retime -o -D 10000\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + strash\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + &get -n\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + &dch -f\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + &nf -D 10000\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + &put\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + buffer\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + upsize -D 10000\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Current delay (2423.97 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + dnsize -D 10000\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + stime -p\n",
      "| INFO     | job0 | syn                  | 0 | ABC: WireLoad = \"none\"  Gates =     15 (  6.7 %)   Cap =  7.4 ff (  6.7 %)   Area =       98.84 ( 80.0 %)   Delay =  2382.49 ps  ( 20.0 %)\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Path  0 --       3 : 0    5 pi                       A =   0.00  Df =  93.5  -42.6 ps  S = 161.0 ps  Cin =  0.0 ff  Cout =  11.2 ff  Cmax =   0.0 ff  G =    0\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Path  1 --      23 : 4    3 sky130_fd_sc_hd__and4_1  A =   8.76  Df = 857.7  -77.8 ps  S = 279.9 ps  Cin =  1.3 ff  Cout =   6.4 ff  Cmax = 303.7 ff  G =  455\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Path  2 --      31 : 4    1 sky130_fd_sc_hd__nand4_1 A =   6.26  Df =1198.8  -50.9 ps  S = 307.7 ps  Cin =  2.1 ff  Cout =   4.1 ff  Cmax = 240.3 ff  G =  195\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Path  3 --      32 : 2    1 sky130_fd_sc_hd__xnor2_1 A =   8.76  Df =2382.5 -588.1 ps  S =1284.1 ps  Cin =  3.9 ff  Cout =  11.0 ff  Cmax = 102.2 ff  G =  279\n",
      "| INFO     | job0 | syn                  | 0 | ABC: Start-point = pi2 (\\counter_reg [2]).  End-point = po7 ($auto$alumacc.cc:495:replace_alu$15.Y [7]).\n",
      "| INFO     | job0 | syn                  | 0 | ABC: + write_blif <abc-temp-dir>/output.blif\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 22.1.2. Re-integrating ABC results.\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__a31oi_1 cells:        2\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__and4_1 cells:        3\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__inv_1 cells:        1\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:        2\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:        1\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:        2\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:        3\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:   sky130_fd_sc_hd__xor2_1 cells:        1\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:        internal signals:       15\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:           input signals:        9\n",
      "| INFO     | job0 | syn                  | 0 | ABC RESULTS:          output signals:        8\n",
      "| INFO     | job0 | syn                  | 0 | Removing temp directory.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> clean -purge\n",
      "| INFO     | job0 | syn                  | 0 | Removed 0 unused cells and 32 unused wires.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> setundef -zero\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 23. Executing SETUNDEF pass (replace undef values with defined constants).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> splitnets\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 24. Executing SPLITNETS pass (splitting up multi-bit signals).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> clean -purge\n",
      "| INFO     | job0 | syn                  | 0 | Removed 0 unused cells and 8 unused wires.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> hilomap -singleton -locell sky130_fd_sc_hd__conb_1 LO -hicell sky130_fd_sc_hd__conb_1 HI\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 25. Executing HILOMAP pass (mapping to constant drivers).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> insbuf -buf sky130_fd_sc_hd__buf_4 A X\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 26. Executing INSBUF pass (insert buffer cells for connected wires).\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> clean -purge\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> echo off\n",
      "| INFO     | job0 | syn                  | 0 | echo off\n",
      "| INFO     | job0 | syn                  | 0 | {\n",
      "| INFO     | job0 | syn                  | 0 |    \"creator\": \"Yosys 0.51 (git sha1 c4b519022, g++ 12.2.0-14+deb12u1 -fPIC -O3)\",\n",
      "| INFO     | job0 | syn                  | 0 |    \"invocation\": \"stat -json -top heartbeat -liberty /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/syn/0/inputs/sc_logic_sky130hd_sky130_fd_sc_hd__ss_n40C_1v40.lib \",\n",
      "| INFO     | job0 | syn                  | 0 |    \"modules\": {\n",
      "| INFO     | job0 | syn                  | 0 |       \"\\\\heartbeat\": {\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_wires\":         28,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_wire_bits\":     28,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_pub_wires\":     11,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_pub_wire_bits\": 11,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_ports\":         3,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_port_bits\":     3,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_memories\":      0,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_memory_bits\":   0,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_processes\":     0,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_cells\":         25,\n",
      "| INFO     | job0 | syn                  | 0 |          \"area\":              336.572800,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_cells_by_type\": {\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__a31oi_1\": 2,\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__and4_1\": 3,\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__dfrtp_1\": 9,\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__ha_1\": 1,\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__inv_1\": 1,\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__nand2_1\": 2,\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__nand4_1\": 1,\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__nor2_1\": 2,\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__xnor2_1\": 3,\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__xor2_1\": 1\n",
      "| INFO     | job0 | syn                  | 0 |          }\n",
      "| INFO     | job0 | syn                  | 0 |       }\n",
      "| INFO     | job0 | syn                  | 0 |    },\n",
      "| INFO     | job0 | syn                  | 0 |       \"design\": {\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_wires\":         28,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_wire_bits\":     28,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_pub_wires\":     11,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_pub_wire_bits\": 11,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_ports\":         3,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_port_bits\":     3,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_memories\":      0,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_memory_bits\":   0,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_processes\":     0,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_cells\":         25,\n",
      "| INFO     | job0 | syn                  | 0 |          \"area\":              336.572800,\n",
      "| INFO     | job0 | syn                  | 0 |          \"num_cells_by_type\": {\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__a31oi_1\": 2,\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__and4_1\": 3,\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__dfrtp_1\": 9,\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__ha_1\": 1,\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__inv_1\": 1,\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__nand2_1\": 2,\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__nand4_1\": 1,\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__nor2_1\": 2,\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__xnor2_1\": 3,\n",
      "| INFO     | job0 | syn                  | 0 |             \"sky130_fd_sc_hd__xor2_1\": 1\n",
      "| INFO     | job0 | syn                  | 0 |          }\n",
      "| INFO     | job0 | syn                  | 0 |       }\n",
      "| INFO     | job0 | syn                  | 0 | }\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | echo on\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> write_verilog -noexpr -nohex -nodec outputs/heartbeat.vg\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 27. Executing Verilog backend.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> clean_zerowidth\n",
      "| INFO     | job0 | syn                  | 0 | Dumping module `\\heartbeat'.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | yosys> write_json outputs/heartbeat.netlist.json\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | 28. Executing JSON backend.\n",
      "| INFO     | job0 | syn                  | 0 | \n",
      "| INFO     | job0 | syn                  | 0 | End of script. Logfile hash: 4412bf3cab, CPU: user 0.94s system 0.05s, MEM: 574.59 MB peak\n",
      "| INFO     | job0 | syn                  | 0 | Yosys 0.51 (git sha1 c4b519022, g++ 12.2.0-14+deb12u1 -fPIC -O3)\n",
      "| INFO     | job0 | syn                  | 0 | Time spent: 25% 2x abc (0 sec), 18% 2x read_liberty (0 sec), ...\n",
      "| WARNING  | job0 | syn                  | 0 | 1245: ABC: Warning: Detected 9 multi-output gates (for example, \"sky130_fd_sc_hd__fa_1\").\n",
      "| WARNING  | job0 | syn                  | 0 | 1254: ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
      "| INFO     | job0 | syn                  | 0 | Number of errors: 0\n",
      "| INFO     | job0 | syn                  | 0 | Number of warnings: 2\n",
      "| INFO     | job0 | syn                  | 0 | Finished task in 43.39s\n",
      "| INFO     | job0 | floorplan.init       | 0 | Tool 'openroad' found with version 'baaed2e490a2a781037f141e66f8b342cb498118' in directory '/opt/openroad/OpenROAD/bin'\n",
      "| INFO     | job0 | floorplan.init       | 0 | Running in /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/floorplan.init/0\n",
      "| INFO     | job0 | floorplan.init       | 0 | openroad -no_init -metrics reports/metrics.json -exit /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/openroad/scripts/apr/sc_init_floorplan.tcl\n",
      "| INFO     | job0 | floorplan.init       | 0 | OpenROAD baaed2e490a2a781037f141e66f8b342cb498118\n",
      "| INFO     | job0 | floorplan.init       | 0 | Features included (+) or not (-): +GPU +GUI +Python\n",
      "| INFO     | job0 | floorplan.init       | 0 | This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "| INFO     | job0 | floorplan.init       | 0 | Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "| INFO     | job0 | floorplan.init       | 0 | [INFO ORD-0030] Using 64 thread(s).\n",
      "| INFO     | job0 | floorplan.init       | 0 | [INFO FLW-0001] Defining timing corners: fast slow typical\n",
      "| INFO     | job0 | floorplan.init       | 0 | Reading liberty file for fast (fast): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ff_100C_1v95.lib.gz\n",
      "| INFO     | job0 | floorplan.init       | 0 | Reading liberty file for slow (slow): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz\n",
      "| INFO     | job0 | floorplan.init       | 0 | Reading liberty file for typical (typical): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__tt_025C_1v80.lib.gz\n",
      "| INFO     | job0 | floorplan.init       | 0 | Reading techlef: /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/base/apr/sky130_fd_sc_hd.tlef\n",
      "| INFO     | job0 | floorplan.init       | 0 | [INFO ODB-0227] LEF file: /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/base/apr/sky130_fd_sc_hd.tlef, created 11 layers, 25 vias\n",
      "| INFO     | job0 | floorplan.init       | 0 | Reading lef: /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/lef/sky130_fd_sc_hd_merged.lef\n",
      "| INFO     | job0 | floorplan.init       | 0 | [INFO ODB-0227] LEF file: /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/lef/sky130_fd_sc_hd_merged.lef, created 437 library cells\n",
      "| INFO     | job0 | floorplan.init       | 0 | Reading netlist verilog: inputs/heartbeat.vg\n",
      "| INFO     | job0 | floorplan.init       | 0 | Loading global connect configuration: /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/apr/openroad/global_connect.tcl\n",
      "| INFO     | job0 | floorplan.init       | 0 | Global connection rules: 2\n",
      "| INFO     | job0 | floorplan.init       | 0 |   Instances: \".*\" with pins \"VPWR\" connect to \"VDD\"\n",
      "| INFO     | job0 | floorplan.init       | 0 |   Instances: \".*\" with pins \"VGND\" connect to \"VSS\"\n",
      "| INFO     | job0 | floorplan.init       | 0 | Reading SDC: /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/_common/sdc/sc_constraints.sdc\n",
      "| INFO     | job0 | floorplan.init       | 0 | [WARNING FLW-0001] Defaulting back to default SDC\n",
      "| INFO     | job0 | floorplan.init       | 0 | Creating clock clk0 with 10.000ns period and 0.000ns jitter.\n",
      "| INFO     | job0 | floorplan.init       | 0 | Using sky130_fd_sc_hd__buf_1 as the SDC IO constraint cell\n",
      "| INFO     | job0 | floorplan.init       | 0 | Setting output load constraint to 0.023pF.\n",
      "| INFO     | job0 | floorplan.init       | 0 | Setting input driving pin constraint to sky130_fd_sc_hd__buf_1/X.\n",
      "| INFO     | job0 | floorplan.init       | 0 | [INFO FLW-0001] Timing path groups: in2out in2reg reg2out reg2reg\n",
      "| INFO     | job0 | floorplan.init       | 0 | Warning: There is 1 input port missing set_input_delay.\n",
      "| INFO     | job0 | floorplan.init       | 0 |   nreset\n",
      "| INFO     | job0 | floorplan.init       | 0 | Warning: There is 1 output port missing set_output_delay.\n",
      "| INFO     | job0 | floorplan.init       | 0 |   out\n",
      "| INFO     | job0 | floorplan.init       | 0 | Warning: There is 1 unconstrained endpoint.\n",
      "| INFO     | job0 | floorplan.init       | 0 |   out\n",
      "| INFO     | job0 | floorplan.init       | 0 | [INFO FLW-0001] Using met5 for clock parasitics estimation\n",
      "| INFO     | job0 | floorplan.init       | 0 | [INFO FLW-0001] Using met2 for signal parasitics estimation\n",
      "| INFO     | job0 | floorplan.init       | 0 | [INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | [INFO FLW-0001] Setting global routing adjustment for met1 to 40.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | [INFO FLW-0001] Setting global routing adjustment for met2 to 40.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | [INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | [INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | [INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | Global connection rules: 2\n",
      "| INFO     | job0 | floorplan.init       | 0 |   Instances: \".*\" with pins \"VPWR\" connect to \"VDD\"\n",
      "| INFO     | job0 | floorplan.init       | 0 |   Instances: \".*\" with pins \"VGND\" connect to \"VSS\"\n",
      "| INFO     | job0 | floorplan.init       | 0 | Sourcing global connect configuration: /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/apr/openroad/global_connect.tcl\n",
      "| INFO     | job0 | floorplan.init       | 0 | Global connection rules: 2\n",
      "| INFO     | job0 | floorplan.init       | 0 |   Instances: \".*\" with pins \"VPWR\" connect to \"VDD\"\n",
      "| INFO     | job0 | floorplan.init       | 0 |   Instances: \".*\" with pins \"VGND\" connect to \"VSS\"\n",
      "| INFO     | job0 | floorplan.init       | 0 | [WARNING IFP-0028] Core area lower left (1.000, 1.000) snapped to (1.380, 2.720).\n",
      "| INFO     | job0 | floorplan.init       | 0 | [INFO IFP-0001] Added 10 rows of 62 site unithd.\n",
      "| INFO     | job0 | floorplan.init       | 0 | Floorplan information:\n",
      "| INFO     | job0 | floorplan.init       | 0 | Die area: 0.0 0.0 31.005 31.005\n",
      "| INFO     | job0 | floorplan.init       | 0 | Core area: 1.38 2.72 29.9 29.92\n",
      "| INFO     | job0 | floorplan.init       | 0 | place_pins siliconcompiler arguments: -random\n",
      "| INFO     | job0 | floorplan.init       | 0 | Found 0 macro blocks.\n",
      "| INFO     | job0 | floorplan.init       | 0 | Using 2 tracks default min distance between IO pins.\n",
      "| INFO     | job0 | floorplan.init       | 0 | [INFO PPL-0007] Random pin placement.\n",
      "| INFO     | job0 | floorplan.init       | 0 | [INFO RSZ-0026] Removed 0 buffers.\n",
      "| INFO     | job0 | floorplan.init       | 0 | Removed 0 unused instances and 0 unused nets.\n",
      "| INFO     | job0 | floorplan.init       | 0 | SC_METRIC: report_checks -path_delay max\n",
      "| INFO     | job0 | floorplan.init       | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | floorplan.init       | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | floorplan.init       | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | floorplan.init       | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | floorplan.init       | 0 | Path Type: max\n",
      "| INFO     | job0 | floorplan.init       | 0 | Corner: slow\n",
      "| INFO     | job0 | floorplan.init       | 0 | \n",
      "| INFO     | job0 | floorplan.init       | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | floorplan.init       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.init       | 0 |                   0.00    0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                           0.00    0.00   clock network delay (ideal)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                   0.00    0.00    0.00 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |      4    0.01    0.16    1.32    1.32 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                   0.16    0.00    1.32 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |      3    0.01    0.17    0.92    2.24 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                   0.17    0.00    2.24 v _18_/C (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |      3    0.01    0.13    0.85    3.08 v _18_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                   0.13    0.00    3.08 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |      1    0.00    0.10    0.81    3.90 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                   0.10    0.00    3.90 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                   3.90   data arrival time\n",
      "| INFO     | job0 | floorplan.init       | 0 | \n",
      "| INFO     | job0 | floorplan.init       | 0 |                   0.00   10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                           0.00   10.00   clock network delay (ideal)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                           0.00   10.00   clock reconvergence pessimism\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                  10.00 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                          -0.84    9.16   library setup time\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                   9.16   data required time\n",
      "| INFO     | job0 | floorplan.init       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                   9.16   data required time\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                  -3.90   data arrival time\n",
      "| INFO     | job0 | floorplan.init       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                   5.26   slack (MET)\n",
      "| INFO     | job0 | floorplan.init       | 0 | \n",
      "| INFO     | job0 | floorplan.init       | 0 | \n",
      "| INFO     | job0 | floorplan.init       | 0 | SC_METRIC: setupslack\n",
      "| INFO     | job0 | floorplan.init       | 0 | worst slack max 5.26\n",
      "| INFO     | job0 | floorplan.init       | 0 | SC_METRIC: tns\n",
      "| INFO     | job0 | floorplan.init       | 0 | tns max 0.00\n",
      "| INFO     | job0 | floorplan.init       | 0 | SC_METRIC: unconstrained\n",
      "| INFO     | job0 | floorplan.init       | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | floorplan.init       | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | floorplan.init       | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | floorplan.init       | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | floorplan.init       | 0 | Path Type: max\n",
      "| INFO     | job0 | floorplan.init       | 0 | Corner: slow\n",
      "| INFO     | job0 | floorplan.init       | 0 | \n",
      "| INFO     | job0 | floorplan.init       | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | floorplan.init       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.init       | 0 |                   0.00    0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                           0.00    0.00   clock network delay (ideal)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                   0.00    0.00    0.00 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |      4    0.01    0.16    1.32    1.32 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                   0.16    0.00    1.32 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |      3    0.01    0.17    0.92    2.24 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                   0.17    0.00    2.24 v _18_/C (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |      3    0.01    0.13    0.85    3.08 v _18_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                   0.13    0.00    3.08 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |      1    0.00    0.10    0.81    3.90 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                   0.10    0.00    3.90 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                   3.90   data arrival time\n",
      "| INFO     | job0 | floorplan.init       | 0 | \n",
      "| INFO     | job0 | floorplan.init       | 0 |                   0.00   10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                           0.00   10.00   clock network delay (ideal)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                           0.00   10.00   clock reconvergence pessimism\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                  10.00 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | floorplan.init       | 0 |                          -0.84    9.16   library setup time\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                   9.16   data required time\n",
      "| INFO     | job0 | floorplan.init       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                   9.16   data required time\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                  -3.90   data arrival time\n",
      "| INFO     | job0 | floorplan.init       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.init       | 0 |                                   5.26   slack (MET)\n",
      "| INFO     | job0 | floorplan.init       | 0 | \n",
      "| INFO     | job0 | floorplan.init       | 0 | \n",
      "| INFO     | job0 | floorplan.init       | 0 | SC_METRIC: floating nets\n",
      "| INFO     | job0 | floorplan.init       | 0 | Clock                   Period          Waveform\n",
      "| INFO     | job0 | floorplan.init       | 0 | ----------------------------------------------------\n",
      "| INFO     | job0 | floorplan.init       | 0 | clk0                     10.00        0.00      5.00\n",
      "| INFO     | job0 | floorplan.init       | 0 | SC_METRIC: power\n",
      "| INFO     | job0 | floorplan.init       | 0 | Power for corner: fast\n",
      "| INFO     | job0 | floorplan.init       | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | floorplan.init       | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | floorplan.init       | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.init       | 0 | Sequential             4.40e-05   0.00e+00   3.12e-07   4.44e-05  99.8%\n",
      "| INFO     | job0 | floorplan.init       | 0 | Combinational          0.00e+00   0.00e+00   9.57e-08   9.57e-08   0.2%\n",
      "| INFO     | job0 | floorplan.init       | 0 | Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.init       | 0 | Total                  4.40e-05   0.00e+00   4.08e-07   4.45e-05 100.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 |                           99.1%       0.0%       0.9%\n",
      "| INFO     | job0 | floorplan.init       | 0 | Power for corner: slow\n",
      "| INFO     | job0 | floorplan.init       | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | floorplan.init       | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | floorplan.init       | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.init       | 0 | Sequential             1.79e-05   0.00e+00   5.31e-08   1.79e-05 100.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | Combinational          0.00e+00   0.00e+00   1.13e-12   1.13e-12   0.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.init       | 0 | Total                  1.79e-05   0.00e+00   5.31e-08   1.79e-05 100.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 |                           99.7%       0.0%       0.3%\n",
      "| INFO     | job0 | floorplan.init       | 0 | Power for corner: typical\n",
      "| INFO     | job0 | floorplan.init       | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | floorplan.init       | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | floorplan.init       | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.init       | 0 | Sequential             3.71e-05   0.00e+00   5.31e-08   3.71e-05 100.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | Combinational          0.00e+00   0.00e+00   4.31e-11   4.31e-11   0.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.init       | 0 | Total                  3.71e-05   0.00e+00   5.32e-08   3.71e-05 100.0%\n",
      "| INFO     | job0 | floorplan.init       | 0 |                           99.9%       0.0%       0.1%\n",
      "| INFO     | job0 | floorplan.init       | 0 | SC_METRIC: cellarea\n",
      "| INFO     | job0 | floorplan.init       | 0 | Design area 337 u^2 43% utilization.\n",
      "| INFO     | job0 | floorplan.init       | 0 | Cell type report:                       Count       Area\n",
      "| INFO     | job0 | floorplan.init       | 0 |   Inverter                                  1       3.75\n",
      "| INFO     | job0 | floorplan.init       | 0 |   Sequential cell                           9     225.22\n",
      "| INFO     | job0 | floorplan.init       | 0 |   Multi-Input combinational cell           15     107.60\n",
      "| INFO     | job0 | floorplan.init       | 0 |   Total                                    25     336.57\n",
      "| INFO     | job0 | floorplan.init       | 0 | \n",
      "| INFO     | job0 | floorplan.init       | 0 | Cell instance report:\n",
      "| INFO     | job0 | floorplan.init       | 0 |   sky130_fd_sc_hd__a31oi_1                  2      12.51\n",
      "| INFO     | job0 | floorplan.init       | 0 |   sky130_fd_sc_hd__and4_1                   3      26.28\n",
      "| INFO     | job0 | floorplan.init       | 0 |   sky130_fd_sc_hd__dfrtp_1                  9     225.22\n",
      "| INFO     | job0 | floorplan.init       | 0 |   sky130_fd_sc_hd__ha_1                     1      12.51\n",
      "| INFO     | job0 | floorplan.init       | 0 |   sky130_fd_sc_hd__inv_1                    1       3.75\n",
      "| INFO     | job0 | floorplan.init       | 0 |   sky130_fd_sc_hd__nand2_1                  2       7.51\n",
      "| INFO     | job0 | floorplan.init       | 0 |   sky130_fd_sc_hd__nand4_1                  1       6.26\n",
      "| INFO     | job0 | floorplan.init       | 0 |   sky130_fd_sc_hd__nor2_1                   2       7.51\n",
      "| INFO     | job0 | floorplan.init       | 0 |   sky130_fd_sc_hd__xnor2_1                  3      26.28\n",
      "| INFO     | job0 | floorplan.init       | 0 |   sky130_fd_sc_hd__xor2_1                   1       8.76\n",
      "| INFO     | job0 | floorplan.init       | 0 | [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | floorplan.init       | 0 | libGL error: No matching fbConfigs or visuals found\n",
      "| INFO     | job0 | floorplan.init       | 0 | libGL error: failed to load driver: swrast\n",
      "| INFO     | job0 | floorplan.init       | 0 | [INFO FLW-0001] Saving \"snapshot\" to reports/images/heartbeat.png\n",
      "| WARNING  | job0 | floorplan.init       | 0 |  20: [WARNING FLW-0001] Defaulting back to default SDC\n",
      "| WARNING  | job0 | floorplan.init       | 0 |  26: Warning: There is 1 input port missing set_input_delay.\n",
      "| WARNING  | job0 | floorplan.init       | 0 |  28: Warning: There is 1 output port missing set_output_delay.\n",
      "| WARNING  | job0 | floorplan.init       | 0 |  30: Warning: There is 1 unconstrained endpoint.\n",
      "| WARNING  | job0 | floorplan.init       | 0 |  47: [WARNING IFP-0028] Core area lower left (1.000, 1.000) snapped to (1.380, 2.720).\n",
      "| WARNING  | job0 | floorplan.init       | 0 | 202: [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | floorplan.init       | 0 | Number of errors: 0\n",
      "| INFO     | job0 | floorplan.init       | 0 | Number of warnings: 6\n",
      "| INFO     | job0 | floorplan.init       | 0 | Finished task in 11.32s\n",
      "| WARNING  | job0 | floorplan.macro_p... | 0 | floorplan.macro_placement0 will be skipped since are no macros to place.\n",
      "| INFO     | job0 | floorplan.macro_p... | 0 | Finished task in 0.49s\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | Tool 'openroad' found with version 'baaed2e490a2a781037f141e66f8b342cb498118' in directory '/opt/openroad/OpenROAD/bin'\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | Running in /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/floorplan.tapcell/0\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | openroad -no_init -metrics reports/metrics.json -exit /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/openroad/scripts/apr/sc_endcap_tapcell_insertion.tcl\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | OpenROAD baaed2e490a2a781037f141e66f8b342cb498118\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | Features included (+) or not (-): +GPU +GUI +Python\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | [INFO ORD-0030] Using 64 thread(s).\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | [INFO FLW-0001] Defining timing corners: fast slow typical\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | Reading liberty file for fast (fast): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ff_100C_1v95.lib.gz\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | Reading liberty file for slow (slow): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | Reading liberty file for typical (typical): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__tt_025C_1v80.lib.gz\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | Reading ODB: inputs/heartbeat.odb\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | Reading SDC: inputs/heartbeat.sdc\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | [INFO FLW-0001] Timing path groups: in2out in2reg reg2out reg2reg\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | [INFO FLW-0001] Using met5 for clock parasitics estimation\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | [INFO FLW-0001] Using met2 for signal parasitics estimation\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | [INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | [INFO FLW-0001] Setting global routing adjustment for met1 to 40.0%\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | [INFO FLW-0001] Setting global routing adjustment for met2 to 40.0%\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | [INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | [INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | [INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | Global connection rules: 2\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 |   Instances: \".*\" with pins \"VPWR\" connect to \"VDD\"\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 |   Instances: \".*\" with pins \"VGND\" connect to \"VSS\"\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | [INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/HI.\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | [INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/LO.\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | Sourcing tapcell file: /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/apr/openroad/tapcell.tcl\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | [INFO TAP-0005] Inserted 12 tapcells.\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | SC_METRIC: floating nets\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | Clock                   Period          Waveform\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | ----------------------------------------------------\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | clk0                     10.00        0.00      5.00\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | SC_METRIC: cellarea\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | Design area 337 u^2 43% utilization.\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | Cell type report:                       Count       Area\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 |   Tap cell                                 12      15.01\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 |   Inverter                                  1       3.75\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 |   Sequential cell                           9     225.22\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 |   Multi-Input combinational cell           15     107.60\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 |   Total                                    37     351.59\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | \n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | Cell instance report:\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 |   sky130_fd_sc_hd__a31oi_1                  2      12.51\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 |   sky130_fd_sc_hd__and4_1                   3      26.28\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 |   sky130_fd_sc_hd__dfrtp_1                  9     225.22\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 |   sky130_fd_sc_hd__ha_1                     1      12.51\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 |   sky130_fd_sc_hd__inv_1                    1       3.75\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 |   sky130_fd_sc_hd__nand2_1                  2       7.51\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 |   sky130_fd_sc_hd__nand4_1                  1       6.26\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 |   sky130_fd_sc_hd__nor2_1                   2       7.51\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 |   sky130_fd_sc_hd__tapvpwrvgnd_1           12      15.01\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 |   sky130_fd_sc_hd__xnor2_1                  3      26.28\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 |   sky130_fd_sc_hd__xor2_1                   1       8.76\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | libGL error: No matching fbConfigs or visuals found\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | libGL error: failed to load driver: swrast\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | [INFO FLW-0001] Saving \"snapshot\" to reports/images/heartbeat.png\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | [INFO FLW-0001] Saving \"placement\" to reports/images/heartbeat.placement.png\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | [INFO FLW-0001] Saving \"placement density heatmap\" to reports/images/heatmap/placement_density.png\n",
      "| WARNING  | job0 | floorplan.tapcell    | 0 | 53: [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | Number of errors: 0\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | Number of warnings: 1\n",
      "| INFO     | job0 | floorplan.tapcell    | 0 | Finished task in 10.63s\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Tool 'openroad' found with version 'baaed2e490a2a781037f141e66f8b342cb498118' in directory '/opt/openroad/OpenROAD/bin'\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Running in /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/floorplan.power_grid/0\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | openroad -no_init -metrics reports/metrics.json -exit /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/openroad/scripts/apr/sc_power_grid.tcl\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | OpenROAD baaed2e490a2a781037f141e66f8b342cb498118\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Features included (+) or not (-): +GPU +GUI +Python\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | [INFO ORD-0030] Using 64 thread(s).\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | [INFO FLW-0001] Defining timing corners: fast slow typical\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Reading liberty file for fast (fast): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ff_100C_1v95.lib.gz\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Reading liberty file for slow (slow): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Reading liberty file for typical (typical): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__tt_025C_1v80.lib.gz\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Reading ODB: inputs/heartbeat.odb\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Reading SDC: inputs/heartbeat.sdc\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | [INFO FLW-0001] Timing path groups: in2out in2reg reg2out reg2reg\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | [INFO FLW-0001] Using met5 for clock parasitics estimation\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | [INFO FLW-0001] Using met2 for signal parasitics estimation\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | [INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | [INFO FLW-0001] Setting global routing adjustment for met1 to 40.0%\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | [INFO FLW-0001] Setting global routing adjustment for met2 to 40.0%\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | [INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | [INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | [INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Global connection rules: 2\n",
      "| INFO     | job0 | floorplan.power_grid | 0 |   Instances: \".*\" with pins \"VPWR\" connect to \"VDD\"\n",
      "| INFO     | job0 | floorplan.power_grid | 0 |   Instances: \".*\" with pins \"VGND\" connect to \"VSS\"\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Sourcing PDNGEN configuration: /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/apr/openroad/pdngen.tcl\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | [INFO PDN-0001] Inserting grid: grid\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Check supply net: VDD\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | [INFO PSM-0040] All shapes on net VDD are connected.\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Check supply net: VSS\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | [INFO PSM-0040] All shapes on net VSS are connected.\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | SC_METRIC: floating nets\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Clock                   Period          Waveform\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | ----------------------------------------------------\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | clk0                     10.00        0.00      5.00\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | SC_METRIC: cellarea\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Design area 337 u^2 43% utilization.\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Cell type report:                       Count       Area\n",
      "| INFO     | job0 | floorplan.power_grid | 0 |   Tap cell                                 12      15.01\n",
      "| INFO     | job0 | floorplan.power_grid | 0 |   Inverter                                  1       3.75\n",
      "| INFO     | job0 | floorplan.power_grid | 0 |   Sequential cell                           9     225.22\n",
      "| INFO     | job0 | floorplan.power_grid | 0 |   Multi-Input combinational cell           15     107.60\n",
      "| INFO     | job0 | floorplan.power_grid | 0 |   Total                                    37     351.59\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | \n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Cell instance report:\n",
      "| INFO     | job0 | floorplan.power_grid | 0 |   sky130_fd_sc_hd__a31oi_1                  2      12.51\n",
      "| INFO     | job0 | floorplan.power_grid | 0 |   sky130_fd_sc_hd__and4_1                   3      26.28\n",
      "| INFO     | job0 | floorplan.power_grid | 0 |   sky130_fd_sc_hd__dfrtp_1                  9     225.22\n",
      "| INFO     | job0 | floorplan.power_grid | 0 |   sky130_fd_sc_hd__ha_1                     1      12.51\n",
      "| INFO     | job0 | floorplan.power_grid | 0 |   sky130_fd_sc_hd__inv_1                    1       3.75\n",
      "| INFO     | job0 | floorplan.power_grid | 0 |   sky130_fd_sc_hd__nand2_1                  2       7.51\n",
      "| INFO     | job0 | floorplan.power_grid | 0 |   sky130_fd_sc_hd__nand4_1                  1       6.26\n",
      "| INFO     | job0 | floorplan.power_grid | 0 |   sky130_fd_sc_hd__nor2_1                   2       7.51\n",
      "| INFO     | job0 | floorplan.power_grid | 0 |   sky130_fd_sc_hd__tapvpwrvgnd_1           12      15.01\n",
      "| INFO     | job0 | floorplan.power_grid | 0 |   sky130_fd_sc_hd__xnor2_1                  3      26.28\n",
      "| INFO     | job0 | floorplan.power_grid | 0 |   sky130_fd_sc_hd__xor2_1                   1       8.76\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | libGL error: No matching fbConfigs or visuals found\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | libGL error: failed to load driver: swrast\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | [INFO FLW-0001] Saving \"snapshot\" to reports/images/heartbeat.png\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | [INFO FLW-0001] Saving \"placement\" to reports/images/heartbeat.placement.png\n",
      "| WARNING  | job0 | floorplan.power_grid | 0 | 55: [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Number of errors: 0\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Number of warnings: 1\n",
      "| INFO     | job0 | floorplan.power_grid | 0 | Finished task in 10.76s\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Tool 'openroad' found with version 'baaed2e490a2a781037f141e66f8b342cb498118' in directory '/opt/openroad/OpenROAD/bin'\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Running in /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/floorplan.pin_placement/0\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | openroad -no_init -metrics reports/metrics.json -exit /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/openroad/scripts/apr/sc_pin_placement.tcl\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | OpenROAD baaed2e490a2a781037f141e66f8b342cb498118\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Features included (+) or not (-): +GPU +GUI +Python\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO ORD-0030] Using 64 thread(s).\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO FLW-0001] Defining timing corners: fast slow typical\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Reading liberty file for fast (fast): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ff_100C_1v95.lib.gz\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Reading liberty file for slow (slow): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Reading liberty file for typical (typical): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__tt_025C_1v80.lib.gz\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Reading ODB: inputs/heartbeat.odb\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Reading SDC: inputs/heartbeat.sdc\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO FLW-0001] Timing path groups: in2out in2reg reg2out reg2reg\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO FLW-0001] Using met5 for clock parasitics estimation\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO FLW-0001] Using met2 for signal parasitics estimation\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO FLW-0001] Setting global routing adjustment for met1 to 40.0%\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO FLW-0001] Setting global routing adjustment for met2 to 40.0%\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Global connection rules: 2\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |   Instances: \".*\" with pins \"VPWR\" connect to \"VDD\"\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |   Instances: \".*\" with pins \"VGND\" connect to \"VSS\"\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO FLW-0001] Performing global placement without considering IO\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0002] DBU: 1000\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0003] SiteSize: (  0.460  2.720 ) um\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0004] CoreBBox: (  1.380  2.720 ) ( 29.900 29.920 ) um\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0006] Number of instances:                37\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0007] Movable instances:                  25\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0008] Fixed instances:                    12\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0009] Dummy instances:                     0\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0010] Number of nets:                     28\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0011] Number of pins:                     99\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 31.005 31.005 ) um\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0013] Core BBox: (  1.380  2.720 ) ( 29.900 29.920 ) um\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0016] Core area:                     775.744 um^2\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0017] Fixed instances area:           15.014 um^2\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0018] Movable instances area:        336.573 um^2\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0019] Utilization:                    44.243 %\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0020] Standard cells area:           336.573 um^2\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0021] Large instances area:            0.000 um^2\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0023] Placement target density:       1.0000\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0024] Movable insts average area:     13.463 um^2\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0025] Ideal bin area:                 13.463 um^2\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0026] Ideal bin count:                    57\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0027] Total bin area:                775.744 um^2\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0028] Bin count (X, Y):           4 ,      4\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0029] Bin size (W * H):       7.130 *  6.800 um\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0030] Number of bins:                     16\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | global_placement siliconcompiler arguments: -routability_driven -timing_driven -skip_io\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [WARNING GPL-0150] -skip_io will disable timing driven mode.\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [WARNING GPL-0151] -skip_io will disable routability driven mode.\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0002] DBU: 1000\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0003] SiteSize: (  0.460  2.720 ) um\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0004] CoreBBox: (  1.380  2.720 ) ( 29.900 29.920 ) um\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0006] Number of instances:                37\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0007] Movable instances:                  25\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0008] Fixed instances:                    12\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0009] Dummy instances:                     0\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0010] Number of nets:                     28\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0011] Number of pins:                     96\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 31.005 31.005 ) um\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0013] Core BBox: (  1.380  2.720 ) ( 29.900 29.920 ) um\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0016] Core area:                     775.744 um^2\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0017] Fixed instances area:           15.014 um^2\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0018] Movable instances area:        336.573 um^2\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0019] Utilization:                    44.243 %\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0020] Standard cells area:           336.573 um^2\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0021] Large instances area:            0.000 um^2\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0023] Placement target density:       0.6000\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0024] Movable insts average area:     13.463 um^2\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0025] Ideal bin area:                 22.438 um^2\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0026] Ideal bin count:                    34\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0027] Total bin area:                775.744 um^2\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0028] Bin count (X, Y):           4 ,      4\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0029] Bin size (W * H):       7.130 *  6.800 um\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0030] Number of bins:                     16\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-0031] HPWL: Half-Perimeter Wirelength\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | ---------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |         1 |   0.6597 |  9.411600e+04 |   +0.00% |  8.40e-13 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |        10 |   0.6529 |  9.145300e+04 |   -2.83% |  1.30e-12 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |        20 |   0.6531 |  9.149100e+04 |   +0.04% |  2.12e-12 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |        30 |   0.6531 |  9.149400e+04 |   +0.00% |  3.46e-12 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |        40 |   0.6530 |  9.149300e+04 |   -0.00% |  5.63e-12 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |        50 |   0.6530 |  9.148500e+04 |   -0.01% |  9.17e-12 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |        60 |   0.6530 |  9.147200e+04 |   -0.01% |  1.49e-11 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |        70 |   0.6530 |  9.145900e+04 |   -0.01% |  2.43e-11 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |        80 |   0.6529 |  9.146900e+04 |   +0.01% |  3.96e-11 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |        90 |   0.6529 |  9.149500e+04 |   +0.03% |  6.46e-11 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       100 |   0.6526 |  9.153100e+04 |   +0.04% |  1.05e-10 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       110 |   0.6522 |  9.156000e+04 |   +0.03% |  1.71e-10 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       120 |   0.6512 |  9.172300e+04 |   +0.18% |  2.79e-10 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       130 |   0.6499 |  9.184600e+04 |   +0.13% |  4.55e-10 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       140 |   0.6487 |  9.194300e+04 |   +0.11% |  7.40e-10 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       150 |   0.6483 |  9.227700e+04 |   +0.36% |  1.21e-09 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       160 |   0.6466 |  9.287400e+04 |   +0.65% |  1.96e-09 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       170 |   0.6410 |  9.425400e+04 |   +1.49% |  3.20e-09 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       180 |   0.6261 |  9.746700e+04 |   +3.41% |  5.21e-09 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       190 |   0.5893 |  1.043090e+05 |   +7.02% |  8.49e-09 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       200 |   0.5374 |  1.119380e+05 |   +7.31% |  1.38e-08 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       210 |   0.4843 |  1.219180e+05 |   +8.92% |  2.25e-08 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       220 |   0.4241 |  1.496170e+05 |  +22.72% |  3.67e-08 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       230 |   0.3670 |  1.645620e+05 |   +9.99% |  5.98e-08 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       240 |   0.3235 |  1.785000e+05 |   +8.47% |  9.26e-08 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       250 |   0.2741 |  1.936640e+05 |   +8.50% |  1.36e-07 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       260 |   0.2259 |  2.018460e+05 |   +4.22% |  2.01e-07 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       270 |   0.1769 |  2.079400e+05 |   +3.02% |  2.96e-07 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |       280 |   0.1312 |  2.136300e+05 |   +2.74% |  4.36e-07 |\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-1001] Finished with Overflow: 0.097090\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-1002] Placed Cell Area              336.5728\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-1003] Available Free Area           760.7296\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-1004] Minimum Feasible Density        0.4500 (cell_area / free_area)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-1006]   Suggested Target Densities:\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-1007]     - For 90% usage of free space: 0.4916\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO GPL-1008]     - For 80% usage of free space: 0.5530\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Found 0 macro blocks.\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Using 2 tracks default min distance between IO pins.\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO PPL-0001] Number of available slots 102\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO PPL-0002] Number of I/O             3\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO PPL-0003] Number of I/O w/sink      3\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO PPL-0004] Number of I/O w/o sink    0\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO PPL-0005] Slots per section         200\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO PPL-0008] Successfully assigned pins to sections.\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO PPL-0012] I/O nets HPWL: 69.03 um.\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | SC_METRIC: report_checks -path_delay max\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Path Type: max\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Corner: slow\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | \n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                   0.00    0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                           0.00    0.00   clock network delay (ideal)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                   0.00    0.00    0.00 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |      4    0.01    0.17    1.33    1.33 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                   0.17    0.00    1.33 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |      3    0.01    0.18    0.94    2.27 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                   0.18    0.00    2.27 v _18_/C (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |      3    0.01    0.15    0.87    3.15 v _18_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                   0.15    0.00    3.15 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |      1    0.00    0.10    0.83    3.98 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                   0.10    0.00    3.98 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                   3.98   data arrival time\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | \n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                   0.00   10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                           0.00   10.00   clock network delay (ideal)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                           0.00   10.00   clock reconvergence pessimism\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                  10.00 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                          -0.84    9.16   library setup time\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                   9.16   data required time\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                   9.16   data required time\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                  -3.98   data arrival time\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                   5.18   slack (MET)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | \n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | \n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | SC_METRIC: setupslack\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | worst slack max 5.18\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | SC_METRIC: tns\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | tns max 0.00\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | SC_METRIC: unconstrained\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Path Type: max\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Corner: slow\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | \n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                   0.00    0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                           0.00    0.00   clock network delay (ideal)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                   0.00    0.00    0.00 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |      4    0.01    0.17    1.33    1.33 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                   0.17    0.00    1.33 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |      3    0.01    0.18    0.94    2.27 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                   0.18    0.00    2.27 v _18_/C (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |      3    0.01    0.15    0.87    3.15 v _18_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                   0.15    0.00    3.15 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |      1    0.00    0.10    0.83    3.98 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                   0.10    0.00    3.98 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                   3.98   data arrival time\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | \n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                   0.00   10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                           0.00   10.00   clock network delay (ideal)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                           0.00   10.00   clock reconvergence pessimism\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                  10.00 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                          -0.84    9.16   library setup time\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                   9.16   data required time\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                   9.16   data required time\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                  -3.98   data arrival time\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |                                   5.18   slack (MET)\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | \n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | \n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | SC_METRIC: floating nets\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Clock                   Period          Waveform\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | ----------------------------------------------------\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | clk0                     10.00        0.00      5.00\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | SC_METRIC: cellarea\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Design area 337 u^2 43% utilization.\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Cell type report:                       Count       Area\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |   Tap cell                                 12      15.01\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |   Inverter                                  1       3.75\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |   Sequential cell                           9     225.22\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |   Multi-Input combinational cell           15     107.60\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |   Total                                    37     351.59\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | \n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Cell instance report:\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |   sky130_fd_sc_hd__a31oi_1                  2      12.51\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |   sky130_fd_sc_hd__and4_1                   3      26.28\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |   sky130_fd_sc_hd__dfrtp_1                  9     225.22\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |   sky130_fd_sc_hd__ha_1                     1      12.51\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |   sky130_fd_sc_hd__inv_1                    1       3.75\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |   sky130_fd_sc_hd__nand2_1                  2       7.51\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |   sky130_fd_sc_hd__nand4_1                  1       6.26\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |   sky130_fd_sc_hd__nor2_1                   2       7.51\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |   sky130_fd_sc_hd__tapvpwrvgnd_1           12      15.01\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |   sky130_fd_sc_hd__xnor2_1                  3      26.28\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 |   sky130_fd_sc_hd__xor2_1                   1       8.76\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | libGL error: No matching fbConfigs or visuals found\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | libGL error: failed to load driver: swrast\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO FLW-0001] Saving \"snapshot\" to reports/images/heartbeat.png\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO FLW-0001] Saving \"placement\" to reports/images/heartbeat.placement.png\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO FLW-0001] Saving \"placement density heatmap\" to reports/images/heatmap/placement_density.png\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | [INFO FLW-0001] Saving \"estimated routing congestion heatmap\" to reports/images/heatmap/estimated_routing_congestion.png\n",
      "| WARNING  | job0 | floorplan.pin_pla... | 0 |  51: [WARNING GPL-0150] -skip_io will disable timing driven mode.\n",
      "| WARNING  | job0 | floorplan.pin_pla... | 0 |  52: [WARNING GPL-0151] -skip_io will disable routability driven mode.\n",
      "| WARNING  | job0 | floorplan.pin_pla... | 0 | 235: [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Number of errors: 0\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Number of warnings: 3\n",
      "| INFO     | job0 | floorplan.pin_pla... | 0 | Finished task in 11.16s\n",
      "| INFO     | job0 | place.global         | 0 | Tool 'openroad' found with version 'baaed2e490a2a781037f141e66f8b342cb498118' in directory '/opt/openroad/OpenROAD/bin'\n",
      "| INFO     | job0 | place.global         | 0 | Running in /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/place.global/0\n",
      "| INFO     | job0 | place.global         | 0 | openroad -no_init -metrics reports/metrics.json -exit /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/openroad/scripts/apr/sc_global_placement.tcl\n",
      "| INFO     | job0 | place.global         | 0 | OpenROAD baaed2e490a2a781037f141e66f8b342cb498118\n",
      "| INFO     | job0 | place.global         | 0 | Features included (+) or not (-): +GPU +GUI +Python\n",
      "| INFO     | job0 | place.global         | 0 | This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "| INFO     | job0 | place.global         | 0 | Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "| INFO     | job0 | place.global         | 0 | [INFO ORD-0030] Using 64 thread(s).\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Defining timing corners: fast slow typical\n",
      "| INFO     | job0 | place.global         | 0 | Reading liberty file for fast (fast): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ff_100C_1v95.lib.gz\n",
      "| INFO     | job0 | place.global         | 0 | Reading liberty file for slow (slow): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz\n",
      "| INFO     | job0 | place.global         | 0 | Reading liberty file for typical (typical): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__tt_025C_1v80.lib.gz\n",
      "| INFO     | job0 | place.global         | 0 | Reading ODB: inputs/heartbeat.odb\n",
      "| INFO     | job0 | place.global         | 0 | Reading SDC: inputs/heartbeat.sdc\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Timing path groups: in2out in2reg reg2out reg2reg\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Using met5 for clock parasitics estimation\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Using met2 for signal parasitics estimation\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Setting global routing adjustment for met1 to 40.0%\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Setting global routing adjustment for met2 to 40.0%\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Setting global routing signal routing layers to: met1-met5\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Setting global routing clock routing layers to: met1-met5\n",
      "| INFO     | job0 | place.global         | 0 | Global connection rules: 2\n",
      "| INFO     | job0 | place.global         | 0 |   Instances: \".*\" with pins \"VPWR\" connect to \"VDD\"\n",
      "| INFO     | job0 | place.global         | 0 |   Instances: \".*\" with pins \"VGND\" connect to \"VSS\"\n",
      "| INFO     | job0 | place.global         | 0 | Dont use report: reports/dont_use.global_placement.rpt\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0002] DBU: 1000\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0003] SiteSize: (  0.460  2.720 ) um\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0004] CoreBBox: (  1.380  2.720 ) ( 29.900 29.920 ) um\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0006] Number of instances:                37\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0007] Movable instances:                  25\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0008] Fixed instances:                    12\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0009] Dummy instances:                     0\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0010] Number of nets:                     28\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0011] Number of pins:                     99\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 31.005 31.005 ) um\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0013] Core BBox: (  1.380  2.720 ) ( 29.900 29.920 ) um\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0016] Core area:                     775.744 um^2\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0017] Fixed instances area:           15.014 um^2\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0018] Movable instances area:        336.573 um^2\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0019] Utilization:                    44.243 %\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0020] Standard cells area:           336.573 um^2\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0021] Large instances area:            0.000 um^2\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0023] Placement target density:       1.0000\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0024] Movable insts average area:     13.463 um^2\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0025] Ideal bin area:                 13.463 um^2\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0026] Ideal bin count:                    57\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0027] Total bin area:                775.744 um^2\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0028] Bin count (X, Y):           4 ,      4\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0029] Bin size (W * H):       7.130 *  6.800 um\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0030] Number of bins:                     16\n",
      "| INFO     | job0 | place.global         | 0 | global_placement siliconcompiler arguments: -routability_driven -timing_driven\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0002] DBU: 1000\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0003] SiteSize: (  0.460  2.720 ) um\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0004] CoreBBox: (  1.380  2.720 ) ( 29.900 29.920 ) um\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0006] Number of instances:                37\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0007] Movable instances:                  25\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0008] Fixed instances:                    12\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0009] Dummy instances:                     0\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0010] Number of nets:                     28\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0011] Number of pins:                     99\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 31.005 31.005 ) um\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0013] Core BBox: (  1.380  2.720 ) ( 29.900 29.920 ) um\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0016] Core area:                     775.744 um^2\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0017] Fixed instances area:           15.014 um^2\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0018] Movable instances area:        336.573 um^2\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0019] Utilization:                    44.243 %\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0020] Standard cells area:           336.573 um^2\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0021] Large instances area:            0.000 um^2\n",
      "| INFO     | job0 | place.global         | 0 | [InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000005 HPWL: 455402\n",
      "| INFO     | job0 | place.global         | 0 | [InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000005 HPWL: 339531\n",
      "| INFO     | job0 | place.global         | 0 | [InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000009 HPWL: 335847\n",
      "| INFO     | job0 | place.global         | 0 | [InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000008 HPWL: 332845\n",
      "| INFO     | job0 | place.global         | 0 | [InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000009 HPWL: 331233\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0023] Placement target density:       0.6000\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0024] Movable insts average area:     13.463 um^2\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0025] Ideal bin area:                 22.438 um^2\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0026] Ideal bin count:                    34\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0027] Total bin area:                775.744 um^2\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0028] Bin count (X, Y):           4 ,      4\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0029] Bin size (W * H):       7.130 *  6.800 um\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0030] Number of bins:                     16\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0031] HPWL: Half-Perimeter Wirelength\n",
      "| INFO     | job0 | place.global         | 0 | Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group\n",
      "| INFO     | job0 | place.global         | 0 | ---------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 |         1 |   0.6608 |  1.292760e+05 |   +0.00% |  1.62e-13 |\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0100] Timing-driven iteration 1/5, virtual: true.\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0101]    Iter: 1, overflow: 0.661, keep resizer changes at: 0.3, HPWL: 129276\n",
      "| INFO     | job0 | place.global         | 0 | Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining\n",
      "| INFO     | job0 | place.global         | 0 | ---------------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 |         0 |     +0.0% |       0 |       0 |             0 |        28\n",
      "| INFO     | job0 | place.global         | 0 |     final |     +0.7% |       5 |       0 |             0 |         0\n",
      "| INFO     | job0 | place.global         | 0 | ---------------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 | [INFO RSZ-0039] Resized 5 instances.\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0106] Timing-driven: worst slack 5.19e-09\n",
      "| INFO     | job0 | place.global         | 0 | Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group\n",
      "| INFO     | job0 | place.global         | 0 | ---------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 |        10 |   0.6608 |  1.290840e+05 |   -0.15% |  2.51e-13 |\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0100] Timing-driven iteration 2/5, virtual: true.\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0101]    Iter: 19, overflow: 0.631, keep resizer changes at: 0.3, HPWL: 129101\n",
      "| INFO     | job0 | place.global         | 0 | Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining\n",
      "| INFO     | job0 | place.global         | 0 | ---------------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 |         0 |     +0.0% |       0 |       0 |             0 |        28\n",
      "| INFO     | job0 | place.global         | 0 |     final |     +0.7% |       5 |       0 |             0 |         0\n",
      "| INFO     | job0 | place.global         | 0 | ---------------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 | [INFO RSZ-0039] Resized 5 instances.\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0106] Timing-driven: worst slack 5.21e-09\n",
      "| INFO     | job0 | place.global         | 0 | Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group\n",
      "| INFO     | job0 | place.global         | 0 | ---------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 |        20 |   0.6243 |  1.285010e+05 |   -0.45% |  4.09e-13 |\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0088] Routability snapshot saved at iter = 21\n",
      "| INFO     | job0 | place.global         | 0 |        30 |   0.5572 |  1.312110e+05 |   +2.11% |  6.66e-13 |\n",
      "| INFO     | job0 | place.global         | 0 |        40 |   0.5161 |  1.324250e+05 |   +0.93% |  1.08e-12 |\n",
      "| INFO     | job0 | place.global         | 0 |        50 |   0.4881 |  1.330850e+05 |   +0.50% |  1.77e-12 |\n",
      "| INFO     | job0 | place.global         | 0 |        60 |   0.4783 |  1.333070e+05 |   +0.17% |  2.88e-12 |\n",
      "| INFO     | job0 | place.global         | 0 |        70 |   0.4830 |  1.331190e+05 |   -0.14% |  4.69e-12 |\n",
      "| INFO     | job0 | place.global         | 0 |        80 |   0.4963 |  1.328380e+05 |   -0.21% |  7.63e-12 |\n",
      "| INFO     | job0 | place.global         | 0 |        90 |   0.5048 |  1.326090e+05 |   -0.17% |  1.24e-11 |\n",
      "| INFO     | job0 | place.global         | 0 |       100 |   0.5050 |  1.325960e+05 |   -0.01% |  2.03e-11 |\n",
      "| INFO     | job0 | place.global         | 0 |       110 |   0.5005 |  1.327780e+05 |   +0.14% |  3.30e-11 |\n",
      "| INFO     | job0 | place.global         | 0 |       120 |   0.4930 |  1.330710e+05 |   +0.22% |  5.37e-11 |\n",
      "| INFO     | job0 | place.global         | 0 |       130 |   0.4860 |  1.333590e+05 |   +0.22% |  8.75e-11 |\n",
      "| INFO     | job0 | place.global         | 0 |       140 |   0.4812 |  1.336940e+05 |   +0.25% |  1.43e-10 |\n",
      "| INFO     | job0 | place.global         | 0 |       150 |   0.4773 |  1.340020e+05 |   +0.23% |  2.32e-10 |\n",
      "| INFO     | job0 | place.global         | 0 |       160 |   0.4772 |  1.345050e+05 |   +0.38% |  3.78e-10 |\n",
      "| INFO     | job0 | place.global         | 0 |       170 |   0.4772 |  1.344700e+05 |   -0.03% |  6.16e-10 |\n",
      "| INFO     | job0 | place.global         | 0 |       180 |   0.4858 |  1.351180e+05 |   +0.48% |  1.00e-09 |\n",
      "| INFO     | job0 | place.global         | 0 |       190 |   0.5030 |  1.353710e+05 |   +0.19% |  1.64e-09 |\n",
      "| INFO     | job0 | place.global         | 0 |       200 |   0.5312 |  1.366410e+05 |   +0.94% |  2.66e-09 |\n",
      "| INFO     | job0 | place.global         | 0 |       210 |   0.5419 |  1.375160e+05 |   +0.64% |  4.34e-09 |\n",
      "| INFO     | job0 | place.global         | 0 |       220 |   0.5304 |  1.382660e+05 |   +0.55% |  7.07e-09 |\n",
      "| INFO     | job0 | place.global         | 0 |       230 |   0.5097 |  1.405590e+05 |   +1.66% |  1.15e-08 |\n",
      "| INFO     | job0 | place.global         | 0 |       240 |   0.4546 |  1.453680e+05 |   +3.42% |  1.87e-08 |\n",
      "| INFO     | job0 | place.global         | 0 |       250 |   0.4186 |  1.603950e+05 |  +10.34% |  3.05e-08 |\n",
      "| INFO     | job0 | place.global         | 0 |       260 |   0.3836 |  1.723880e+05 |   +7.48% |  4.97e-08 |\n",
      "| INFO     | job0 | place.global         | 0 |       270 |   0.3361 |  1.850560e+05 |   +7.35% |  7.94e-08 |\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0040] Routability iteration: 1\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0041] Total routing overflow: 0.0000\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0042] Number of overflowed tiles: 0 (0.00%)\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0043] Average top 0.5% routing congestion: 0.9107\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0044] Average top 1.0% routing congestion: 0.9107\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0045] Average top 2.0% routing congestion: 0.9107\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0046] Average top 5.0% routing congestion: 0.9107\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0047] Routability iteration weighted routing congestion: 0.9107\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0050] Weighted routing congestion is lower than target routing congestion(1.0100), end routability optimization.\n",
      "| INFO     | job0 | place.global         | 0 | Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group\n",
      "| INFO     | job0 | place.global         | 0 | ---------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 |       280 |   0.2904 |  2.021730e+05 |   +9.25% |  1.17e-07 |\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0100] Timing-driven iteration 3/5, virtual: false.\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0101]    Iter: 281, overflow: 0.285, keep resizer changes at: 0.3, HPWL: 204627\n",
      "| INFO     | job0 | place.global         | 0 | Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining\n",
      "| INFO     | job0 | place.global         | 0 | ---------------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 |         0 |     +0.0% |       0 |       0 |             0 |        28\n",
      "| INFO     | job0 | place.global         | 0 |     final |     +1.5% |       6 |       0 |             0 |         0\n",
      "| INFO     | job0 | place.global         | 0 | ---------------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 | [INFO RSZ-0039] Resized 6 instances.\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0106] Timing-driven: worst slack 5.22e-09\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0107] Timing-driven: repair_design delta area: 5.005 um^2 (+1.49%)\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0108] Timing-driven: repair_design, gpl cells created: 0 (+0.00%)\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0109] Timing-driven: inserted buffers as reported by repair_design: 0\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0110] Timing-driven: new target density: 0.606579\n",
      "| INFO     | job0 | place.global         | 0 | Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group\n",
      "| INFO     | job0 | place.global         | 0 | ---------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 |       290 |   0.2633 |  2.007270e+05 |   -0.72% |  1.72e-07 |\n",
      "| INFO     | job0 | place.global         | 0 |       300 |   0.2282 |  2.110880e+05 |   +5.16% |  2.54e-07 |\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0100] Timing-driven iteration 4/5, virtual: false.\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0101]    Iter: 303, overflow: 0.203, keep resizer changes at: 0.3, HPWL: 219066\n",
      "| INFO     | job0 | place.global         | 0 | Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining\n",
      "| INFO     | job0 | place.global         | 0 | ---------------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 |         0 |     +0.0% |       0 |       0 |             0 |        28\n",
      "| INFO     | job0 | place.global         | 0 |     final |     +0.0% |       4 |       0 |             0 |         0\n",
      "| INFO     | job0 | place.global         | 0 | ---------------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 | [INFO RSZ-0039] Resized 4 instances.\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0106] Timing-driven: worst slack 5.23e-09\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0107] Timing-driven: repair_design delta area: 0.000 um^2 (+0.00%)\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0108] Timing-driven: repair_design, gpl cells created: 0 (+0.00%)\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0109] Timing-driven: inserted buffers as reported by repair_design: 0\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0110] Timing-driven: new target density: 0.606579\n",
      "| INFO     | job0 | place.global         | 0 | Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group\n",
      "| INFO     | job0 | place.global         | 0 | ---------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 |       310 |   0.1855 |  2.246160e+05 |   +6.41% |  3.74e-07 |\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0100] Timing-driven iteration 5/5, virtual: false.\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0101]    Iter: 319, overflow: 0.145, keep resizer changes at: 0.3, HPWL: 236880\n",
      "| INFO     | job0 | place.global         | 0 | Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining\n",
      "| INFO     | job0 | place.global         | 0 | ---------------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 |         0 |     +0.0% |       0 |       0 |             0 |        28\n",
      "| INFO     | job0 | place.global         | 0 |     final |     +0.0% |       4 |       0 |             0 |         0\n",
      "| INFO     | job0 | place.global         | 0 | ---------------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 | [INFO RSZ-0039] Resized 4 instances.\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0106] Timing-driven: worst slack 5.23e-09\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0107] Timing-driven: repair_design delta area: 0.000 um^2 (+0.00%)\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0108] Timing-driven: repair_design, gpl cells created: 0 (+0.00%)\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0109] Timing-driven: inserted buffers as reported by repair_design: 0\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-0110] Timing-driven: new target density: 0.606579\n",
      "| INFO     | job0 | place.global         | 0 | Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group\n",
      "| INFO     | job0 | place.global         | 0 | ---------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 |       320 |   0.1408 |  2.386190e+05 |   +6.23% |  5.51e-07 |\n",
      "| INFO     | job0 | place.global         | 0 |       330 |   0.1088 |  2.489970e+05 |   +4.35% |  8.12e-07 |\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-1001] Finished with Overflow: 0.096881\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-1002] Placed Cell Area              341.5776\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-1003] Available Free Area           760.7296\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-1004] Minimum Feasible Density        0.4490 (cell_area / free_area)\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-1006]   Suggested Target Densities:\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-1007]     - For 90% usage of free space: 0.4989\n",
      "| INFO     | job0 | place.global         | 0 | [INFO GPL-1008]     - For 80% usage of free space: 0.5613\n",
      "| INFO     | job0 | place.global         | 0 | SC_METRIC: report_checks -path_delay max\n",
      "| INFO     | job0 | place.global         | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | place.global         | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | place.global         | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | place.global         | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | place.global         | 0 | Path Type: max\n",
      "| INFO     | job0 | place.global         | 0 | Corner: slow\n",
      "| INFO     | job0 | place.global         | 0 | \n",
      "| INFO     | job0 | place.global         | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | place.global         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 |                   0.00    0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | place.global         | 0 |                           0.00    0.00   clock network delay (ideal)\n",
      "| INFO     | job0 | place.global         | 0 |                   0.00    0.00    0.00 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.global         | 0 |      4    0.01    0.17    1.34    1.34 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.global         | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | place.global         | 0 |                   0.17    0.00    1.34 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | place.global         | 0 |      3    0.01    0.18    0.94    2.28 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | place.global         | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | place.global         | 0 |                   0.18    0.00    2.28 v _18_/C (sky130_fd_sc_hd__and4_4)\n",
      "| INFO     | job0 | place.global         | 0 |      3    0.01    0.12    0.82    3.11 v _18_/X (sky130_fd_sc_hd__and4_4)\n",
      "| INFO     | job0 | place.global         | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | place.global         | 0 |                   0.12    0.00    3.11 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | place.global         | 0 |      1    0.00    0.11    0.82    3.93 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | place.global         | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | place.global         | 0 |                   0.11    0.00    3.93 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.global         | 0 |                                   3.93   data arrival time\n",
      "| INFO     | job0 | place.global         | 0 | \n",
      "| INFO     | job0 | place.global         | 0 |                   0.00   10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | place.global         | 0 |                           0.00   10.00   clock network delay (ideal)\n",
      "| INFO     | job0 | place.global         | 0 |                           0.00   10.00   clock reconvergence pessimism\n",
      "| INFO     | job0 | place.global         | 0 |                                  10.00 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.global         | 0 |                          -0.85    9.15   library setup time\n",
      "| INFO     | job0 | place.global         | 0 |                                   9.15   data required time\n",
      "| INFO     | job0 | place.global         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 |                                   9.15   data required time\n",
      "| INFO     | job0 | place.global         | 0 |                                  -3.93   data arrival time\n",
      "| INFO     | job0 | place.global         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 |                                   5.23   slack (MET)\n",
      "| INFO     | job0 | place.global         | 0 | \n",
      "| INFO     | job0 | place.global         | 0 | \n",
      "| INFO     | job0 | place.global         | 0 | SC_METRIC: setupslack\n",
      "| INFO     | job0 | place.global         | 0 | worst slack max 5.23\n",
      "| INFO     | job0 | place.global         | 0 | SC_METRIC: tns\n",
      "| INFO     | job0 | place.global         | 0 | tns max 0.00\n",
      "| INFO     | job0 | place.global         | 0 | SC_METRIC: unconstrained\n",
      "| INFO     | job0 | place.global         | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | place.global         | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | place.global         | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | place.global         | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | place.global         | 0 | Path Type: max\n",
      "| INFO     | job0 | place.global         | 0 | Corner: slow\n",
      "| INFO     | job0 | place.global         | 0 | \n",
      "| INFO     | job0 | place.global         | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | place.global         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 |                   0.00    0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | place.global         | 0 |                           0.00    0.00   clock network delay (ideal)\n",
      "| INFO     | job0 | place.global         | 0 |                   0.00    0.00    0.00 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.global         | 0 |      4    0.01    0.17    1.34    1.34 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.global         | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | place.global         | 0 |                   0.17    0.00    1.34 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | place.global         | 0 |      3    0.01    0.18    0.94    2.28 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | place.global         | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | place.global         | 0 |                   0.18    0.00    2.28 v _18_/C (sky130_fd_sc_hd__and4_4)\n",
      "| INFO     | job0 | place.global         | 0 |      3    0.01    0.12    0.82    3.11 v _18_/X (sky130_fd_sc_hd__and4_4)\n",
      "| INFO     | job0 | place.global         | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | place.global         | 0 |                   0.12    0.00    3.11 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | place.global         | 0 |      1    0.00    0.11    0.82    3.93 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | place.global         | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | place.global         | 0 |                   0.11    0.00    3.93 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.global         | 0 |                                   3.93   data arrival time\n",
      "| INFO     | job0 | place.global         | 0 | \n",
      "| INFO     | job0 | place.global         | 0 |                   0.00   10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | place.global         | 0 |                           0.00   10.00   clock network delay (ideal)\n",
      "| INFO     | job0 | place.global         | 0 |                           0.00   10.00   clock reconvergence pessimism\n",
      "| INFO     | job0 | place.global         | 0 |                                  10.00 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.global         | 0 |                          -0.85    9.15   library setup time\n",
      "| INFO     | job0 | place.global         | 0 |                                   9.15   data required time\n",
      "| INFO     | job0 | place.global         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 |                                   9.15   data required time\n",
      "| INFO     | job0 | place.global         | 0 |                                  -3.93   data arrival time\n",
      "| INFO     | job0 | place.global         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 |                                   5.23   slack (MET)\n",
      "| INFO     | job0 | place.global         | 0 | \n",
      "| INFO     | job0 | place.global         | 0 | \n",
      "| INFO     | job0 | place.global         | 0 | SC_METRIC: floating nets\n",
      "| INFO     | job0 | place.global         | 0 | SC_METRIC: fmax\n",
      "| INFO     | job0 | place.global         | 0 | clk0 fmax = 209.47 MHz\n",
      "| INFO     | job0 | place.global         | 0 | Clock                   Period          Waveform\n",
      "| INFO     | job0 | place.global         | 0 | ----------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 | clk0                     10.00        0.00      5.00\n",
      "| INFO     | job0 | place.global         | 0 | SC_METRIC: power\n",
      "| INFO     | job0 | place.global         | 0 | Power for corner: fast\n",
      "| INFO     | job0 | place.global         | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | place.global         | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | place.global         | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 | Sequential             4.40e-05   0.00e+00   3.12e-07   4.44e-05  99.8%\n",
      "| INFO     | job0 | place.global         | 0 | Combinational          0.00e+00   0.00e+00   1.06e-07   1.06e-07   0.2%\n",
      "| INFO     | job0 | place.global         | 0 | Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.global         | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.global         | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.global         | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 | Total                  4.40e-05   0.00e+00   4.18e-07   4.45e-05 100.0%\n",
      "| INFO     | job0 | place.global         | 0 |                           99.1%       0.0%       0.9%\n",
      "| INFO     | job0 | place.global         | 0 | Power for corner: slow\n",
      "| INFO     | job0 | place.global         | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | place.global         | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | place.global         | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 | Sequential             1.79e-05   0.00e+00   5.31e-08   1.79e-05 100.0%\n",
      "| INFO     | job0 | place.global         | 0 | Combinational          0.00e+00   0.00e+00   1.60e-12   1.60e-12   0.0%\n",
      "| INFO     | job0 | place.global         | 0 | Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.global         | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.global         | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.global         | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 | Total                  1.79e-05   0.00e+00   5.31e-08   1.79e-05 100.0%\n",
      "| INFO     | job0 | place.global         | 0 |                           99.7%       0.0%       0.3%\n",
      "| INFO     | job0 | place.global         | 0 | Power for corner: typical\n",
      "| INFO     | job0 | place.global         | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | place.global         | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | place.global         | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 | Sequential             3.71e-05   0.00e+00   5.31e-08   3.71e-05 100.0%\n",
      "| INFO     | job0 | place.global         | 0 | Combinational          0.00e+00   0.00e+00   4.45e-11   4.45e-11   0.0%\n",
      "| INFO     | job0 | place.global         | 0 | Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.global         | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.global         | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.global         | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | place.global         | 0 | Total                  3.71e-05   0.00e+00   5.32e-08   3.71e-05 100.0%\n",
      "| INFO     | job0 | place.global         | 0 |                           99.9%       0.0%       0.1%\n",
      "| INFO     | job0 | place.global         | 0 | SC_METRIC: cellarea\n",
      "| INFO     | job0 | place.global         | 0 | Design area 342 u^2 44% utilization.\n",
      "| INFO     | job0 | place.global         | 0 | Cell type report:                       Count       Area\n",
      "| INFO     | job0 | place.global         | 0 |   Tap cell                                 12      15.01\n",
      "| INFO     | job0 | place.global         | 0 |   Inverter                                  1       3.75\n",
      "| INFO     | job0 | place.global         | 0 |   Sequential cell                           9     225.22\n",
      "| INFO     | job0 | place.global         | 0 |   Multi-Input combinational cell           15     112.61\n",
      "| INFO     | job0 | place.global         | 0 |   Total                                    37     356.59\n",
      "| INFO     | job0 | place.global         | 0 | \n",
      "| INFO     | job0 | place.global         | 0 | Cell instance report:\n",
      "| INFO     | job0 | place.global         | 0 |   sky130_fd_sc_hd__a31oi_1                  2      12.51\n",
      "| INFO     | job0 | place.global         | 0 |   sky130_fd_sc_hd__and4_1                   1       8.76\n",
      "| INFO     | job0 | place.global         | 0 |   sky130_fd_sc_hd__and4_4                   2      22.52\n",
      "| INFO     | job0 | place.global         | 0 |   sky130_fd_sc_hd__clkinv_1                 1       3.75\n",
      "| INFO     | job0 | place.global         | 0 |   sky130_fd_sc_hd__dfrtp_1                  9     225.22\n",
      "| INFO     | job0 | place.global         | 0 |   sky130_fd_sc_hd__ha_1                     1      12.51\n",
      "| INFO     | job0 | place.global         | 0 |   sky130_fd_sc_hd__nand2_1                  2       7.51\n",
      "| INFO     | job0 | place.global         | 0 |   sky130_fd_sc_hd__nand4_1                  1       6.26\n",
      "| INFO     | job0 | place.global         | 0 |   sky130_fd_sc_hd__nor2_1                   2       7.51\n",
      "| INFO     | job0 | place.global         | 0 |   sky130_fd_sc_hd__tapvpwrvgnd_1           12      15.01\n",
      "| INFO     | job0 | place.global         | 0 |   sky130_fd_sc_hd__xnor2_1                  3      26.28\n",
      "| INFO     | job0 | place.global         | 0 |   sky130_fd_sc_hd__xor2_1                   1       8.76\n",
      "| INFO     | job0 | place.global         | 0 | [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | place.global         | 0 | libGL error: No matching fbConfigs or visuals found\n",
      "| INFO     | job0 | place.global         | 0 | libGL error: failed to load driver: swrast\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Saving \"snapshot\" to reports/images/heartbeat.png\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Saving \"placement\" to reports/images/heartbeat.placement.png\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Saving \"placement density heatmap\" to reports/images/heatmap/placement_density.png\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Saving \"estimated routing congestion heatmap\" to reports/images/heatmap/estimated_routing_congestion.png\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Saving \"power density for fast heatmap\" to reports/images/heatmap/power_density/fast.png\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Saving \"power density for slow heatmap\" to reports/images/heatmap/power_density/slow.png\n",
      "| INFO     | job0 | place.global         | 0 | [INFO FLW-0001] Saving \"power density for typical heatmap\" to reports/images/heatmap/power_density/typical.png\n",
      "| WARNING  | job0 | place.global         | 0 | 355: [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | place.global         | 0 | Number of errors: 0\n",
      "| INFO     | job0 | place.global         | 0 | Number of warnings: 1\n",
      "| INFO     | job0 | place.global         | 0 | Finished task in 13.12s\n",
      "| INFO     | job0 | place.repair_design  | 0 | Tool 'openroad' found with version 'baaed2e490a2a781037f141e66f8b342cb498118' in directory '/opt/openroad/OpenROAD/bin'\n",
      "| INFO     | job0 | place.repair_design  | 0 | Running in /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/place.repair_design/0\n",
      "| INFO     | job0 | place.repair_design  | 0 | openroad -no_init -metrics reports/metrics.json -exit /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/openroad/scripts/apr/sc_repair_design.tcl\n",
      "| INFO     | job0 | place.repair_design  | 0 | OpenROAD baaed2e490a2a781037f141e66f8b342cb498118\n",
      "| INFO     | job0 | place.repair_design  | 0 | Features included (+) or not (-): +GPU +GUI +Python\n",
      "| INFO     | job0 | place.repair_design  | 0 | This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "| INFO     | job0 | place.repair_design  | 0 | Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO ORD-0030] Using 64 thread(s).\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO FLW-0001] Defining timing corners: fast slow typical\n",
      "| INFO     | job0 | place.repair_design  | 0 | Reading liberty file for fast (fast): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ff_100C_1v95.lib.gz\n",
      "| INFO     | job0 | place.repair_design  | 0 | Reading liberty file for slow (slow): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz\n",
      "| INFO     | job0 | place.repair_design  | 0 | Reading liberty file for typical (typical): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__tt_025C_1v80.lib.gz\n",
      "| INFO     | job0 | place.repair_design  | 0 | Reading ODB: inputs/heartbeat.odb\n",
      "| INFO     | job0 | place.repair_design  | 0 | Reading SDC: inputs/heartbeat.sdc\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO FLW-0001] Timing path groups: in2out in2reg reg2out reg2reg\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO FLW-0001] Using met5 for clock parasitics estimation\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO FLW-0001] Using met2 for signal parasitics estimation\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO FLW-0001] Setting global routing adjustment for met1 to 40.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO FLW-0001] Setting global routing adjustment for met2 to 40.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | Global connection rules: 2\n",
      "| INFO     | job0 | place.repair_design  | 0 |   Instances: \".*\" with pins \"VPWR\" connect to \"VDD\"\n",
      "| INFO     | job0 | place.repair_design  | 0 |   Instances: \".*\" with pins \"VGND\" connect to \"VSS\"\n",
      "| INFO     | job0 | place.repair_design  | 0 | Dont use report: reports/dont_use.repair_drv.rpt\n",
      "| INFO     | job0 | place.repair_design  | 0 | repair_design siliconcompiler arguments: -cap_margin 0.0 -slew_margin 0.0\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO RSZ-0058] Using max wire length 4694um.\n",
      "| INFO     | job0 | place.repair_design  | 0 | Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining\n",
      "| INFO     | job0 | place.repair_design  | 0 | ---------------------------------------------------------------------\n",
      "| INFO     | job0 | place.repair_design  | 0 |         0 |     +0.0% |       0 |       0 |             0 |        28\n",
      "| INFO     | job0 | place.repair_design  | 0 |        10 |     +0.0% |       0 |       0 |             0 |        18\n",
      "| INFO     | job0 | place.repair_design  | 0 |        20 |     +0.0% |       1 |       0 |             0 |         8\n",
      "| INFO     | job0 | place.repair_design  | 0 |     final |     +0.0% |       4 |       0 |             0 |         0\n",
      "| INFO     | job0 | place.repair_design  | 0 | ---------------------------------------------------------------------\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO RSZ-0039] Resized 4 instances.\n",
      "| INFO     | job0 | place.repair_design  | 0 | SC_METRIC: report_checks -path_delay max\n",
      "| INFO     | job0 | place.repair_design  | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | place.repair_design  | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | place.repair_design  | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | place.repair_design  | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | place.repair_design  | 0 | Path Type: max\n",
      "| INFO     | job0 | place.repair_design  | 0 | Corner: slow\n",
      "| INFO     | job0 | place.repair_design  | 0 | \n",
      "| INFO     | job0 | place.repair_design  | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | place.repair_design  | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | place.repair_design  | 0 |                   0.00    0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                           0.00    0.00   clock network delay (ideal)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                   0.00    0.00    0.00 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.repair_design  | 0 |      4    0.01    0.17    1.34    1.34 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                   0.17    0.00    1.34 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | place.repair_design  | 0 |      3    0.01    0.18    0.94    2.28 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                   0.18    0.00    2.28 v _18_/C (sky130_fd_sc_hd__and4_4)\n",
      "| INFO     | job0 | place.repair_design  | 0 |      3    0.01    0.12    0.82    3.11 v _18_/X (sky130_fd_sc_hd__and4_4)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                   0.12    0.00    3.11 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | place.repair_design  | 0 |      1    0.00    0.11    0.82    3.93 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                   0.11    0.00    3.93 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                   3.93   data arrival time\n",
      "| INFO     | job0 | place.repair_design  | 0 | \n",
      "| INFO     | job0 | place.repair_design  | 0 |                   0.00   10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                           0.00   10.00   clock network delay (ideal)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                           0.00   10.00   clock reconvergence pessimism\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                  10.00 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                          -0.85    9.15   library setup time\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                   9.15   data required time\n",
      "| INFO     | job0 | place.repair_design  | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                   9.15   data required time\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                  -3.93   data arrival time\n",
      "| INFO     | job0 | place.repair_design  | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                   5.23   slack (MET)\n",
      "| INFO     | job0 | place.repair_design  | 0 | \n",
      "| INFO     | job0 | place.repair_design  | 0 | \n",
      "| INFO     | job0 | place.repair_design  | 0 | SC_METRIC: setupslack\n",
      "| INFO     | job0 | place.repair_design  | 0 | worst slack max 5.23\n",
      "| INFO     | job0 | place.repair_design  | 0 | SC_METRIC: tns\n",
      "| INFO     | job0 | place.repair_design  | 0 | tns max 0.00\n",
      "| INFO     | job0 | place.repair_design  | 0 | SC_METRIC: unconstrained\n",
      "| INFO     | job0 | place.repair_design  | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | place.repair_design  | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | place.repair_design  | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | place.repair_design  | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | place.repair_design  | 0 | Path Type: max\n",
      "| INFO     | job0 | place.repair_design  | 0 | Corner: slow\n",
      "| INFO     | job0 | place.repair_design  | 0 | \n",
      "| INFO     | job0 | place.repair_design  | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | place.repair_design  | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | place.repair_design  | 0 |                   0.00    0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                           0.00    0.00   clock network delay (ideal)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                   0.00    0.00    0.00 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.repair_design  | 0 |      4    0.01    0.17    1.34    1.34 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                   0.17    0.00    1.34 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | place.repair_design  | 0 |      3    0.01    0.18    0.94    2.28 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                   0.18    0.00    2.28 v _18_/C (sky130_fd_sc_hd__and4_4)\n",
      "| INFO     | job0 | place.repair_design  | 0 |      3    0.01    0.12    0.82    3.11 v _18_/X (sky130_fd_sc_hd__and4_4)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                   0.12    0.00    3.11 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | place.repair_design  | 0 |      1    0.00    0.11    0.82    3.93 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                   0.11    0.00    3.93 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                   3.93   data arrival time\n",
      "| INFO     | job0 | place.repair_design  | 0 | \n",
      "| INFO     | job0 | place.repair_design  | 0 |                   0.00   10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                           0.00   10.00   clock network delay (ideal)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                           0.00   10.00   clock reconvergence pessimism\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                  10.00 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.repair_design  | 0 |                          -0.85    9.15   library setup time\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                   9.15   data required time\n",
      "| INFO     | job0 | place.repair_design  | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                   9.15   data required time\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                  -3.93   data arrival time\n",
      "| INFO     | job0 | place.repair_design  | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | place.repair_design  | 0 |                                   5.23   slack (MET)\n",
      "| INFO     | job0 | place.repair_design  | 0 | \n",
      "| INFO     | job0 | place.repair_design  | 0 | \n",
      "| INFO     | job0 | place.repair_design  | 0 | SC_METRIC: DRV violators\n",
      "| INFO     | job0 | place.repair_design  | 0 | SC_METRIC: floating nets\n",
      "| INFO     | job0 | place.repair_design  | 0 | SC_METRIC: fmax\n",
      "| INFO     | job0 | place.repair_design  | 0 | clk0 fmax = 209.47 MHz\n",
      "| INFO     | job0 | place.repair_design  | 0 | Clock                   Period          Waveform\n",
      "| INFO     | job0 | place.repair_design  | 0 | ----------------------------------------------------\n",
      "| INFO     | job0 | place.repair_design  | 0 | clk0                     10.00        0.00      5.00\n",
      "| INFO     | job0 | place.repair_design  | 0 | SC_METRIC: power\n",
      "| INFO     | job0 | place.repair_design  | 0 | Power for corner: fast\n",
      "| INFO     | job0 | place.repair_design  | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | place.repair_design  | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | place.repair_design  | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | place.repair_design  | 0 | Sequential             4.40e-05   0.00e+00   3.12e-07   4.44e-05  99.8%\n",
      "| INFO     | job0 | place.repair_design  | 0 | Combinational          0.00e+00   0.00e+00   1.06e-07   1.06e-07   0.2%\n",
      "| INFO     | job0 | place.repair_design  | 0 | Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | place.repair_design  | 0 | Total                  4.40e-05   0.00e+00   4.18e-07   4.45e-05 100.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 |                           99.1%       0.0%       0.9%\n",
      "| INFO     | job0 | place.repair_design  | 0 | Power for corner: slow\n",
      "| INFO     | job0 | place.repair_design  | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | place.repair_design  | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | place.repair_design  | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | place.repair_design  | 0 | Sequential             1.79e-05   0.00e+00   5.31e-08   1.79e-05 100.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | Combinational          0.00e+00   0.00e+00   1.60e-12   1.60e-12   0.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | place.repair_design  | 0 | Total                  1.79e-05   0.00e+00   5.31e-08   1.79e-05 100.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 |                           99.7%       0.0%       0.3%\n",
      "| INFO     | job0 | place.repair_design  | 0 | Power for corner: typical\n",
      "| INFO     | job0 | place.repair_design  | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | place.repair_design  | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | place.repair_design  | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | place.repair_design  | 0 | Sequential             3.71e-05   0.00e+00   5.31e-08   3.71e-05 100.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | Combinational          0.00e+00   0.00e+00   4.45e-11   4.45e-11   0.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | place.repair_design  | 0 | Total                  3.71e-05   0.00e+00   5.32e-08   3.71e-05 100.0%\n",
      "| INFO     | job0 | place.repair_design  | 0 |                           99.9%       0.0%       0.1%\n",
      "| INFO     | job0 | place.repair_design  | 0 | SC_METRIC: cellarea\n",
      "| INFO     | job0 | place.repair_design  | 0 | Design area 342 u^2 44% utilization.\n",
      "| INFO     | job0 | place.repair_design  | 0 | Cell type report:                       Count       Area\n",
      "| INFO     | job0 | place.repair_design  | 0 |   Tap cell                                 12      15.01\n",
      "| INFO     | job0 | place.repair_design  | 0 |   Inverter                                  1       3.75\n",
      "| INFO     | job0 | place.repair_design  | 0 |   Sequential cell                           9     225.22\n",
      "| INFO     | job0 | place.repair_design  | 0 |   Multi-Input combinational cell           15     112.61\n",
      "| INFO     | job0 | place.repair_design  | 0 |   Total                                    37     356.59\n",
      "| INFO     | job0 | place.repair_design  | 0 | \n",
      "| INFO     | job0 | place.repair_design  | 0 | Cell instance report:\n",
      "| INFO     | job0 | place.repair_design  | 0 |   sky130_fd_sc_hd__a31oi_1                  2      12.51\n",
      "| INFO     | job0 | place.repair_design  | 0 |   sky130_fd_sc_hd__and4_1                   1       8.76\n",
      "| INFO     | job0 | place.repair_design  | 0 |   sky130_fd_sc_hd__and4_4                   2      22.52\n",
      "| INFO     | job0 | place.repair_design  | 0 |   sky130_fd_sc_hd__clkinv_1                 1       3.75\n",
      "| INFO     | job0 | place.repair_design  | 0 |   sky130_fd_sc_hd__dfrtp_1                  9     225.22\n",
      "| INFO     | job0 | place.repair_design  | 0 |   sky130_fd_sc_hd__ha_1                     1      12.51\n",
      "| INFO     | job0 | place.repair_design  | 0 |   sky130_fd_sc_hd__nand2_1                  2       7.51\n",
      "| INFO     | job0 | place.repair_design  | 0 |   sky130_fd_sc_hd__nand4_1                  1       6.26\n",
      "| INFO     | job0 | place.repair_design  | 0 |   sky130_fd_sc_hd__nor2_1                   2       7.51\n",
      "| INFO     | job0 | place.repair_design  | 0 |   sky130_fd_sc_hd__tapvpwrvgnd_1           12      15.01\n",
      "| INFO     | job0 | place.repair_design  | 0 |   sky130_fd_sc_hd__xnor2_1                  3      26.28\n",
      "| INFO     | job0 | place.repair_design  | 0 |   sky130_fd_sc_hd__xor2_1                   1       8.76\n",
      "| INFO     | job0 | place.repair_design  | 0 | [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | place.repair_design  | 0 | libGL error: No matching fbConfigs or visuals found\n",
      "| INFO     | job0 | place.repair_design  | 0 | libGL error: failed to load driver: swrast\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO FLW-0001] Saving \"snapshot\" to reports/images/heartbeat.png\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO FLW-0001] Saving \"placement\" to reports/images/heartbeat.placement.png\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO FLW-0001] Saving \"placement density heatmap\" to reports/images/heatmap/placement_density.png\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO FLW-0001] Saving \"estimated routing congestion heatmap\" to reports/images/heatmap/estimated_routing_congestion.png\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO FLW-0001] Saving \"power density for fast heatmap\" to reports/images/heatmap/power_density/fast.png\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO FLW-0001] Saving \"power density for slow heatmap\" to reports/images/heatmap/power_density/slow.png\n",
      "| INFO     | job0 | place.repair_design  | 0 | [INFO FLW-0001] Saving \"power density for typical heatmap\" to reports/images/heatmap/power_density/typical.png\n",
      "| WARNING  | job0 | place.repair_design  | 0 | 185: [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | place.repair_design  | 0 | Number of errors: 0\n",
      "| INFO     | job0 | place.repair_design  | 0 | Number of warnings: 1\n",
      "| INFO     | job0 | place.repair_design  | 0 | Finished task in 13.0s\n",
      "| INFO     | job0 | place.detailed       | 0 | Tool 'openroad' found with version 'baaed2e490a2a781037f141e66f8b342cb498118' in directory '/opt/openroad/OpenROAD/bin'\n",
      "| INFO     | job0 | place.detailed       | 0 | Running in /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/place.detailed/0\n",
      "| INFO     | job0 | place.detailed       | 0 | openroad -no_init -metrics reports/metrics.json -exit /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/openroad/scripts/apr/sc_detailed_placement.tcl\n",
      "| INFO     | job0 | place.detailed       | 0 | OpenROAD baaed2e490a2a781037f141e66f8b342cb498118\n",
      "| INFO     | job0 | place.detailed       | 0 | Features included (+) or not (-): +GPU +GUI +Python\n",
      "| INFO     | job0 | place.detailed       | 0 | This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "| INFO     | job0 | place.detailed       | 0 | Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO ORD-0030] Using 64 thread(s).\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO FLW-0001] Defining timing corners: fast slow typical\n",
      "| INFO     | job0 | place.detailed       | 0 | Reading liberty file for fast (fast): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ff_100C_1v95.lib.gz\n",
      "| INFO     | job0 | place.detailed       | 0 | Reading liberty file for slow (slow): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz\n",
      "| INFO     | job0 | place.detailed       | 0 | Reading liberty file for typical (typical): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__tt_025C_1v80.lib.gz\n",
      "| INFO     | job0 | place.detailed       | 0 | Reading ODB: inputs/heartbeat.odb\n",
      "| INFO     | job0 | place.detailed       | 0 | Reading SDC: inputs/heartbeat.sdc\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO FLW-0001] Timing path groups: in2out in2reg reg2out reg2reg\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO FLW-0001] Using met5 for clock parasitics estimation\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO FLW-0001] Using met2 for signal parasitics estimation\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO FLW-0001] Setting global routing adjustment for met1 to 40.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO FLW-0001] Setting global routing adjustment for met2 to 40.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | Global connection rules: 2\n",
      "| INFO     | job0 | place.detailed       | 0 |   Instances: \".*\" with pins \"VPWR\" connect to \"VDD\"\n",
      "| INFO     | job0 | place.detailed       | 0 |   Instances: \".*\" with pins \"VGND\" connect to \"VSS\"\n",
      "| INFO     | job0 | place.detailed       | 0 | Placement Analysis\n",
      "| INFO     | job0 | place.detailed       | 0 | ---------------------------------\n",
      "| INFO     | job0 | place.detailed       | 0 | total displacement         69.7 u\n",
      "| INFO     | job0 | place.detailed       | 0 | average displacement        1.9 u\n",
      "| INFO     | job0 | place.detailed       | 0 | max displacement            6.8 u\n",
      "| INFO     | job0 | place.detailed       | 0 | original HPWL             261.7 u\n",
      "| INFO     | job0 | place.detailed       | 0 | legalized HPWL            340.4 u\n",
      "| INFO     | job0 | place.detailed       | 0 | delta HPWL                   30 %\n",
      "| INFO     | job0 | place.detailed       | 0 | \n",
      "| INFO     | job0 | place.detailed       | 0 | Detailed placement improvement.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0401] Setting random seed to 1.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0402] Setting maximum displacement 0 0 to 57040 57040 units.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0320] Collected 15 fixed cells.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0318] Collected 25 single height cells.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0321] Collected 0 wide cells.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0322] Image (1380, 2720) - (29900, 29920)\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0310] Assigned 25 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0313] Found 0 cells in wrong regions.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0315] Found 0 row alignment problems.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0314] Found 0 site alignment problems.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0311] Found 0 overlaps between adjacent cells.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0312] Found 0 edge spacing violations and 0 padding violations.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0303] Running algorithm for independent set matching.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0300] Set matching objective is wirelength.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0301] Pass   1 of matching; objective is 3.410170e+05.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0302] End of matching; objective is 3.410170e+05, improvement is 0.00 percent.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0303] Running algorithm for global swaps.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0306] Pass   1 of global swaps; hpwl is 3.410540e+05.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0307] End of global swaps; objective is 3.410540e+05, improvement is -0.01 percent.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0303] Running algorithm for vertical swaps.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0308] Pass   1 of vertical swaps; hpwl is 3.403510e+05.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0309] End of vertical swaps; objective is 3.403510e+05, improvement is 0.21 percent.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0303] Running algorithm for reordering.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0304] Pass   1 of reordering; objective is 3.392540e+05.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0305] End of reordering; objective is 3.392540e+05, improvement is 0.32 percent.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0303] Running algorithm for random improvement.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0324] Random improver is using displacement generator.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0325] Random improver is using hpwl objective.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0326] Random improver cost string is (a).\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0332] End of pass, Generator displacement called 500 times.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0335] Generator displacement, Cumulative attempts 500, swaps 103, moves   397 since last reset.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0333] End of pass, Objective hpwl, Initial cost 3.392540e+05, Scratch cost 3.271650e+05, Incremental cost 3.233730e+05, Mismatch? Y\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0338] End of pass, Total cost is 3.271650e+05.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0327] Pass   1 of random improver; improvement in cost is 4.68 percent.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0332] End of pass, Generator displacement called 500 times.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0335] Generator displacement, Cumulative attempts 1000, swaps 212, moves   788 since last reset.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0333] End of pass, Objective hpwl, Initial cost 3.271650e+05, Scratch cost 3.239450e+05, Incremental cost 3.223150e+05, Mismatch? Y\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0338] End of pass, Total cost is 3.239450e+05.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0327] Pass   2 of random improver; improvement in cost is 1.48 percent.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0332] End of pass, Generator displacement called 500 times.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0335] Generator displacement, Cumulative attempts 1500, swaps 330, moves  1170 since last reset.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0333] End of pass, Objective hpwl, Initial cost 3.239450e+05, Scratch cost 3.190400e+05, Incremental cost 3.190400e+05, Mismatch? N\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0338] End of pass, Total cost is 3.190400e+05.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0327] Pass   3 of random improver; improvement in cost is 1.51 percent.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0332] End of pass, Generator displacement called 500 times.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0335] Generator displacement, Cumulative attempts 2000, swaps 453, moves  1547 since last reset.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0333] End of pass, Objective hpwl, Initial cost 3.190400e+05, Scratch cost 3.183950e+05, Incremental cost 3.183950e+05, Mismatch? N\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0338] End of pass, Total cost is 3.183950e+05.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0327] Pass   4 of random improver; improvement in cost is 0.20 percent.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0328] End of random improver; improvement is 6.148491 percent.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0380] Cell flipping.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0382] Changed 0 cell orientations for row compatibility.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0383] Performed 6 cell flips.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0384] End of flipping; objective is 3.119440e+05, improvement is 2.03 percent.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0313] Found 0 cells in wrong regions.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0315] Found 0 row alignment problems.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0314] Found 0 site alignment problems.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0311] Found 0 overlaps between adjacent cells.\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0312] Found 0 edge spacing violations and 0 padding violations.\n",
      "| INFO     | job0 | place.detailed       | 0 | Detailed Improvement Results\n",
      "| INFO     | job0 | place.detailed       | 0 | ------------------------------------------\n",
      "| INFO     | job0 | place.detailed       | 0 | Original HPWL              340.4 u\n",
      "| INFO     | job0 | place.detailed       | 0 | Final HPWL                 311.8 u\n",
      "| INFO     | job0 | place.detailed       | 0 | Delta HPWL                  -8.4 %\n",
      "| INFO     | job0 | place.detailed       | 0 | \n",
      "| INFO     | job0 | place.detailed       | 0 | Placement Analysis\n",
      "| INFO     | job0 | place.detailed       | 0 | ---------------------------------\n",
      "| INFO     | job0 | place.detailed       | 0 | total displacement          0.0 u\n",
      "| INFO     | job0 | place.detailed       | 0 | average displacement        0.0 u\n",
      "| INFO     | job0 | place.detailed       | 0 | max displacement            0.0 u\n",
      "| INFO     | job0 | place.detailed       | 0 | original HPWL             311.8 u\n",
      "| INFO     | job0 | place.detailed       | 0 | legalized HPWL            318.6 u\n",
      "| INFO     | job0 | place.detailed       | 0 | delta HPWL                    2 %\n",
      "| INFO     | job0 | place.detailed       | 0 | \n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0020] Mirrored 6 instances\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0021] HPWL before             318.6 u\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0022] HPWL after              311.8 u\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO DPL-0023] HPWL delta               -2.1 %\n",
      "| INFO     | job0 | place.detailed       | 0 | SC_METRIC: report_checks -path_delay max\n",
      "| INFO     | job0 | place.detailed       | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | place.detailed       | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | place.detailed       | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | place.detailed       | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | place.detailed       | 0 | Path Type: max\n",
      "| INFO     | job0 | place.detailed       | 0 | Corner: slow\n",
      "| INFO     | job0 | place.detailed       | 0 | \n",
      "| INFO     | job0 | place.detailed       | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | place.detailed       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | place.detailed       | 0 |                   0.00    0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | place.detailed       | 0 |                           0.00    0.00   clock network delay (ideal)\n",
      "| INFO     | job0 | place.detailed       | 0 |                   0.00    0.00    0.00 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.detailed       | 0 |      4    0.01    0.18    1.35    1.35 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.detailed       | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | place.detailed       | 0 |                   0.18    0.00    1.35 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | place.detailed       | 0 |      3    0.01    0.19    0.97    2.32 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | place.detailed       | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | place.detailed       | 0 |                   0.19    0.00    2.32 v _18_/C (sky130_fd_sc_hd__and4_4)\n",
      "| INFO     | job0 | place.detailed       | 0 |      3    0.01    0.12    0.83    3.15 v _18_/X (sky130_fd_sc_hd__and4_4)\n",
      "| INFO     | job0 | place.detailed       | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | place.detailed       | 0 |                   0.12    0.00    3.15 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | place.detailed       | 0 |      1    0.00    0.10    0.81    3.96 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | place.detailed       | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | place.detailed       | 0 |                   0.10    0.00    3.96 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.detailed       | 0 |                                   3.96   data arrival time\n",
      "| INFO     | job0 | place.detailed       | 0 | \n",
      "| INFO     | job0 | place.detailed       | 0 |                   0.00   10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | place.detailed       | 0 |                           0.00   10.00   clock network delay (ideal)\n",
      "| INFO     | job0 | place.detailed       | 0 |                           0.00   10.00   clock reconvergence pessimism\n",
      "| INFO     | job0 | place.detailed       | 0 |                                  10.00 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.detailed       | 0 |                          -0.84    9.16   library setup time\n",
      "| INFO     | job0 | place.detailed       | 0 |                                   9.16   data required time\n",
      "| INFO     | job0 | place.detailed       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | place.detailed       | 0 |                                   9.16   data required time\n",
      "| INFO     | job0 | place.detailed       | 0 |                                  -3.96   data arrival time\n",
      "| INFO     | job0 | place.detailed       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | place.detailed       | 0 |                                   5.20   slack (MET)\n",
      "| INFO     | job0 | place.detailed       | 0 | \n",
      "| INFO     | job0 | place.detailed       | 0 | \n",
      "| INFO     | job0 | place.detailed       | 0 | SC_METRIC: setupslack\n",
      "| INFO     | job0 | place.detailed       | 0 | worst slack max 5.20\n",
      "| INFO     | job0 | place.detailed       | 0 | SC_METRIC: tns\n",
      "| INFO     | job0 | place.detailed       | 0 | tns max 0.00\n",
      "| INFO     | job0 | place.detailed       | 0 | SC_METRIC: unconstrained\n",
      "| INFO     | job0 | place.detailed       | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | place.detailed       | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | place.detailed       | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | place.detailed       | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | place.detailed       | 0 | Path Type: max\n",
      "| INFO     | job0 | place.detailed       | 0 | Corner: slow\n",
      "| INFO     | job0 | place.detailed       | 0 | \n",
      "| INFO     | job0 | place.detailed       | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | place.detailed       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | place.detailed       | 0 |                   0.00    0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | place.detailed       | 0 |                           0.00    0.00   clock network delay (ideal)\n",
      "| INFO     | job0 | place.detailed       | 0 |                   0.00    0.00    0.00 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.detailed       | 0 |      4    0.01    0.18    1.35    1.35 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.detailed       | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | place.detailed       | 0 |                   0.18    0.00    1.35 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | place.detailed       | 0 |      3    0.01    0.19    0.97    2.32 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | place.detailed       | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | place.detailed       | 0 |                   0.19    0.00    2.32 v _18_/C (sky130_fd_sc_hd__and4_4)\n",
      "| INFO     | job0 | place.detailed       | 0 |      3    0.01    0.12    0.83    3.15 v _18_/X (sky130_fd_sc_hd__and4_4)\n",
      "| INFO     | job0 | place.detailed       | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | place.detailed       | 0 |                   0.12    0.00    3.15 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | place.detailed       | 0 |      1    0.00    0.10    0.81    3.96 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | place.detailed       | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | place.detailed       | 0 |                   0.10    0.00    3.96 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.detailed       | 0 |                                   3.96   data arrival time\n",
      "| INFO     | job0 | place.detailed       | 0 | \n",
      "| INFO     | job0 | place.detailed       | 0 |                   0.00   10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | place.detailed       | 0 |                           0.00   10.00   clock network delay (ideal)\n",
      "| INFO     | job0 | place.detailed       | 0 |                           0.00   10.00   clock reconvergence pessimism\n",
      "| INFO     | job0 | place.detailed       | 0 |                                  10.00 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | place.detailed       | 0 |                          -0.84    9.16   library setup time\n",
      "| INFO     | job0 | place.detailed       | 0 |                                   9.16   data required time\n",
      "| INFO     | job0 | place.detailed       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | place.detailed       | 0 |                                   9.16   data required time\n",
      "| INFO     | job0 | place.detailed       | 0 |                                  -3.96   data arrival time\n",
      "| INFO     | job0 | place.detailed       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | place.detailed       | 0 |                                   5.20   slack (MET)\n",
      "| INFO     | job0 | place.detailed       | 0 | \n",
      "| INFO     | job0 | place.detailed       | 0 | \n",
      "| INFO     | job0 | place.detailed       | 0 | SC_METRIC: DRV violators\n",
      "| INFO     | job0 | place.detailed       | 0 | SC_METRIC: floating nets\n",
      "| INFO     | job0 | place.detailed       | 0 | SC_METRIC: fmax\n",
      "| INFO     | job0 | place.detailed       | 0 | clk0 fmax = 208.12 MHz\n",
      "| INFO     | job0 | place.detailed       | 0 | Clock                   Period          Waveform\n",
      "| INFO     | job0 | place.detailed       | 0 | ----------------------------------------------------\n",
      "| INFO     | job0 | place.detailed       | 0 | clk0                     10.00        0.00      5.00\n",
      "| INFO     | job0 | place.detailed       | 0 | SC_METRIC: power\n",
      "| INFO     | job0 | place.detailed       | 0 | Power for corner: fast\n",
      "| INFO     | job0 | place.detailed       | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | place.detailed       | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | place.detailed       | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | place.detailed       | 0 | Sequential             4.40e-05   0.00e+00   3.12e-07   4.44e-05  99.8%\n",
      "| INFO     | job0 | place.detailed       | 0 | Combinational          0.00e+00   0.00e+00   1.06e-07   1.06e-07   0.2%\n",
      "| INFO     | job0 | place.detailed       | 0 | Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | place.detailed       | 0 | Total                  4.40e-05   0.00e+00   4.18e-07   4.45e-05 100.0%\n",
      "| INFO     | job0 | place.detailed       | 0 |                           99.1%       0.0%       0.9%\n",
      "| INFO     | job0 | place.detailed       | 0 | Power for corner: slow\n",
      "| INFO     | job0 | place.detailed       | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | place.detailed       | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | place.detailed       | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | place.detailed       | 0 | Sequential             1.79e-05   0.00e+00   5.31e-08   1.79e-05 100.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | Combinational          0.00e+00   0.00e+00   1.60e-12   1.60e-12   0.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | place.detailed       | 0 | Total                  1.79e-05   0.00e+00   5.31e-08   1.79e-05 100.0%\n",
      "| INFO     | job0 | place.detailed       | 0 |                           99.7%       0.0%       0.3%\n",
      "| INFO     | job0 | place.detailed       | 0 | Power for corner: typical\n",
      "| INFO     | job0 | place.detailed       | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | place.detailed       | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | place.detailed       | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | place.detailed       | 0 | Sequential             3.71e-05   0.00e+00   5.31e-08   3.71e-05 100.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | Combinational          0.00e+00   0.00e+00   4.45e-11   4.45e-11   0.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | place.detailed       | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | place.detailed       | 0 | Total                  3.71e-05   0.00e+00   5.32e-08   3.71e-05 100.0%\n",
      "| INFO     | job0 | place.detailed       | 0 |                           99.9%       0.0%       0.1%\n",
      "| INFO     | job0 | place.detailed       | 0 | SC_METRIC: cellarea\n",
      "| INFO     | job0 | place.detailed       | 0 | Design area 342 u^2 44% utilization.\n",
      "| INFO     | job0 | place.detailed       | 0 | Cell type report:                       Count       Area\n",
      "| INFO     | job0 | place.detailed       | 0 |   Tap cell                                 12      15.01\n",
      "| INFO     | job0 | place.detailed       | 0 |   Inverter                                  1       3.75\n",
      "| INFO     | job0 | place.detailed       | 0 |   Sequential cell                           9     225.22\n",
      "| INFO     | job0 | place.detailed       | 0 |   Multi-Input combinational cell           15     112.61\n",
      "| INFO     | job0 | place.detailed       | 0 |   Total                                    37     356.59\n",
      "| INFO     | job0 | place.detailed       | 0 | \n",
      "| INFO     | job0 | place.detailed       | 0 | Cell instance report:\n",
      "| INFO     | job0 | place.detailed       | 0 |   sky130_fd_sc_hd__a31oi_1                  2      12.51\n",
      "| INFO     | job0 | place.detailed       | 0 |   sky130_fd_sc_hd__and4_1                   1       8.76\n",
      "| INFO     | job0 | place.detailed       | 0 |   sky130_fd_sc_hd__and4_4                   2      22.52\n",
      "| INFO     | job0 | place.detailed       | 0 |   sky130_fd_sc_hd__clkinv_1                 1       3.75\n",
      "| INFO     | job0 | place.detailed       | 0 |   sky130_fd_sc_hd__dfrtp_1                  9     225.22\n",
      "| INFO     | job0 | place.detailed       | 0 |   sky130_fd_sc_hd__ha_1                     1      12.51\n",
      "| INFO     | job0 | place.detailed       | 0 |   sky130_fd_sc_hd__nand2_1                  2       7.51\n",
      "| INFO     | job0 | place.detailed       | 0 |   sky130_fd_sc_hd__nand4_1                  1       6.26\n",
      "| INFO     | job0 | place.detailed       | 0 |   sky130_fd_sc_hd__nor2_1                   2       7.51\n",
      "| INFO     | job0 | place.detailed       | 0 |   sky130_fd_sc_hd__tapvpwrvgnd_1           12      15.01\n",
      "| INFO     | job0 | place.detailed       | 0 |   sky130_fd_sc_hd__xnor2_1                  3      26.28\n",
      "| INFO     | job0 | place.detailed       | 0 |   sky130_fd_sc_hd__xor2_1                   1       8.76\n",
      "| INFO     | job0 | place.detailed       | 0 | [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | place.detailed       | 0 | libGL error: No matching fbConfigs or visuals found\n",
      "| INFO     | job0 | place.detailed       | 0 | libGL error: failed to load driver: swrast\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO FLW-0001] Saving \"snapshot\" to reports/images/heartbeat.png\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO FLW-0001] Saving \"placement\" to reports/images/heartbeat.placement.png\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO FLW-0001] Saving \"placement density heatmap\" to reports/images/heatmap/placement_density.png\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO FLW-0001] Saving \"estimated routing congestion heatmap\" to reports/images/heatmap/estimated_routing_congestion.png\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO FLW-0001] Saving \"power density for fast heatmap\" to reports/images/heatmap/power_density/fast.png\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO FLW-0001] Saving \"power density for slow heatmap\" to reports/images/heatmap/power_density/slow.png\n",
      "| INFO     | job0 | place.detailed       | 0 | [INFO FLW-0001] Saving \"power density for typical heatmap\" to reports/images/heatmap/power_density/typical.png\n",
      "| WARNING  | job0 | place.detailed       | 0 | 262: [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | place.detailed       | 0 | Number of errors: 0\n",
      "| INFO     | job0 | place.detailed       | 0 | Number of warnings: 1\n",
      "| INFO     | job0 | place.detailed       | 0 | Finished task in 11.45s\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Tool 'openroad' found with version 'baaed2e490a2a781037f141e66f8b342cb498118' in directory '/opt/openroad/OpenROAD/bin'\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Running in /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/cts.clock_tree_synthesis/0\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | openroad -no_init -metrics reports/metrics.json -exit /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/openroad/scripts/apr/sc_clock_tree_synthesis.tcl\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | OpenROAD baaed2e490a2a781037f141e66f8b342cb498118\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Features included (+) or not (-): +GPU +GUI +Python\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO ORD-0030] Using 64 thread(s).\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Defining timing corners: fast slow typical\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Reading liberty file for fast (fast): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ff_100C_1v95.lib.gz\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Reading liberty file for slow (slow): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Reading liberty file for typical (typical): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__tt_025C_1v80.lib.gz\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Reading ODB: inputs/heartbeat.odb\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Reading SDC: inputs/heartbeat.sdc\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Timing path groups: in2out in2reg reg2out reg2reg\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Using met5 for clock parasitics estimation\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Using met2 for signal parasitics estimation\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Setting global routing adjustment for met1 to 40.0%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Setting global routing adjustment for met2 to 40.0%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Global connection rules: 2\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   Instances: \".*\" with pins \"VPWR\" connect to \"VDD\"\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   Instances: \".*\" with pins \"VGND\" connect to \"VSS\"\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Dont use report: reports/dont_use.clock_tree_synthesis.rpt\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | clock_tree_synthesis siliconcompiler arguments: -balance_levels -obstruction_aware -buf_list {sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__clkbuf_16}\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [WARNING CTS-0128] -obstruction_aware is obsolete.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_2.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_4.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0052] The following clock buffers will be used for CTS:\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                     sky130_fd_sc_hd__clkbuf_1\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                     sky130_fd_sc_hd__clkbuf_2\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                     sky130_fd_sc_hd__clkbuf_4\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                     sky130_fd_sc_hd__clkbuf_8\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                     sky130_fd_sc_hd__clkbuf_16\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_16.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0007] Net \"clk\" found for clock \"clk0\".\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0010]  Clock net \"clk\" has 9 sinks.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0008] TritonCTS found 1 clock nets.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0097] Characterization used 5 buffer(s) types.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0027] Generating H-Tree topology for net clk.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0028]  Total number of sinks: 9.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0029]  Register sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0030]  Number of static layers: 0.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0021]  Distance between buffers: 3 units (100 um).\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0023]  Original sink region: [(1645, 6860), (20965, 25780)].\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0024]  Normalized sink region: [(0.120956, 0.504412), (1.54154, 1.89559)].\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0025]     Width:  1.4206.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0026]     Height: 1.3912.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |  Level 1\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |     Direction: Horizontal\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |     Sinks per sub-region: 5\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |     Sub-region size: 0.7103 X 1.3912\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0034]     Segment length (rounded): 1.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0035]  Number of sinks covered: 9.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0018]     Created 3 clock buffers.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0012]     Minimum number of buffers in the clock path: 2.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0013]     Maximum number of buffers in the clock path: 2.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0015]     Created 3 clock nets.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 5:1..\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0017]     Max level of the clock tree: 1.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0098] Clock net \"clk\"\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0099]  Sinks 10\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0100]  Leaf buffers 0\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0101]  Average sink wire length 38.84 um\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0102]  Path depth 2 - 2\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO CTS-0207]  Leaf load cells 1\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Total number of Clock Roots: 1.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Total number of Buffers Inserted: 3.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Total number of Clock Subnets: 3.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Total number of Sinks: 9.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Cells used:\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   sky130_fd_sc_hd__clkbuf_2: 3\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Dummys used:\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   sky130_fd_sc_hd__inv_1: 1\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO RSZ-0058] Using max wire length 4694um.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Placement Analysis\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | ---------------------------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | total displacement          8.5 u\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | average displacement        0.2 u\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | max displacement            3.1 u\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | original HPWL             362.6 u\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | legalized HPWL            377.0 u\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | delta HPWL                    4 %\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | \n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | SC_METRIC: report_checks -path_delay max\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Path Type: max\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Corner: slow\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | \n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      1    0.00    0.18    0.10    0.10 ^ clk (in)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          clk (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.18    0.00    0.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      2    0.01    0.13    0.34    0.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.13    0.00    0.43 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      5    0.01    0.25    0.40    0.84 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          clknet_1_0__leaf_clk (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.25    0.00    0.84 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      4    0.01    0.18    1.49    2.33 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.18    0.00    2.33 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      3    0.01    0.19    0.97    3.30 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.19    0.00    3.30 v _18_/C (sky130_fd_sc_hd__and4_4)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      3    0.01    0.12    0.83    4.13 v _18_/X (sky130_fd_sc_hd__and4_4)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.12    0.00    4.13 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      1    0.00    0.10    0.82    4.94 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.10    0.00    4.94 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                   4.94   data arrival time\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | \n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                          10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           0.00   10.00   clock source latency\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      1    0.00    0.18    0.10   10.10 ^ clk (in)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          clk (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.18    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      2    0.01    0.13    0.34   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.13    0.00   10.43 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      5    0.01    0.24    0.40   10.83 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.24    0.00   10.83 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           0.00   10.83   clock reconvergence pessimism\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                          -0.74   10.09   library setup time\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                  10.09   data required time\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                  10.09   data required time\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                  -4.94   data arrival time\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                   5.15   slack (MET)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | \n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | \n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | SC_METRIC: setupslack\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | worst slack max 5.15\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | SC_METRIC: tns\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | tns max 0.00\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | SC_METRIC: report_checks -path_delay min\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Startpoint: counter_reg[7]$_DFF_PN0_\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Endpoint: counter_reg[7]$_DFF_PN0_\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |           (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Path Type: min\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Corner: fast\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | \n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      1    0.00    0.04    0.02    0.02 ^ clk (in)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          clk (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.04    0.00    0.02 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      2    0.01    0.03    0.07    0.09 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.03    0.00    0.09 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      5    0.01    0.06    0.09    0.18 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.06    0.00    0.18 ^ counter_reg[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      2    0.01    0.06    0.24    0.43 ^ counter_reg[7]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          counter_reg[7] (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.06    0.00    0.43 ^ _31_/A (sky130_fd_sc_hd__xnor2_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      1    0.00    0.03    0.05    0.48 v _31_/Y (sky130_fd_sc_hd__xnor2_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          _15_ (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.03    0.00    0.48 v counter_reg[7]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                   0.48   data arrival time\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | \n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      1    0.00    0.04    0.02    0.02 ^ clk (in)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          clk (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.04    0.00    0.02 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      2    0.01    0.03    0.07    0.09 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.03    0.00    0.09 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      5    0.01    0.06    0.09    0.18 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.06    0.00    0.18 ^ counter_reg[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           0.00    0.18   clock reconvergence pessimism\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                          -0.02    0.17   library hold time\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                   0.17   data required time\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                   0.17   data required time\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                  -0.48   data arrival time\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                   0.31   slack (MET)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | \n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | \n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | SC_METRIC: holdslack\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | worst slack min 0.31\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | SC_METRIC: unconstrained\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Path Type: max\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Corner: slow\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | \n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      1    0.00    0.18    0.10    0.10 ^ clk (in)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          clk (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.18    0.00    0.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      2    0.01    0.13    0.34    0.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.13    0.00    0.43 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      5    0.01    0.25    0.40    0.84 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          clknet_1_0__leaf_clk (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.25    0.00    0.84 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      4    0.01    0.18    1.49    2.33 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.18    0.00    2.33 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      3    0.01    0.19    0.97    3.30 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.19    0.00    3.30 v _18_/C (sky130_fd_sc_hd__and4_4)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      3    0.01    0.12    0.83    4.13 v _18_/X (sky130_fd_sc_hd__and4_4)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.12    0.00    4.13 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      1    0.00    0.10    0.82    4.94 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.10    0.00    4.94 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                   4.94   data arrival time\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | \n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                          10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           0.00   10.00   clock source latency\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      1    0.00    0.18    0.10   10.10 ^ clk (in)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          clk (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.18    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      2    0.01    0.13    0.34   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.13    0.00   10.43 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |      5    0.01    0.24    0.40   10.83 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                   0.24    0.00   10.83 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           0.00   10.83   clock reconvergence pessimism\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                          -0.74   10.09   library setup time\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                  10.09   data required time\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                  10.09   data required time\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                  -4.94   data arrival time\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                                   5.15   slack (MET)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | \n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | \n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | SC_METRIC: clock_skew\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Clock clk0\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |  0.8390 source latency counter_reg[5]$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | -0.8337 target latency out$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |  0.0000 CRPR\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | --------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |  0.0053 setup skew\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | \n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Clock clk0\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |  0.8390 source latency counter_reg[5]$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | -0.8337 target latency out$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |  0.0000 CRPR\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | --------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |  0.0053 hold skew\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | \n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | SC_METRIC: DRV violators\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | SC_METRIC: floating nets\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | SC_METRIC: fmax\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | clk0 fmax = 206.17 MHz\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Clock                   Period          Waveform\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | ----------------------------------------------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | clk0                     10.00        0.00      5.00\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | SC_METRIC: power\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Power for corner: fast\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Sequential             4.31e-05   0.00e+00   3.12e-07   4.34e-05  65.1%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Combinational          0.00e+00   0.00e+00   1.06e-07   1.06e-07   0.2%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Clock                  1.04e-05   1.28e-05   3.75e-08   2.32e-05  34.7%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Total                  5.35e-05   1.28e-05   4.56e-07   6.67e-05 100.0%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           80.2%      19.2%       0.7%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Power for corner: slow\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Sequential             1.28e-05   0.00e+00   5.31e-08   1.28e-05  54.8%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Combinational          0.00e+00   0.00e+00   1.60e-12   1.60e-12   0.0%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Clock                  5.12e-06   5.47e-06   5.63e-13   1.06e-05  45.2%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Total                  1.79e-05   5.47e-06   5.31e-08   2.34e-05 100.0%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           76.4%      23.4%       0.2%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Power for corner: typical\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Sequential             3.64e-05   0.00e+00   5.31e-08   3.64e-05  65.8%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Combinational          0.00e+00   0.00e+00   4.45e-11   4.45e-11   0.0%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Clock                  8.60e-06   1.03e-05   1.78e-11   1.89e-05  34.2%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Total                  4.49e-05   1.03e-05   5.32e-08   5.53e-05 100.0%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |                           81.2%      18.7%       0.1%\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | SC_METRIC: cellarea\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Design area 360 u^2 46% utilization.\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Cell type report:                       Count       Area\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   Tap cell                                 12      15.01\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   Clock buffer                              3      15.01\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   Inverter                                  1       3.75\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   Clock inverter                            1       3.75\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   Sequential cell                           9     225.22\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   Multi-Input combinational cell           15     112.61\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   Total                                    41     375.36\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | \n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Cell instance report:\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   sky130_fd_sc_hd__a31oi_1                  2      12.51\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   sky130_fd_sc_hd__and4_1                   1       8.76\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   sky130_fd_sc_hd__and4_4                   2      22.52\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   sky130_fd_sc_hd__clkbuf_2                 3      15.01\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   sky130_fd_sc_hd__clkinv_1                 1       3.75\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   sky130_fd_sc_hd__dfrtp_1                  9     225.22\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   sky130_fd_sc_hd__ha_1                     1      12.51\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   sky130_fd_sc_hd__inv_1                    1       3.75\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   sky130_fd_sc_hd__nand2_1                  2       7.51\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   sky130_fd_sc_hd__nand4_1                  1       6.26\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   sky130_fd_sc_hd__nor2_1                   2       7.51\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   sky130_fd_sc_hd__tapvpwrvgnd_1           12      15.01\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   sky130_fd_sc_hd__xnor2_1                  3      26.28\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 |   sky130_fd_sc_hd__xor2_1                   1       8.76\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | libGL error: No matching fbConfigs or visuals found\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | libGL error: failed to load driver: swrast\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Saving \"snapshot\" to reports/images/heartbeat.png\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Saving \"placement\" to reports/images/heartbeat.placement.png\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Saving \"placement density heatmap\" to reports/images/heatmap/placement_density.png\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Saving \"estimated routing congestion heatmap\" to reports/images/heatmap/estimated_routing_congestion.png\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Saving \"power density for fast heatmap\" to reports/images/heatmap/power_density/fast.png\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Saving \"power density for slow heatmap\" to reports/images/heatmap/power_density/slow.png\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Saving \"power density for typical heatmap\" to reports/images/heatmap/power_density/typical.png\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Saving \"clocks\" to reports/images/heartbeat.clocks.png\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Saving \"clk0\" clock tree for fast to reports/images/clocktree/clk0.fast.png\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [WARNING GUI-0076] QXcbConnection: XCB error: 13 (BadGC), sequence: 951, resource id: 0, major code: 72 (PutImage), minor code: 0\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Saving \"clk0\" clock tree for slow to reports/images/clocktree/clk0.slow.png\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Saving \"clk0\" clock tree for typical to reports/images/clocktree/clk0.typical.png\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | [INFO FLW-0001] Saving \"clock - clk0\" to reports/images/clocks/heartbeat.clk0.png\n",
      "| WARNING  | job0 | cts.clock_tree_sy... | 0 |  26: [WARNING CTS-0128] -obstruction_aware is obsolete.\n",
      "| WARNING  | job0 | cts.clock_tree_sy... | 0 | 342: [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| WARNING  | job0 | cts.clock_tree_sy... | 0 | 354: [WARNING GUI-0076] QXcbConnection: XCB error: 13 (BadGC), sequence: 951, resource id: 0, major code: 72 (PutImage), minor code: 0\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Number of errors: 0\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Number of warnings: 3\n",
      "| INFO     | job0 | cts.clock_tree_sy... | 0 | Finished task in 34.02s\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Tool 'openroad' found with version 'baaed2e490a2a781037f141e66f8b342cb498118' in directory '/opt/openroad/OpenROAD/bin'\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Running in /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/cts.repair_timing/0\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | openroad -no_init -metrics reports/metrics.json -exit /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/openroad/scripts/apr/sc_repair_timing.tcl\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | OpenROAD baaed2e490a2a781037f141e66f8b342cb498118\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Features included (+) or not (-): +GPU +GUI +Python\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO ORD-0030] Using 64 thread(s).\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Defining timing corners: fast slow typical\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Reading liberty file for fast (fast): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ff_100C_1v95.lib.gz\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Reading liberty file for slow (slow): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Reading liberty file for typical (typical): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__tt_025C_1v80.lib.gz\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Reading ODB: inputs/heartbeat.odb\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Reading SDC: inputs/heartbeat.sdc\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Timing path groups: in2out in2reg reg2out reg2reg\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Using met5 for clock parasitics estimation\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Using met2 for signal parasitics estimation\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Setting global routing adjustment for met1 to 40.0%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Setting global routing adjustment for met2 to 40.0%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Global connection rules: 2\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   Instances: \".*\" with pins \"VPWR\" connect to \"VDD\"\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   Instances: \".*\" with pins \"VGND\" connect to \"VSS\"\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Dont use report: reports/dont_use.repair_timing.drv.rpt\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | repair_design siliconcompiler arguments: -cap_margin 0.0 -slew_margin 0.0\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO RSZ-0058] Using max wire length 4694um.\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | ---------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |         0 |     +0.0% |       0 |       0 |             0 |        32\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |        10 |     +0.0% |       0 |       0 |             0 |        22\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |        20 |     +0.0% |       1 |       0 |             0 |        12\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |        30 |     +0.0% |       5 |       0 |             0 |         2\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |     final |     +0.0% |       5 |       0 |             0 |         0\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | ---------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO RSZ-0039] Resized 5 instances.\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Placement Analysis\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | ---------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | total displacement          0.0 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | average displacement        0.0 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | max displacement            0.0 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | original HPWL             377.0 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | legalized HPWL            377.0 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | delta HPWL                    0 %\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Dont use report: reports/dont_use.repair_timing.setup.rpt\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | repair_timing siliconcompiler arguments: -skip_pin_swap -skip_gate_cloning\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO RSZ-0098] No setup violations found\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Placement Analysis\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | ---------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | total displacement          0.0 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | average displacement        0.0 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | max displacement            0.0 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | original HPWL             377.0 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | legalized HPWL            377.0 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | delta HPWL                    0 %\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Dont use report: reports/dont_use.repair_timing.hold.rpt\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | repair_timing siliconcompiler arguments: -skip_pin_swap -skip_gate_cloning\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO RSZ-0033] No hold violations found.\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Placement Analysis\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | ---------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | total displacement          0.0 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | average displacement        0.0 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | max displacement            0.0 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | original HPWL             377.0 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | legalized HPWL            377.0 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | delta HPWL                    0 %\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Dont use report: reports/dont_use.repair_timing.power.rpt\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | repair_timing siliconcompiler arguments: -skip_pin_swap -skip_gate_cloning\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Iteration |   Area    |  Resized |   WNS    | Endpt\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | ---------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |         0 |     +0.0% |        0 |    5.150 | out$_DFF_PN0_/D\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |     final |     -1.4% |        2 |    5.096 | out$_DFF_PN0_/D\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | ---------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO RSZ-0141] Resized 2 instances.\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Placement Analysis\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | ---------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | total displacement          0.0 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | average displacement        0.0 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | max displacement            0.0 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | original HPWL             377.5 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | legalized HPWL            377.5 u\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | delta HPWL                    0 %\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 | SC_METRIC: report_checks -path_delay max\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Path Type: max\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Corner: slow\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      1    0.00    0.18    0.10    0.10 ^ clk (in)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          clk (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.18    0.00    0.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      2    0.01    0.13    0.34    0.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.13    0.00    0.43 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      5    0.01    0.25    0.40    0.84 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          clknet_1_0__leaf_clk (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.25    0.00    0.84 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      4    0.01    0.17    1.48    2.32 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.17    0.00    2.32 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      3    0.01    0.19    0.96    3.28 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.19    0.00    3.28 v _18_/C (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      3    0.01    0.15    0.88    4.16 v _18_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.15    0.00    4.16 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      1    0.00    0.10    0.84    5.00 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.10    0.00    5.00 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                   5.00   data arrival time\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                          10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           0.00   10.00   clock source latency\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      1    0.00    0.18    0.10   10.10 ^ clk (in)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          clk (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.18    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      2    0.01    0.13    0.34   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.13    0.00   10.43 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      5    0.01    0.24    0.40   10.83 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.24    0.00   10.83 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           0.00   10.83   clock reconvergence pessimism\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                          -0.74   10.09   library setup time\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                  10.09   data required time\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                  10.09   data required time\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                  -5.00   data arrival time\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                   5.10   slack (MET)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 | SC_METRIC: setupslack\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | worst slack max 5.10\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | SC_METRIC: tns\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | tns max 0.00\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | SC_METRIC: report_checks -path_delay min\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Startpoint: counter_reg[7]$_DFF_PN0_\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Endpoint: counter_reg[7]$_DFF_PN0_\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |           (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Path Type: min\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Corner: fast\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      1    0.00    0.04    0.02    0.02 ^ clk (in)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          clk (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.04    0.00    0.02 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      2    0.01    0.03    0.07    0.09 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.03    0.00    0.09 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      5    0.01    0.06    0.09    0.18 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.06    0.00    0.18 ^ counter_reg[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      2    0.01    0.06    0.24    0.43 ^ counter_reg[7]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          counter_reg[7] (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.06    0.00    0.43 ^ _31_/A (sky130_fd_sc_hd__xnor2_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      1    0.00    0.03    0.05    0.48 v _31_/Y (sky130_fd_sc_hd__xnor2_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          _15_ (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.03    0.00    0.48 v counter_reg[7]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                   0.48   data arrival time\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      1    0.00    0.04    0.02    0.02 ^ clk (in)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          clk (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.04    0.00    0.02 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      2    0.01    0.03    0.07    0.09 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.03    0.00    0.09 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      5    0.01    0.06    0.09    0.18 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.06    0.00    0.18 ^ counter_reg[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           0.00    0.18   clock reconvergence pessimism\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                          -0.02    0.17   library hold time\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                   0.17   data required time\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                   0.17   data required time\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                  -0.48   data arrival time\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                   0.31   slack (MET)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 | SC_METRIC: holdslack\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | worst slack min 0.31\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | SC_METRIC: unconstrained\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Path Type: max\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Corner: slow\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      1    0.00    0.18    0.10    0.10 ^ clk (in)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          clk (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.18    0.00    0.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      2    0.01    0.13    0.34    0.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.13    0.00    0.43 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      5    0.01    0.25    0.40    0.84 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          clknet_1_0__leaf_clk (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.25    0.00    0.84 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      4    0.01    0.17    1.48    2.32 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.17    0.00    2.32 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      3    0.01    0.19    0.96    3.28 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.19    0.00    3.28 v _18_/C (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      3    0.01    0.15    0.88    4.16 v _18_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.15    0.00    4.16 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      1    0.00    0.10    0.84    5.00 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.10    0.00    5.00 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                   5.00   data arrival time\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                          10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           0.00   10.00   clock source latency\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      1    0.00    0.18    0.10   10.10 ^ clk (in)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          clk (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.18    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      2    0.01    0.13    0.34   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.13    0.00   10.43 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |      5    0.01    0.24    0.40   10.83 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                   0.24    0.00   10.83 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           0.00   10.83   clock reconvergence pessimism\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                          -0.74   10.09   library setup time\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                  10.09   data required time\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                  10.09   data required time\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                  -5.00   data arrival time\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                                   5.10   slack (MET)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 | SC_METRIC: clock_skew\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Clock clk0\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |  0.8390 source latency counter_reg[5]$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | -0.8337 target latency out$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |  0.0000 CRPR\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | --------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |  0.0053 setup skew\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Clock clk0\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |  0.8390 source latency counter_reg[5]$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | -0.8337 target latency out$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |  0.0000 CRPR\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | --------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |  0.0053 hold skew\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 | SC_METRIC: DRV violators\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | SC_METRIC: floating nets\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | SC_METRIC: fmax\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | clk0 fmax = 203.90 MHz\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Clock                   Period          Waveform\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | ----------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | clk0                     10.00        0.00      5.00\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | SC_METRIC: power\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Power for corner: fast\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Sequential             4.31e-05   0.00e+00   3.12e-07   4.34e-05  65.1%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Combinational          0.00e+00   0.00e+00   9.57e-08   9.57e-08   0.1%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Clock                  1.04e-05   1.28e-05   3.75e-08   2.32e-05  34.7%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Total                  5.35e-05   1.28e-05   4.45e-07   6.67e-05 100.0%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           80.2%      19.2%       0.7%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Power for corner: slow\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Sequential             1.28e-05   0.00e+00   5.31e-08   1.28e-05  54.8%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Combinational          0.00e+00   0.00e+00   1.14e-12   1.14e-12   0.0%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Clock                  5.12e-06   5.47e-06   5.63e-13   1.06e-05  45.2%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Total                  1.79e-05   5.47e-06   5.31e-08   2.34e-05 100.0%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           76.4%      23.4%       0.2%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Power for corner: typical\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Sequential             3.64e-05   0.00e+00   5.31e-08   3.64e-05  65.8%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Combinational          0.00e+00   0.00e+00   4.31e-11   4.31e-11   0.0%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Clock                  8.60e-06   1.03e-05   1.78e-11   1.89e-05  34.2%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Total                  4.49e-05   1.03e-05   5.32e-08   5.53e-05 100.0%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |                           81.2%      18.7%       0.1%\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | SC_METRIC: cellarea\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Design area 355 u^2 46% utilization.\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Cell type report:                       Count       Area\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   Tap cell                                 12      15.01\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   Clock buffer                              3      15.01\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   Inverter                                  1       3.75\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   Clock inverter                            1       3.75\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   Sequential cell                           9     225.22\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   Multi-Input combinational cell           15     107.60\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   Total                                    41     370.36\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | \n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Cell instance report:\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   sky130_fd_sc_hd__a31oi_1                  2      12.51\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   sky130_fd_sc_hd__and4_1                   3      26.28\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   sky130_fd_sc_hd__clkbuf_2                 3      15.01\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   sky130_fd_sc_hd__clkinv_1                 1       3.75\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   sky130_fd_sc_hd__dfrtp_1                  9     225.22\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   sky130_fd_sc_hd__ha_1                     1      12.51\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   sky130_fd_sc_hd__inv_1                    1       3.75\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   sky130_fd_sc_hd__nand2_1                  2       7.51\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   sky130_fd_sc_hd__nand4_1                  1       6.26\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   sky130_fd_sc_hd__nor2_1                   2       7.51\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   sky130_fd_sc_hd__tapvpwrvgnd_1           12      15.01\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   sky130_fd_sc_hd__xnor2_1                  3      26.28\n",
      "| INFO     | job0 | cts.repair_timing    | 0 |   sky130_fd_sc_hd__xor2_1                   1       8.76\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | libGL error: No matching fbConfigs or visuals found\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | libGL error: failed to load driver: swrast\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Saving \"snapshot\" to reports/images/heartbeat.png\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Saving \"placement\" to reports/images/heartbeat.placement.png\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Saving \"placement density heatmap\" to reports/images/heatmap/placement_density.png\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Saving \"estimated routing congestion heatmap\" to reports/images/heatmap/estimated_routing_congestion.png\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Saving \"power density for fast heatmap\" to reports/images/heatmap/power_density/fast.png\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Saving \"power density for slow heatmap\" to reports/images/heatmap/power_density/slow.png\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Saving \"power density for typical heatmap\" to reports/images/heatmap/power_density/typical.png\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Saving \"clocks\" to reports/images/heartbeat.clocks.png\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Saving \"clk0\" clock tree for fast to reports/images/clocktree/clk0.fast.png\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [WARNING GUI-0076] QXcbConnection: XCB error: 13 (BadGC), sequence: 951, resource id: 0, major code: 72 (PutImage), minor code: 0\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Saving \"clk0\" clock tree for slow to reports/images/clocktree/clk0.slow.png\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Saving \"clk0\" clock tree for typical to reports/images/clocktree/clk0.typical.png\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | [INFO FLW-0001] Saving \"clock - clk0\" to reports/images/clocks/heartbeat.clk0.png\n",
      "| WARNING  | job0 | cts.repair_timing    | 0 | 339: [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| WARNING  | job0 | cts.repair_timing    | 0 | 351: [WARNING GUI-0076] QXcbConnection: XCB error: 13 (BadGC), sequence: 951, resource id: 0, major code: 72 (PutImage), minor code: 0\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Number of errors: 0\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Number of warnings: 2\n",
      "| INFO     | job0 | cts.repair_timing    | 0 | Finished task in 15.98s\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Tool 'openroad' found with version 'baaed2e490a2a781037f141e66f8b342cb498118' in directory '/opt/openroad/OpenROAD/bin'\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Running in /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/cts.fillcell/0\n",
      "| INFO     | job0 | cts.fillcell         | 0 | openroad -no_init -metrics reports/metrics.json -exit /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/openroad/scripts/apr/sc_fillercell_insertion.tcl\n",
      "| INFO     | job0 | cts.fillcell         | 0 | OpenROAD baaed2e490a2a781037f141e66f8b342cb498118\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Features included (+) or not (-): +GPU +GUI +Python\n",
      "| INFO     | job0 | cts.fillcell         | 0 | This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO ORD-0030] Using 64 thread(s).\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO FLW-0001] Defining timing corners: fast slow typical\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Reading liberty file for fast (fast): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ff_100C_1v95.lib.gz\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Reading liberty file for slow (slow): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Reading liberty file for typical (typical): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__tt_025C_1v80.lib.gz\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Reading ODB: inputs/heartbeat.odb\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Reading SDC: inputs/heartbeat.sdc\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO FLW-0001] Timing path groups: in2out in2reg reg2out reg2reg\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO FLW-0001] Using met5 for clock parasitics estimation\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO FLW-0001] Using met2 for signal parasitics estimation\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO FLW-0001] Setting global routing adjustment for met1 to 40.0%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO FLW-0001] Setting global routing adjustment for met2 to 40.0%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Global connection rules: 2\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   Instances: \".*\" with pins \"VPWR\" connect to \"VDD\"\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   Instances: \".*\" with pins \"VGND\" connect to \"VSS\"\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO DPL-0001] Placed 74 filler instances.\n",
      "| INFO     | job0 | cts.fillcell         | 0 | SC_METRIC: report_checks -path_delay max\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | cts.fillcell         | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Path Type: max\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Corner: slow\n",
      "| INFO     | job0 | cts.fillcell         | 0 | \n",
      "| INFO     | job0 | cts.fillcell         | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | cts.fillcell         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      1    0.00    0.18    0.10    0.10 ^ clk (in)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          clk (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.18    0.00    0.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      2    0.01    0.13    0.34    0.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.13    0.00    0.43 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      5    0.01    0.25    0.40    0.84 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          clknet_1_0__leaf_clk (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.25    0.00    0.84 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      4    0.01    0.17    1.48    2.32 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.17    0.00    2.32 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      3    0.01    0.19    0.96    3.28 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.19    0.00    3.28 v _18_/C (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      3    0.01    0.15    0.88    4.16 v _18_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.15    0.00    4.16 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      1    0.00    0.10    0.84    5.00 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.10    0.00    5.00 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                   5.00   data arrival time\n",
      "| INFO     | job0 | cts.fillcell         | 0 | \n",
      "| INFO     | job0 | cts.fillcell         | 0 |                          10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           0.00   10.00   clock source latency\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      1    0.00    0.18    0.10   10.10 ^ clk (in)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          clk (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.18    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      2    0.01    0.13    0.34   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.13    0.00   10.43 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      5    0.01    0.24    0.40   10.83 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.24    0.00   10.83 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           0.00   10.83   clock reconvergence pessimism\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                          -0.74   10.09   library setup time\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                  10.09   data required time\n",
      "| INFO     | job0 | cts.fillcell         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                  10.09   data required time\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                  -5.00   data arrival time\n",
      "| INFO     | job0 | cts.fillcell         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                   5.10   slack (MET)\n",
      "| INFO     | job0 | cts.fillcell         | 0 | \n",
      "| INFO     | job0 | cts.fillcell         | 0 | \n",
      "| INFO     | job0 | cts.fillcell         | 0 | SC_METRIC: setupslack\n",
      "| INFO     | job0 | cts.fillcell         | 0 | worst slack max 5.10\n",
      "| INFO     | job0 | cts.fillcell         | 0 | SC_METRIC: tns\n",
      "| INFO     | job0 | cts.fillcell         | 0 | tns max 0.00\n",
      "| INFO     | job0 | cts.fillcell         | 0 | SC_METRIC: report_checks -path_delay min\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Startpoint: counter_reg[7]$_DFF_PN0_\n",
      "| INFO     | job0 | cts.fillcell         | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Endpoint: counter_reg[7]$_DFF_PN0_\n",
      "| INFO     | job0 | cts.fillcell         | 0 |           (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Path Type: min\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Corner: fast\n",
      "| INFO     | job0 | cts.fillcell         | 0 | \n",
      "| INFO     | job0 | cts.fillcell         | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | cts.fillcell         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      1    0.00    0.04    0.02    0.02 ^ clk (in)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          clk (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.04    0.00    0.02 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      2    0.01    0.03    0.07    0.09 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.03    0.00    0.09 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      5    0.01    0.06    0.09    0.18 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.06    0.00    0.18 ^ counter_reg[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      2    0.01    0.06    0.24    0.43 ^ counter_reg[7]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          counter_reg[7] (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.06    0.00    0.43 ^ _31_/A (sky130_fd_sc_hd__xnor2_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      1    0.00    0.03    0.05    0.48 v _31_/Y (sky130_fd_sc_hd__xnor2_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          _15_ (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.03    0.00    0.48 v counter_reg[7]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                   0.48   data arrival time\n",
      "| INFO     | job0 | cts.fillcell         | 0 | \n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      1    0.00    0.04    0.02    0.02 ^ clk (in)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          clk (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.04    0.00    0.02 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      2    0.01    0.03    0.07    0.09 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.03    0.00    0.09 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      5    0.01    0.06    0.09    0.18 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.06    0.00    0.18 ^ counter_reg[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           0.00    0.18   clock reconvergence pessimism\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                          -0.02    0.17   library hold time\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                   0.17   data required time\n",
      "| INFO     | job0 | cts.fillcell         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                   0.17   data required time\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                  -0.48   data arrival time\n",
      "| INFO     | job0 | cts.fillcell         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                   0.31   slack (MET)\n",
      "| INFO     | job0 | cts.fillcell         | 0 | \n",
      "| INFO     | job0 | cts.fillcell         | 0 | \n",
      "| INFO     | job0 | cts.fillcell         | 0 | SC_METRIC: holdslack\n",
      "| INFO     | job0 | cts.fillcell         | 0 | worst slack min 0.31\n",
      "| INFO     | job0 | cts.fillcell         | 0 | SC_METRIC: unconstrained\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | cts.fillcell         | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Path Type: max\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Corner: slow\n",
      "| INFO     | job0 | cts.fillcell         | 0 | \n",
      "| INFO     | job0 | cts.fillcell         | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | cts.fillcell         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      1    0.00    0.18    0.10    0.10 ^ clk (in)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          clk (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.18    0.00    0.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      2    0.01    0.13    0.34    0.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.13    0.00    0.43 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      5    0.01    0.25    0.40    0.84 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          clknet_1_0__leaf_clk (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.25    0.00    0.84 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      4    0.01    0.17    1.48    2.32 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.17    0.00    2.32 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      3    0.01    0.19    0.96    3.28 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.19    0.00    3.28 v _18_/C (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      3    0.01    0.15    0.88    4.16 v _18_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.15    0.00    4.16 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      1    0.00    0.10    0.84    5.00 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.10    0.00    5.00 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                   5.00   data arrival time\n",
      "| INFO     | job0 | cts.fillcell         | 0 | \n",
      "| INFO     | job0 | cts.fillcell         | 0 |                          10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           0.00   10.00   clock source latency\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      1    0.00    0.18    0.10   10.10 ^ clk (in)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          clk (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.18    0.00   10.10 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      2    0.01    0.13    0.34   10.43 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.13    0.00   10.43 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |      5    0.01    0.24    0.40   10.83 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                   0.24    0.00   10.83 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           0.00   10.83   clock reconvergence pessimism\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                          -0.74   10.09   library setup time\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                  10.09   data required time\n",
      "| INFO     | job0 | cts.fillcell         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                  10.09   data required time\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                  -5.00   data arrival time\n",
      "| INFO     | job0 | cts.fillcell         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                                   5.10   slack (MET)\n",
      "| INFO     | job0 | cts.fillcell         | 0 | \n",
      "| INFO     | job0 | cts.fillcell         | 0 | \n",
      "| INFO     | job0 | cts.fillcell         | 0 | SC_METRIC: DRV violators\n",
      "| INFO     | job0 | cts.fillcell         | 0 | SC_METRIC: floating nets\n",
      "| INFO     | job0 | cts.fillcell         | 0 | SC_METRIC: fmax\n",
      "| INFO     | job0 | cts.fillcell         | 0 | clk0 fmax = 203.90 MHz\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Clock                   Period          Waveform\n",
      "| INFO     | job0 | cts.fillcell         | 0 | ----------------------------------------------------\n",
      "| INFO     | job0 | cts.fillcell         | 0 | clk0                     10.00        0.00      5.00\n",
      "| INFO     | job0 | cts.fillcell         | 0 | SC_METRIC: power\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Power for corner: fast\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | cts.fillcell         | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Sequential             4.31e-05   0.00e+00   3.12e-07   4.34e-05  65.1%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Combinational          0.00e+00   0.00e+00   9.57e-08   9.57e-08   0.1%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Clock                  1.04e-05   1.28e-05   3.75e-08   2.32e-05  34.7%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Total                  5.35e-05   1.28e-05   4.45e-07   6.67e-05 100.0%\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           80.2%      19.2%       0.7%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Power for corner: slow\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | cts.fillcell         | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Sequential             1.28e-05   0.00e+00   5.31e-08   1.28e-05  54.8%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Combinational          0.00e+00   0.00e+00   1.14e-12   1.14e-12   0.0%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Clock                  5.12e-06   5.47e-06   5.63e-13   1.06e-05  45.2%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Total                  1.79e-05   5.47e-06   5.31e-08   2.34e-05 100.0%\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           76.4%      23.4%       0.2%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Power for corner: typical\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | cts.fillcell         | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Sequential             3.64e-05   0.00e+00   5.31e-08   3.64e-05  65.8%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Combinational          0.00e+00   0.00e+00   4.31e-11   4.31e-11   0.0%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Clock                  8.60e-06   1.03e-05   1.78e-11   1.89e-05  34.2%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Total                  4.49e-05   1.03e-05   5.32e-08   5.53e-05 100.0%\n",
      "| INFO     | job0 | cts.fillcell         | 0 |                           81.2%      18.7%       0.1%\n",
      "| INFO     | job0 | cts.fillcell         | 0 | SC_METRIC: cellarea\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Design area 355 u^2 46% utilization.\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Cell type report:                       Count       Area\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   Fill cell                                74     405.39\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   Tap cell                                 12      15.01\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   Clock buffer                              3      15.01\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   Inverter                                  1       3.75\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   Clock inverter                            1       3.75\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   Sequential cell                           9     225.22\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   Multi-Input combinational cell           15     107.60\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   Total                                   115     775.74\n",
      "| INFO     | job0 | cts.fillcell         | 0 | \n",
      "| INFO     | job0 | cts.fillcell         | 0 | Cell instance report:\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   sky130_fd_sc_hd__a31oi_1                  2      12.51\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   sky130_fd_sc_hd__and4_1                   3      26.28\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   sky130_fd_sc_hd__clkbuf_2                 3      15.01\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   sky130_fd_sc_hd__clkinv_1                 1       3.75\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   sky130_fd_sc_hd__dfrtp_1                  9     225.22\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   sky130_fd_sc_hd__fill_1                  18      22.52\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   sky130_fd_sc_hd__fill_2                  13      32.53\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   sky130_fd_sc_hd__fill_4                  16      80.08\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   sky130_fd_sc_hd__fill_8                  27     270.26\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   sky130_fd_sc_hd__ha_1                     1      12.51\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   sky130_fd_sc_hd__inv_1                    1       3.75\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   sky130_fd_sc_hd__nand2_1                  2       7.51\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   sky130_fd_sc_hd__nand4_1                  1       6.26\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   sky130_fd_sc_hd__nor2_1                   2       7.51\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   sky130_fd_sc_hd__tapvpwrvgnd_1           12      15.01\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   sky130_fd_sc_hd__xnor2_1                  3      26.28\n",
      "| INFO     | job0 | cts.fillcell         | 0 |   sky130_fd_sc_hd__xor2_1                   1       8.76\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | cts.fillcell         | 0 | libGL error: No matching fbConfigs or visuals found\n",
      "| INFO     | job0 | cts.fillcell         | 0 | libGL error: failed to load driver: swrast\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO FLW-0001] Saving \"snapshot\" to reports/images/heartbeat.png\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO FLW-0001] Saving \"placement\" to reports/images/heartbeat.placement.png\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO FLW-0001] Saving \"placement density heatmap\" to reports/images/heatmap/placement_density.png\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO FLW-0001] Saving \"estimated routing congestion heatmap\" to reports/images/heatmap/estimated_routing_congestion.png\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO FLW-0001] Saving \"power density for fast heatmap\" to reports/images/heatmap/power_density/fast.png\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO FLW-0001] Saving \"power density for slow heatmap\" to reports/images/heatmap/power_density/slow.png\n",
      "| INFO     | job0 | cts.fillcell         | 0 | [INFO FLW-0001] Saving \"power density for typical heatmap\" to reports/images/heatmap/power_density/typical.png\n",
      "| WARNING  | job0 | cts.fillcell         | 0 | 268: [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Number of errors: 0\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Number of warnings: 1\n",
      "| INFO     | job0 | cts.fillcell         | 0 | Finished task in 11.52s\n",
      "| INFO     | job0 | route.global         | 0 | Tool 'openroad' found with version 'baaed2e490a2a781037f141e66f8b342cb498118' in directory '/opt/openroad/OpenROAD/bin'\n",
      "| INFO     | job0 | route.global         | 0 | Running in /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/route.global/0\n",
      "| INFO     | job0 | route.global         | 0 | openroad -no_init -metrics reports/metrics.json -exit /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/openroad/scripts/apr/sc_global_route.tcl\n",
      "| INFO     | job0 | route.global         | 0 | OpenROAD baaed2e490a2a781037f141e66f8b342cb498118\n",
      "| INFO     | job0 | route.global         | 0 | Features included (+) or not (-): +GPU +GUI +Python\n",
      "| INFO     | job0 | route.global         | 0 | This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "| INFO     | job0 | route.global         | 0 | Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "| INFO     | job0 | route.global         | 0 | [INFO ORD-0030] Using 64 thread(s).\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Defining timing corners: fast slow typical\n",
      "| INFO     | job0 | route.global         | 0 | Reading liberty file for fast (fast): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ff_100C_1v95.lib.gz\n",
      "| INFO     | job0 | route.global         | 0 | Reading liberty file for slow (slow): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz\n",
      "| INFO     | job0 | route.global         | 0 | Reading liberty file for typical (typical): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__tt_025C_1v80.lib.gz\n",
      "| INFO     | job0 | route.global         | 0 | Reading ODB: inputs/heartbeat.odb\n",
      "| INFO     | job0 | route.global         | 0 | Reading SDC: inputs/heartbeat.sdc\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Timing path groups: in2out in2reg reg2out reg2reg\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Using met5 for clock parasitics estimation\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Using met2 for signal parasitics estimation\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Setting global routing adjustment for met1 to 40.0%\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Setting global routing adjustment for met2 to 40.0%\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Setting global routing signal routing layers to: met1-met5\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Setting global routing clock routing layers to: met1-met5\n",
      "| INFO     | job0 | route.global         | 0 | Global connection rules: 2\n",
      "| INFO     | job0 | route.global         | 0 |   Instances: \".*\" with pins \"VPWR\" connect to \"VDD\"\n",
      "| INFO     | job0 | route.global         | 0 |   Instances: \".*\" with pins \"VGND\" connect to \"VSS\"\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0020] Min routing layer: met1\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0021] Max routing layer: met5\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0022] Global adjustment: 0%\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0023] Grid origin: (0, 0)\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0043] No OR_DEFAULT vias defined.\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0003] Macros: 0\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0043] No OR_DEFAULT vias defined.\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0004] Blockages: 126\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0019] Found 4 clock nets.\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0001] Minimum degree: 2\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0002] Maximum degree: 10\n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0053] Routing resources analysis:\n",
      "| INFO     | job0 | route.global         | 0 |           Routing      Original      Derated      Resource\n",
      "| INFO     | job0 | route.global         | 0 | Layer     Direction    Resources     Resources    Reduction (%)\n",
      "| INFO     | job0 | route.global         | 0 | ---------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 | li1        Vertical            0             0          0.00%\n",
      "| INFO     | job0 | route.global         | 0 | met1       Horizontal        360            97          73.06%\n",
      "| INFO     | job0 | route.global         | 0 | met2       Vertical          268            84          68.66%\n",
      "| INFO     | job0 | route.global         | 0 | met3       Horizontal        180            79          56.11%\n",
      "| INFO     | job0 | route.global         | 0 | met4       Vertical          116            36          68.97%\n",
      "| INFO     | job0 | route.global         | 0 | met5       Horizontal         36             9          75.00%\n",
      "| INFO     | job0 | route.global         | 0 | ---------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0197] Via related to pin nodes: 122\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0198] Via related Steiner nodes: 0\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0199] Via filling finished.\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0111] Final number of vias: 141\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0112] Final usage 3D: 473\n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0096] Final congestion report:\n",
      "| INFO     | job0 | route.global         | 0 | Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow\n",
      "| INFO     | job0 | route.global         | 0 | ---------------------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 | li1                  0             0            0.00%             0 /  0 /  0\n",
      "| INFO     | job0 | route.global         | 0 | met1                97            31           31.96%             0 /  0 /  0\n",
      "| INFO     | job0 | route.global         | 0 | met2                84            19           22.62%             0 /  0 /  0\n",
      "| INFO     | job0 | route.global         | 0 | met3                79             0            0.00%             0 /  0 /  0\n",
      "| INFO     | job0 | route.global         | 0 | met4                36             0            0.00%             0 /  0 /  0\n",
      "| INFO     | job0 | route.global         | 0 | met5                 9             0            0.00%             0 /  0 /  0\n",
      "| INFO     | job0 | route.global         | 0 | ---------------------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 | Total              305            50           16.39%             0 /  0 /  0\n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0018] Total wirelength: 655 um\n",
      "| INFO     | job0 | route.global         | 0 | [INFO GRT-0014] Routed nets: 31\n",
      "| INFO     | job0 | route.global         | 0 | SC_METRIC: report_checks -path_delay max\n",
      "| INFO     | job0 | route.global         | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | route.global         | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | route.global         | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | route.global         | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | route.global         | 0 | Path Type: max\n",
      "| INFO     | job0 | route.global         | 0 | Corner: slow\n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | route.global         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | route.global         | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | route.global         | 0 |      1    0.01    0.30    0.20    0.20 ^ clk (in)\n",
      "| INFO     | job0 | route.global         | 0 |                                          clk (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.30    0.00    0.20 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |      2    0.01    0.24    0.50    0.69 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.24    0.00    0.69 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |      5    0.02    0.33    0.53    1.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |                                          clknet_1_0__leaf_clk (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.33    0.00    1.22 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.global         | 0 |      4    0.01    0.19    1.55    2.77 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.global         | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.19    0.00    2.77 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | route.global         | 0 |      3    0.01    0.23    1.03    3.80 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | route.global         | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.23    0.00    3.80 v _18_/C (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.global         | 0 |      3    0.01    0.18    0.95    4.75 v _18_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.global         | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.18    0.00    4.75 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.global         | 0 |      1    0.00    0.12    0.89    5.64 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.global         | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.12    0.00    5.64 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.global         | 0 |                                   5.64   data arrival time\n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 |                          10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | route.global         | 0 |                           0.00   10.00   clock source latency\n",
      "| INFO     | job0 | route.global         | 0 |      1    0.01    0.30    0.20   10.20 ^ clk (in)\n",
      "| INFO     | job0 | route.global         | 0 |                                          clk (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.30    0.00   10.20 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |      2    0.01    0.24    0.50   10.69 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.24    0.00   10.69 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |      5    0.02    0.36    0.55   11.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.36    0.00   11.24 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.global         | 0 |                           0.00   11.24   clock reconvergence pessimism\n",
      "| INFO     | job0 | route.global         | 0 |                          -0.70   10.54   library setup time\n",
      "| INFO     | job0 | route.global         | 0 |                                  10.54   data required time\n",
      "| INFO     | job0 | route.global         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 |                                  10.54   data required time\n",
      "| INFO     | job0 | route.global         | 0 |                                  -5.64   data arrival time\n",
      "| INFO     | job0 | route.global         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 |                                   4.89   slack (MET)\n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 | SC_METRIC: setupslack\n",
      "| INFO     | job0 | route.global         | 0 | worst slack max 4.89\n",
      "| INFO     | job0 | route.global         | 0 | SC_METRIC: tns\n",
      "| INFO     | job0 | route.global         | 0 | tns max 0.00\n",
      "| INFO     | job0 | route.global         | 0 | SC_METRIC: report_checks -path_delay min\n",
      "| INFO     | job0 | route.global         | 0 | Startpoint: counter_reg[7]$_DFF_PN0_\n",
      "| INFO     | job0 | route.global         | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | route.global         | 0 | Endpoint: counter_reg[7]$_DFF_PN0_\n",
      "| INFO     | job0 | route.global         | 0 |           (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | route.global         | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | route.global         | 0 | Path Type: min\n",
      "| INFO     | job0 | route.global         | 0 | Corner: fast\n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | route.global         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | route.global         | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | route.global         | 0 |      1    0.01    0.06    0.04    0.04 ^ clk (in)\n",
      "| INFO     | job0 | route.global         | 0 |                                          clk (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |      2    0.01    0.06    0.10    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.06    0.00    0.13 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |      5    0.02    0.08    0.11    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.08    0.00    0.25 ^ counter_reg[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.global         | 0 |      2    0.01    0.07    0.26    0.50 ^ counter_reg[7]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.global         | 0 |                                          counter_reg[7] (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.07    0.00    0.50 ^ _31_/A (sky130_fd_sc_hd__xnor2_1)\n",
      "| INFO     | job0 | route.global         | 0 |      1    0.00    0.03    0.05    0.56 v _31_/Y (sky130_fd_sc_hd__xnor2_1)\n",
      "| INFO     | job0 | route.global         | 0 |                                          _15_ (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.03    0.00    0.56 v counter_reg[7]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.global         | 0 |                                   0.56   data arrival time\n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | route.global         | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | route.global         | 0 |      1    0.01    0.06    0.04    0.04 ^ clk (in)\n",
      "| INFO     | job0 | route.global         | 0 |                                          clk (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |      2    0.01    0.06    0.10    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.06    0.00    0.13 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |      5    0.02    0.08    0.11    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.08    0.00    0.25 ^ counter_reg[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.global         | 0 |                           0.00    0.25   clock reconvergence pessimism\n",
      "| INFO     | job0 | route.global         | 0 |                          -0.02    0.23   library hold time\n",
      "| INFO     | job0 | route.global         | 0 |                                   0.23   data required time\n",
      "| INFO     | job0 | route.global         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 |                                   0.23   data required time\n",
      "| INFO     | job0 | route.global         | 0 |                                  -0.56   data arrival time\n",
      "| INFO     | job0 | route.global         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 |                                   0.33   slack (MET)\n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 | SC_METRIC: holdslack\n",
      "| INFO     | job0 | route.global         | 0 | worst slack min 0.33\n",
      "| INFO     | job0 | route.global         | 0 | SC_METRIC: unconstrained\n",
      "| INFO     | job0 | route.global         | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | route.global         | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | route.global         | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | route.global         | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | route.global         | 0 | Path Type: max\n",
      "| INFO     | job0 | route.global         | 0 | Corner: slow\n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | route.global         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | route.global         | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | route.global         | 0 |      1    0.01    0.30    0.20    0.20 ^ clk (in)\n",
      "| INFO     | job0 | route.global         | 0 |                                          clk (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.30    0.00    0.20 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |      2    0.01    0.24    0.50    0.69 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.24    0.00    0.69 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |      5    0.02    0.33    0.53    1.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |                                          clknet_1_0__leaf_clk (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.33    0.00    1.22 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.global         | 0 |      4    0.01    0.19    1.55    2.77 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.global         | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.19    0.00    2.77 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | route.global         | 0 |      3    0.01    0.23    1.03    3.80 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | route.global         | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.23    0.00    3.80 v _18_/C (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.global         | 0 |      3    0.01    0.18    0.95    4.75 v _18_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.global         | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.18    0.00    4.75 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.global         | 0 |      1    0.00    0.12    0.89    5.64 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.global         | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.12    0.00    5.64 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.global         | 0 |                                   5.64   data arrival time\n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 |                          10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | route.global         | 0 |                           0.00   10.00   clock source latency\n",
      "| INFO     | job0 | route.global         | 0 |      1    0.01    0.30    0.20   10.20 ^ clk (in)\n",
      "| INFO     | job0 | route.global         | 0 |                                          clk (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.30    0.00   10.20 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |      2    0.01    0.24    0.50   10.69 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.24    0.00   10.69 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |      5    0.02    0.36    0.55   11.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.global         | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | route.global         | 0 |                   0.36    0.00   11.24 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.global         | 0 |                           0.00   11.24   clock reconvergence pessimism\n",
      "| INFO     | job0 | route.global         | 0 |                          -0.70   10.54   library setup time\n",
      "| INFO     | job0 | route.global         | 0 |                                  10.54   data required time\n",
      "| INFO     | job0 | route.global         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 |                                  10.54   data required time\n",
      "| INFO     | job0 | route.global         | 0 |                                  -5.64   data arrival time\n",
      "| INFO     | job0 | route.global         | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 |                                   4.89   slack (MET)\n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 | SC_METRIC: clock_skew\n",
      "| INFO     | job0 | route.global         | 0 | Clock clk0\n",
      "| INFO     | job0 | route.global         | 0 |  1.2420 source latency counter_reg[2]$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | route.global         | 0 | -1.2181 target latency counter_reg[4]$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | route.global         | 0 |  0.0000 CRPR\n",
      "| INFO     | job0 | route.global         | 0 | --------------\n",
      "| INFO     | job0 | route.global         | 0 |  0.0239 setup skew\n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 | Clock clk0\n",
      "| INFO     | job0 | route.global         | 0 |  1.2420 source latency counter_reg[2]$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | route.global         | 0 | -1.2181 target latency counter_reg[4]$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | route.global         | 0 |  0.0000 CRPR\n",
      "| INFO     | job0 | route.global         | 0 | --------------\n",
      "| INFO     | job0 | route.global         | 0 |  0.0239 hold skew\n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 | SC_METRIC: DRV violators\n",
      "| INFO     | job0 | route.global         | 0 | SC_METRIC: floating nets\n",
      "| INFO     | job0 | route.global         | 0 | SC_METRIC: fmax\n",
      "| INFO     | job0 | route.global         | 0 | clk0 fmax = 195.88 MHz\n",
      "| INFO     | job0 | route.global         | 0 | Clock                   Period          Waveform\n",
      "| INFO     | job0 | route.global         | 0 | ----------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 | clk0                     10.00        0.00      5.00\n",
      "| INFO     | job0 | route.global         | 0 | SC_METRIC: power\n",
      "| INFO     | job0 | route.global         | 0 | Power for corner: fast\n",
      "| INFO     | job0 | route.global         | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | route.global         | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | route.global         | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 | Sequential             4.35e-05   0.00e+00   3.12e-07   4.38e-05  59.5%\n",
      "| INFO     | job0 | route.global         | 0 | Combinational          0.00e+00   0.00e+00   9.57e-08   9.57e-08   0.1%\n",
      "| INFO     | job0 | route.global         | 0 | Clock                  1.05e-05   1.92e-05   3.75e-08   2.97e-05  40.4%\n",
      "| INFO     | job0 | route.global         | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | route.global         | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | route.global         | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 | Total                  5.40e-05   1.92e-05   4.45e-07   7.37e-05 100.0%\n",
      "| INFO     | job0 | route.global         | 0 |                           73.3%      26.1%       0.6%\n",
      "| INFO     | job0 | route.global         | 0 | Power for corner: slow\n",
      "| INFO     | job0 | route.global         | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | route.global         | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | route.global         | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 | Sequential             1.28e-05   0.00e+00   5.31e-08   1.29e-05  48.1%\n",
      "| INFO     | job0 | route.global         | 0 | Combinational          0.00e+00   0.00e+00   1.14e-12   1.14e-12   0.0%\n",
      "| INFO     | job0 | route.global         | 0 | Clock                  5.11e-06   8.79e-06   5.63e-13   1.39e-05  51.9%\n",
      "| INFO     | job0 | route.global         | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | route.global         | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | route.global         | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 | Total                  1.79e-05   8.79e-06   5.31e-08   2.68e-05 100.0%\n",
      "| INFO     | job0 | route.global         | 0 |                           67.0%      32.9%       0.2%\n",
      "| INFO     | job0 | route.global         | 0 | Power for corner: typical\n",
      "| INFO     | job0 | route.global         | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | route.global         | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | route.global         | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 | Sequential             3.64e-05   0.00e+00   5.31e-08   3.64e-05  59.9%\n",
      "| INFO     | job0 | route.global         | 0 | Combinational          0.00e+00   0.00e+00   4.31e-11   4.31e-11   0.0%\n",
      "| INFO     | job0 | route.global         | 0 | Clock                  8.55e-06   1.58e-05   1.78e-11   2.44e-05  40.1%\n",
      "| INFO     | job0 | route.global         | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | route.global         | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | route.global         | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | route.global         | 0 | Total                  4.49e-05   1.58e-05   5.32e-08   6.08e-05 100.0%\n",
      "| INFO     | job0 | route.global         | 0 |                           73.9%      26.0%       0.1%\n",
      "| INFO     | job0 | route.global         | 0 | SC_METRIC: cellarea\n",
      "| INFO     | job0 | route.global         | 0 | Design area 355 u^2 46% utilization.\n",
      "| INFO     | job0 | route.global         | 0 | Cell type report:                       Count       Area\n",
      "| INFO     | job0 | route.global         | 0 |   Fill cell                                74     405.39\n",
      "| INFO     | job0 | route.global         | 0 |   Tap cell                                 12      15.01\n",
      "| INFO     | job0 | route.global         | 0 |   Clock buffer                              3      15.01\n",
      "| INFO     | job0 | route.global         | 0 |   Inverter                                  1       3.75\n",
      "| INFO     | job0 | route.global         | 0 |   Clock inverter                            1       3.75\n",
      "| INFO     | job0 | route.global         | 0 |   Sequential cell                           9     225.22\n",
      "| INFO     | job0 | route.global         | 0 |   Multi-Input combinational cell           15     107.60\n",
      "| INFO     | job0 | route.global         | 0 |   Total                                   115     775.74\n",
      "| INFO     | job0 | route.global         | 0 | \n",
      "| INFO     | job0 | route.global         | 0 | Cell instance report:\n",
      "| INFO     | job0 | route.global         | 0 |   sky130_fd_sc_hd__a31oi_1                  2      12.51\n",
      "| INFO     | job0 | route.global         | 0 |   sky130_fd_sc_hd__and4_1                   3      26.28\n",
      "| INFO     | job0 | route.global         | 0 |   sky130_fd_sc_hd__clkbuf_2                 3      15.01\n",
      "| INFO     | job0 | route.global         | 0 |   sky130_fd_sc_hd__clkinv_1                 1       3.75\n",
      "| INFO     | job0 | route.global         | 0 |   sky130_fd_sc_hd__dfrtp_1                  9     225.22\n",
      "| INFO     | job0 | route.global         | 0 |   sky130_fd_sc_hd__fill_1                  18      22.52\n",
      "| INFO     | job0 | route.global         | 0 |   sky130_fd_sc_hd__fill_2                  13      32.53\n",
      "| INFO     | job0 | route.global         | 0 |   sky130_fd_sc_hd__fill_4                  16      80.08\n",
      "| INFO     | job0 | route.global         | 0 |   sky130_fd_sc_hd__fill_8                  27     270.26\n",
      "| INFO     | job0 | route.global         | 0 |   sky130_fd_sc_hd__ha_1                     1      12.51\n",
      "| INFO     | job0 | route.global         | 0 |   sky130_fd_sc_hd__inv_1                    1       3.75\n",
      "| INFO     | job0 | route.global         | 0 |   sky130_fd_sc_hd__nand2_1                  2       7.51\n",
      "| INFO     | job0 | route.global         | 0 |   sky130_fd_sc_hd__nand4_1                  1       6.26\n",
      "| INFO     | job0 | route.global         | 0 |   sky130_fd_sc_hd__nor2_1                   2       7.51\n",
      "| INFO     | job0 | route.global         | 0 |   sky130_fd_sc_hd__tapvpwrvgnd_1           12      15.01\n",
      "| INFO     | job0 | route.global         | 0 |   sky130_fd_sc_hd__xnor2_1                  3      26.28\n",
      "| INFO     | job0 | route.global         | 0 |   sky130_fd_sc_hd__xor2_1                   1       8.76\n",
      "| INFO     | job0 | route.global         | 0 | [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | route.global         | 0 | libGL error: No matching fbConfigs or visuals found\n",
      "| INFO     | job0 | route.global         | 0 | libGL error: failed to load driver: swrast\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Saving \"snapshot\" to reports/images/heartbeat.png\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Saving \"placement\" to reports/images/heartbeat.placement.png\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Saving \"placement density heatmap\" to reports/images/heatmap/placement_density.png\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Saving \"estimated routing congestion heatmap\" to reports/images/heatmap/estimated_routing_congestion.png\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Saving \"routing congestion heatmap\" to reports/images/heatmap/routing_congestion.png\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Saving \"power density for fast heatmap\" to reports/images/heatmap/power_density/fast.png\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Saving \"power density for slow heatmap\" to reports/images/heatmap/power_density/slow.png\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Saving \"power density for typical heatmap\" to reports/images/heatmap/power_density/typical.png\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Saving \"clocks\" to reports/images/heartbeat.clocks.png\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Saving \"clk0\" clock tree for fast to reports/images/clocktree/clk0.fast.png\n",
      "| INFO     | job0 | route.global         | 0 | [WARNING GUI-0076] QXcbConnection: XCB error: 13 (BadGC), sequence: 953, resource id: 0, major code: 72 (PutImage), minor code: 0\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Saving \"clk0\" clock tree for slow to reports/images/clocktree/clk0.slow.png\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Saving \"clk0\" clock tree for typical to reports/images/clocktree/clk0.typical.png\n",
      "| INFO     | job0 | route.global         | 0 | [INFO FLW-0001] Saving \"clock - clk0\" to reports/images/clocks/heartbeat.clk0.png\n",
      "| WARNING  | job0 | route.global         | 0 | 334: [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| WARNING  | job0 | route.global         | 0 | 347: [WARNING GUI-0076] QXcbConnection: XCB error: 13 (BadGC), sequence: 953, resource id: 0, major code: 72 (PutImage), minor code: 0\n",
      "| INFO     | job0 | route.global         | 0 | Number of errors: 0\n",
      "| INFO     | job0 | route.global         | 0 | Number of warnings: 2\n",
      "| INFO     | job0 | route.global         | 0 | Finished task in 14.84s\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Tool 'openroad' found with version 'baaed2e490a2a781037f141e66f8b342cb498118' in directory '/opt/openroad/OpenROAD/bin'\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Running in /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/route.antenna_repair/0\n",
      "| INFO     | job0 | route.antenna_repair | 0 | openroad -no_init -metrics reports/metrics.json -exit /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/openroad/scripts/apr/sc_antenna_repair.tcl\n",
      "| INFO     | job0 | route.antenna_repair | 0 | OpenROAD baaed2e490a2a781037f141e66f8b342cb498118\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Features included (+) or not (-): +GPU +GUI +Python\n",
      "| INFO     | job0 | route.antenna_repair | 0 | This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO ORD-0030] Using 64 thread(s).\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Defining timing corners: fast slow typical\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Reading liberty file for fast (fast): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ff_100C_1v95.lib.gz\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Reading liberty file for slow (slow): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Reading liberty file for typical (typical): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__tt_025C_1v80.lib.gz\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Reading ODB: inputs/heartbeat.odb\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Reading SDC: inputs/heartbeat.sdc\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Timing path groups: in2out in2reg reg2out reg2reg\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Using met5 for clock parasitics estimation\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Using met2 for signal parasitics estimation\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Setting global routing adjustment for met1 to 40.0%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Setting global routing adjustment for met2 to 40.0%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Setting global routing signal routing layers to: met1-met5\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Setting global routing clock routing layers to: met1-met5\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Global connection rules: 2\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   Instances: \".*\" with pins \"VPWR\" connect to \"VDD\"\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   Instances: \".*\" with pins \"VGND\" connect to \"VSS\"\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO ANT-0002] Found 0 net violations.\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO ANT-0001] Found 0 pin violations.\n",
      "| INFO     | job0 | route.antenna_repair | 0 | SC_METRIC: report_checks -path_delay max\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | route.antenna_repair | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Path Type: max\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Corner: slow\n",
      "| INFO     | job0 | route.antenna_repair | 0 | \n",
      "| INFO     | job0 | route.antenna_repair | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | route.antenna_repair | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      1    0.01    0.30    0.20    0.20 ^ clk (in)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          clk (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.30    0.00    0.20 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      2    0.01    0.24    0.50    0.69 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.24    0.00    0.69 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      5    0.02    0.33    0.53    1.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          clknet_1_0__leaf_clk (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.33    0.00    1.22 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      4    0.01    0.19    1.55    2.77 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.19    0.00    2.77 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      3    0.01    0.23    1.03    3.80 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.23    0.00    3.80 v _18_/C (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      3    0.01    0.18    0.95    4.75 v _18_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.18    0.00    4.75 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      1    0.00    0.12    0.89    5.64 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.12    0.00    5.64 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                   5.64   data arrival time\n",
      "| INFO     | job0 | route.antenna_repair | 0 | \n",
      "| INFO     | job0 | route.antenna_repair | 0 |                          10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           0.00   10.00   clock source latency\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      1    0.01    0.30    0.20   10.20 ^ clk (in)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          clk (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.30    0.00   10.20 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      2    0.01    0.24    0.50   10.69 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.24    0.00   10.69 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      5    0.02    0.36    0.55   11.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.36    0.00   11.24 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           0.00   11.24   clock reconvergence pessimism\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                          -0.70   10.54   library setup time\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                  10.54   data required time\n",
      "| INFO     | job0 | route.antenna_repair | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                  10.54   data required time\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                  -5.64   data arrival time\n",
      "| INFO     | job0 | route.antenna_repair | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                   4.89   slack (MET)\n",
      "| INFO     | job0 | route.antenna_repair | 0 | \n",
      "| INFO     | job0 | route.antenna_repair | 0 | \n",
      "| INFO     | job0 | route.antenna_repair | 0 | SC_METRIC: setupslack\n",
      "| INFO     | job0 | route.antenna_repair | 0 | worst slack max 4.89\n",
      "| INFO     | job0 | route.antenna_repair | 0 | SC_METRIC: tns\n",
      "| INFO     | job0 | route.antenna_repair | 0 | tns max 0.00\n",
      "| INFO     | job0 | route.antenna_repair | 0 | SC_METRIC: report_checks -path_delay min\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Startpoint: counter_reg[7]$_DFF_PN0_\n",
      "| INFO     | job0 | route.antenna_repair | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Endpoint: counter_reg[7]$_DFF_PN0_\n",
      "| INFO     | job0 | route.antenna_repair | 0 |           (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Path Type: min\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Corner: fast\n",
      "| INFO     | job0 | route.antenna_repair | 0 | \n",
      "| INFO     | job0 | route.antenna_repair | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | route.antenna_repair | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      1    0.01    0.06    0.04    0.04 ^ clk (in)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          clk (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      2    0.01    0.06    0.10    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.06    0.00    0.13 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      5    0.02    0.08    0.11    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.08    0.00    0.25 ^ counter_reg[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      2    0.01    0.07    0.26    0.50 ^ counter_reg[7]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          counter_reg[7] (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.07    0.00    0.50 ^ _31_/A (sky130_fd_sc_hd__xnor2_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      1    0.00    0.03    0.05    0.56 v _31_/Y (sky130_fd_sc_hd__xnor2_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          _15_ (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.03    0.00    0.56 v counter_reg[7]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                   0.56   data arrival time\n",
      "| INFO     | job0 | route.antenna_repair | 0 | \n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      1    0.01    0.06    0.04    0.04 ^ clk (in)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          clk (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      2    0.01    0.06    0.10    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.06    0.00    0.13 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      5    0.02    0.08    0.11    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.08    0.00    0.25 ^ counter_reg[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           0.00    0.25   clock reconvergence pessimism\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                          -0.02    0.23   library hold time\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                   0.23   data required time\n",
      "| INFO     | job0 | route.antenna_repair | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                   0.23   data required time\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                  -0.56   data arrival time\n",
      "| INFO     | job0 | route.antenna_repair | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                   0.33   slack (MET)\n",
      "| INFO     | job0 | route.antenna_repair | 0 | \n",
      "| INFO     | job0 | route.antenna_repair | 0 | \n",
      "| INFO     | job0 | route.antenna_repair | 0 | SC_METRIC: holdslack\n",
      "| INFO     | job0 | route.antenna_repair | 0 | worst slack min 0.33\n",
      "| INFO     | job0 | route.antenna_repair | 0 | SC_METRIC: unconstrained\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | route.antenna_repair | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Path Type: max\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Corner: slow\n",
      "| INFO     | job0 | route.antenna_repair | 0 | \n",
      "| INFO     | job0 | route.antenna_repair | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | route.antenna_repair | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      1    0.01    0.30    0.20    0.20 ^ clk (in)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          clk (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.30    0.00    0.20 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      2    0.01    0.24    0.50    0.69 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.24    0.00    0.69 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      5    0.02    0.33    0.53    1.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          clknet_1_0__leaf_clk (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.33    0.00    1.22 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      4    0.01    0.19    1.55    2.77 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.19    0.00    2.77 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      3    0.01    0.23    1.03    3.80 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.23    0.00    3.80 v _18_/C (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      3    0.01    0.18    0.95    4.75 v _18_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.18    0.00    4.75 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      1    0.00    0.12    0.89    5.64 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.12    0.00    5.64 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                   5.64   data arrival time\n",
      "| INFO     | job0 | route.antenna_repair | 0 | \n",
      "| INFO     | job0 | route.antenna_repair | 0 |                          10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           0.00   10.00   clock source latency\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      1    0.01    0.30    0.20   10.20 ^ clk (in)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          clk (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.30    0.00   10.20 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      2    0.01    0.24    0.50   10.69 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.24    0.00   10.69 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |      5    0.02    0.36    0.55   11.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                   0.36    0.00   11.24 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           0.00   11.24   clock reconvergence pessimism\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                          -0.70   10.54   library setup time\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                  10.54   data required time\n",
      "| INFO     | job0 | route.antenna_repair | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                  10.54   data required time\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                  -5.64   data arrival time\n",
      "| INFO     | job0 | route.antenna_repair | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                                   4.89   slack (MET)\n",
      "| INFO     | job0 | route.antenna_repair | 0 | \n",
      "| INFO     | job0 | route.antenna_repair | 0 | \n",
      "| INFO     | job0 | route.antenna_repair | 0 | SC_METRIC: clock_skew\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Clock clk0\n",
      "| INFO     | job0 | route.antenna_repair | 0 |  1.2420 source latency counter_reg[2]$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | route.antenna_repair | 0 | -1.2181 target latency counter_reg[4]$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | route.antenna_repair | 0 |  0.0000 CRPR\n",
      "| INFO     | job0 | route.antenna_repair | 0 | --------------\n",
      "| INFO     | job0 | route.antenna_repair | 0 |  0.0239 setup skew\n",
      "| INFO     | job0 | route.antenna_repair | 0 | \n",
      "| INFO     | job0 | route.antenna_repair | 0 | Clock clk0\n",
      "| INFO     | job0 | route.antenna_repair | 0 |  1.2420 source latency counter_reg[2]$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | route.antenna_repair | 0 | -1.2181 target latency counter_reg[4]$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | route.antenna_repair | 0 |  0.0000 CRPR\n",
      "| INFO     | job0 | route.antenna_repair | 0 | --------------\n",
      "| INFO     | job0 | route.antenna_repair | 0 |  0.0239 hold skew\n",
      "| INFO     | job0 | route.antenna_repair | 0 | \n",
      "| INFO     | job0 | route.antenna_repair | 0 | SC_METRIC: DRV violators\n",
      "| INFO     | job0 | route.antenna_repair | 0 | SC_METRIC: floating nets\n",
      "| INFO     | job0 | route.antenna_repair | 0 | SC_METRIC: fmax\n",
      "| INFO     | job0 | route.antenna_repair | 0 | clk0 fmax = 195.88 MHz\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Clock                   Period          Waveform\n",
      "| INFO     | job0 | route.antenna_repair | 0 | ----------------------------------------------------\n",
      "| INFO     | job0 | route.antenna_repair | 0 | clk0                     10.00        0.00      5.00\n",
      "| INFO     | job0 | route.antenna_repair | 0 | SC_METRIC: power\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Power for corner: fast\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | route.antenna_repair | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Sequential             4.35e-05   0.00e+00   3.12e-07   4.38e-05  59.5%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Combinational          0.00e+00   0.00e+00   9.57e-08   9.57e-08   0.1%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Clock                  1.05e-05   1.92e-05   3.75e-08   2.97e-05  40.4%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Total                  5.40e-05   1.92e-05   4.45e-07   7.37e-05 100.0%\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           73.3%      26.1%       0.6%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Power for corner: slow\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | route.antenna_repair | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Sequential             1.28e-05   0.00e+00   5.31e-08   1.29e-05  48.1%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Combinational          0.00e+00   0.00e+00   1.14e-12   1.14e-12   0.0%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Clock                  5.11e-06   8.79e-06   5.63e-13   1.39e-05  51.9%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Total                  1.79e-05   8.79e-06   5.31e-08   2.68e-05 100.0%\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           67.0%      32.9%       0.2%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Power for corner: typical\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | route.antenna_repair | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Sequential             3.64e-05   0.00e+00   5.31e-08   3.64e-05  59.9%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Combinational          0.00e+00   0.00e+00   4.31e-11   4.31e-11   0.0%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Clock                  8.55e-06   1.58e-05   1.78e-11   2.44e-05  40.1%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Total                  4.49e-05   1.58e-05   5.32e-08   6.08e-05 100.0%\n",
      "| INFO     | job0 | route.antenna_repair | 0 |                           73.9%      26.0%       0.1%\n",
      "| INFO     | job0 | route.antenna_repair | 0 | SC_METRIC: cellarea\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Design area 355 u^2 46% utilization.\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Cell type report:                       Count       Area\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   Fill cell                                74     405.39\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   Tap cell                                 12      15.01\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   Clock buffer                              3      15.01\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   Inverter                                  1       3.75\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   Clock inverter                            1       3.75\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   Sequential cell                           9     225.22\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   Multi-Input combinational cell           15     107.60\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   Total                                   115     775.74\n",
      "| INFO     | job0 | route.antenna_repair | 0 | \n",
      "| INFO     | job0 | route.antenna_repair | 0 | Cell instance report:\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   sky130_fd_sc_hd__a31oi_1                  2      12.51\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   sky130_fd_sc_hd__and4_1                   3      26.28\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   sky130_fd_sc_hd__clkbuf_2                 3      15.01\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   sky130_fd_sc_hd__clkinv_1                 1       3.75\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   sky130_fd_sc_hd__dfrtp_1                  9     225.22\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   sky130_fd_sc_hd__fill_1                  18      22.52\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   sky130_fd_sc_hd__fill_2                  13      32.53\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   sky130_fd_sc_hd__fill_4                  16      80.08\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   sky130_fd_sc_hd__fill_8                  27     270.26\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   sky130_fd_sc_hd__ha_1                     1      12.51\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   sky130_fd_sc_hd__inv_1                    1       3.75\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   sky130_fd_sc_hd__nand2_1                  2       7.51\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   sky130_fd_sc_hd__nand4_1                  1       6.26\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   sky130_fd_sc_hd__nor2_1                   2       7.51\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   sky130_fd_sc_hd__tapvpwrvgnd_1           12      15.01\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   sky130_fd_sc_hd__xnor2_1                  3      26.28\n",
      "| INFO     | job0 | route.antenna_repair | 0 |   sky130_fd_sc_hd__xor2_1                   1       8.76\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | route.antenna_repair | 0 | libGL error: No matching fbConfigs or visuals found\n",
      "| INFO     | job0 | route.antenna_repair | 0 | libGL error: failed to load driver: swrast\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Saving \"snapshot\" to reports/images/heartbeat.png\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Saving \"placement\" to reports/images/heartbeat.placement.png\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Saving \"placement density heatmap\" to reports/images/heatmap/placement_density.png\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Saving \"estimated routing congestion heatmap\" to reports/images/heatmap/estimated_routing_congestion.png\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Saving \"routing congestion heatmap\" to reports/images/heatmap/routing_congestion.png\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Saving \"power density for fast heatmap\" to reports/images/heatmap/power_density/fast.png\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Saving \"power density for slow heatmap\" to reports/images/heatmap/power_density/slow.png\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Saving \"power density for typical heatmap\" to reports/images/heatmap/power_density/typical.png\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Saving \"clocks\" to reports/images/heartbeat.clocks.png\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Saving \"clk0\" clock tree for fast to reports/images/clocktree/clk0.fast.png\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [WARNING GUI-0076] QXcbConnection: XCB error: 13 (BadGC), sequence: 953, resource id: 0, major code: 72 (PutImage), minor code: 0\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Saving \"clk0\" clock tree for slow to reports/images/clocktree/clk0.slow.png\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Saving \"clk0\" clock tree for typical to reports/images/clocktree/clk0.typical.png\n",
      "| INFO     | job0 | route.antenna_repair | 0 | [INFO FLW-0001] Saving \"clock - clk0\" to reports/images/clocks/heartbeat.clk0.png\n",
      "| WARNING  | job0 | route.antenna_repair | 0 | 286: [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| WARNING  | job0 | route.antenna_repair | 0 | 299: [WARNING GUI-0076] QXcbConnection: XCB error: 13 (BadGC), sequence: 953, resource id: 0, major code: 72 (PutImage), minor code: 0\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Number of errors: 0\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Number of warnings: 2\n",
      "| INFO     | job0 | route.antenna_repair | 0 | Finished task in 14.08s\n",
      "| INFO     | job0 | route.detailed       | 0 | Tool 'openroad' found with version 'baaed2e490a2a781037f141e66f8b342cb498118' in directory '/opt/openroad/OpenROAD/bin'\n",
      "| INFO     | job0 | route.detailed       | 0 | Running in /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/route.detailed/0\n",
      "| INFO     | job0 | route.detailed       | 0 | openroad -no_init -metrics reports/metrics.json -exit /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/openroad/scripts/apr/sc_detailed_route.tcl\n",
      "| INFO     | job0 | route.detailed       | 0 | OpenROAD baaed2e490a2a781037f141e66f8b342cb498118\n",
      "| INFO     | job0 | route.detailed       | 0 | Features included (+) or not (-): +GPU +GUI +Python\n",
      "| INFO     | job0 | route.detailed       | 0 | This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "| INFO     | job0 | route.detailed       | 0 | Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO ORD-0030] Using 64 thread(s).\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Defining timing corners: fast slow typical\n",
      "| INFO     | job0 | route.detailed       | 0 | Reading liberty file for fast (fast): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ff_100C_1v95.lib.gz\n",
      "| INFO     | job0 | route.detailed       | 0 | Reading liberty file for slow (slow): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz\n",
      "| INFO     | job0 | route.detailed       | 0 | Reading liberty file for typical (typical): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__tt_025C_1v80.lib.gz\n",
      "| INFO     | job0 | route.detailed       | 0 | Reading ODB: inputs/heartbeat.odb\n",
      "| INFO     | job0 | route.detailed       | 0 | Reading SDC: inputs/heartbeat.sdc\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Timing path groups: in2out in2reg reg2out reg2reg\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Using met5 for clock parasitics estimation\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Using met2 for signal parasitics estimation\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Setting global routing adjustment for met1 to 40.0%\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Setting global routing adjustment for met2 to 40.0%\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%\n",
      "| INFO     | job0 | route.detailed       | 0 | Global connection rules: 2\n",
      "| INFO     | job0 | route.detailed       | 0 |   Instances: \".*\" with pins \"VPWR\" connect to \"VDD\"\n",
      "| INFO     | job0 | route.detailed       | 0 |   Instances: \".*\" with pins \"VGND\" connect to \"VSS\"\n",
      "| INFO     | job0 | route.detailed       | 0 | detailed_route siliconcompiler arguments: -drc_report_iter_step 5\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0149] Reading tech and libs.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | Units:                1000\n",
      "| INFO     | job0 | route.detailed       | 0 | Number of layers:     13\n",
      "| INFO     | job0 | route.detailed       | 0 | Number of macros:     437\n",
      "| INFO     | job0 | route.detailed       | 0 | Number of vias:       29\n",
      "| INFO     | job0 | route.detailed       | 0 | Number of viarulegen: 25\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0150] Reading design.\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | Design:                   heartbeat\n",
      "| INFO     | job0 | route.detailed       | 0 | Die area:                 ( 0 0 ) ( 31005 31005 )\n",
      "| INFO     | job0 | route.detailed       | 0 | Number of track patterns: 12\n",
      "| INFO     | job0 | route.detailed       | 0 | Number of DEF vias:       0\n",
      "| INFO     | job0 | route.detailed       | 0 | Number of components:     115\n",
      "| INFO     | job0 | route.detailed       | 0 | Number of terminals:      5\n",
      "| INFO     | job0 | route.detailed       | 0 | Number of snets:          2\n",
      "| INFO     | job0 | route.detailed       | 0 | Number of nets:           31\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0422] No routing tracks pass through the center of Term VSS.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0422] No routing tracks pass through the center of Term VDD.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0167] List of default vias:\n",
      "| INFO     | job0 | route.detailed       | 0 |   Layer via\n",
      "| INFO     | job0 | route.detailed       | 0 |     default via: M1M2_PR\n",
      "| INFO     | job0 | route.detailed       | 0 |   Layer via2\n",
      "| INFO     | job0 | route.detailed       | 0 |     default via: M2M3_PR\n",
      "| INFO     | job0 | route.detailed       | 0 |   Layer via3\n",
      "| INFO     | job0 | route.detailed       | 0 |     default via: M3M4_PR\n",
      "| INFO     | job0 | route.detailed       | 0 |   Layer via4\n",
      "| INFO     | job0 | route.detailed       | 0 |     default via: M4M5_PR\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0162] Library cell analysis.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0163] Instance analysis.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0164] Number of unique instances = 26.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0168] Init region query.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0024]   Complete FR_MASTERSLICE.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0024]   Complete Fr_VIA.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0024]   Complete li1.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0024]   Complete mcon.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0024]   Complete met1.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0024]   Complete via.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0024]   Complete met2.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0024]   Complete via2.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0024]   Complete met3.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0024]   Complete via3.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0024]   Complete met4.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0024]   Complete via4.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0024]   Complete met5.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0033] FR_VIA shape region query size = 0.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0033] li1 shape region query size = 1278.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0033] mcon shape region query size = 54.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0033] met1 shape region query size = 389.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0033] via shape region query size = 110.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0033] met2 shape region query size = 66.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0033] via2 shape region query size = 88.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0033] met3 shape region query size = 69.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0033] via3 shape region query size = 88.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0033] met4 shape region query size = 34.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0033] via4 shape region query size = 8.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0033] met5 shape region query size = 16.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0165] Start pin access.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0088] Exhaustive access point generation for _26_/A (sky130_fd_sc_hd__nand2_1) is unsatisfactory.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0088] Exhaustive access point generation for _28_/A (sky130_fd_sc_hd__nand2_1) is unsatisfactory.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0088] Exhaustive access point generation for clkload0/A (sky130_fd_sc_hd__inv_1) is unsatisfactory.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0088] Exhaustive access point generation for _17_/A (sky130_fd_sc_hd__clkinv_1) is unsatisfactory.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0088] Exhaustive access point generation for _30_/A (sky130_fd_sc_hd__nand4_1) is unsatisfactory.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0088] Exhaustive access point generation for _18_/A (sky130_fd_sc_hd__and4_1) is unsatisfactory.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0088] Exhaustive access point generation for _22_/A (sky130_fd_sc_hd__and4_1) is unsatisfactory.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0088] Exhaustive access point generation for _21_/A3 (sky130_fd_sc_hd__a31oi_1) is unsatisfactory.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0088] Exhaustive access point generation for _21_/B1 (sky130_fd_sc_hd__a31oi_1) is unsatisfactory.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0088] Exhaustive access point generation for _30_/D (sky130_fd_sc_hd__nand4_1) is unsatisfactory.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0088] Exhaustive access point generation for counter_reg\\[0\\]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1) is unsatisfactory.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0088] Exhaustive access point generation for counter_reg\\[1\\]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1) is unsatisfactory.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0088] Exhaustive access point generation for counter_reg\\[1\\]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1) is unsatisfactory.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING DRT-0088] Exhaustive access point generation for counter_reg\\[0\\]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1) is unsatisfactory.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0078]   Complete 108 pins.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0081]   Complete 26 unique inst patterns.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0084]   Complete 19 groups.\n",
      "| INFO     | job0 | route.detailed       | 0 | #scanned instances     = 115\n",
      "| INFO     | job0 | route.detailed       | 0 | #unique  instances     = 26\n",
      "| INFO     | job0 | route.detailed       | 0 | #stdCellGenAp          = 886\n",
      "| INFO     | job0 | route.detailed       | 0 | #stdCellValidPlanarAp  = 8\n",
      "| INFO     | job0 | route.detailed       | 0 | #stdCellValidViaAp     = 672\n",
      "| INFO     | job0 | route.detailed       | 0 | #stdCellPinNoAp        = 0\n",
      "| INFO     | job0 | route.detailed       | 0 | #stdCellPinCnt         = 103\n",
      "| INFO     | job0 | route.detailed       | 0 | #instTermValidViaApCnt = 0\n",
      "| INFO     | job0 | route.detailed       | 0 | #macroGenAp            = 0\n",
      "| INFO     | job0 | route.detailed       | 0 | #macroValidPlanarAp    = 0\n",
      "| INFO     | job0 | route.detailed       | 0 | #macroValidViaAp       = 0\n",
      "| INFO     | job0 | route.detailed       | 0 | #macroNoAp             = 0\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0166] Complete pin access.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:03, memory = 142.34 (MB), peak = 142.34 (MB)\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0157] Number of guides:     162\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0169] Post process guides.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0176] GCELLGRID X 0 DO 4 STEP 6900 ;\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0177] GCELLGRID Y 0 DO 4 STEP 6900 ;\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0028]   Complete FR_MASTERSLICE.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0028]   Complete Fr_VIA.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0028]   Complete li1.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0028]   Complete mcon.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0028]   Complete met1.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0028]   Complete via.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0028]   Complete met2.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0028]   Complete via2.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0028]   Complete met3.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0028]   Complete via3.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0028]   Complete met4.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0028]   Complete via4.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0028]   Complete met5.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0178] Init guide query.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0035]   Complete FR_MASTERSLICE (guide).\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0035]   Complete Fr_VIA (guide).\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0035]   Complete li1 (guide).\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0035]   Complete mcon (guide).\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0035]   Complete met1 (guide).\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0035]   Complete via (guide).\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0035]   Complete met2 (guide).\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0035]   Complete via2 (guide).\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0035]   Complete met3 (guide).\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0035]   Complete via3 (guide).\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0035]   Complete met4 (guide).\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0035]   Complete via4 (guide).\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0035]   Complete met5 (guide).\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0036] FR_VIA guide region query size = 0.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0036] li1 guide region query size = 61.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0036] mcon guide region query size = 0.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0036] met1 guide region query size = 42.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0036] via guide region query size = 0.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0036] met2 guide region query size = 15.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0036] via2 guide region query size = 0.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0036] met3 guide region query size = 3.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0036] via3 guide region query size = 0.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0036] met4 guide region query size = 0.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0036] via4 guide region query size = 0.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0036] met5 guide region query size = 0.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0179] Init gr pin query.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 142.34 (MB), peak = 142.34 (MB)\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0185] Post process initialize RPin region query.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0181] Start track assignment.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0184] Done with 76 vertical wires in 1 frboxes and 45 horizontal wires in 1 frboxes.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0186] Done with 3 vertical wires in 1 frboxes and 9 horizontal wires in 1 frboxes.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0182] Complete track assignment.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 145.92 (MB), peak = 146.11 (MB)\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0187] Start routing data preparation.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.24 (MB), peak = 146.24 (MB)\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0194] Start detail routing.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0195] Start 0th optimization iteration.\n",
      "| INFO     | job0 | route.detailed       | 0 |     Completing 100% with 3 violations.\n",
      "| INFO     | job0 | route.detailed       | 0 |     elapsed time = 00:00:00, memory = 150.73 (MB).\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0199]   Number of violations = 3.\n",
      "| INFO     | job0 | route.detailed       | 0 | Viol/Layer        met1\n",
      "| INFO     | job0 | route.detailed       | 0 | Metal Spacing        3\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 512.76 (MB), peak = 512.76 (MB)\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length = 403 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER li1 = 0 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met1 = 225 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met2 = 168 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met3 = 9 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met4 = 0 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met5 = 0 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total number of vias = 189.\n",
      "| INFO     | job0 | route.detailed       | 0 | Up-via summary (total 189):\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | ----------------------\n",
      "| INFO     | job0 | route.detailed       | 0 |  FR_MASTERSLICE      0\n",
      "| INFO     | job0 | route.detailed       | 0 |             li1     97\n",
      "| INFO     | job0 | route.detailed       | 0 |            met1     89\n",
      "| INFO     | job0 | route.detailed       | 0 |            met2      3\n",
      "| INFO     | job0 | route.detailed       | 0 |            met3      0\n",
      "| INFO     | job0 | route.detailed       | 0 |            met4      0\n",
      "| INFO     | job0 | route.detailed       | 0 | ----------------------\n",
      "| INFO     | job0 | route.detailed       | 0 |                189\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0195] Start 1st optimization iteration.\n",
      "| INFO     | job0 | route.detailed       | 0 |     Completing 100% with 9 violations.\n",
      "| INFO     | job0 | route.detailed       | 0 |     elapsed time = 00:00:00, memory = 525.90 (MB).\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0199]   Number of violations = 9.\n",
      "| INFO     | job0 | route.detailed       | 0 | Viol/Layer        met1\n",
      "| INFO     | job0 | route.detailed       | 0 | Short                9\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 526.93 (MB), peak = 526.93 (MB)\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length = 408 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER li1 = 0 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met1 = 226 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met2 = 171 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met3 = 9 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met4 = 0 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met5 = 0 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total number of vias = 189.\n",
      "| INFO     | job0 | route.detailed       | 0 | Up-via summary (total 189):\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | ----------------------\n",
      "| INFO     | job0 | route.detailed       | 0 |  FR_MASTERSLICE      0\n",
      "| INFO     | job0 | route.detailed       | 0 |             li1     97\n",
      "| INFO     | job0 | route.detailed       | 0 |            met1     89\n",
      "| INFO     | job0 | route.detailed       | 0 |            met2      3\n",
      "| INFO     | job0 | route.detailed       | 0 |            met3      0\n",
      "| INFO     | job0 | route.detailed       | 0 |            met4      0\n",
      "| INFO     | job0 | route.detailed       | 0 | ----------------------\n",
      "| INFO     | job0 | route.detailed       | 0 |                189\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0195] Start 2nd optimization iteration.\n",
      "| INFO     | job0 | route.detailed       | 0 |     Completing 20% with 9 violations.\n",
      "| INFO     | job0 | route.detailed       | 0 |     elapsed time = 00:00:00, memory = 526.93 (MB).\n",
      "| INFO     | job0 | route.detailed       | 0 |     Completing 50% with 9 violations.\n",
      "| INFO     | job0 | route.detailed       | 0 |     elapsed time = 00:00:00, memory = 526.93 (MB).\n",
      "| INFO     | job0 | route.detailed       | 0 |     Completing 70% with 9 violations.\n",
      "| INFO     | job0 | route.detailed       | 0 |     elapsed time = 00:00:00, memory = 526.93 (MB).\n",
      "| INFO     | job0 | route.detailed       | 0 |     Completing 100% with 0 violations.\n",
      "| INFO     | job0 | route.detailed       | 0 |     elapsed time = 00:00:00, memory = 531.57 (MB).\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0199]   Number of violations = 0.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 531.57 (MB), peak = 531.57 (MB)\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length = 402 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER li1 = 0 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met1 = 223 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met2 = 169 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met3 = 9 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met4 = 0 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met5 = 0 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total number of vias = 190.\n",
      "| INFO     | job0 | route.detailed       | 0 | Up-via summary (total 190):\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | ----------------------\n",
      "| INFO     | job0 | route.detailed       | 0 |  FR_MASTERSLICE      0\n",
      "| INFO     | job0 | route.detailed       | 0 |             li1     96\n",
      "| INFO     | job0 | route.detailed       | 0 |            met1     91\n",
      "| INFO     | job0 | route.detailed       | 0 |            met2      3\n",
      "| INFO     | job0 | route.detailed       | 0 |            met3      0\n",
      "| INFO     | job0 | route.detailed       | 0 |            met4      0\n",
      "| INFO     | job0 | route.detailed       | 0 | ----------------------\n",
      "| INFO     | job0 | route.detailed       | 0 |                190\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0198] Complete detail routing.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length = 402 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER li1 = 0 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met1 = 223 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met2 = 169 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met3 = 9 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met4 = 0 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total wire length on LAYER met5 = 0 um.\n",
      "| INFO     | job0 | route.detailed       | 0 | Total number of vias = 190.\n",
      "| INFO     | job0 | route.detailed       | 0 | Up-via summary (total 190):\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | ----------------------\n",
      "| INFO     | job0 | route.detailed       | 0 |  FR_MASTERSLICE      0\n",
      "| INFO     | job0 | route.detailed       | 0 |             li1     96\n",
      "| INFO     | job0 | route.detailed       | 0 |            met1     91\n",
      "| INFO     | job0 | route.detailed       | 0 |            met2      3\n",
      "| INFO     | job0 | route.detailed       | 0 |            met3      0\n",
      "| INFO     | job0 | route.detailed       | 0 |            met4      0\n",
      "| INFO     | job0 | route.detailed       | 0 | ----------------------\n",
      "| INFO     | job0 | route.detailed       | 0 |                190\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 531.57 (MB), peak = 531.57 (MB)\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO DRT-0180] Post processing.\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Deleted 0 routing obstructions\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin out$_DFF_PN0_/D in net _00_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _19_/X in net _00_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin out$_DFF_PN0_/D in net _00_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _19_/X in net _00_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin out$_DFF_PN0_/D in net _00_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _19_/X in net _00_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _23_/A in net _02_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _21_/Y in net _02_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _23_/A in net _02_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _21_/Y in net _02_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _23_/A in net _02_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _21_/Y in net _02_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _25_/B in net _04_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _24_/Y in net _04_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _25_/B in net _04_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _24_/Y in net _04_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _25_/B in net _04_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _24_/Y in net _04_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _29_/B in net _06_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _28_/Y in net _06_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _29_/B in net _06_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _28_/Y in net _06_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _29_/B in net _06_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _28_/Y in net _06_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _31_/B in net _07_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _30_/Y in net _07_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _31_/B in net _07_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _30_/Y in net _07_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _31_/B in net _07_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _30_/Y in net _07_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[3\\]$_DFF_PN0_/D in net _11_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[3\\]$_DFF_PN0_/D in net _11_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[3\\]$_DFF_PN0_/D in net _11_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[6\\]$_DFF_PN0_/D in net _14_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _29_/Y in net _14_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[6\\]$_DFF_PN0_/D in net _14_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _29_/Y in net _14_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[6\\]$_DFF_PN0_/D in net _14_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _29_/Y in net _14_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[7\\]$_DFF_PN0_/D in net _15_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _31_/Y in net _15_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[7\\]$_DFF_PN0_/D in net _15_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _31_/Y in net _15_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[7\\]$_DFF_PN0_/D in net _15_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _31_/Y in net _15_.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[0\\]$_DFF_PN0_/Q in net counter_reg\\[0\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _32_/A in net counter_reg\\[0\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _22_/A in net counter_reg\\[0\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _21_/A1 in net counter_reg\\[0\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _17_/A in net counter_reg\\[0\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[0\\]$_DFF_PN0_/Q in net counter_reg\\[0\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _32_/A in net counter_reg\\[0\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _22_/A in net counter_reg\\[0\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _21_/A1 in net counter_reg\\[0\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _17_/A in net counter_reg\\[0\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[0\\]$_DFF_PN0_/Q in net counter_reg\\[0\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _32_/A in net counter_reg\\[0\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _22_/A in net counter_reg\\[0\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _21_/A1 in net counter_reg\\[0\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _17_/A in net counter_reg\\[0\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _20_/A in net counter_reg\\[2\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _20_/A in net counter_reg\\[2\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _20_/A in net counter_reg\\[2\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[3\\]$_DFF_PN0_/Q in net counter_reg\\[3\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _24_/A1 in net counter_reg\\[3\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _18_/A in net counter_reg\\[3\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[3\\]$_DFF_PN0_/Q in net counter_reg\\[3\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _24_/A1 in net counter_reg\\[3\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _18_/A in net counter_reg\\[3\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[3\\]$_DFF_PN0_/Q in net counter_reg\\[3\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _24_/A1 in net counter_reg\\[3\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _18_/A in net counter_reg\\[3\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[4\\]$_DFF_PN0_/Q in net counter_reg\\[4\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _30_/B in net counter_reg\\[4\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _26_/A in net counter_reg\\[4\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _24_/B1 in net counter_reg\\[4\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _18_/D in net counter_reg\\[4\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[4\\]$_DFF_PN0_/Q in net counter_reg\\[4\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _30_/B in net counter_reg\\[4\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _26_/A in net counter_reg\\[4\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _24_/B1 in net counter_reg\\[4\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _18_/D in net counter_reg\\[4\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[4\\]$_DFF_PN0_/Q in net counter_reg\\[4\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _30_/B in net counter_reg\\[4\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _26_/A in net counter_reg\\[4\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _24_/B1 in net counter_reg\\[4\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _18_/D in net counter_reg\\[4\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[5\\]$_DFF_PN0_/Q in net counter_reg\\[5\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[5\\]$_DFF_PN0_/Q in net counter_reg\\[5\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[5\\]$_DFF_PN0_/Q in net counter_reg\\[5\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[7\\]$_DFF_PN0_/Q in net counter_reg\\[7\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _31_/A in net counter_reg\\[7\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _19_/C in net counter_reg\\[7\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[7\\]$_DFF_PN0_/Q in net counter_reg\\[7\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _31_/A in net counter_reg\\[7\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _19_/C in net counter_reg\\[7\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[7\\]$_DFF_PN0_/Q in net counter_reg\\[7\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _31_/A in net counter_reg\\[7\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin _19_/C in net counter_reg\\[7\\].\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[1\\]$_DFF_PN0_/RESET_B in net nreset.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[1\\]$_DFF_PN0_/RESET_B in net nreset.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[1\\]$_DFF_PN0_/RESET_B in net nreset.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin clkbuf_0_clk/X in net clknet_0_clk.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin clkbuf_0_clk/X in net clknet_0_clk.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin clkbuf_0_clk/X in net clknet_0_clk.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[0\\]$_DFF_PN0_/CLK in net clknet_1_0__leaf_clk.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[1\\]$_DFF_PN0_/CLK in net clknet_1_0__leaf_clk.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[0\\]$_DFF_PN0_/CLK in net clknet_1_0__leaf_clk.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[1\\]$_DFF_PN0_/CLK in net clknet_1_0__leaf_clk.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[0\\]$_DFF_PN0_/CLK in net clknet_1_0__leaf_clk.\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GRT-0026] Missing route to pin counter_reg\\[1\\]$_DFF_PN0_/CLK in net clknet_1_0__leaf_clk.\n",
      "| INFO     | job0 | route.detailed       | 0 | SC_METRIC: report_checks -path_delay max\n",
      "| INFO     | job0 | route.detailed       | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | route.detailed       | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | route.detailed       | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | route.detailed       | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | route.detailed       | 0 | Path Type: max\n",
      "| INFO     | job0 | route.detailed       | 0 | Corner: slow\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | route.detailed       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.detailed       | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | route.detailed       | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | route.detailed       | 0 |      1    0.00    0.14    0.07    0.07 ^ clk (in)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          clk (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.14    0.00    0.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |      2    0.00    0.11    0.30    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.11    0.00    0.37 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |      5    0.01    0.18    0.34    0.71 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          clknet_1_0__leaf_clk (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.18    0.00    0.71 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |      4    0.01    0.16    1.43    2.14 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.16    0.00    2.14 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |      3    0.01    0.16    0.92    3.06 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.16    0.00    3.06 v _18_/C (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |      3    0.01    0.14    0.87    3.93 v _18_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.14    0.00    3.93 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |      1    0.00    0.10    0.82    4.75 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.10    0.00    4.75 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                   4.75   data arrival time\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 |                          10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | route.detailed       | 0 |                           0.00   10.00   clock source latency\n",
      "| INFO     | job0 | route.detailed       | 0 |      1    0.00    0.14    0.07   10.07 ^ clk (in)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          clk (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.14    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |      2    0.00    0.11    0.30   10.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.11    0.00   10.37 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |      5    0.01    0.18    0.34   10.72 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.18    0.00   10.72 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |                           0.00   10.72   clock reconvergence pessimism\n",
      "| INFO     | job0 | route.detailed       | 0 |                          -0.76    9.95   library setup time\n",
      "| INFO     | job0 | route.detailed       | 0 |                                   9.95   data required time\n",
      "| INFO     | job0 | route.detailed       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.detailed       | 0 |                                   9.95   data required time\n",
      "| INFO     | job0 | route.detailed       | 0 |                                  -4.75   data arrival time\n",
      "| INFO     | job0 | route.detailed       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.detailed       | 0 |                                   5.20   slack (MET)\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | SC_METRIC: setupslack\n",
      "| INFO     | job0 | route.detailed       | 0 | worst slack max 5.20\n",
      "| INFO     | job0 | route.detailed       | 0 | SC_METRIC: tns\n",
      "| INFO     | job0 | route.detailed       | 0 | tns max 0.00\n",
      "| INFO     | job0 | route.detailed       | 0 | SC_METRIC: report_checks -path_delay min\n",
      "| INFO     | job0 | route.detailed       | 0 | Startpoint: counter_reg[7]$_DFF_PN0_\n",
      "| INFO     | job0 | route.detailed       | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | route.detailed       | 0 | Endpoint: counter_reg[7]$_DFF_PN0_\n",
      "| INFO     | job0 | route.detailed       | 0 |           (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | route.detailed       | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | route.detailed       | 0 | Path Type: min\n",
      "| INFO     | job0 | route.detailed       | 0 | Corner: fast\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | route.detailed       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.detailed       | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | route.detailed       | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | route.detailed       | 0 |      1    0.00    0.03    0.01    0.01 ^ clk (in)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          clk (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.03    0.00    0.01 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |      2    0.00    0.03    0.07    0.08 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.03    0.00    0.08 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |      5    0.01    0.05    0.08    0.17 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.05    0.00    0.17 ^ counter_reg[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |      2    0.01    0.06    0.23    0.40 ^ counter_reg[7]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          counter_reg[7] (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.06    0.00    0.40 ^ _31_/A (sky130_fd_sc_hd__xnor2_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |      1    0.00    0.03    0.05    0.44 v _31_/Y (sky130_fd_sc_hd__xnor2_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          _15_ (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.03    0.00    0.44 v counter_reg[7]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                   0.44   data arrival time\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | route.detailed       | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | route.detailed       | 0 |      1    0.00    0.03    0.01    0.01 ^ clk (in)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          clk (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.03    0.00    0.01 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |      2    0.00    0.03    0.07    0.08 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.03    0.00    0.08 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |      5    0.01    0.05    0.08    0.17 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.05    0.00    0.17 ^ counter_reg[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |                           0.00    0.17   clock reconvergence pessimism\n",
      "| INFO     | job0 | route.detailed       | 0 |                          -0.02    0.15   library hold time\n",
      "| INFO     | job0 | route.detailed       | 0 |                                   0.15   data required time\n",
      "| INFO     | job0 | route.detailed       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.detailed       | 0 |                                   0.15   data required time\n",
      "| INFO     | job0 | route.detailed       | 0 |                                  -0.44   data arrival time\n",
      "| INFO     | job0 | route.detailed       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.detailed       | 0 |                                   0.30   slack (MET)\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | SC_METRIC: holdslack\n",
      "| INFO     | job0 | route.detailed       | 0 | worst slack min 0.30\n",
      "| INFO     | job0 | route.detailed       | 0 | SC_METRIC: unconstrained\n",
      "| INFO     | job0 | route.detailed       | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | route.detailed       | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | route.detailed       | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | route.detailed       | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | route.detailed       | 0 | Path Type: max\n",
      "| INFO     | job0 | route.detailed       | 0 | Corner: slow\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | route.detailed       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.detailed       | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | route.detailed       | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | route.detailed       | 0 |      1    0.00    0.14    0.07    0.07 ^ clk (in)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          clk (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.14    0.00    0.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |      2    0.00    0.11    0.30    0.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.11    0.00    0.37 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |      5    0.01    0.18    0.34    0.71 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          clknet_1_0__leaf_clk (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.18    0.00    0.71 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |      4    0.01    0.16    1.43    2.14 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.16    0.00    2.14 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |      3    0.01    0.16    0.92    3.06 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.16    0.00    3.06 v _18_/C (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |      3    0.01    0.14    0.87    3.93 v _18_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.14    0.00    3.93 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |      1    0.00    0.10    0.82    4.75 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.10    0.00    4.75 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                   4.75   data arrival time\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 |                          10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | route.detailed       | 0 |                           0.00   10.00   clock source latency\n",
      "| INFO     | job0 | route.detailed       | 0 |      1    0.00    0.14    0.07   10.07 ^ clk (in)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          clk (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.14    0.00   10.07 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |      2    0.00    0.11    0.30   10.37 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.11    0.00   10.37 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |      5    0.01    0.18    0.34   10.72 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | route.detailed       | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | route.detailed       | 0 |                   0.18    0.00   10.72 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | route.detailed       | 0 |                           0.00   10.72   clock reconvergence pessimism\n",
      "| INFO     | job0 | route.detailed       | 0 |                          -0.76    9.95   library setup time\n",
      "| INFO     | job0 | route.detailed       | 0 |                                   9.95   data required time\n",
      "| INFO     | job0 | route.detailed       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.detailed       | 0 |                                   9.95   data required time\n",
      "| INFO     | job0 | route.detailed       | 0 |                                  -4.75   data arrival time\n",
      "| INFO     | job0 | route.detailed       | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | route.detailed       | 0 |                                   5.20   slack (MET)\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | SC_METRIC: clock_skew\n",
      "| INFO     | job0 | route.detailed       | 0 | Clock clk0\n",
      "| INFO     | job0 | route.detailed       | 0 |  0.7087 source latency counter_reg[0]$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | route.detailed       | 0 | -0.7157 target latency counter_reg[7]$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | route.detailed       | 0 |  0.0000 CRPR\n",
      "| INFO     | job0 | route.detailed       | 0 | --------------\n",
      "| INFO     | job0 | route.detailed       | 0 | -0.0070 setup skew\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | Clock clk0\n",
      "| INFO     | job0 | route.detailed       | 0 |  0.7087 source latency counter_reg[0]$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | route.detailed       | 0 | -0.7157 target latency counter_reg[7]$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | route.detailed       | 0 |  0.0000 CRPR\n",
      "| INFO     | job0 | route.detailed       | 0 | --------------\n",
      "| INFO     | job0 | route.detailed       | 0 | -0.0070 hold skew\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | SC_METRIC: DRV violators\n",
      "| INFO     | job0 | route.detailed       | 0 | SC_METRIC: floating nets\n",
      "| INFO     | job0 | route.detailed       | 0 | SC_METRIC: fmax\n",
      "| INFO     | job0 | route.detailed       | 0 | clk0 fmax = 208.51 MHz\n",
      "| INFO     | job0 | route.detailed       | 0 | Clock                   Period          Waveform\n",
      "| INFO     | job0 | route.detailed       | 0 | ----------------------------------------------------\n",
      "| INFO     | job0 | route.detailed       | 0 | clk0                     10.00        0.00      5.00\n",
      "| INFO     | job0 | route.detailed       | 0 | SC_METRIC: power\n",
      "| INFO     | job0 | route.detailed       | 0 | Power for corner: fast\n",
      "| INFO     | job0 | route.detailed       | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | route.detailed       | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | route.detailed       | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | route.detailed       | 0 | Sequential             4.31e-05   0.00e+00   3.12e-07   4.34e-05  68.4%\n",
      "| INFO     | job0 | route.detailed       | 0 | Combinational          0.00e+00   0.00e+00   9.57e-08   9.57e-08   0.2%\n",
      "| INFO     | job0 | route.detailed       | 0 | Clock                  1.03e-05   9.69e-06   3.75e-08   2.00e-05  31.5%\n",
      "| INFO     | job0 | route.detailed       | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | route.detailed       | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | route.detailed       | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | route.detailed       | 0 | Total                  5.34e-05   9.69e-06   4.45e-07   6.35e-05 100.0%\n",
      "| INFO     | job0 | route.detailed       | 0 |                           84.0%      15.3%       0.7%\n",
      "| INFO     | job0 | route.detailed       | 0 | Power for corner: slow\n",
      "| INFO     | job0 | route.detailed       | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | route.detailed       | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | route.detailed       | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | route.detailed       | 0 | Sequential             1.31e-05   0.00e+00   5.31e-08   1.32e-05  59.4%\n",
      "| INFO     | job0 | route.detailed       | 0 | Combinational          0.00e+00   0.00e+00   1.14e-12   1.14e-12   0.0%\n",
      "| INFO     | job0 | route.detailed       | 0 | Clock                  5.10e-06   3.88e-06   5.63e-13   8.98e-06  40.6%\n",
      "| INFO     | job0 | route.detailed       | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | route.detailed       | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | route.detailed       | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | route.detailed       | 0 | Total                  1.82e-05   3.88e-06   5.31e-08   2.21e-05 100.0%\n",
      "| INFO     | job0 | route.detailed       | 0 |                           82.2%      17.5%       0.2%\n",
      "| INFO     | job0 | route.detailed       | 0 | Power for corner: typical\n",
      "| INFO     | job0 | route.detailed       | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | route.detailed       | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | route.detailed       | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | route.detailed       | 0 | Sequential             3.64e-05   0.00e+00   5.31e-08   3.65e-05  69.1%\n",
      "| INFO     | job0 | route.detailed       | 0 | Combinational          0.00e+00   0.00e+00   4.31e-11   4.31e-11   0.0%\n",
      "| INFO     | job0 | route.detailed       | 0 | Clock                  8.57e-06   7.72e-06   1.78e-11   1.63e-05  30.9%\n",
      "| INFO     | job0 | route.detailed       | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | route.detailed       | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | route.detailed       | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | route.detailed       | 0 | Total                  4.50e-05   7.72e-06   5.32e-08   5.28e-05 100.0%\n",
      "| INFO     | job0 | route.detailed       | 0 |                           85.3%      14.6%       0.1%\n",
      "| INFO     | job0 | route.detailed       | 0 | SC_METRIC: cellarea\n",
      "| INFO     | job0 | route.detailed       | 0 | Design area 355 u^2 46% utilization.\n",
      "| INFO     | job0 | route.detailed       | 0 | Cell type report:                       Count       Area\n",
      "| INFO     | job0 | route.detailed       | 0 |   Fill cell                                74     405.39\n",
      "| INFO     | job0 | route.detailed       | 0 |   Tap cell                                 12      15.01\n",
      "| INFO     | job0 | route.detailed       | 0 |   Clock buffer                              3      15.01\n",
      "| INFO     | job0 | route.detailed       | 0 |   Inverter                                  1       3.75\n",
      "| INFO     | job0 | route.detailed       | 0 |   Clock inverter                            1       3.75\n",
      "| INFO     | job0 | route.detailed       | 0 |   Sequential cell                           9     225.22\n",
      "| INFO     | job0 | route.detailed       | 0 |   Multi-Input combinational cell           15     107.60\n",
      "| INFO     | job0 | route.detailed       | 0 |   Total                                   115     775.74\n",
      "| INFO     | job0 | route.detailed       | 0 | \n",
      "| INFO     | job0 | route.detailed       | 0 | Cell instance report:\n",
      "| INFO     | job0 | route.detailed       | 0 |   sky130_fd_sc_hd__a31oi_1                  2      12.51\n",
      "| INFO     | job0 | route.detailed       | 0 |   sky130_fd_sc_hd__and4_1                   3      26.28\n",
      "| INFO     | job0 | route.detailed       | 0 |   sky130_fd_sc_hd__clkbuf_2                 3      15.01\n",
      "| INFO     | job0 | route.detailed       | 0 |   sky130_fd_sc_hd__clkinv_1                 1       3.75\n",
      "| INFO     | job0 | route.detailed       | 0 |   sky130_fd_sc_hd__dfrtp_1                  9     225.22\n",
      "| INFO     | job0 | route.detailed       | 0 |   sky130_fd_sc_hd__fill_1                  18      22.52\n",
      "| INFO     | job0 | route.detailed       | 0 |   sky130_fd_sc_hd__fill_2                  13      32.53\n",
      "| INFO     | job0 | route.detailed       | 0 |   sky130_fd_sc_hd__fill_4                  16      80.08\n",
      "| INFO     | job0 | route.detailed       | 0 |   sky130_fd_sc_hd__fill_8                  27     270.26\n",
      "| INFO     | job0 | route.detailed       | 0 |   sky130_fd_sc_hd__ha_1                     1      12.51\n",
      "| INFO     | job0 | route.detailed       | 0 |   sky130_fd_sc_hd__inv_1                    1       3.75\n",
      "| INFO     | job0 | route.detailed       | 0 |   sky130_fd_sc_hd__nand2_1                  2       7.51\n",
      "| INFO     | job0 | route.detailed       | 0 |   sky130_fd_sc_hd__nand4_1                  1       6.26\n",
      "| INFO     | job0 | route.detailed       | 0 |   sky130_fd_sc_hd__nor2_1                   2       7.51\n",
      "| INFO     | job0 | route.detailed       | 0 |   sky130_fd_sc_hd__tapvpwrvgnd_1           12      15.01\n",
      "| INFO     | job0 | route.detailed       | 0 |   sky130_fd_sc_hd__xnor2_1                  3      26.28\n",
      "| INFO     | job0 | route.detailed       | 0 |   sky130_fd_sc_hd__xor2_1                   1       8.76\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | route.detailed       | 0 | libGL error: No matching fbConfigs or visuals found\n",
      "| INFO     | job0 | route.detailed       | 0 | libGL error: failed to load driver: swrast\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Saving \"snapshot\" to reports/images/heartbeat.png\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Saving \"placement\" to reports/images/heartbeat.placement.png\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Saving \"routing\" to reports/images/heartbeat.routing.png\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Saving \"placement density heatmap\" to reports/images/heatmap/placement_density.png\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Saving \"estimated routing congestion heatmap\" to reports/images/heatmap/estimated_routing_congestion.png\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Saving \"routing congestion heatmap\" to reports/images/heatmap/routing_congestion.png\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Saving \"power density for fast heatmap\" to reports/images/heatmap/power_density/fast.png\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Saving \"power density for slow heatmap\" to reports/images/heatmap/power_density/slow.png\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Saving \"power density for typical heatmap\" to reports/images/heatmap/power_density/typical.png\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Saving \"clocks\" to reports/images/heartbeat.clocks.png\n",
      "| INFO     | job0 | route.detailed       | 0 | [WARNING GUI-0076] QXcbConnection: XCB error: 13 (BadGC), sequence: 950, resource id: 0, major code: 72 (PutImage), minor code: 0\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Saving \"clk0\" clock tree for fast to reports/images/clocktree/clk0.fast.png\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Saving \"clk0\" clock tree for slow to reports/images/clocktree/clk0.slow.png\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Saving \"clk0\" clock tree for typical to reports/images/clocktree/clk0.typical.png\n",
      "| INFO     | job0 | route.detailed       | 0 | [INFO FLW-0001] Saving \"clock - clk0\" to reports/images/clocks/heartbeat.clk0.png\n",
      "| WARNING  | job0 | route.detailed       | 0 |  26: [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon\n",
      "| WARNING  | job0 | route.detailed       | 0 |  27: [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon\n",
      "| WARNING  | job0 | route.detailed       | 0 |  28: [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via\n",
      "| WARNING  | job0 | route.detailed       | 0 |  29: [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via\n",
      "| WARNING  | job0 | route.detailed       | 0 |  30: [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2\n",
      "| WARNING  | job0 | route.detailed       | 0 |  31: [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2\n",
      "| WARNING  | job0 | route.detailed       | 0 |  32: [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3\n",
      "| WARNING  | job0 | route.detailed       | 0 |  33: [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3\n",
      "| WARNING  | job0 | route.detailed       | 0 |  34: [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4\n",
      "| WARNING  | job0 | route.detailed       | 0 |  35: [WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4\n",
      "| WARNING  | job0 | route.detailed       | 0 |  54: [WARNING DRT-0422] No routing tracks pass through the center of Term VSS.\n",
      "| WARNING  | job0 | route.detailed       | 0 |  55: [WARNING DRT-0422] No routing tracks pass through the center of Term VDD.\n",
      "| WARNING  | job0 | route.detailed       | 0 |  96: [WARNING DRT-0088] Exhaustive access point generation for _26_/A (sky130_fd_sc_hd__nand2_1) is unsatisfactory.\n",
      "| WARNING  | job0 | route.detailed       | 0 |  97: [WARNING DRT-0088] Exhaustive access point generation for _28_/A (sky130_fd_sc_hd__nand2_1) is unsatisfactory.\n",
      "| WARNING  | job0 | route.detailed       | 0 |  98: [WARNING DRT-0088] Exhaustive access point generation for clkload0/A (sky130_fd_sc_hd__inv_1) is unsatisfactory.\n",
      "| WARNING  | job0 | route.detailed       | 0 |  99: [WARNING DRT-0088] Exhaustive access point generation for _17_/A (sky130_fd_sc_hd__clkinv_1) is unsatisfactory.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 100: [WARNING DRT-0088] Exhaustive access point generation for _30_/A (sky130_fd_sc_hd__nand4_1) is unsatisfactory.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 101: [WARNING DRT-0088] Exhaustive access point generation for _18_/A (sky130_fd_sc_hd__and4_1) is unsatisfactory.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 102: [WARNING DRT-0088] Exhaustive access point generation for _22_/A (sky130_fd_sc_hd__and4_1) is unsatisfactory.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 103: [WARNING DRT-0088] Exhaustive access point generation for _21_/A3 (sky130_fd_sc_hd__a31oi_1) is unsatisfactory.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 104: [WARNING DRT-0088] Exhaustive access point generation for _21_/B1 (sky130_fd_sc_hd__a31oi_1) is unsatisfactory.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 105: [WARNING DRT-0088] Exhaustive access point generation for _30_/D (sky130_fd_sc_hd__nand4_1) is unsatisfactory.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 106: [WARNING DRT-0088] Exhaustive access point generation for counter_reg\\[0\\]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1) is unsatisfactory.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 107: [WARNING DRT-0088] Exhaustive access point generation for counter_reg\\[1\\]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1) is unsatisfactory.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 108: [WARNING DRT-0088] Exhaustive access point generation for counter_reg\\[1\\]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1) is unsatisfactory.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 109: [WARNING DRT-0088] Exhaustive access point generation for counter_reg\\[0\\]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1) is unsatisfactory.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 298: [WARNING GRT-0026] Missing route to pin out$_DFF_PN0_/D in net _00_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 299: [WARNING GRT-0026] Missing route to pin _19_/X in net _00_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 300: [WARNING GRT-0026] Missing route to pin out$_DFF_PN0_/D in net _00_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 301: [WARNING GRT-0026] Missing route to pin _19_/X in net _00_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 302: [WARNING GRT-0026] Missing route to pin out$_DFF_PN0_/D in net _00_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 303: [WARNING GRT-0026] Missing route to pin _19_/X in net _00_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 304: [WARNING GRT-0026] Missing route to pin _23_/A in net _02_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 305: [WARNING GRT-0026] Missing route to pin _21_/Y in net _02_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 306: [WARNING GRT-0026] Missing route to pin _23_/A in net _02_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 307: [WARNING GRT-0026] Missing route to pin _21_/Y in net _02_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 308: [WARNING GRT-0026] Missing route to pin _23_/A in net _02_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 309: [WARNING GRT-0026] Missing route to pin _21_/Y in net _02_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 310: [WARNING GRT-0026] Missing route to pin _25_/B in net _04_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 311: [WARNING GRT-0026] Missing route to pin _24_/Y in net _04_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 312: [WARNING GRT-0026] Missing route to pin _25_/B in net _04_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 313: [WARNING GRT-0026] Missing route to pin _24_/Y in net _04_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 314: [WARNING GRT-0026] Missing route to pin _25_/B in net _04_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 315: [WARNING GRT-0026] Missing route to pin _24_/Y in net _04_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 316: [WARNING GRT-0026] Missing route to pin _29_/B in net _06_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 317: [WARNING GRT-0026] Missing route to pin _28_/Y in net _06_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 318: [WARNING GRT-0026] Missing route to pin _29_/B in net _06_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 319: [WARNING GRT-0026] Missing route to pin _28_/Y in net _06_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 320: [WARNING GRT-0026] Missing route to pin _29_/B in net _06_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 321: [WARNING GRT-0026] Missing route to pin _28_/Y in net _06_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 322: [WARNING GRT-0026] Missing route to pin _31_/B in net _07_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 323: [WARNING GRT-0026] Missing route to pin _30_/Y in net _07_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 324: [WARNING GRT-0026] Missing route to pin _31_/B in net _07_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 325: [WARNING GRT-0026] Missing route to pin _30_/Y in net _07_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 326: [WARNING GRT-0026] Missing route to pin _31_/B in net _07_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 327: [WARNING GRT-0026] Missing route to pin _30_/Y in net _07_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 328: [WARNING GRT-0026] Missing route to pin counter_reg\\[3\\]$_DFF_PN0_/D in net _11_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 329: [WARNING GRT-0026] Missing route to pin counter_reg\\[3\\]$_DFF_PN0_/D in net _11_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 330: [WARNING GRT-0026] Missing route to pin counter_reg\\[3\\]$_DFF_PN0_/D in net _11_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 331: [WARNING GRT-0026] Missing route to pin counter_reg\\[6\\]$_DFF_PN0_/D in net _14_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 332: [WARNING GRT-0026] Missing route to pin _29_/Y in net _14_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 333: [WARNING GRT-0026] Missing route to pin counter_reg\\[6\\]$_DFF_PN0_/D in net _14_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 334: [WARNING GRT-0026] Missing route to pin _29_/Y in net _14_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 335: [WARNING GRT-0026] Missing route to pin counter_reg\\[6\\]$_DFF_PN0_/D in net _14_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 336: [WARNING GRT-0026] Missing route to pin _29_/Y in net _14_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 337: [WARNING GRT-0026] Missing route to pin counter_reg\\[7\\]$_DFF_PN0_/D in net _15_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 338: [WARNING GRT-0026] Missing route to pin _31_/Y in net _15_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 339: [WARNING GRT-0026] Missing route to pin counter_reg\\[7\\]$_DFF_PN0_/D in net _15_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 340: [WARNING GRT-0026] Missing route to pin _31_/Y in net _15_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 341: [WARNING GRT-0026] Missing route to pin counter_reg\\[7\\]$_DFF_PN0_/D in net _15_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 342: [WARNING GRT-0026] Missing route to pin _31_/Y in net _15_.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 343: [WARNING GRT-0026] Missing route to pin counter_reg\\[0\\]$_DFF_PN0_/Q in net counter_reg\\[0\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 344: [WARNING GRT-0026] Missing route to pin _32_/A in net counter_reg\\[0\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 345: [WARNING GRT-0026] Missing route to pin _22_/A in net counter_reg\\[0\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 346: [WARNING GRT-0026] Missing route to pin _21_/A1 in net counter_reg\\[0\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 347: [WARNING GRT-0026] Missing route to pin _17_/A in net counter_reg\\[0\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 348: [WARNING GRT-0026] Missing route to pin counter_reg\\[0\\]$_DFF_PN0_/Q in net counter_reg\\[0\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 349: [WARNING GRT-0026] Missing route to pin _32_/A in net counter_reg\\[0\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 350: [WARNING GRT-0026] Missing route to pin _22_/A in net counter_reg\\[0\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 351: [WARNING GRT-0026] Missing route to pin _21_/A1 in net counter_reg\\[0\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 352: [WARNING GRT-0026] Missing route to pin _17_/A in net counter_reg\\[0\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 353: [WARNING GRT-0026] Missing route to pin counter_reg\\[0\\]$_DFF_PN0_/Q in net counter_reg\\[0\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 354: [WARNING GRT-0026] Missing route to pin _32_/A in net counter_reg\\[0\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 355: [WARNING GRT-0026] Missing route to pin _22_/A in net counter_reg\\[0\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 356: [WARNING GRT-0026] Missing route to pin _21_/A1 in net counter_reg\\[0\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 357: [WARNING GRT-0026] Missing route to pin _17_/A in net counter_reg\\[0\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 358: [WARNING GRT-0026] Missing route to pin _20_/A in net counter_reg\\[2\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 359: [WARNING GRT-0026] Missing route to pin _20_/A in net counter_reg\\[2\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 360: [WARNING GRT-0026] Missing route to pin _20_/A in net counter_reg\\[2\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 361: [WARNING GRT-0026] Missing route to pin counter_reg\\[3\\]$_DFF_PN0_/Q in net counter_reg\\[3\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 362: [WARNING GRT-0026] Missing route to pin _24_/A1 in net counter_reg\\[3\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 363: [WARNING GRT-0026] Missing route to pin _18_/A in net counter_reg\\[3\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 364: [WARNING GRT-0026] Missing route to pin counter_reg\\[3\\]$_DFF_PN0_/Q in net counter_reg\\[3\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 365: [WARNING GRT-0026] Missing route to pin _24_/A1 in net counter_reg\\[3\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 366: [WARNING GRT-0026] Missing route to pin _18_/A in net counter_reg\\[3\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 367: [WARNING GRT-0026] Missing route to pin counter_reg\\[3\\]$_DFF_PN0_/Q in net counter_reg\\[3\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 368: [WARNING GRT-0026] Missing route to pin _24_/A1 in net counter_reg\\[3\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 369: [WARNING GRT-0026] Missing route to pin _18_/A in net counter_reg\\[3\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 370: [WARNING GRT-0026] Missing route to pin counter_reg\\[4\\]$_DFF_PN0_/Q in net counter_reg\\[4\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 371: [WARNING GRT-0026] Missing route to pin _30_/B in net counter_reg\\[4\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 372: [WARNING GRT-0026] Missing route to pin _26_/A in net counter_reg\\[4\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 373: [WARNING GRT-0026] Missing route to pin _24_/B1 in net counter_reg\\[4\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 374: [WARNING GRT-0026] Missing route to pin _18_/D in net counter_reg\\[4\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 375: [WARNING GRT-0026] Missing route to pin counter_reg\\[4\\]$_DFF_PN0_/Q in net counter_reg\\[4\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 376: [WARNING GRT-0026] Missing route to pin _30_/B in net counter_reg\\[4\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 377: [WARNING GRT-0026] Missing route to pin _26_/A in net counter_reg\\[4\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 378: [WARNING GRT-0026] Missing route to pin _24_/B1 in net counter_reg\\[4\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 379: [WARNING GRT-0026] Missing route to pin _18_/D in net counter_reg\\[4\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 380: [WARNING GRT-0026] Missing route to pin counter_reg\\[4\\]$_DFF_PN0_/Q in net counter_reg\\[4\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 381: [WARNING GRT-0026] Missing route to pin _30_/B in net counter_reg\\[4\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 382: [WARNING GRT-0026] Missing route to pin _26_/A in net counter_reg\\[4\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 383: [WARNING GRT-0026] Missing route to pin _24_/B1 in net counter_reg\\[4\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 384: [WARNING GRT-0026] Missing route to pin _18_/D in net counter_reg\\[4\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 385: [WARNING GRT-0026] Missing route to pin counter_reg\\[5\\]$_DFF_PN0_/Q in net counter_reg\\[5\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 386: [WARNING GRT-0026] Missing route to pin counter_reg\\[5\\]$_DFF_PN0_/Q in net counter_reg\\[5\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 387: [WARNING GRT-0026] Missing route to pin counter_reg\\[5\\]$_DFF_PN0_/Q in net counter_reg\\[5\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 388: [WARNING GRT-0026] Missing route to pin counter_reg\\[7\\]$_DFF_PN0_/Q in net counter_reg\\[7\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 389: [WARNING GRT-0026] Missing route to pin _31_/A in net counter_reg\\[7\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 390: [WARNING GRT-0026] Missing route to pin _19_/C in net counter_reg\\[7\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 391: [WARNING GRT-0026] Missing route to pin counter_reg\\[7\\]$_DFF_PN0_/Q in net counter_reg\\[7\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 392: [WARNING GRT-0026] Missing route to pin _31_/A in net counter_reg\\[7\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 393: [WARNING GRT-0026] Missing route to pin _19_/C in net counter_reg\\[7\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 394: [WARNING GRT-0026] Missing route to pin counter_reg\\[7\\]$_DFF_PN0_/Q in net counter_reg\\[7\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 395: [WARNING GRT-0026] Missing route to pin _31_/A in net counter_reg\\[7\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 396: [WARNING GRT-0026] Missing route to pin _19_/C in net counter_reg\\[7\\].\n",
      "| WARNING  | job0 | route.detailed       | 0 | 397: [WARNING GRT-0026] Missing route to pin counter_reg\\[1\\]$_DFF_PN0_/RESET_B in net nreset.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 398: [WARNING GRT-0026] Missing route to pin counter_reg\\[1\\]$_DFF_PN0_/RESET_B in net nreset.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 399: [WARNING GRT-0026] Missing route to pin counter_reg\\[1\\]$_DFF_PN0_/RESET_B in net nreset.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 400: [WARNING GRT-0026] Missing route to pin clkbuf_0_clk/X in net clknet_0_clk.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 401: [WARNING GRT-0026] Missing route to pin clkbuf_0_clk/X in net clknet_0_clk.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 402: [WARNING GRT-0026] Missing route to pin clkbuf_0_clk/X in net clknet_0_clk.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 403: [WARNING GRT-0026] Missing route to pin counter_reg\\[0\\]$_DFF_PN0_/CLK in net clknet_1_0__leaf_clk.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 404: [WARNING GRT-0026] Missing route to pin counter_reg\\[1\\]$_DFF_PN0_/CLK in net clknet_1_0__leaf_clk.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 405: [WARNING GRT-0026] Missing route to pin counter_reg\\[0\\]$_DFF_PN0_/CLK in net clknet_1_0__leaf_clk.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 406: [WARNING GRT-0026] Missing route to pin counter_reg\\[1\\]$_DFF_PN0_/CLK in net clknet_1_0__leaf_clk.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 407: [WARNING GRT-0026] Missing route to pin counter_reg\\[0\\]$_DFF_PN0_/CLK in net clknet_1_0__leaf_clk.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 408: [WARNING GRT-0026] Missing route to pin counter_reg\\[1\\]$_DFF_PN0_/CLK in net clknet_1_0__leaf_clk.\n",
      "| WARNING  | job0 | route.detailed       | 0 | 667: [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| WARNING  | job0 | route.detailed       | 0 | 680: [WARNING GUI-0076] QXcbConnection: XCB error: 13 (BadGC), sequence: 950, resource id: 0, major code: 72 (PutImage), minor code: 0\n",
      "| INFO     | job0 | route.detailed       | 0 | Number of errors: 0\n",
      "| INFO     | job0 | route.detailed       | 0 | Number of warnings: 139\n",
      "| INFO     | job0 | route.detailed       | 0 | Finished task in 19.98s\n",
      "| INFO     | job0 | write.gds            | 0 | Tool 'klayout' found with version '0.28.5' in directory '/usr/bin'\n",
      "| INFO     | job0 | write.gds            | 0 | Running in /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/write.gds/0\n",
      "| INFO     | job0 | write.gds            | 0 | klayout -z -nc -rx -r /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/klayout/klayout_export.py -rd SC_KLAYOUT_ROOT=/home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/klayout -rd SC_TOOLS_ROOT=/home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools\n",
      "| INFO     | job0 | write.gds            | 0 | ERROR:root:code for hash blake2b was not found.\n",
      "| INFO     | job0 | write.gds            | 0 | Traceback (most recent call last):\n",
      "| INFO     | job0 | write.gds            | 0 |   File \"/usr/lib/python3.11/hashlib.py\", line 307, in <module>\n",
      "| INFO     | job0 | write.gds            | 0 |     globals()[__func_name] = __get_hash(__func_name)\n",
      "| INFO     | job0 | write.gds            | 0 |                              ^^^^^^^^^^^^^^^^^^^^^^^\n",
      "| INFO     | job0 | write.gds            | 0 |   File \"/usr/lib/python3.11/hashlib.py\", line 129, in __get_openssl_constructor\n",
      "| INFO     | job0 | write.gds            | 0 |     return __get_builtin_constructor(name)\n",
      "| INFO     | job0 | write.gds            | 0 |            ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\n",
      "| INFO     | job0 | write.gds            | 0 |   File \"/usr/lib/python3.11/hashlib.py\", line 123, in __get_builtin_constructor\n",
      "| INFO     | job0 | write.gds            | 0 |     raise ValueError('unsupported hash type ' + name)\n",
      "| INFO     | job0 | write.gds            | 0 | ValueError: unsupported hash type blake2b\n",
      "| INFO     | job0 | write.gds            | 0 | ERROR:root:code for hash blake2s was not found.\n",
      "| INFO     | job0 | write.gds            | 0 | Traceback (most recent call last):\n",
      "| INFO     | job0 | write.gds            | 0 |   File \"/usr/lib/python3.11/hashlib.py\", line 307, in <module>\n",
      "| INFO     | job0 | write.gds            | 0 |     globals()[__func_name] = __get_hash(__func_name)\n",
      "| INFO     | job0 | write.gds            | 0 |                              ^^^^^^^^^^^^^^^^^^^^^^^\n",
      "| INFO     | job0 | write.gds            | 0 |   File \"/usr/lib/python3.11/hashlib.py\", line 129, in __get_openssl_constructor\n",
      "| INFO     | job0 | write.gds            | 0 |     return __get_builtin_constructor(name)\n",
      "| INFO     | job0 | write.gds            | 0 |            ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\n",
      "| INFO     | job0 | write.gds            | 0 |   File \"/usr/lib/python3.11/hashlib.py\", line 123, in __get_builtin_constructor\n",
      "| INFO     | job0 | write.gds            | 0 |     raise ValueError('unsupported hash type ' + name)\n",
      "| INFO     | job0 | write.gds            | 0 | ValueError: unsupported hash type blake2s\n",
      "| INFO     | job0 | write.gds            | 0 | ERROR: Signal number: 11\n",
      "| INFO     | job0 | write.gds            | 0 | Address: 0x8\n",
      "| INFO     | job0 | write.gds            | 0 | Program Version: KLayout 0.28.5 (2023-02-11 rLatestSourcePackage)\n",
      "| INFO     | job0 | write.gds            | 0 | \n",
      "| INFO     | job0 | write.gds            | 0 | Backtrace:\n",
      "| INFO     | job0 | write.gds            | 0 | /usr/lib/klayout/libklayout_lay.so.0 +0x2c45ba lay::enable_signal_handler_gui(bool) [??:?]\n",
      "| INFO     | job0 | write.gds            | 0 | /lib/x86_64-linux-gnu/libc.so.6 +0x3c050 __sigaction [??:?]\n",
      "| INFO     | job0 | write.gds            | 0 | /home/developer/.local/lib/python3.11/site-packages/orjson/orjson.cpython-311-x86_64-linux-gnu.so +0x34a74 orjson_fragmenttype_new [??:?]\n",
      "| WARNING  | job0 | write.gds            | 0 | Command failed with code 11. See log file /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/write.gds/0/write.gds.log\n",
      "| ERROR    | job0 | write.gds            | 0 |  1: ERROR:root:code for hash blake2b was not found.\n",
      "| ERROR    | job0 | write.gds            | 0 | 12: ERROR:root:code for hash blake2s was not found.\n",
      "| ERROR    | job0 | write.gds            | 0 | 23: ERROR: Signal number: 11\n",
      "| INFO     | job0 | write.gds            | 0 | Number of errors: 3\n",
      "| INFO     | job0 | write.gds            | 0 | Number of warnings: 0\n",
      "| INFO     | job0 | write.gds            | 0 | Finished task in 7.12s\n",
      "| INFO     | job0 | write.gds            | 0 | Generated testcase for write.gds0 in: /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/sc_issue_heartbeat_job0_write.gds0_20250603-194504.tar.gz\n",
      "| ERROR    | job0 | write.gds            | 0 | klayout reported 3 errors during write.gds0\n",
      "| ERROR    | job0 | write.gds            | 0 | Halting step 'write.gds' index '0' due to errors.\n",
      "| INFO     | job0 | write.views          | 0 | Tool 'openroad' found with version 'baaed2e490a2a781037f141e66f8b342cb498118' in directory '/opt/openroad/OpenROAD/bin'\n",
      "| INFO     | job0 | write.views          | 0 | Running in /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/write.views/0\n",
      "| INFO     | job0 | write.views          | 0 | openroad -no_init -metrics reports/metrics.json -exit /home/developer/.local/lib/python3.11/site-packages/siliconcompiler/tools/openroad/scripts/apr/sc_write_data.tcl\n",
      "| INFO     | job0 | write.views          | 0 | OpenROAD baaed2e490a2a781037f141e66f8b342cb498118\n",
      "| INFO     | job0 | write.views          | 0 | Features included (+) or not (-): +GPU +GUI +Python\n",
      "| INFO     | job0 | write.views          | 0 | This program is licensed under the BSD-3 license. See the LICENSE file for details.\n",
      "| INFO     | job0 | write.views          | 0 | Components of this program may be licensed under more restrictive licenses which must be honored.\n",
      "| INFO     | job0 | write.views          | 0 | [INFO ORD-0030] Using 64 thread(s).\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Defining timing corners: fast slow typical\n",
      "| INFO     | job0 | write.views          | 0 | Reading liberty file for fast (fast): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ff_100C_1v95.lib.gz\n",
      "| INFO     | job0 | write.views          | 0 | Reading liberty file for slow (slow): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__ss_n40C_1v40.lib.gz\n",
      "| INFO     | job0 | write.views          | 0 | Reading liberty file for typical (typical): /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/libs/sky130hd/nldm/sky130_fd_sc_hd__tt_025C_1v80.lib.gz\n",
      "| INFO     | job0 | write.views          | 0 | Reading ODB: inputs/heartbeat.odb\n",
      "| INFO     | job0 | write.views          | 0 | Reading SDC: inputs/heartbeat.sdc\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Timing path groups: in2out in2reg reg2out reg2reg\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Using met5 for clock parasitics estimation\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Using met2 for signal parasitics estimation\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Setting global routing adjustment for li1 to 100.0%\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Setting global routing adjustment for met1 to 40.0%\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Setting global routing adjustment for met2 to 40.0%\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Setting global routing adjustment for met3 to 30.0%\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Setting global routing adjustment for met4 to 30.0%\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Setting global routing adjustment for met5 to 30.0%\n",
      "| INFO     | job0 | write.views          | 0 | Global connection rules: 2\n",
      "| INFO     | job0 | write.views          | 0 |   Instances: \".*\" with pins \"VPWR\" connect to \"VDD\"\n",
      "| INFO     | job0 | write.views          | 0 |   Instances: \".*\" with pins \"VGND\" connect to \"VSS\"\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0431] Defined process_corner X with ext_model_index 0\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0029] Defined extraction corner X\n",
      "| INFO     | job0 | write.views          | 0 | Writing SPEF for typical\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0435] Reading extraction model file /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/base/pex/openroad/typical.rules ...\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0436] RC segment generation heartbeat (max_merge_res 50.0) ...\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0040] Final 194 rc segments\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0439] Coupling Cap extraction heartbeat ...\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0442] 62% of 234 wires extracted\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0442] 100% of 234 wires extracted\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0045] Extract 31 nets, 225 rsegs, 225 caps, 46 ccs\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0443] 31 nets finished\n",
      "| INFO     | job0 | write.views          | 0 | Writing SPEF for maximum\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0435] Reading extraction model file /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/base/pex/openroad/maximum.rules ...\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0436] RC segment generation heartbeat (max_merge_res 50.0) ...\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0040] Final 194 rc segments\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0439] Coupling Cap extraction heartbeat ...\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0045] Extract 31 nets, 225 rsegs, 225 caps, 46 ccs\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0443] 31 nets finished\n",
      "| INFO     | job0 | write.views          | 0 | Writing SPEF for minimum\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0435] Reading extraction model file /home/developer/.sc/cache/lambdapdk-v0.1.53/lambdapdk/sky130/base/pex/openroad/minimum.rules ...\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0436] RC segment generation heartbeat (max_merge_res 50.0) ...\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0040] Final 194 rc segments\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0439] Coupling Cap extraction heartbeat ...\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0045] Extract 31 nets, 225 rsegs, 225 caps, 46 ccs\n",
      "| INFO     | job0 | write.views          | 0 | [INFO RCX-0443] 31 nets finished\n",
      "| INFO     | job0 | write.views          | 0 | Reading SPEF for minimum into fast\n",
      "| INFO     | job0 | write.views          | 0 | Reading SPEF for maximum into slow\n",
      "| INFO     | job0 | write.views          | 0 | Reading SPEF for typical into typical\n",
      "| INFO     | job0 | write.views          | 0 | Writing timing model for fast\n",
      "| INFO     | job0 | write.views          | 0 | Writing SDF for fast\n",
      "| INFO     | job0 | write.views          | 0 | Writing timing model for slow\n",
      "| INFO     | job0 | write.views          | 0 | Writing SDF for slow\n",
      "| INFO     | job0 | write.views          | 0 | Writing timing model for typical\n",
      "| INFO     | job0 | write.views          | 0 | Writing SDF for typical\n",
      "| INFO     | job0 | write.views          | 0 | Analyzing supply net: VDD on fast\n",
      "| INFO     | job0 | write.views          | 0 | [INFO PSM-0040] All shapes on net VDD are connected.\n",
      "| INFO     | job0 | write.views          | 0 | ########## IR report #################\n",
      "| INFO     | job0 | write.views          | 0 | Net              : VDD\n",
      "| INFO     | job0 | write.views          | 0 | Corner           : fast\n",
      "| INFO     | job0 | write.views          | 0 | Supply voltage   : 1.95e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase voltage: 1.95e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Average voltage  : 1.95e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Average IR drop  : 4.28e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase IR drop: 8.87e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Percentage drop  : 0.00 %\n",
      "| INFO     | job0 | write.views          | 0 | ######################################\n",
      "| INFO     | job0 | write.views          | 0 | Analyzing supply net: VDD on slow\n",
      "| INFO     | job0 | write.views          | 0 | [INFO PSM-0040] All shapes on net VDD are connected.\n",
      "| INFO     | job0 | write.views          | 0 | ########## IR report #################\n",
      "| INFO     | job0 | write.views          | 0 | Net              : VDD\n",
      "| INFO     | job0 | write.views          | 0 | Corner           : slow\n",
      "| INFO     | job0 | write.views          | 0 | Supply voltage   : 1.95e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase voltage: 1.95e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Average voltage  : 1.95e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Average IR drop  : 1.52e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase IR drop: 3.31e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Percentage drop  : 0.00 %\n",
      "| INFO     | job0 | write.views          | 0 | ######################################\n",
      "| INFO     | job0 | write.views          | 0 | Analyzing supply net: VDD on typical\n",
      "| INFO     | job0 | write.views          | 0 | [INFO PSM-0040] All shapes on net VDD are connected.\n",
      "| INFO     | job0 | write.views          | 0 | ########## IR report #################\n",
      "| INFO     | job0 | write.views          | 0 | Net              : VDD\n",
      "| INFO     | job0 | write.views          | 0 | Corner           : typical\n",
      "| INFO     | job0 | write.views          | 0 | Supply voltage   : 1.95e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase voltage: 1.95e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Average voltage  : 1.95e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Average IR drop  : 3.55e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase IR drop: 7.31e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Percentage drop  : 0.00 %\n",
      "| INFO     | job0 | write.views          | 0 | ######################################\n",
      "| INFO     | job0 | write.views          | 0 | Analyzing supply net: VSS on fast\n",
      "| INFO     | job0 | write.views          | 0 | [INFO PSM-0040] All shapes on net VSS are connected.\n",
      "| INFO     | job0 | write.views          | 0 | ########## IR report #################\n",
      "| INFO     | job0 | write.views          | 0 | Net              : VSS\n",
      "| INFO     | job0 | write.views          | 0 | Corner           : fast\n",
      "| INFO     | job0 | write.views          | 0 | Supply voltage   : 0.00e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase voltage: 8.16e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Average voltage  : 3.82e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Average IR drop  : 3.82e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase IR drop: 8.16e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Percentage drop  : 0.00 %\n",
      "| INFO     | job0 | write.views          | 0 | ######################################\n",
      "| INFO     | job0 | write.views          | 0 | Analyzing supply net: VSS on slow\n",
      "| INFO     | job0 | write.views          | 0 | [INFO PSM-0040] All shapes on net VSS are connected.\n",
      "| INFO     | job0 | write.views          | 0 | ########## IR report #################\n",
      "| INFO     | job0 | write.views          | 0 | Net              : VSS\n",
      "| INFO     | job0 | write.views          | 0 | Corner           : slow\n",
      "| INFO     | job0 | write.views          | 0 | Supply voltage   : 0.00e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase voltage: 3.17e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Average voltage  : 1.33e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Average IR drop  : 1.33e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase IR drop: 3.17e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Percentage drop  : 0.00 %\n",
      "| INFO     | job0 | write.views          | 0 | ######################################\n",
      "| INFO     | job0 | write.views          | 0 | Analyzing supply net: VSS on typical\n",
      "| INFO     | job0 | write.views          | 0 | [INFO PSM-0040] All shapes on net VSS are connected.\n",
      "| INFO     | job0 | write.views          | 0 | ########## IR report #################\n",
      "| INFO     | job0 | write.views          | 0 | Net              : VSS\n",
      "| INFO     | job0 | write.views          | 0 | Corner           : typical\n",
      "| INFO     | job0 | write.views          | 0 | Supply voltage   : 0.00e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase voltage: 6.69e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Average voltage  : 3.17e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Average IR drop  : 3.17e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase IR drop: 6.69e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Percentage drop  : 0.00 %\n",
      "| INFO     | job0 | write.views          | 0 | ######################################\n",
      "| INFO     | job0 | write.views          | 0 | SC_METRIC: report_checks -path_delay max\n",
      "| INFO     | job0 | write.views          | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | write.views          | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | write.views          | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | write.views          | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | write.views          | 0 | Path Type: max\n",
      "| INFO     | job0 | write.views          | 0 | Corner: slow\n",
      "| INFO     | job0 | write.views          | 0 | \n",
      "| INFO     | job0 | write.views          | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | write.views          | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | write.views          | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | write.views          | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | write.views          | 0 |      1    0.00    0.20    0.12    0.12 ^ clk (in)\n",
      "| INFO     | job0 | write.views          | 0 |                                          clk (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.20    0.00    0.12 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |      2    0.01    0.15    0.37    0.49 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.15    0.00    0.49 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |      5    0.01    0.22    0.39    0.89 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |                                          clknet_1_0__leaf_clk (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.22    0.00    0.89 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | write.views          | 0 |      4    0.01    0.16    1.46    2.34 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | write.views          | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.16    0.00    2.34 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | write.views          | 0 |      3    0.01    0.18    0.94    3.28 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | write.views          | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.18    0.00    3.28 v _18_/C (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | write.views          | 0 |      3    0.01    0.14    0.87    4.15 v _18_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | write.views          | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.14    0.00    4.15 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | write.views          | 0 |      1    0.00    0.10    0.82    4.98 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | write.views          | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.10    0.00    4.98 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | write.views          | 0 |                                   4.98   data arrival time\n",
      "| INFO     | job0 | write.views          | 0 | \n",
      "| INFO     | job0 | write.views          | 0 |                          10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | write.views          | 0 |                           0.00   10.00   clock source latency\n",
      "| INFO     | job0 | write.views          | 0 |      1    0.00    0.20    0.12   10.12 ^ clk (in)\n",
      "| INFO     | job0 | write.views          | 0 |                                          clk (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.20    0.00   10.12 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |      2    0.01    0.15    0.37   10.49 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.15    0.00   10.49 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |      5    0.01    0.21    0.39   10.89 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.21    0.00   10.89 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | write.views          | 0 |                           0.00   10.89   clock reconvergence pessimism\n",
      "| INFO     | job0 | write.views          | 0 |                          -0.75   10.14   library setup time\n",
      "| INFO     | job0 | write.views          | 0 |                                  10.14   data required time\n",
      "| INFO     | job0 | write.views          | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | write.views          | 0 |                                  10.14   data required time\n",
      "| INFO     | job0 | write.views          | 0 |                                  -4.98   data arrival time\n",
      "| INFO     | job0 | write.views          | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | write.views          | 0 |                                   5.16   slack (MET)\n",
      "| INFO     | job0 | write.views          | 0 | \n",
      "| INFO     | job0 | write.views          | 0 | \n",
      "| INFO     | job0 | write.views          | 0 | SC_METRIC: setupslack\n",
      "| INFO     | job0 | write.views          | 0 | worst slack max 5.16\n",
      "| INFO     | job0 | write.views          | 0 | SC_METRIC: tns\n",
      "| INFO     | job0 | write.views          | 0 | tns max 0.00\n",
      "| INFO     | job0 | write.views          | 0 | SC_METRIC: report_checks -path_delay min\n",
      "| INFO     | job0 | write.views          | 0 | Startpoint: counter_reg[7]$_DFF_PN0_\n",
      "| INFO     | job0 | write.views          | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | write.views          | 0 | Endpoint: counter_reg[7]$_DFF_PN0_\n",
      "| INFO     | job0 | write.views          | 0 |           (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | write.views          | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | write.views          | 0 | Path Type: min\n",
      "| INFO     | job0 | write.views          | 0 | Corner: fast\n",
      "| INFO     | job0 | write.views          | 0 | \n",
      "| INFO     | job0 | write.views          | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | write.views          | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | write.views          | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | write.views          | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | write.views          | 0 |      1    0.00    0.04    0.02    0.02 ^ clk (in)\n",
      "| INFO     | job0 | write.views          | 0 |                                          clk (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.04    0.00    0.02 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |      2    0.01    0.04    0.08    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.04    0.00    0.10 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |      5    0.01    0.06    0.09    0.19 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.06    0.00    0.19 ^ counter_reg[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | write.views          | 0 |      2    0.01    0.06    0.24    0.43 ^ counter_reg[7]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | write.views          | 0 |                                          counter_reg[7] (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.06    0.00    0.43 ^ _31_/A (sky130_fd_sc_hd__xnor2_1)\n",
      "| INFO     | job0 | write.views          | 0 |      1    0.00    0.03    0.05    0.48 v _31_/Y (sky130_fd_sc_hd__xnor2_1)\n",
      "| INFO     | job0 | write.views          | 0 |                                          _15_ (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.03    0.00    0.48 v counter_reg[7]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | write.views          | 0 |                                   0.48   data arrival time\n",
      "| INFO     | job0 | write.views          | 0 | \n",
      "| INFO     | job0 | write.views          | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | write.views          | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | write.views          | 0 |      1    0.00    0.04    0.02    0.02 ^ clk (in)\n",
      "| INFO     | job0 | write.views          | 0 |                                          clk (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.04    0.00    0.02 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |      2    0.01    0.04    0.08    0.10 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.04    0.00    0.10 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |      5    0.01    0.06    0.09    0.19 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.06    0.00    0.19 ^ counter_reg[7]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | write.views          | 0 |                           0.00    0.19   clock reconvergence pessimism\n",
      "| INFO     | job0 | write.views          | 0 |                          -0.02    0.17   library hold time\n",
      "| INFO     | job0 | write.views          | 0 |                                   0.17   data required time\n",
      "| INFO     | job0 | write.views          | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | write.views          | 0 |                                   0.17   data required time\n",
      "| INFO     | job0 | write.views          | 0 |                                  -0.48   data arrival time\n",
      "| INFO     | job0 | write.views          | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | write.views          | 0 |                                   0.31   slack (MET)\n",
      "| INFO     | job0 | write.views          | 0 | \n",
      "| INFO     | job0 | write.views          | 0 | \n",
      "| INFO     | job0 | write.views          | 0 | SC_METRIC: holdslack\n",
      "| INFO     | job0 | write.views          | 0 | worst slack min 0.31\n",
      "| INFO     | job0 | write.views          | 0 | SC_METRIC: unconstrained\n",
      "| INFO     | job0 | write.views          | 0 | Startpoint: counter_reg[0]$_DFF_PN0_\n",
      "| INFO     | job0 | write.views          | 0 |             (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | write.views          | 0 | Endpoint: out$_DFF_PN0_ (rising edge-triggered flip-flop clocked by clk0)\n",
      "| INFO     | job0 | write.views          | 0 | Path Group: reg2reg\n",
      "| INFO     | job0 | write.views          | 0 | Path Type: max\n",
      "| INFO     | job0 | write.views          | 0 | Corner: slow\n",
      "| INFO     | job0 | write.views          | 0 | \n",
      "| INFO     | job0 | write.views          | 0 | Fanout     Cap    Slew   Delay    Time   Description\n",
      "| INFO     | job0 | write.views          | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | write.views          | 0 |                           0.00    0.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | write.views          | 0 |                           0.00    0.00   clock source latency\n",
      "| INFO     | job0 | write.views          | 0 |      1    0.00    0.20    0.12    0.12 ^ clk (in)\n",
      "| INFO     | job0 | write.views          | 0 |                                          clk (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.20    0.00    0.12 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |      2    0.01    0.15    0.37    0.49 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.15    0.00    0.49 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |      5    0.01    0.22    0.39    0.89 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |                                          clknet_1_0__leaf_clk (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.22    0.00    0.89 ^ counter_reg[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | write.views          | 0 |      4    0.01    0.16    1.46    2.34 v counter_reg[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | write.views          | 0 |                                          counter_reg[0] (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.16    0.00    2.34 v _32_/A (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | write.views          | 0 |      3    0.01    0.18    0.94    3.28 v _32_/COUT (sky130_fd_sc_hd__ha_1)\n",
      "| INFO     | job0 | write.views          | 0 |                                          _16_ (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.18    0.00    3.28 v _18_/C (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | write.views          | 0 |      3    0.01    0.14    0.87    4.15 v _18_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | write.views          | 0 |                                          _01_ (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.14    0.00    4.15 v _19_/D (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | write.views          | 0 |      1    0.00    0.10    0.82    4.98 v _19_/X (sky130_fd_sc_hd__and4_1)\n",
      "| INFO     | job0 | write.views          | 0 |                                          _00_ (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.10    0.00    4.98 v out$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | write.views          | 0 |                                   4.98   data arrival time\n",
      "| INFO     | job0 | write.views          | 0 | \n",
      "| INFO     | job0 | write.views          | 0 |                          10.00   10.00   clock clk0 (rise edge)\n",
      "| INFO     | job0 | write.views          | 0 |                           0.00   10.00   clock source latency\n",
      "| INFO     | job0 | write.views          | 0 |      1    0.00    0.20    0.12   10.12 ^ clk (in)\n",
      "| INFO     | job0 | write.views          | 0 |                                          clk (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.20    0.00   10.12 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |      2    0.01    0.15    0.37   10.49 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |                                          clknet_0_clk (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.15    0.00   10.49 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |      5    0.01    0.21    0.39   10.89 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_2)\n",
      "| INFO     | job0 | write.views          | 0 |                                          clknet_1_1__leaf_clk (net)\n",
      "| INFO     | job0 | write.views          | 0 |                   0.21    0.00   10.89 ^ out$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)\n",
      "| INFO     | job0 | write.views          | 0 |                           0.00   10.89   clock reconvergence pessimism\n",
      "| INFO     | job0 | write.views          | 0 |                          -0.75   10.14   library setup time\n",
      "| INFO     | job0 | write.views          | 0 |                                  10.14   data required time\n",
      "| INFO     | job0 | write.views          | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | write.views          | 0 |                                  10.14   data required time\n",
      "| INFO     | job0 | write.views          | 0 |                                  -4.98   data arrival time\n",
      "| INFO     | job0 | write.views          | 0 | -----------------------------------------------------------------------------\n",
      "| INFO     | job0 | write.views          | 0 |                                   5.16   slack (MET)\n",
      "| INFO     | job0 | write.views          | 0 | \n",
      "| INFO     | job0 | write.views          | 0 | \n",
      "| INFO     | job0 | write.views          | 0 | SC_METRIC: clock_skew\n",
      "| INFO     | job0 | write.views          | 0 | Clock clk0\n",
      "| INFO     | job0 | write.views          | 0 |  0.8870 source latency counter_reg[5]$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | write.views          | 0 | -0.8858 target latency out$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | write.views          | 0 |  0.0000 CRPR\n",
      "| INFO     | job0 | write.views          | 0 | --------------\n",
      "| INFO     | job0 | write.views          | 0 |  0.0012 setup skew\n",
      "| INFO     | job0 | write.views          | 0 | \n",
      "| INFO     | job0 | write.views          | 0 | Clock clk0\n",
      "| INFO     | job0 | write.views          | 0 |  0.8870 source latency counter_reg[5]$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | write.views          | 0 | -0.8858 target latency out$_DFF_PN0_/CLK ^\n",
      "| INFO     | job0 | write.views          | 0 |  0.0000 CRPR\n",
      "| INFO     | job0 | write.views          | 0 | --------------\n",
      "| INFO     | job0 | write.views          | 0 |  0.0012 hold skew\n",
      "| INFO     | job0 | write.views          | 0 | \n",
      "| INFO     | job0 | write.views          | 0 | SC_METRIC: DRV violators\n",
      "| INFO     | job0 | write.views          | 0 | SC_METRIC: floating nets\n",
      "| INFO     | job0 | write.views          | 0 | SC_METRIC: fmax\n",
      "| INFO     | job0 | write.views          | 0 | clk0 fmax = 206.54 MHz\n",
      "| INFO     | job0 | write.views          | 0 | Clock                   Period          Waveform\n",
      "| INFO     | job0 | write.views          | 0 | ----------------------------------------------------\n",
      "| INFO     | job0 | write.views          | 0 | clk0                     10.00        0.00      5.00\n",
      "| INFO     | job0 | write.views          | 0 | SC_METRIC: power\n",
      "| INFO     | job0 | write.views          | 0 | Power for corner: fast\n",
      "| INFO     | job0 | write.views          | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | write.views          | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | write.views          | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | write.views          | 0 | Sequential             4.31e-05   0.00e+00   3.12e-07   4.34e-05  65.8%\n",
      "| INFO     | job0 | write.views          | 0 | Combinational          0.00e+00   0.00e+00   9.57e-08   9.57e-08   0.1%\n",
      "| INFO     | job0 | write.views          | 0 | Clock                  1.03e-05   1.21e-05   3.75e-08   2.25e-05  34.1%\n",
      "| INFO     | job0 | write.views          | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | write.views          | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | write.views          | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | write.views          | 0 | Total                  5.34e-05   1.21e-05   4.45e-07   6.60e-05 100.0%\n",
      "| INFO     | job0 | write.views          | 0 |                           80.9%      18.4%       0.7%\n",
      "| INFO     | job0 | write.views          | 0 | Power for corner: slow\n",
      "| INFO     | job0 | write.views          | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | write.views          | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | write.views          | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | write.views          | 0 | Sequential             1.28e-05   0.00e+00   5.31e-08   1.28e-05  55.6%\n",
      "| INFO     | job0 | write.views          | 0 | Combinational          0.00e+00   0.00e+00   1.14e-12   1.14e-12   0.0%\n",
      "| INFO     | job0 | write.views          | 0 | Clock                  5.11e-06   5.14e-06   5.63e-13   1.02e-05  44.4%\n",
      "| INFO     | job0 | write.views          | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | write.views          | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | write.views          | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | write.views          | 0 | Total                  1.79e-05   5.14e-06   5.31e-08   2.31e-05 100.0%\n",
      "| INFO     | job0 | write.views          | 0 |                           77.5%      22.3%       0.2%\n",
      "| INFO     | job0 | write.views          | 0 | Power for corner: typical\n",
      "| INFO     | job0 | write.views          | 0 | Group                  Internal  Switching    Leakage      Total\n",
      "| INFO     | job0 | write.views          | 0 |                           Power      Power      Power      Power (Watts)\n",
      "| INFO     | job0 | write.views          | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | write.views          | 0 | Sequential             3.64e-05   0.00e+00   5.31e-08   3.64e-05  66.5%\n",
      "| INFO     | job0 | write.views          | 0 | Combinational          0.00e+00   0.00e+00   4.31e-11   4.31e-11   0.0%\n",
      "| INFO     | job0 | write.views          | 0 | Clock                  8.58e-06   9.79e-06   1.78e-11   1.84e-05  33.5%\n",
      "| INFO     | job0 | write.views          | 0 | Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | write.views          | 0 | Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%\n",
      "| INFO     | job0 | write.views          | 0 | ----------------------------------------------------------------\n",
      "| INFO     | job0 | write.views          | 0 | Total                  4.49e-05   9.79e-06   5.32e-08   5.48e-05 100.0%\n",
      "| INFO     | job0 | write.views          | 0 |                           82.0%      17.9%       0.1%\n",
      "| INFO     | job0 | write.views          | 0 | SC_METRIC: cellarea\n",
      "| INFO     | job0 | write.views          | 0 | Design area 355 u^2 46% utilization.\n",
      "| INFO     | job0 | write.views          | 0 | Cell type report:                       Count       Area\n",
      "| INFO     | job0 | write.views          | 0 |   Fill cell                                74     405.39\n",
      "| INFO     | job0 | write.views          | 0 |   Tap cell                                 12      15.01\n",
      "| INFO     | job0 | write.views          | 0 |   Clock buffer                              3      15.01\n",
      "| INFO     | job0 | write.views          | 0 |   Inverter                                  1       3.75\n",
      "| INFO     | job0 | write.views          | 0 |   Clock inverter                            1       3.75\n",
      "| INFO     | job0 | write.views          | 0 |   Sequential cell                           9     225.22\n",
      "| INFO     | job0 | write.views          | 0 |   Multi-Input combinational cell           15     107.60\n",
      "| INFO     | job0 | write.views          | 0 |   Total                                   115     775.74\n",
      "| INFO     | job0 | write.views          | 0 | \n",
      "| INFO     | job0 | write.views          | 0 | Cell instance report:\n",
      "| INFO     | job0 | write.views          | 0 |   sky130_fd_sc_hd__a31oi_1                  2      12.51\n",
      "| INFO     | job0 | write.views          | 0 |   sky130_fd_sc_hd__and4_1                   3      26.28\n",
      "| INFO     | job0 | write.views          | 0 |   sky130_fd_sc_hd__clkbuf_2                 3      15.01\n",
      "| INFO     | job0 | write.views          | 0 |   sky130_fd_sc_hd__clkinv_1                 1       3.75\n",
      "| INFO     | job0 | write.views          | 0 |   sky130_fd_sc_hd__dfrtp_1                  9     225.22\n",
      "| INFO     | job0 | write.views          | 0 |   sky130_fd_sc_hd__fill_1                  18      22.52\n",
      "| INFO     | job0 | write.views          | 0 |   sky130_fd_sc_hd__fill_2                  13      32.53\n",
      "| INFO     | job0 | write.views          | 0 |   sky130_fd_sc_hd__fill_4                  16      80.08\n",
      "| INFO     | job0 | write.views          | 0 |   sky130_fd_sc_hd__fill_8                  27     270.26\n",
      "| INFO     | job0 | write.views          | 0 |   sky130_fd_sc_hd__ha_1                     1      12.51\n",
      "| INFO     | job0 | write.views          | 0 |   sky130_fd_sc_hd__inv_1                    1       3.75\n",
      "| INFO     | job0 | write.views          | 0 |   sky130_fd_sc_hd__nand2_1                  2       7.51\n",
      "| INFO     | job0 | write.views          | 0 |   sky130_fd_sc_hd__nand4_1                  1       6.26\n",
      "| INFO     | job0 | write.views          | 0 |   sky130_fd_sc_hd__nor2_1                   2       7.51\n",
      "| INFO     | job0 | write.views          | 0 |   sky130_fd_sc_hd__tapvpwrvgnd_1           12      15.01\n",
      "| INFO     | job0 | write.views          | 0 |   sky130_fd_sc_hd__xnor2_1                  3      26.28\n",
      "| INFO     | job0 | write.views          | 0 |   sky130_fd_sc_hd__xor2_1                   1       8.76\n",
      "| INFO     | job0 | write.views          | 0 | [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| INFO     | job0 | write.views          | 0 | libGL error: No matching fbConfigs or visuals found\n",
      "| INFO     | job0 | write.views          | 0 | libGL error: failed to load driver: swrast\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"snapshot\" to reports/images/heartbeat.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"placement\" to reports/images/heartbeat.placement.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"routing\" to reports/images/heartbeat.routing.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"placement density heatmap\" to reports/images/heatmap/placement_density.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"estimated routing congestion heatmap\" to reports/images/heatmap/estimated_routing_congestion.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"routing congestion heatmap\" to reports/images/heatmap/routing_congestion.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"power density for fast heatmap\" to reports/images/heatmap/power_density/fast.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"power density for slow heatmap\" to reports/images/heatmap/power_density/slow.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"power density for typical heatmap\" to reports/images/heatmap/power_density/typical.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO PSM-0040] All shapes on net VDD are connected.\n",
      "| INFO     | job0 | write.views          | 0 | [WARNING GUI-0076] QXcbConnection: XCB error: 13 (BadGC), sequence: 950, resource id: 0, major code: 72 (PutImage), minor code: 0\n",
      "| INFO     | job0 | write.views          | 0 | ########## IR report #################\n",
      "| INFO     | job0 | write.views          | 0 | Net              : VDD\n",
      "| INFO     | job0 | write.views          | 0 | Corner           : fast\n",
      "| INFO     | job0 | write.views          | 0 | Supply voltage   : 1.95e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase voltage: 1.95e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Average voltage  : 1.95e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Average IR drop  : 4.28e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase IR drop: 8.87e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Percentage drop  : 0.00 %\n",
      "| INFO     | job0 | write.views          | 0 | ######################################\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VDD on li1 for fast heatmap\" to reports/images/heatmap/irdrop/VDD.fast.li1.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VDD on met1 for fast heatmap\" to reports/images/heatmap/irdrop/VDD.fast.met1.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VDD on met2 for fast heatmap\" to reports/images/heatmap/irdrop/VDD.fast.met2.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VDD on met3 for fast heatmap\" to reports/images/heatmap/irdrop/VDD.fast.met3.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VDD on met4 for fast heatmap\" to reports/images/heatmap/irdrop/VDD.fast.met4.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VDD on met5 for fast heatmap\" to reports/images/heatmap/irdrop/VDD.fast.met5.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO PSM-0040] All shapes on net VDD are connected.\n",
      "| INFO     | job0 | write.views          | 0 | ########## IR report #################\n",
      "| INFO     | job0 | write.views          | 0 | Net              : VDD\n",
      "| INFO     | job0 | write.views          | 0 | Corner           : slow\n",
      "| INFO     | job0 | write.views          | 0 | Supply voltage   : 1.95e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase voltage: 1.95e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Average voltage  : 1.95e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Average IR drop  : 1.52e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase IR drop: 3.31e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Percentage drop  : 0.00 %\n",
      "| INFO     | job0 | write.views          | 0 | ######################################\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VDD on li1 for slow heatmap\" to reports/images/heatmap/irdrop/VDD.slow.li1.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VDD on met1 for slow heatmap\" to reports/images/heatmap/irdrop/VDD.slow.met1.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VDD on met2 for slow heatmap\" to reports/images/heatmap/irdrop/VDD.slow.met2.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VDD on met3 for slow heatmap\" to reports/images/heatmap/irdrop/VDD.slow.met3.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VDD on met4 for slow heatmap\" to reports/images/heatmap/irdrop/VDD.slow.met4.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VDD on met5 for slow heatmap\" to reports/images/heatmap/irdrop/VDD.slow.met5.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO PSM-0040] All shapes on net VDD are connected.\n",
      "| INFO     | job0 | write.views          | 0 | ########## IR report #################\n",
      "| INFO     | job0 | write.views          | 0 | Net              : VDD\n",
      "| INFO     | job0 | write.views          | 0 | Corner           : typical\n",
      "| INFO     | job0 | write.views          | 0 | Supply voltage   : 1.95e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase voltage: 1.95e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Average voltage  : 1.95e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Average IR drop  : 3.55e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase IR drop: 7.31e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Percentage drop  : 0.00 %\n",
      "| INFO     | job0 | write.views          | 0 | ######################################\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VDD on li1 for typical heatmap\" to reports/images/heatmap/irdrop/VDD.typical.li1.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VDD on met1 for typical heatmap\" to reports/images/heatmap/irdrop/VDD.typical.met1.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VDD on met2 for typical heatmap\" to reports/images/heatmap/irdrop/VDD.typical.met2.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VDD on met3 for typical heatmap\" to reports/images/heatmap/irdrop/VDD.typical.met3.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VDD on met4 for typical heatmap\" to reports/images/heatmap/irdrop/VDD.typical.met4.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VDD on met5 for typical heatmap\" to reports/images/heatmap/irdrop/VDD.typical.met5.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO PSM-0040] All shapes on net VSS are connected.\n",
      "| INFO     | job0 | write.views          | 0 | ########## IR report #################\n",
      "| INFO     | job0 | write.views          | 0 | Net              : VSS\n",
      "| INFO     | job0 | write.views          | 0 | Corner           : fast\n",
      "| INFO     | job0 | write.views          | 0 | Supply voltage   : 0.00e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase voltage: 8.16e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Average voltage  : 3.82e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Average IR drop  : 3.82e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase IR drop: 8.16e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Percentage drop  : 0.00 %\n",
      "| INFO     | job0 | write.views          | 0 | ######################################\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VSS on li1 for fast heatmap\" to reports/images/heatmap/irdrop/VSS.fast.li1.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VSS on met1 for fast heatmap\" to reports/images/heatmap/irdrop/VSS.fast.met1.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VSS on met2 for fast heatmap\" to reports/images/heatmap/irdrop/VSS.fast.met2.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VSS on met3 for fast heatmap\" to reports/images/heatmap/irdrop/VSS.fast.met3.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VSS on met4 for fast heatmap\" to reports/images/heatmap/irdrop/VSS.fast.met4.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VSS on met5 for fast heatmap\" to reports/images/heatmap/irdrop/VSS.fast.met5.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO PSM-0040] All shapes on net VSS are connected.\n",
      "| INFO     | job0 | write.views          | 0 | ########## IR report #################\n",
      "| INFO     | job0 | write.views          | 0 | Net              : VSS\n",
      "| INFO     | job0 | write.views          | 0 | Corner           : slow\n",
      "| INFO     | job0 | write.views          | 0 | Supply voltage   : 0.00e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase voltage: 3.17e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Average voltage  : 1.33e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Average IR drop  : 1.33e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase IR drop: 3.17e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Percentage drop  : 0.00 %\n",
      "| INFO     | job0 | write.views          | 0 | ######################################\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VSS on li1 for slow heatmap\" to reports/images/heatmap/irdrop/VSS.slow.li1.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VSS on met1 for slow heatmap\" to reports/images/heatmap/irdrop/VSS.slow.met1.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VSS on met2 for slow heatmap\" to reports/images/heatmap/irdrop/VSS.slow.met2.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VSS on met3 for slow heatmap\" to reports/images/heatmap/irdrop/VSS.slow.met3.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VSS on met4 for slow heatmap\" to reports/images/heatmap/irdrop/VSS.slow.met4.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VSS on met5 for slow heatmap\" to reports/images/heatmap/irdrop/VSS.slow.met5.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO PSM-0040] All shapes on net VSS are connected.\n",
      "| INFO     | job0 | write.views          | 0 | ########## IR report #################\n",
      "| INFO     | job0 | write.views          | 0 | Net              : VSS\n",
      "| INFO     | job0 | write.views          | 0 | Corner           : typical\n",
      "| INFO     | job0 | write.views          | 0 | Supply voltage   : 0.00e+00 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase voltage: 6.69e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Average voltage  : 3.17e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Average IR drop  : 3.17e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Worstcase IR drop: 6.69e-05 V\n",
      "| INFO     | job0 | write.views          | 0 | Percentage drop  : 0.00 %\n",
      "| INFO     | job0 | write.views          | 0 | ######################################\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VSS on li1 for typical heatmap\" to reports/images/heatmap/irdrop/VSS.typical.li1.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VSS on met1 for typical heatmap\" to reports/images/heatmap/irdrop/VSS.typical.met1.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VSS on met2 for typical heatmap\" to reports/images/heatmap/irdrop/VSS.typical.met2.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VSS on met3 for typical heatmap\" to reports/images/heatmap/irdrop/VSS.typical.met3.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VSS on met4 for typical heatmap\" to reports/images/heatmap/irdrop/VSS.typical.met4.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"IR drop for VSS on met5 for typical heatmap\" to reports/images/heatmap/irdrop/VSS.typical.met5.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"clocks\" to reports/images/heartbeat.clocks.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"clk0\" clock tree for fast to reports/images/clocktree/clk0.fast.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"clk0\" clock tree for slow to reports/images/clocktree/clk0.slow.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"clk0\" clock tree for typical to reports/images/clocktree/clk0.typical.png\n",
      "| INFO     | job0 | write.views          | 0 | [INFO FLW-0001] Saving \"clock - clk0\" to reports/images/clocks/heartbeat.clk0.png\n",
      "| WARNING  | job0 | write.views          | 0 | 391: [WARNING GUI-0076] QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-developer'\n",
      "| WARNING  | job0 | write.views          | 0 | 404: [WARNING GUI-0076] QXcbConnection: XCB error: 13 (BadGC), sequence: 950, resource id: 0, major code: 72 (PutImage), minor code: 0\n",
      "| INFO     | job0 | write.views          | 0 | Number of errors: 0\n",
      "| INFO     | job0 | write.views          | 0 | Number of warnings: 2\n",
      "| INFO     | job0 | write.views          | 0 | Finished task in 27.63s\n",
      "These final steps could not be reached: write.gds\n",
      "These final steps could not be reached: write.gds\n",
      "----------------------------------------------------------------------------\n",
      "SUMMARY:\n",
      "\n",
      "design : heartbeat\n",
      "params : None\n",
      "jobdir : /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0\n",
      "foundry : skywater\n",
      "process : skywater130\n",
      "targetlibs : sky130hd \n",
      "\n",
      "                      import.verilog0         syn0        floorplan.init0  \\\n",
      "errors                       0                 0                 0          \n",
      "warnings                     0                 2                 6          \n",
      "drvs                        ---               ---                0          \n",
      "drcs                        ---               ---               ---         \n",
      "unconstrained               ---               ---                1          \n",
      "cellarea       um^2         ---             336.573           336.573       \n",
      "totalarea      um^2         ---               ---             961.310       \n",
      "macroarea      um^2         ---               ---              0.000        \n",
      "padcellarea    um^2         ---               ---              0.000        \n",
      "stdcellarea    um^2         ---               ---             336.573       \n",
      "utilization       %         ---               ---              43.387       \n",
      "logicdepth                  ---               ---                3          \n",
      "peakpower        mw         ---               ---              0.037        \n",
      "leakagepower     mw         ---               ---              0.000        \n",
      "irdrop           mv         ---               ---               ---         \n",
      "holdpaths                   ---               ---               ---         \n",
      "setuppaths                  ---               ---               ---         \n",
      "holdslack        ns         ---               ---               ---         \n",
      "holdwns          ns         ---               ---               ---         \n",
      "holdtns          ns         ---               ---               ---         \n",
      "holdskew         ns         ---               ---               ---         \n",
      "setupslack       ns         ---               ---              5.259        \n",
      "setupwns         ns         ---               ---              0.000        \n",
      "setuptns         ns         ---               ---              0.000        \n",
      "setupskew        ns         ---               ---               ---         \n",
      "fmax             Hz         ---               ---               ---         \n",
      "macros                      ---               ---                0          \n",
      "cells                       ---                25                25         \n",
      "registers                   ---                9                 9          \n",
      "buffers                     ---               ---                0          \n",
      "inverters                   ---               ---                1          \n",
      "pins                        ---                3                 3          \n",
      "nets                        ---                28                30         \n",
      "vias                        ---               ---               ---         \n",
      "wirelength       um         ---               ---               ---         \n",
      "memory            B       115.211M          72.980M           263.355M      \n",
      "exetime           s        00.010            01.399            10.099       \n",
      "tasktime          s        00.295            43.393            11.318       \n",
      "totaltime         s        00.295            43.689            55.007       \n",
      "\n",
      "                      floorplan.t...0   floorplan.p...0   floorplan.p...0  \\\n",
      "errors                       0                 0                 0          \n",
      "warnings                     1                 1                 3          \n",
      "drvs                         0                 0                 0          \n",
      "drcs                        ---               ---               ---         \n",
      "unconstrained                1                 1                 1          \n",
      "cellarea       um^2       351.587           351.587           351.587       \n",
      "totalarea      um^2       961.310           961.310           961.310       \n",
      "macroarea      um^2        0.000             0.000             0.000        \n",
      "padcellarea    um^2        0.000             0.000             0.000        \n",
      "stdcellarea    um^2       351.587           351.587           351.587       \n",
      "utilization       %        45.323            45.323            45.323       \n",
      "logicdepth                   3                 3                 3          \n",
      "peakpower        mw         ---               ---               ---         \n",
      "leakagepower     mw         ---               ---               ---         \n",
      "irdrop           mv         ---               ---               ---         \n",
      "holdpaths                   ---               ---               ---         \n",
      "setuppaths                  ---               ---               ---         \n",
      "holdslack        ns         ---               ---               ---         \n",
      "holdwns          ns         ---               ---               ---         \n",
      "holdtns          ns         ---               ---               ---         \n",
      "holdskew         ns         ---               ---               ---         \n",
      "setupslack       ns         ---               ---              5.181        \n",
      "setupwns         ns         ---               ---              0.000        \n",
      "setuptns         ns         ---               ---              0.000        \n",
      "setupskew        ns         ---               ---               ---         \n",
      "fmax             Hz         ---               ---               ---         \n",
      "macros                       0                 0                 0          \n",
      "cells                        37                37                37         \n",
      "registers                    9                 9                 9          \n",
      "buffers                      0                 0                 0          \n",
      "inverters                    1                 1                 1          \n",
      "pins                         3                 5                 5          \n",
      "nets                         30                30                30         \n",
      "vias                        ---               ---               ---         \n",
      "wirelength       um         ---               ---               ---         \n",
      "memory            B       264.234M          265.809M          318.062M      \n",
      "exetime           s        09.289            09.130            09.609       \n",
      "tasktime          s        10.627            10.756            11.164       \n",
      "totaltime         s      01:06.120         01:16.877         01:28.042      \n",
      "\n",
      "                       place.global0    place.repai...0   place.detailed0  \\\n",
      "errors                       0                 0                 0          \n",
      "warnings                     1                 1                 1          \n",
      "drvs                         0                 0                 0          \n",
      "drcs                        ---               ---               ---         \n",
      "unconstrained                1                 1                 1          \n",
      "cellarea       um^2       356.592           356.592           356.592       \n",
      "totalarea      um^2       961.310           961.310           961.310       \n",
      "macroarea      um^2        0.000             0.000             0.000        \n",
      "padcellarea    um^2        0.000             0.000             0.000        \n",
      "stdcellarea    um^2       356.592           356.592           356.592       \n",
      "utilization       %        45.968            45.968            45.968       \n",
      "logicdepth                   3                 3                 3          \n",
      "peakpower        mw        0.037             0.037             0.037        \n",
      "leakagepower     mw        0.000             0.000             0.000        \n",
      "irdrop           mv         ---               ---               ---         \n",
      "holdpaths                   ---                0                 0          \n",
      "setuppaths                  ---                0                 0          \n",
      "holdslack        ns         ---               ---               ---         \n",
      "holdwns          ns         ---               ---               ---         \n",
      "holdtns          ns         ---               ---               ---         \n",
      "holdskew         ns         ---               ---               ---         \n",
      "setupslack       ns        5.226             5.226             5.195        \n",
      "setupwns         ns        0.000             0.000             0.000        \n",
      "setuptns         ns        0.000             0.000             0.000        \n",
      "setupskew        ns         ---               ---               ---         \n",
      "fmax             Hz       209.470M          209.470M          208.118M      \n",
      "macros                       0                 0                 0          \n",
      "cells                        37                37                37         \n",
      "registers                    9                 9                 9          \n",
      "buffers                      0                 0                 0          \n",
      "inverters                    1                 1                 1          \n",
      "pins                         5                 5                 5          \n",
      "nets                         30                30                30         \n",
      "vias                        ---               ---               ---         \n",
      "wirelength       um         ---               ---               ---         \n",
      "memory            B        1.316G            1.312G           321.539M      \n",
      "exetime           s        12.109            11.849            10.539       \n",
      "tasktime          s        13.118            12.999            11.447       \n",
      "totaltime         s      01:41.160         01:54.160         02:05.607      \n",
      "\n",
      "                      cts.clock_t...0   cts.repair_...0    cts.fillcell0   \\\n",
      "errors                       0                 0                 0          \n",
      "warnings                     3                 2                 1          \n",
      "drvs                         0                 0                 0          \n",
      "drcs                        ---               ---               ---         \n",
      "unconstrained                1                 1                 1          \n",
      "cellarea       um^2       375.360           370.355           370.355       \n",
      "totalarea      um^2       961.310           961.310           961.310       \n",
      "macroarea      um^2        0.000             0.000             0.000        \n",
      "padcellarea    um^2        0.000             0.000             0.000        \n",
      "stdcellarea    um^2       375.360           370.355           370.355       \n",
      "utilization       %        48.387            47.742            47.742       \n",
      "logicdepth                   3                 3                 3          \n",
      "peakpower        mw        0.055             0.055             0.055        \n",
      "leakagepower     mw        0.000             0.000             0.000        \n",
      "irdrop           mv         ---               ---               ---         \n",
      "holdpaths                    0                 0                 0          \n",
      "setuppaths                   0                 0                 0          \n",
      "holdslack        ns        0.312             0.312             0.312        \n",
      "holdwns          ns        0.000             0.000             0.000        \n",
      "holdtns          ns        0.000             0.000             0.000        \n",
      "holdskew         ns        0.001             0.001              ---         \n",
      "setupslack       ns        5.150             5.096             5.096        \n",
      "setupwns         ns        0.000             0.000             0.000        \n",
      "setuptns         ns        0.000             0.000             0.000        \n",
      "setupskew        ns        0.001             0.001              ---         \n",
      "fmax             Hz       206.174M          203.905M          203.905M      \n",
      "macros                       0                 0                 0          \n",
      "cells                        41                41                41         \n",
      "registers                    9                 9                 9          \n",
      "buffers                      3                 3                 3          \n",
      "inverters                    2                 2                 2          \n",
      "pins                         5                 5                 5          \n",
      "nets                         33                33                33         \n",
      "vias                        ---               ---               ---         \n",
      "wirelength       um         ---               ---               ---         \n",
      "memory            B        1.410G            1.320G           320.996M      \n",
      "exetime           s        32.630            14.800            10.500       \n",
      "tasktime          s        34.021            15.984            11.524       \n",
      "totaltime         s      02:39.629         02:55.613         03:07.138      \n",
      "\n",
      "                       route.global0    route.anten...0   route.detailed0  \\\n",
      "errors                       0                 0                 0          \n",
      "warnings                     2                 2                139         \n",
      "drvs                         0                 0                 0          \n",
      "drcs                        ---               ---                0          \n",
      "unconstrained                1                 1                 1          \n",
      "cellarea       um^2       370.355           370.355           370.355       \n",
      "totalarea      um^2       961.310           961.310           961.310       \n",
      "macroarea      um^2        0.000             0.000             0.000        \n",
      "padcellarea    um^2        0.000             0.000             0.000        \n",
      "stdcellarea    um^2       370.355           370.355           370.355       \n",
      "utilization       %        47.742            47.742            47.742       \n",
      "logicdepth                   3                 3                 3          \n",
      "peakpower        mw        0.061             0.061             0.053        \n",
      "leakagepower     mw        0.000             0.000             0.000        \n",
      "irdrop           mv         ---               ---               ---         \n",
      "holdpaths                    0                 0                 0          \n",
      "setuppaths                   0                 0                 0          \n",
      "holdslack        ns        0.329             0.329             0.298        \n",
      "holdwns          ns        0.000             0.000             0.000        \n",
      "holdtns          ns        0.000             0.000             0.000        \n",
      "holdskew         ns        0.005             0.005             0.001        \n",
      "setupslack       ns        4.895             4.895             5.204        \n",
      "setupwns         ns        0.000             0.000             0.000        \n",
      "setuptns         ns        0.000             0.000             0.000        \n",
      "setupskew        ns        0.005             0.005             0.001        \n",
      "fmax             Hz       195.879M          195.879M          208.515M      \n",
      "macros                       0                 0                 0          \n",
      "cells                        41                41                41         \n",
      "registers                    9                 9                 9          \n",
      "buffers                      3                 3                 3          \n",
      "inverters                    2                 2                 2          \n",
      "pins                         5                 5                 5          \n",
      "nets                         33                33                33         \n",
      "vias                        141               ---               190         \n",
      "wirelength       um       655.000             ---             402.000       \n",
      "memory            B       324.832M          326.875M          629.750M      \n",
      "exetime           s        13.019            13.009            18.469       \n",
      "tasktime          s        14.835            14.084            19.983       \n",
      "totaltime         s      03:21.973         03:36.057         03:56.041      \n",
      "\n",
      "                        write.views0   \n",
      "errors                       0         \n",
      "warnings                     2         \n",
      "drvs                         0         \n",
      "drcs                        ---        \n",
      "unconstrained                1         \n",
      "cellarea       um^2       370.355      \n",
      "totalarea      um^2       961.310      \n",
      "macroarea      um^2        0.000       \n",
      "padcellarea    um^2        0.000       \n",
      "stdcellarea    um^2       370.355      \n",
      "utilization       %        47.742      \n",
      "logicdepth                   3         \n",
      "peakpower        mw        0.055       \n",
      "leakagepower     mw        0.000       \n",
      "irdrop           mv        0.089       \n",
      "holdpaths                    0         \n",
      "setuppaths                   0         \n",
      "holdslack        ns        0.306       \n",
      "holdwns          ns        0.000       \n",
      "holdtns          ns        0.000       \n",
      "holdskew         ns        0.001       \n",
      "setupslack       ns        5.158       \n",
      "setupwns         ns        0.000       \n",
      "setuptns         ns        0.000       \n",
      "setupskew        ns        0.001       \n",
      "fmax             Hz       206.539M     \n",
      "macros                       0         \n",
      "cells                        41        \n",
      "registers                    9         \n",
      "buffers                      3         \n",
      "inverters                    2         \n",
      "pins                         5         \n",
      "nets                         33        \n",
      "vias                        ---        \n",
      "wirelength       um         ---        \n",
      "memory            B       347.742M     \n",
      "exetime           s        25.649      \n",
      "tasktime          s        27.630      \n",
      "totaltime         s      04:30.793     \n",
      "----------------------------------------------------------------------------\n",
      "Dashboard at \"sc-dashboard -cfg /workspaces/soda/soda-benchmarks/examples/silicon-compiler/simple/build/heartbeat/job0/heartbeat.pkg.json\"\n"
     ]
    }
   ],
   "source": [
    "#!/usr/bin/env python3\n",
    "\n",
    "from siliconcompiler import Chip             # import python package\n",
    "from siliconcompiler.targets import skywater130_demo\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    chip = Chip('heartbeat')                  # create chip object\n",
    "    chip.input('heartbeat.v')                 # define list of source files\n",
    "    chip.clock('clk', period=10)              # define clock speed of design\n",
    "    chip.use(skywater130_demo)                # load predefined technology and flow target\n",
    "    chip.set('option', 'remote', False)        # run remote in the cloud\n",
    "    chip.set(\"option\", \"novercheck\", True)    \n",
    "    chip.run()                                # run compilation of design and target\n",
    "    chip.summary()                            # print results summary"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cbcb91c9",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "51f45e92",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
