# system info vectadd_tb on 2016.11.24.21:36:24
system_info:
name,value
DEVICE,EP2C35F672C6
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1480044970
#
#
# Files generated for vectadd_tb on 2016.11.24.21:36:24
files:
filepath,kind,attributes,module,is_top
vectadd/testbench/vectadd_tb/simulation/vectadd_tb.v,VERILOG,,vectadd_tb,true
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd.v,VERILOG,,vectadd,false
vectadd/testbench/vectadd_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
vectadd/testbench/vectadd_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
vectadd/testbench/vectadd_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
vectadd/testbench/vectadd_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
vectadd/testbench/vectadd_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
vectadd/testbench/vectadd_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
vectadd/testbench/vectadd_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
vectadd/testbench/vectadd_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
vectadd/testbench/vectadd_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
vectadd/testbench/vectadd_tb/simulation/submodules/altera_conduit_bfm_0003.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
vectadd/testbench/vectadd_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_mm_master_bfm,false
vectadd/testbench/vectadd_tb/simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG,,altera_avalon_mm_master_bfm,false
vectadd/testbench/vectadd_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG,,altera_avalon_mm_master_bfm,false
vectadd/testbench/vectadd_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
vectadd/testbench/vectadd_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_nios2_qsys_0.sdc,SDC,,vectadd_nios2_qsys_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_nios2_qsys_0.v,VERILOG,,vectadd_nios2_qsys_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_nios2_qsys_0_jtag_debug_module_sysclk.v,VERILOG,,vectadd_nios2_qsys_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_nios2_qsys_0_jtag_debug_module_tck.v,VERILOG,,vectadd_nios2_qsys_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v,VERILOG,,vectadd_nios2_qsys_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_nios2_qsys_0_nios2_waves.do,OTHER,,vectadd_nios2_qsys_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_nios2_qsys_0_ociram_default_contents.dat,DAT,,vectadd_nios2_qsys_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_nios2_qsys_0_ociram_default_contents.hex,HEX,,vectadd_nios2_qsys_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_nios2_qsys_0_ociram_default_contents.mif,MIF,,vectadd_nios2_qsys_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_nios2_qsys_0_oci_test_bench.v,VERILOG,,vectadd_nios2_qsys_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_nios2_qsys_0_rf_ram_a.dat,DAT,,vectadd_nios2_qsys_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_nios2_qsys_0_rf_ram_a.hex,HEX,,vectadd_nios2_qsys_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_nios2_qsys_0_rf_ram_a.mif,MIF,,vectadd_nios2_qsys_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_nios2_qsys_0_rf_ram_b.dat,DAT,,vectadd_nios2_qsys_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_nios2_qsys_0_rf_ram_b.hex,HEX,,vectadd_nios2_qsys_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_nios2_qsys_0_rf_ram_b.mif,MIF,,vectadd_nios2_qsys_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_nios2_qsys_0_test_bench.v,VERILOG,,vectadd_nios2_qsys_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_onchip_memory2_0.hex,HEX,,vectadd_onchip_memory2_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_onchip_memory2_0.v,VERILOG,,vectadd_onchip_memory2_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_jtag_uart_0.v,VERILOG,,vectadd_jtag_uart_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_to_hw_data.v,VERILOG,,vectadd_to_hw_data,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_to_hw_sig.v,VERILOG,,vectadd_to_hw_sig,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_to_sw_sig.v,VERILOG,,vectadd_to_sw_sig,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_sysid_qsys_0.vo,VERILOG,,vectadd_sysid_qsys_0,false
vectadd/testbench/vectadd_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
vectadd/testbench/vectadd_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
vectadd/testbench/vectadd_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
vectadd/testbench/vectadd_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_addr_router.sv,SYSTEM_VERILOG,,vectadd_addr_router,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_addr_router_001.sv,SYSTEM_VERILOG,,vectadd_addr_router_001,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_id_router.sv,SYSTEM_VERILOG,,vectadd_id_router,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_id_router_003.sv,SYSTEM_VERILOG,,vectadd_id_router_003,false
vectadd/testbench/vectadd_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
vectadd/testbench/vectadd_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
vectadd/testbench/vectadd_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_cmd_xbar_demux.sv,SYSTEM_VERILOG,,vectadd_cmd_xbar_demux,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,vectadd_cmd_xbar_demux_001,false
vectadd/testbench/vectadd_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,vectadd_cmd_xbar_mux,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_cmd_xbar_mux.sv,SYSTEM_VERILOG,,vectadd_cmd_xbar_mux,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_rsp_xbar_demux.sv,SYSTEM_VERILOG,,vectadd_rsp_xbar_demux,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_rsp_xbar_demux_003.sv,SYSTEM_VERILOG,,vectadd_rsp_xbar_demux_003,false
vectadd/testbench/vectadd_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,vectadd_rsp_xbar_mux,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_rsp_xbar_mux.sv,SYSTEM_VERILOG,,vectadd_rsp_xbar_mux,false
vectadd/testbench/vectadd_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,vectadd_rsp_xbar_mux_001,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_rsp_xbar_mux_001.sv,SYSTEM_VERILOG,,vectadd_rsp_xbar_mux_001,false
vectadd/testbench/vectadd_tb/simulation/submodules/vectadd_irq_mapper.sv,SYSTEM_VERILOG,,vectadd_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
vectadd_tb.vectadd_inst,vectadd
vectadd_tb.vectadd_inst.nios2_qsys_0,vectadd_nios2_qsys_0
vectadd_tb.vectadd_inst.onchip_memory2_0,vectadd_onchip_memory2_0
vectadd_tb.vectadd_inst.jtag_uart_0,vectadd_jtag_uart_0
vectadd_tb.vectadd_inst.to_hw_data,vectadd_to_hw_data
vectadd_tb.vectadd_inst.to_hw_sig,vectadd_to_hw_sig
vectadd_tb.vectadd_inst.to_sw_sig,vectadd_to_sw_sig
vectadd_tb.vectadd_inst.sysid_qsys_0,vectadd_sysid_qsys_0
vectadd_tb.vectadd_inst.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
vectadd_tb.vectadd_inst.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
vectadd_tb.vectadd_inst.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
vectadd_tb.vectadd_inst.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
vectadd_tb.vectadd_inst.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
vectadd_tb.vectadd_inst.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
vectadd_tb.vectadd_inst.to_hw_data_s1_translator,altera_merlin_slave_translator
vectadd_tb.vectadd_inst.to_hw_sig_s1_translator,altera_merlin_slave_translator
vectadd_tb.vectadd_inst.to_sw_sig_s1_translator,altera_merlin_slave_translator
vectadd_tb.vectadd_inst.nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
vectadd_tb.vectadd_inst.nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
vectadd_tb.vectadd_inst.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
vectadd_tb.vectadd_inst.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
vectadd_tb.vectadd_inst.sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
vectadd_tb.vectadd_inst.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
vectadd_tb.vectadd_inst.to_hw_data_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
vectadd_tb.vectadd_inst.to_hw_sig_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
vectadd_tb.vectadd_inst.to_sw_sig_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
vectadd_tb.vectadd_inst.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
vectadd_tb.vectadd_inst.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
vectadd_tb.vectadd_inst.sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
vectadd_tb.vectadd_inst.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
vectadd_tb.vectadd_inst.to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
vectadd_tb.vectadd_inst.to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
vectadd_tb.vectadd_inst.to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
vectadd_tb.vectadd_inst.addr_router,vectadd_addr_router
vectadd_tb.vectadd_inst.addr_router_001,vectadd_addr_router_001
vectadd_tb.vectadd_inst.id_router,vectadd_id_router
vectadd_tb.vectadd_inst.id_router_001,vectadd_id_router
vectadd_tb.vectadd_inst.id_router_002,vectadd_id_router
vectadd_tb.vectadd_inst.id_router_003,vectadd_id_router_003
vectadd_tb.vectadd_inst.id_router_004,vectadd_id_router_003
vectadd_tb.vectadd_inst.id_router_005,vectadd_id_router_003
vectadd_tb.vectadd_inst.id_router_006,vectadd_id_router_003
vectadd_tb.vectadd_inst.rst_controller,altera_reset_controller
vectadd_tb.vectadd_inst.rst_controller_001,altera_reset_controller
vectadd_tb.vectadd_inst.cmd_xbar_demux,vectadd_cmd_xbar_demux
vectadd_tb.vectadd_inst.cmd_xbar_demux_001,vectadd_cmd_xbar_demux_001
vectadd_tb.vectadd_inst.cmd_xbar_mux,vectadd_cmd_xbar_mux
vectadd_tb.vectadd_inst.cmd_xbar_mux_001,vectadd_cmd_xbar_mux
vectadd_tb.vectadd_inst.cmd_xbar_mux_002,vectadd_cmd_xbar_mux
vectadd_tb.vectadd_inst.rsp_xbar_demux,vectadd_rsp_xbar_demux
vectadd_tb.vectadd_inst.rsp_xbar_demux_001,vectadd_rsp_xbar_demux
vectadd_tb.vectadd_inst.rsp_xbar_demux_002,vectadd_rsp_xbar_demux
vectadd_tb.vectadd_inst.rsp_xbar_demux_003,vectadd_rsp_xbar_demux_003
vectadd_tb.vectadd_inst.rsp_xbar_demux_004,vectadd_rsp_xbar_demux_003
vectadd_tb.vectadd_inst.rsp_xbar_demux_005,vectadd_rsp_xbar_demux_003
vectadd_tb.vectadd_inst.rsp_xbar_demux_006,vectadd_rsp_xbar_demux_003
vectadd_tb.vectadd_inst.rsp_xbar_mux,vectadd_rsp_xbar_mux
vectadd_tb.vectadd_inst.rsp_xbar_mux_001,vectadd_rsp_xbar_mux_001
vectadd_tb.vectadd_inst.irq_mapper,vectadd_irq_mapper
vectadd_tb.vectadd_inst_clk_bfm,altera_avalon_clock_source
vectadd_tb.vectadd_inst_reset_bfm,altera_avalon_reset_source
vectadd_tb.vectadd_inst_to_hw_sig_bfm,altera_conduit_bfm
vectadd_tb.vectadd_inst_to_sw_sig_bfm,altera_conduit_bfm_0002
vectadd_tb.vectadd_inst_to_hw_data_bfm,altera_conduit_bfm_0003
vectadd_tb.vectadd_inst_onchip_memory2_0_s2_bfm,altera_avalon_mm_master_bfm
vectadd_tb.vectadd_inst_onchip_memory2_0_s2_bfm_m0_translator,altera_merlin_master_translator
vectadd_tb.vectadd_inst_onchip_memory2_0_s2_translator,altera_merlin_slave_translator
