--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf -ucf
mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 50610 paths analyzed, 1327 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.974ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMC_D1 (SLICE_X94Y38.CX), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.095ns (Levels of Logic = 1)
  Clock Path Skew:      -0.280ns (4.029 - 4.309)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y29.C      Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1
    SLICE_X92Y31.A1      net (fanout=1)        0.789   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
    SLICE_X92Y31.A       Tilo                  0.043   debug_data<5>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data281
    SLICE_X94Y38.CX      net (fanout=1)        0.416   debug_data<5>
    SLICE_X94Y38.CLK     Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.095ns (0.890ns logic, 1.205ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.359ns (Levels of Logic = 1)
  Clock Path Skew:      -0.274ns (4.029 - 4.303)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y30.CQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    SLICE_X92Y31.A2      net (fanout=1)        0.530   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
    SLICE_X92Y31.A       Tilo                  0.043   debug_data<5>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data281
    SLICE_X94Y38.CX      net (fanout=1)        0.416   debug_data<5>
    SLICE_X94Y38.CLK     Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.413ns logic, 0.946ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.269ns (Levels of Logic = 4)
  Clock Path Skew:      -0.105ns (0.995 - 1.100)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y40.AQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_0
    SLICE_X74Y41.A1      net (fanout=10)       0.589   VGA/v_count<0>
    SLICE_X74Y41.AMUX    Tilo                  0.138   VGA_DEBUG/row_addr<6>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>111
    SLICE_X75Y41.D2      net (fanout=41)       0.381   VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X75Y41.DMUX    Tilo                  0.145   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<1>11
    SLICE_X104Y29.C4     net (fanout=16)       1.355   debug_addr<3>
    SLICE_X104Y29.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1
    SLICE_X92Y31.A1      net (fanout=1)        0.789   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
    SLICE_X92Y31.A       Tilo                  0.043   debug_data<5>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data281
    SLICE_X94Y38.CX      net (fanout=1)        0.416   debug_data<5>
    SLICE_X94Y38.CLK     Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.269ns (0.739ns logic, 3.530ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMA_D1 (SLICE_X94Y38.AX), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.016ns (Levels of Logic = 1)
  Clock Path Skew:      -0.280ns (4.029 - 4.309)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1 to VGA_DEBUG/Mram_data_buf1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y29.A      Tshcko                0.696   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1
    SLICE_X97Y30.A5      net (fanout=1)        0.710   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<1>
    SLICE_X97Y30.A       Tilo                  0.043   MIPS/mux1411
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data121
    SLICE_X94Y38.AX      net (fanout=1)        0.427   debug_data<1>
    SLICE_X94Y38.CLK     Tds                   0.140   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.016ns (0.879ns logic, 1.137ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.603ns (Levels of Logic = 1)
  Clock Path Skew:      -0.274ns (4.029 - 4.303)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1 to VGA_DEBUG/Mram_data_buf1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y25.CQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1
    SLICE_X97Y30.A2      net (fanout=1)        0.734   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
    SLICE_X97Y30.A       Tilo                  0.043   MIPS/mux1411
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data121
    SLICE_X94Y38.AX      net (fanout=1)        0.427   debug_data<1>
    SLICE_X94Y38.CLK     Tds                   0.140   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (0.442ns logic, 1.161ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.074ns (Levels of Logic = 4)
  Clock Path Skew:      -0.105ns (0.995 - 1.100)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to VGA_DEBUG/Mram_data_buf1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y40.AQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_0
    SLICE_X74Y41.A1      net (fanout=10)       0.589   VGA/v_count<0>
    SLICE_X74Y41.AMUX    Tilo                  0.138   VGA_DEBUG/row_addr<6>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>111
    SLICE_X75Y41.D2      net (fanout=41)       0.381   VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X75Y41.DMUX    Tilo                  0.145   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<1>11
    SLICE_X104Y29.A4     net (fanout=16)       1.235   debug_addr<3>
    SLICE_X104Y29.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1
    SLICE_X97Y30.A5      net (fanout=1)        0.710   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<1>
    SLICE_X97Y30.A       Tilo                  0.043   MIPS/mux1411
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data121
    SLICE_X94Y38.AX      net (fanout=1)        0.427   debug_data<1>
    SLICE_X94Y38.CLK     Tds                   0.140   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.074ns (0.732ns logic, 3.342ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMB (SLICE_X94Y38.BI), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.008ns (Levels of Logic = 1)
  Clock Path Skew:      -0.280ns (4.029 - 4.309)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y29.BMUX   Tshcko                0.812   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X107Y29.D2     net (fanout=1)        0.437   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X107Y29.D      Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X94Y38.BI      net (fanout=1)        0.605   debug_data<2>
    SLICE_X94Y38.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.008ns (0.966ns logic, 1.042ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.354ns (Levels of Logic = 1)
  Clock Path Skew:      -0.280ns (4.029 - 4.309)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y28.CQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<2>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2
    SLICE_X107Y29.D5     net (fanout=1)        0.336   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<2>
    SLICE_X107Y29.D      Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X94Y38.BI      net (fanout=1)        0.605   debug_data<2>
    SLICE_X94Y38.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (0.413ns logic, 0.941ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.055ns (Levels of Logic = 4)
  Clock Path Skew:      -0.105ns (0.995 - 1.100)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y40.AQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_0
    SLICE_X74Y41.A1      net (fanout=10)       0.589   VGA/v_count<0>
    SLICE_X74Y41.AMUX    Tilo                  0.138   VGA_DEBUG/row_addr<6>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>111
    SLICE_X75Y41.D2      net (fanout=41)       0.381   VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X75Y41.DMUX    Tilo                  0.145   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_char_index_row_xor<1>11
    SLICE_X104Y29.B4     net (fanout=16)       1.235   debug_addr<3>
    SLICE_X104Y29.BMUX   Tilo                  0.148   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X107Y29.D2     net (fanout=1)        0.437   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X107Y29.D      Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X94Y38.BI      net (fanout=1)        0.605   debug_data<2>
    SLICE_X94Y38.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.055ns (0.808ns logic, 3.247ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMA (SLICE_X86Y42.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.212ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.675 - 0.479)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_4 to VGA_DEBUG/Mram_data_buf5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y43.AQ      Tcko                  0.118   VGA/h_count<7>
                                                       VGA/h_count_4
    SLICE_X86Y42.D2      net (fanout=199)      0.388   VGA/h_count<4>
    SLICE_X86Y42.CLK     Tah         (-Th)     0.294   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.212ns (-0.176ns logic, 0.388ns route)
                                                       (-83.0% logic, 183.0% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMA_D1 (SLICE_X86Y42.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.212ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.675 - 0.479)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_4 to VGA_DEBUG/Mram_data_buf5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y43.AQ      Tcko                  0.118   VGA/h_count<7>
                                                       VGA/h_count_4
    SLICE_X86Y42.D2      net (fanout=199)      0.388   VGA/h_count<4>
    SLICE_X86Y42.CLK     Tah         (-Th)     0.294   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.212ns (-0.176ns logic, 0.388ns route)
                                                       (-83.0% logic, 183.0% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMB (SLICE_X86Y42.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.212ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.675 - 0.479)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_4 to VGA_DEBUG/Mram_data_buf5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y43.AQ      Tcko                  0.118   VGA/h_count<7>
                                                       VGA/h_count_4
    SLICE_X86Y42.D2      net (fanout=199)      0.388   VGA/h_count<4>
    SLICE_X86Y42.CLK     Tah         (-Th)     0.294   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.212ns (-0.176ns logic, 0.388ns route)
                                                       (-83.0% logic, 183.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y17.CLKARDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh39/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf2_RAMA/CLK
  Location pin: SLICE_X86Y39.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh39/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf2_RAMA/CLK
  Location pin: SLICE_X86Y39.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106028105 paths analyzed, 4279 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.305ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (SLICE_X96Y30.C5), 593 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.775ns (Levels of Logic = 6)
  Clock Path Skew:      -0.271ns (4.025 - 4.296)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y40.AQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_0
    SLICE_X74Y41.A1      net (fanout=10)       0.589   VGA/v_count<0>
    SLICE_X74Y41.AMUX    Tilo                  0.138   VGA_DEBUG/row_addr<6>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>111
    SLICE_X78Y40.B6      net (fanout=41)       0.317   VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X78Y40.B       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X102Y27.C2     net (fanout=103)      1.347   debug_addr<4>
    SLICE_X102Y27.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<9>
                                                       MIPS/mux2745
    SLICE_X102Y27.D4     net (fanout=1)        0.255   MIPS/mux2744
    SLICE_X102Y27.D      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<9>
                                                       MIPS/mux2746
    SLICE_X96Y30.D2      net (fanout=1)        0.566   MIPS/mux2745
    SLICE_X96Y30.D       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/mux2748
    SLICE_X96Y30.C5      net (fanout=1)        0.159   MIPS/mux2747
    SLICE_X96Y30.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/mux2749
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      3.775ns (0.542ns logic, 3.233ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 6)
  Clock Path Skew:      -0.271ns (4.025 - 4.296)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y40.BQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X74Y41.A2      net (fanout=9)        0.486   VGA/v_count<1>
    SLICE_X74Y41.AMUX    Tilo                  0.138   VGA_DEBUG/row_addr<6>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>111
    SLICE_X78Y40.B6      net (fanout=41)       0.317   VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X78Y40.B       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X102Y27.C2     net (fanout=103)      1.347   debug_addr<4>
    SLICE_X102Y27.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<9>
                                                       MIPS/mux2745
    SLICE_X102Y27.D4     net (fanout=1)        0.255   MIPS/mux2744
    SLICE_X102Y27.D      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<9>
                                                       MIPS/mux2746
    SLICE_X96Y30.D2      net (fanout=1)        0.566   MIPS/mux2745
    SLICE_X96Y30.D       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/mux2748
    SLICE_X96Y30.C5      net (fanout=1)        0.159   MIPS/mux2747
    SLICE_X96Y30.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/mux2749
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (0.542ns logic, 3.130ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.613ns (Levels of Logic = 6)
  Clock Path Skew:      -0.271ns (4.025 - 4.296)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y41.AQ      Tcko                  0.223   VGA/v_count<7>
                                                       VGA/v_count_4
    SLICE_X78Y40.A1      net (fanout=8)        0.657   VGA/v_count<4>
    SLICE_X78Y40.A       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<4>111
    SLICE_X78Y40.B5      net (fanout=4)        0.182   VGA_DEBUG/Msub_char_index_row_xor<4>11
    SLICE_X78Y40.B       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X102Y27.C2     net (fanout=103)      1.347   debug_addr<4>
    SLICE_X102Y27.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<9>
                                                       MIPS/mux2745
    SLICE_X102Y27.D4     net (fanout=1)        0.255   MIPS/mux2744
    SLICE_X102Y27.D      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<9>
                                                       MIPS/mux2746
    SLICE_X96Y30.D2      net (fanout=1)        0.566   MIPS/mux2745
    SLICE_X96Y30.D       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/mux2748
    SLICE_X96Y30.C5      net (fanout=1)        0.159   MIPS/mux2747
    SLICE_X96Y30.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/mux2749
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      3.613ns (0.447ns logic, 3.166ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (SLICE_X96Y30.C1), 69 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.609ns (Levels of Logic = 4)
  Clock Path Skew:      -0.271ns (4.025 - 4.296)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y40.AQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_0
    SLICE_X74Y41.A1      net (fanout=10)       0.589   VGA/v_count<0>
    SLICE_X74Y41.AMUX    Tilo                  0.138   VGA_DEBUG/row_addr<6>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>111
    SLICE_X75Y41.D2      net (fanout=41)       0.381   VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X75Y41.D       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X104Y26.A2     net (fanout=122)      1.434   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X104Y26.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/alu_out_wb<3>
                                                       MIPS/mux2744
    SLICE_X96Y30.C1      net (fanout=1)        0.749   MIPS/mux2743
    SLICE_X96Y30.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/mux2749
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      3.609ns (0.456ns logic, 3.153ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.506ns (Levels of Logic = 4)
  Clock Path Skew:      -0.271ns (4.025 - 4.296)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y40.BQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X74Y41.A2      net (fanout=9)        0.486   VGA/v_count<1>
    SLICE_X74Y41.AMUX    Tilo                  0.138   VGA_DEBUG/row_addr<6>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>111
    SLICE_X75Y41.D2      net (fanout=41)       0.381   VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X75Y41.D       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X104Y26.A2     net (fanout=122)      1.434   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X104Y26.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/alu_out_wb<3>
                                                       MIPS/mux2744
    SLICE_X96Y30.C1      net (fanout=1)        0.749   MIPS/mux2743
    SLICE_X96Y30.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/mux2749
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (0.456ns logic, 3.050ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.425ns (Levels of Logic = 4)
  Clock Path Skew:      -0.271ns (4.025 - 4.296)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y40.DQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_3
    SLICE_X74Y41.A3      net (fanout=8)        0.401   VGA/v_count<3>
    SLICE_X74Y41.AMUX    Tilo                  0.142   VGA_DEBUG/row_addr<6>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>111
    SLICE_X75Y41.D2      net (fanout=41)       0.381   VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X75Y41.D       Tilo                  0.043   VGA_DEBUG/Msub_char_index_row_cy<1>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X104Y26.A2     net (fanout=122)      1.434   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X104Y26.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/alu_out_wb<3>
                                                       MIPS/mux2744
    SLICE_X96Y30.C1      net (fanout=1)        0.749   MIPS/mux2743
    SLICE_X96Y30.CLK     Tas                   0.009   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/mux2749
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (0.460ns logic, 2.965ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8 (SLICE_X94Y30.B3), 636 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 6)
  Clock Path Skew:      -0.272ns (4.024 - 4.296)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y40.AQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_0
    SLICE_X74Y41.A1      net (fanout=10)       0.589   VGA/v_count<0>
    SLICE_X74Y41.AMUX    Tilo                  0.138   VGA_DEBUG/row_addr<6>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>111
    SLICE_X78Y40.B6      net (fanout=41)       0.317   VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X78Y40.B       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X98Y29.A6      net (fanout=103)      0.921   debug_addr<4>
    SLICE_X98Y29.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/alu_out_mem<9>
                                                       MIPS/mux3044
    SLICE_X92Y30.B2      net (fanout=1)        0.535   MIPS/mux3043
    SLICE_X92Y30.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<9>
                                                       MIPS/mux3045
    SLICE_X92Y30.D5      net (fanout=1)        0.251   MIPS/mux3044
    SLICE_X92Y30.DMUX    Tilo                  0.142   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<9>
                                                       MIPS/mux3047
    SLICE_X94Y30.B3      net (fanout=1)        0.360   MIPS/mux3046
    SLICE_X94Y30.CLK     Tas                  -0.022   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<8>
                                                       MIPS/mux3048
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (0.610ns logic, 2.973ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.480ns (Levels of Logic = 6)
  Clock Path Skew:      -0.272ns (4.024 - 4.296)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y40.BQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_1
    SLICE_X74Y41.A2      net (fanout=9)        0.486   VGA/v_count<1>
    SLICE_X74Y41.AMUX    Tilo                  0.138   VGA_DEBUG/row_addr<6>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>111
    SLICE_X78Y40.B6      net (fanout=41)       0.317   VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X78Y40.B       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X98Y29.A6      net (fanout=103)      0.921   debug_addr<4>
    SLICE_X98Y29.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/alu_out_mem<9>
                                                       MIPS/mux3044
    SLICE_X92Y30.B2      net (fanout=1)        0.535   MIPS/mux3043
    SLICE_X92Y30.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<9>
                                                       MIPS/mux3045
    SLICE_X92Y30.D5      net (fanout=1)        0.251   MIPS/mux3044
    SLICE_X92Y30.DMUX    Tilo                  0.142   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<9>
                                                       MIPS/mux3047
    SLICE_X94Y30.B3      net (fanout=1)        0.360   MIPS/mux3046
    SLICE_X94Y30.CLK     Tas                  -0.022   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<8>
                                                       MIPS/mux3048
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    -------------------------------------------------  ---------------------------
    Total                                      3.480ns (0.610ns logic, 2.870ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.444ns (Levels of Logic = 5)
  Clock Path Skew:      -0.272ns (4.024 - 4.296)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y40.AQ      Tcko                  0.223   VGA/v_count<3>
                                                       VGA/v_count_0
    SLICE_X74Y41.A1      net (fanout=10)       0.589   VGA/v_count<0>
    SLICE_X74Y41.AMUX    Tilo                  0.138   VGA_DEBUG/row_addr<6>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>111
    SLICE_X78Y40.B6      net (fanout=41)       0.317   VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X78Y40.B       Tilo                  0.043   debug_addr<4>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X99Y30.B1      net (fanout=103)      1.083   debug_addr<4>
    SLICE_X99Y30.B       Tilo                  0.043   MIPS/mux1412
                                                       MIPS/mux3046
    SLICE_X92Y30.D2      net (fanout=1)        0.525   MIPS/mux3045
    SLICE_X92Y30.DMUX    Tilo                  0.145   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<9>
                                                       MIPS/mux3047
    SLICE_X94Y30.B3      net (fanout=1)        0.360   MIPS/mux3046
    SLICE_X94Y30.CLK     Tas                  -0.022   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<8>
                                                       MIPS/mux3048
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (0.570ns logic, 2.874ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/cp0_data_r_exe_17 (SLICE_X102Y40.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/CP0/regs_1730 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/cp0_data_r_exe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.078 - 0.064)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/CP0/regs_1730 to MIPS/MIPS_CORE/DATAPATH/cp0_data_r_exe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y40.AQ     Tcko                  0.100   MIPS/MIPS_CORE/CP0/regs_1730
                                                       MIPS/MIPS_CORE/CP0/regs_1730
    SLICE_X102Y40.B6     net (fanout=1)        0.096   MIPS/MIPS_CORE/CP0/regs_1730
    SLICE_X102Y40.CLK    Tah         (-Th)     0.059   MIPS/MIPS_CORE/DATAPATH/cp0_data_r_exe<19>
                                                       MIPS/MIPS_CORE/CP0/mux40_82
                                                       MIPS/MIPS_CORE/DATAPATH/cp0_data_r_exe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/cp0_data_r_exe_30 (SLICE_X107Y46.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/CP0/regs_3030 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/cp0_data_r_exe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/CP0/regs_3030 to MIPS/MIPS_CORE/DATAPATH/cp0_data_r_exe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y46.BQ     Tcko                  0.118   MIPS/MIPS_CORE/CP0/regs_3030
                                                       MIPS/MIPS_CORE/CP0/regs_3030
    SLICE_X107Y46.C6     net (fanout=1)        0.051   MIPS/MIPS_CORE/CP0/regs_3030
    SLICE_X107Y46.CLK    Tah         (-Th)     0.033   MIPS/MIPS_CORE/DATAPATH/cp0_data_r_exe<31>
                                                       MIPS/MIPS_CORE/CP0/mux55_82
                                                       MIPS/MIPS_CORE/DATAPATH/cp0_data_r_exe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.085ns logic, 0.051ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/cp0_data_r_exe_6 (SLICE_X108Y25.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/CP0/regs_629 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/cp0_data_r_exe_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.063 - 0.053)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/CP0/regs_629 to MIPS/MIPS_CORE/DATAPATH/cp0_data_r_exe_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y26.AQ     Tcko                  0.100   MIPS/MIPS_CORE/CP0/regs_629
                                                       MIPS/MIPS_CORE/CP0/regs_629
    SLICE_X108Y25.C6     net (fanout=1)        0.096   MIPS/MIPS_CORE/CP0/regs_629
    SLICE_X108Y25.CLK    Tah         (-Th)     0.059   MIPS/MIPS_CORE/DATAPATH/cp0_data_r_exe<7>
                                                       MIPS/MIPS_CORE/CP0/mux60_82
                                                       MIPS/MIPS_CORE/DATAPATH/cp0_data_r_exe_6
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X3Y13.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X3Y13.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<11>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile22_RAMA/CLK
  Location pin: SLICE_X90Y31.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.372ns|            0|            0|            0|    106078715|
| TS_CLK_GEN_clkout2            |     40.000ns|     10.974ns|          N/A|            0|            0|        50610|            0|
| TS_CLK_GEN_clkout3            |    100.000ns|     21.305ns|          N/A|            0|            0|    106028105|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |   10.502|    7.225|    2.214|         |
CLK_200M_P     |   10.502|    7.225|    2.214|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |   10.502|    7.225|    2.214|         |
CLK_200M_P     |   10.502|    7.225|    2.214|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 106078715 paths, 0 nets, and 9180 connections

Design statistics:
   Minimum period:  21.305ns{1}   (Maximum frequency:  46.937MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 08 15:30:10 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5286 MB



