<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::RISCV Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;20.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1RISCV.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">llvm::RISCV Namespace Reference</div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV_1_1RISCVExtensionBitmaskTable.html">RISCVExtensionBitmaskTable</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCV_1_1CPUInfo.html">CPUInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCV_1_1RISCVMaskedPseudoInfo.html">RISCVMaskedPseudoInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCV_1_1VLEPseudo.html">VLEPseudo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCV_1_1VLSEGPseudo.html">VLSEGPseudo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCV_1_1VLX__VSXPseudo.html">VLX_VSXPseudo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCV_1_1VLXSEGPseudo.html">VLXSEGPseudo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCV_1_1VSEPseudo.html">VSEPseudo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCV_1_1VSSEGPseudo.html">VSSEGPseudo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCV_1_1VSXSEGPseudo.html">VSXSEGPseudo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:adbbd10fcb90567ec4a78914aa0020eb4" id="r_adbbd10fcb90567ec4a78914aa0020eb4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adbbd10fcb90567ec4a78914aa0020eb4">PartialMappingIdx</a> { <br />
&#160;&#160;<a class="el" href="#adbbd10fcb90567ec4a78914aa0020eb4a2d9ea40cd7a042a593b9743cbaeebc99">PMI_GPRB32</a> = 0
, <a class="el" href="#adbbd10fcb90567ec4a78914aa0020eb4adc7e2a75c231bd3b30b77abc50a7bf31">PMI_GPRB64</a> = 1
, <a class="el" href="#adbbd10fcb90567ec4a78914aa0020eb4ad3d031d3acabfd29145dfd269cca9019">PMI_FPRB16</a> = 2
, <a class="el" href="#adbbd10fcb90567ec4a78914aa0020eb4a4f1497f88337a192159e2db70e0f149a">PMI_FPRB32</a> = 3
, <br />
&#160;&#160;<a class="el" href="#adbbd10fcb90567ec4a78914aa0020eb4a5af248212d09e42a0fcc17666247d0b8">PMI_FPRB64</a> = 4
, <a class="el" href="#adbbd10fcb90567ec4a78914aa0020eb4a86eb528c4b401c84883afbce2a58c1e7">PMI_VRB64</a> = 5
, <a class="el" href="#adbbd10fcb90567ec4a78914aa0020eb4a1113e53e5a3dfac6cd1c53aec7926a18">PMI_VRB128</a> = 6
, <a class="el" href="#adbbd10fcb90567ec4a78914aa0020eb4a1b1e87e3b973f73d578363b84cd3c3e2">PMI_VRB256</a> = 7
, <br />
&#160;&#160;<a class="el" href="#adbbd10fcb90567ec4a78914aa0020eb4ab711ff4f2bb2f3ea1e70d65675a5872a">PMI_VRB512</a> = 8
<br />
 }</td></tr>
<tr class="separator:adbbd10fcb90567ec4a78914aa0020eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1445af56e4c6733b147e7be06176b84" id="r_aa1445af56e4c6733b147e7be06176b84"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa1445af56e4c6733b147e7be06176b84">ValueMappingIdx</a> { <br />
&#160;&#160;<a class="el" href="#aa1445af56e4c6733b147e7be06176b84a566d05359b6ca57937bdf34fc2cfec42">InvalidIdx</a> = 0
, <a class="el" href="#aa1445af56e4c6733b147e7be06176b84a5fa979feb41c7c349a347fec8355dcdc">GPRB32Idx</a> = 1
, <a class="el" href="#aa1445af56e4c6733b147e7be06176b84a3d6aa96b2bed6a8597bb4a847bef17d2">GPRB64Idx</a> = 4
, <a class="el" href="#aa1445af56e4c6733b147e7be06176b84a7e692d7d16674c1df011fa9db643ef2e">FPRB16Idx</a> = 7
, <br />
&#160;&#160;<a class="el" href="#aa1445af56e4c6733b147e7be06176b84a14891cb35a7d98c166fee388c3a84d41">FPRB32Idx</a> = 10
, <a class="el" href="#aa1445af56e4c6733b147e7be06176b84aa641313f41f5b5ced08430eec1129ce4">FPRB64Idx</a> = 13
, <a class="el" href="#aa1445af56e4c6733b147e7be06176b84af95712d9e9df56c2880a0a0f180cc370">VRB64Idx</a> = 16
, <a class="el" href="#aa1445af56e4c6733b147e7be06176b84a513658c9140f7b483c74d2c76d89147f">VRB128Idx</a> = 19
, <br />
&#160;&#160;<a class="el" href="#aa1445af56e4c6733b147e7be06176b84ac8180a52acb98f9205055c22eaff07ca">VRB256Idx</a> = 22
, <a class="el" href="#aa1445af56e4c6733b147e7be06176b84a82e8450168813751bce069b392e01bb8">VRB512Idx</a> = 25
<br />
 }</td></tr>
<tr class="separator:aa1445af56e4c6733b147e7be06176b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a39f52d66a5973e6b2a499fc567149" id="r_a31a39f52d66a5973e6b2a499fc567149"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a31a39f52d66a5973e6b2a499fc567149">Fixups</a> { <br />
&#160;&#160;<a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a1ebb3c0abab31295b4d2eb846560a7bb">fixup_riscv_hi20</a> = FirstTargetFixupKind
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a8a2e61994b3021df5ad535363254b705">fixup_riscv_lo12_i</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a21852a2668ad26c40c78267682662908">fixup_riscv_12_i</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149ab67201b0aad523fe1a9cdcfa3996cd8a">fixup_riscv_lo12_s</a>
, <br />
&#160;&#160;<a class="el" href="#a31a39f52d66a5973e6b2a499fc567149ad37e08bb2772b97fd5c82cc64b92b8c9">fixup_riscv_pcrel_hi20</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a25f04a3aac7dcd8105cd6199add50589">fixup_riscv_pcrel_lo12_i</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a352fb7bc558f75c5d77993daf797ea1c">fixup_riscv_pcrel_lo12_s</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a4ff796b91dfd8a1d885eed8bf90d7cf7">fixup_riscv_got_hi20</a>
, <br />
&#160;&#160;<a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a2f31aaf6d6645f72b9b48260e7297112">fixup_riscv_tprel_hi20</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a649d0d8789e34184b131eec00e540e39">fixup_riscv_tprel_lo12_i</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a0c02afb112894ac62bc5f4d4ce99f0ee">fixup_riscv_tprel_lo12_s</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a8a4b86f25fcb0c3c748f0e70066b9f7a">fixup_riscv_tprel_add</a>
, <br />
&#160;&#160;<a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a13b9024d713be1b06a31431a40316038">fixup_riscv_tls_got_hi20</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a1dcfb88aadd66136c03e2620a6ff91dd">fixup_riscv_tls_gd_hi20</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149af5d53b8db9782487831bb12e66c9061c">fixup_riscv_jal</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149ad266f94de8002bb828840b8f22972ea8">fixup_riscv_branch</a>
, <br />
&#160;&#160;<a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a9f4ce31fb99c4613c6f173ce268f9725">fixup_riscv_rvc_jump</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149ad0ebbd5ab44960cdc83796e80006aaaa">fixup_riscv_rvc_branch</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a88ebf98dfcb9792c5ff93e1aaeae2795">fixup_riscv_call</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a173779bb566468845e601a108fdd0ad4">fixup_riscv_call_plt</a>
, <br />
&#160;&#160;<a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a3a04590e7d054034a15f0c7c64180129">fixup_riscv_relax</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a63305955ac569a08596601f41364158c">fixup_riscv_align</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149ac480fe24e2a9fc38e09382467a80c8e5">fixup_riscv_tlsdesc_hi20</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a74ba417e94a716ab604d0ca6b34bb95c">fixup_riscv_tlsdesc_load_lo12</a>
, <br />
&#160;&#160;<a class="el" href="#a31a39f52d66a5973e6b2a499fc567149ada53b713dc586f277c29064f2f37204d">fixup_riscv_tlsdesc_add_lo12</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a2ea2f585dbae2849029cab18c49893fd">fixup_riscv_tlsdesc_call</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a012738aab307f8753a834e12a5551890">fixup_riscv_invalid</a>
, <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149a8a051219a274fe1213d1b7c3512d3a31">NumTargetFixupKinds</a> = fixup_riscv_invalid - FirstTargetFixupKind
<br />
 }</td></tr>
<tr class="separator:a31a39f52d66a5973e6b2a499fc567149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa2070c4034bc7a1f1ca0cb519379372" id="r_aaa2070c4034bc7a1f1ca0cb519379372"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa2070c4034bc7a1f1ca0cb519379372">CPUKind</a> : unsigned </td></tr>
<tr class="separator:aaa2070c4034bc7a1f1ca0cb519379372"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a1db36bbf675fb1aea08484ef62220faf" id="r_a1db36bbf675fb1aea08484ef62220faf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1db36bbf675fb1aea08484ef62220faf">getFeaturesForCPU</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; std::string &gt; &amp;EnabledFeatures, <a class="el" href="classbool.html">bool</a> NeedPlus=false)</td></tr>
<tr class="separator:a1db36bbf675fb1aea08484ef62220faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2398432bd0044a48418ec288f08be08" id="r_ac2398432bd0044a48418ec288f08be08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac2398432bd0044a48418ec288f08be08">parseCPU</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="el" href="classbool.html">bool</a> IsRV64)</td></tr>
<tr class="separator:ac2398432bd0044a48418ec288f08be08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af23b1af03352d87263aad79e5700fe79" id="r_af23b1af03352d87263aad79e5700fe79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af23b1af03352d87263aad79e5700fe79">parseTuneCPU</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="el" href="classbool.html">bool</a> IsRV64)</td></tr>
<tr class="separator:af23b1af03352d87263aad79e5700fe79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1a88282ee75c6ad620fe96960537028" id="r_aa1a88282ee75c6ad620fe96960537028"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa1a88282ee75c6ad620fe96960537028">getMArchFromMcpu</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU)</td></tr>
<tr class="separator:aa1a88282ee75c6ad620fe96960537028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd8d3d290c7ac7666992f0627e1dcd54" id="r_afd8d3d290c7ac7666992f0627e1dcd54"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd8d3d290c7ac7666992f0627e1dcd54">fillValidCPUArchList</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;Values, <a class="el" href="classbool.html">bool</a> IsRV64)</td></tr>
<tr class="separator:afd8d3d290c7ac7666992f0627e1dcd54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e7f16bbf306ee55f72ae32f116fc5f" id="r_a20e7f16bbf306ee55f72ae32f116fc5f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a20e7f16bbf306ee55f72ae32f116fc5f">fillValidTuneCPUArchList</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;Values, <a class="el" href="classbool.html">bool</a> IsRV64)</td></tr>
<tr class="separator:a20e7f16bbf306ee55f72ae32f116fc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac36b8463f42c23ad23f192d2b010cd26" id="r_ac36b8463f42c23ad23f192d2b010cd26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac36b8463f42c23ad23f192d2b010cd26">hasFastScalarUnalignedAccess</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU)</td></tr>
<tr class="separator:ac36b8463f42c23ad23f192d2b010cd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19983aded32f1173ffe828b87dce8dbb" id="r_a19983aded32f1173ffe828b87dce8dbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19983aded32f1173ffe828b87dce8dbb">hasFastVectorUnalignedAccess</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU)</td></tr>
<tr class="separator:a19983aded32f1173ffe828b87dce8dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a267d99907b13ad949383af25d7fe3dce" id="r_a267d99907b13ad949383af25d7fe3dce"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>, <a class="el" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a267d99907b13ad949383af25d7fe3dce">getRelocPairForSize</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)</td></tr>
<tr class="separator:a267d99907b13ad949383af25d7fe3dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ce481d684d4a582711457809377b65" id="r_a93ce481d684d4a582711457809377b65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a93ce481d684d4a582711457809377b65">getArgGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a> ABI)</td></tr>
<tr class="separator:a93ce481d684d4a582711457809377b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2804abd6f70b42903e97766ce54ee3" id="r_a9d2804abd6f70b42903e97766ce54ee3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d2804abd6f70b42903e97766ce54ee3">isSEXT_W</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a9d2804abd6f70b42903e97766ce54ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6c51f690f0a95e771c11095b02823c" id="r_afa6c51f690f0a95e771c11095b02823c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa6c51f690f0a95e771c11095b02823c">isZEXT_W</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:afa6c51f690f0a95e771c11095b02823c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc53a23e88a83f8d90e5621ecfe053ef" id="r_acc53a23e88a83f8d90e5621ecfe053ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc53a23e88a83f8d90e5621ecfe053ef">isZEXT_B</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:acc53a23e88a83f8d90e5621ecfe053ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad821f506ad146f3ed222dbdeb8c3ca06" id="r_ad821f506ad146f3ed222dbdeb8c3ca06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad821f506ad146f3ed222dbdeb8c3ca06">isRVVSpill</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:ad821f506ad146f3ed222dbdeb8c3ca06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52462418d5d0479433a71035f2a2266" id="r_ac52462418d5d0479433a71035f2a2266"><td class="memItemLeft" align="right" valign="top">std::optional&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac52462418d5d0479433a71035f2a2266">isRVVSpillForZvlsseg</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:ac52462418d5d0479433a71035f2a2266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab168f2f439a9450cdc1525d381d4d6ea" id="r_ab168f2f439a9450cdc1525d381d4d6ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab168f2f439a9450cdc1525d381d4d6ea">isFaultFirstLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:ab168f2f439a9450cdc1525d381d4d6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f11d94b76de44eca2fcb192ce3b16c" id="r_a58f11d94b76de44eca2fcb192ce3b16c"><td class="memItemLeft" align="right" valign="top">int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a58f11d94b76de44eca2fcb192ce3b16c">getNamedOperandIdx</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode, <a class="el" href="classuint16__t.html">uint16_t</a> NamedIndex)</td></tr>
<tr class="separator:a58f11d94b76de44eca2fcb192ce3b16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cfc09d31eaed5d0ca0725d09e044b47" id="r_a1cfc09d31eaed5d0ca0725d09e044b47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cfc09d31eaed5d0ca0725d09e044b47">hasEqualFRM</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI2)</td></tr>
<tr class="separator:a1cfc09d31eaed5d0ca0725d09e044b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5295e5735dc2ca5bed83052effb51336" id="r_a5295e5735dc2ca5bed83052effb51336"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5295e5735dc2ca5bed83052effb51336">getVectorLowDemandedScalarBits</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> Log2SEW)</td></tr>
<tr class="separator:a5295e5735dc2ca5bed83052effb51336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90a55d922eac310187ebfcf9008525e5" id="r_a90a55d922eac310187ebfcf9008525e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90a55d922eac310187ebfcf9008525e5">getRVVMCOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> RVVPseudoOpcode)</td></tr>
<tr class="separator:a90a55d922eac310187ebfcf9008525e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9414834a0b1e18b5734e7d4a18eccf01" id="r_a9414834a0b1e18b5734e7d4a18eccf01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9414834a0b1e18b5734e7d4a18eccf01">getDestLog2EEW</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="el" href="namespacellvm.html#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>, <a class="el" href="classunsigned.html">unsigned</a> Log2SEW)</td></tr>
<tr class="separator:a9414834a0b1e18b5734e7d4a18eccf01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a377516cfd2c096f395df9ea8d177e95a" id="r_a377516cfd2c096f395df9ea8d177e95a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RISCV_1_1CPUInfo.html">CPUInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a377516cfd2c096f395df9ea8d177e95a">getCPUInfoByName</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU)</td></tr>
<tr class="separator:a377516cfd2c096f395df9ea8d177e95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ad53ed145f88b1e1c966ff68df9029e7f" id="r_ad53ed145f88b1e1c966ff68df9029e7f"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad53ed145f88b1e1c966ff68df9029e7f">RVVBitsPerBlock</a> = 64</td></tr>
<tr class="separator:ad53ed145f88b1e1c966ff68df9029e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21781f7232e413590193ee62f5b40079" id="r_a21781f7232e413590193ee62f5b40079"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">RegisterBankInfo::PartialMapping</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a21781f7232e413590193ee62f5b40079">PartMappings</a> []</td></tr>
<tr class="separator:a21781f7232e413590193ee62f5b40079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8481c83f9995072aabb550d6120dbf9" id="r_aa8481c83f9995072aabb550d6120dbf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8481c83f9995072aabb550d6120dbf9">ValueMappings</a> []</td></tr>
<tr class="separator:aa8481c83f9995072aabb550d6120dbf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae746649c43bf0f652d04addefd39a55e" id="r_ae746649c43bf0f652d04addefd39a55e"><td class="memItemLeft" align="right" valign="top">static constexpr int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae746649c43bf0f652d04addefd39a55e">VLMaxSentinel</a> = -1LL</td></tr>
<tr class="separator:ae746649c43bf0f652d04addefd39a55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e96a67c7585b823b1b95e1b2b94ac7" id="r_a60e96a67c7585b823b1b95e1b2b94ac7"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60e96a67c7585b823b1b95e1b2b94ac7">FPMASK_Negative_Infinity</a> = 0x001</td></tr>
<tr class="separator:a60e96a67c7585b823b1b95e1b2b94ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a307b4b156eadc56e1ddfd77468428d6c" id="r_a307b4b156eadc56e1ddfd77468428d6c"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a307b4b156eadc56e1ddfd77468428d6c">FPMASK_Negative_Normal</a> = 0x002</td></tr>
<tr class="separator:a307b4b156eadc56e1ddfd77468428d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ded7106fd489b4a89c4de7e2e41a5d7" id="r_a2ded7106fd489b4a89c4de7e2e41a5d7"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ded7106fd489b4a89c4de7e2e41a5d7">FPMASK_Negative_Subnormal</a> = 0x004</td></tr>
<tr class="separator:a2ded7106fd489b4a89c4de7e2e41a5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f876dd724e73c040538b6fdb189268" id="r_a05f876dd724e73c040538b6fdb189268"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05f876dd724e73c040538b6fdb189268">FPMASK_Negative_Zero</a> = 0x008</td></tr>
<tr class="separator:a05f876dd724e73c040538b6fdb189268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad06917c5174a52e5620c9f5956f9cfc0" id="r_ad06917c5174a52e5620c9f5956f9cfc0"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad06917c5174a52e5620c9f5956f9cfc0">FPMASK_Positive_Zero</a> = 0x010</td></tr>
<tr class="separator:ad06917c5174a52e5620c9f5956f9cfc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ebda73408be09e6bb04f72038c733c7" id="r_a0ebda73408be09e6bb04f72038c733c7"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ebda73408be09e6bb04f72038c733c7">FPMASK_Positive_Subnormal</a> = 0x020</td></tr>
<tr class="separator:a0ebda73408be09e6bb04f72038c733c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272ee4d9b039330a08d88c0ae78a9850" id="r_a272ee4d9b039330a08d88c0ae78a9850"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a272ee4d9b039330a08d88c0ae78a9850">FPMASK_Positive_Normal</a> = 0x040</td></tr>
<tr class="separator:a272ee4d9b039330a08d88c0ae78a9850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54541ad2053f06c8a29df7d7b421fee5" id="r_a54541ad2053f06c8a29df7d7b421fee5"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a54541ad2053f06c8a29df7d7b421fee5">FPMASK_Positive_Infinity</a> = 0x080</td></tr>
<tr class="separator:a54541ad2053f06c8a29df7d7b421fee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb9558baf71a3613909537bb04eb206e" id="r_acb9558baf71a3613909537bb04eb206e"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb9558baf71a3613909537bb04eb206e">FPMASK_Signaling_NaN</a> = 0x100</td></tr>
<tr class="separator:acb9558baf71a3613909537bb04eb206e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9023c1ca1486abc2fdcb7b2465e38b94" id="r_a9023c1ca1486abc2fdcb7b2465e38b94"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9023c1ca1486abc2fdcb7b2465e38b94">FPMASK_Quiet_NaN</a> = 0x200</td></tr>
<tr class="separator:a9023c1ca1486abc2fdcb7b2465e38b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50ef78502df206457f77d2151fdbaa45" id="r_a50ef78502df206457f77d2151fdbaa45"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="structllvm_1_1RISCV_1_1CPUInfo.html">CPUInfo</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a50ef78502df206457f77d2151fdbaa45">RISCVCPUInfo</a> []</td></tr>
<tr class="separator:a50ef78502df206457f77d2151fdbaa45"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="aaa2070c4034bc7a1f1ca0cb519379372" name="aaa2070c4034bc7a1f1ca0cb519379372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa2070c4034bc7a1f1ca0cb519379372">&#9670;&#160;</a></span>CPUKind</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#aaa2070c4034bc7a1f1ca0cb519379372">llvm::RISCV::CPUKind</a> : <a class="el" href="classunsigned.html">unsigned</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00023">23</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

</div>
</div>
<a id="a31a39f52d66a5973e6b2a499fc567149" name="a31a39f52d66a5973e6b2a499fc567149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31a39f52d66a5973e6b2a499fc567149">&#9670;&#160;</a></span>Fixups</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#a31a39f52d66a5973e6b2a499fc567149">llvm::RISCV::Fixups</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a1ebb3c0abab31295b4d2eb846560a7bb" name="a31a39f52d66a5973e6b2a499fc567149a1ebb3c0abab31295b4d2eb846560a7bb"></a>fixup_riscv_hi20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a8a2e61994b3021df5ad535363254b705" name="a31a39f52d66a5973e6b2a499fc567149a8a2e61994b3021df5ad535363254b705"></a>fixup_riscv_lo12_i&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a21852a2668ad26c40c78267682662908" name="a31a39f52d66a5973e6b2a499fc567149a21852a2668ad26c40c78267682662908"></a>fixup_riscv_12_i&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149ab67201b0aad523fe1a9cdcfa3996cd8a" name="a31a39f52d66a5973e6b2a499fc567149ab67201b0aad523fe1a9cdcfa3996cd8a"></a>fixup_riscv_lo12_s&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149ad37e08bb2772b97fd5c82cc64b92b8c9" name="a31a39f52d66a5973e6b2a499fc567149ad37e08bb2772b97fd5c82cc64b92b8c9"></a>fixup_riscv_pcrel_hi20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a25f04a3aac7dcd8105cd6199add50589" name="a31a39f52d66a5973e6b2a499fc567149a25f04a3aac7dcd8105cd6199add50589"></a>fixup_riscv_pcrel_lo12_i&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a352fb7bc558f75c5d77993daf797ea1c" name="a31a39f52d66a5973e6b2a499fc567149a352fb7bc558f75c5d77993daf797ea1c"></a>fixup_riscv_pcrel_lo12_s&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a4ff796b91dfd8a1d885eed8bf90d7cf7" name="a31a39f52d66a5973e6b2a499fc567149a4ff796b91dfd8a1d885eed8bf90d7cf7"></a>fixup_riscv_got_hi20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a2f31aaf6d6645f72b9b48260e7297112" name="a31a39f52d66a5973e6b2a499fc567149a2f31aaf6d6645f72b9b48260e7297112"></a>fixup_riscv_tprel_hi20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a649d0d8789e34184b131eec00e540e39" name="a31a39f52d66a5973e6b2a499fc567149a649d0d8789e34184b131eec00e540e39"></a>fixup_riscv_tprel_lo12_i&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a0c02afb112894ac62bc5f4d4ce99f0ee" name="a31a39f52d66a5973e6b2a499fc567149a0c02afb112894ac62bc5f4d4ce99f0ee"></a>fixup_riscv_tprel_lo12_s&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a8a4b86f25fcb0c3c748f0e70066b9f7a" name="a31a39f52d66a5973e6b2a499fc567149a8a4b86f25fcb0c3c748f0e70066b9f7a"></a>fixup_riscv_tprel_add&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a13b9024d713be1b06a31431a40316038" name="a31a39f52d66a5973e6b2a499fc567149a13b9024d713be1b06a31431a40316038"></a>fixup_riscv_tls_got_hi20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a1dcfb88aadd66136c03e2620a6ff91dd" name="a31a39f52d66a5973e6b2a499fc567149a1dcfb88aadd66136c03e2620a6ff91dd"></a>fixup_riscv_tls_gd_hi20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149af5d53b8db9782487831bb12e66c9061c" name="a31a39f52d66a5973e6b2a499fc567149af5d53b8db9782487831bb12e66c9061c"></a>fixup_riscv_jal&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149ad266f94de8002bb828840b8f22972ea8" name="a31a39f52d66a5973e6b2a499fc567149ad266f94de8002bb828840b8f22972ea8"></a>fixup_riscv_branch&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a9f4ce31fb99c4613c6f173ce268f9725" name="a31a39f52d66a5973e6b2a499fc567149a9f4ce31fb99c4613c6f173ce268f9725"></a>fixup_riscv_rvc_jump&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149ad0ebbd5ab44960cdc83796e80006aaaa" name="a31a39f52d66a5973e6b2a499fc567149ad0ebbd5ab44960cdc83796e80006aaaa"></a>fixup_riscv_rvc_branch&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a88ebf98dfcb9792c5ff93e1aaeae2795" name="a31a39f52d66a5973e6b2a499fc567149a88ebf98dfcb9792c5ff93e1aaeae2795"></a>fixup_riscv_call&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a173779bb566468845e601a108fdd0ad4" name="a31a39f52d66a5973e6b2a499fc567149a173779bb566468845e601a108fdd0ad4"></a>fixup_riscv_call_plt&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a3a04590e7d054034a15f0c7c64180129" name="a31a39f52d66a5973e6b2a499fc567149a3a04590e7d054034a15f0c7c64180129"></a>fixup_riscv_relax&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a63305955ac569a08596601f41364158c" name="a31a39f52d66a5973e6b2a499fc567149a63305955ac569a08596601f41364158c"></a>fixup_riscv_align&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149ac480fe24e2a9fc38e09382467a80c8e5" name="a31a39f52d66a5973e6b2a499fc567149ac480fe24e2a9fc38e09382467a80c8e5"></a>fixup_riscv_tlsdesc_hi20&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a74ba417e94a716ab604d0ca6b34bb95c" name="a31a39f52d66a5973e6b2a499fc567149a74ba417e94a716ab604d0ca6b34bb95c"></a>fixup_riscv_tlsdesc_load_lo12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149ada53b713dc586f277c29064f2f37204d" name="a31a39f52d66a5973e6b2a499fc567149ada53b713dc586f277c29064f2f37204d"></a>fixup_riscv_tlsdesc_add_lo12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a2ea2f585dbae2849029cab18c49893fd" name="a31a39f52d66a5973e6b2a499fc567149a2ea2f585dbae2849029cab18c49893fd"></a>fixup_riscv_tlsdesc_call&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a012738aab307f8753a834e12a5551890" name="a31a39f52d66a5973e6b2a499fc567149a012738aab307f8753a834e12a5551890"></a>fixup_riscv_invalid&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a31a39f52d66a5973e6b2a499fc567149a8a051219a274fe1213d1b7c3512d3a31" name="a31a39f52d66a5973e6b2a499fc567149a8a051219a274fe1213d1b7c3512d3a31"></a>NumTargetFixupKinds&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="RISCVFixupKinds_8h_source.html#l00019">19</a> of file <a class="el" href="RISCVFixupKinds_8h_source.html">RISCVFixupKinds.h</a>.</p>

</div>
</div>
<a id="adbbd10fcb90567ec4a78914aa0020eb4" name="adbbd10fcb90567ec4a78914aa0020eb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbbd10fcb90567ec4a78914aa0020eb4">&#9670;&#160;</a></span>PartialMappingIdx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#adbbd10fcb90567ec4a78914aa0020eb4">llvm::RISCV::PartialMappingIdx</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="adbbd10fcb90567ec4a78914aa0020eb4a2d9ea40cd7a042a593b9743cbaeebc99" name="adbbd10fcb90567ec4a78914aa0020eb4a2d9ea40cd7a042a593b9743cbaeebc99"></a>PMI_GPRB32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbbd10fcb90567ec4a78914aa0020eb4adc7e2a75c231bd3b30b77abc50a7bf31" name="adbbd10fcb90567ec4a78914aa0020eb4adc7e2a75c231bd3b30b77abc50a7bf31"></a>PMI_GPRB64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbbd10fcb90567ec4a78914aa0020eb4ad3d031d3acabfd29145dfd269cca9019" name="adbbd10fcb90567ec4a78914aa0020eb4ad3d031d3acabfd29145dfd269cca9019"></a>PMI_FPRB16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbbd10fcb90567ec4a78914aa0020eb4a4f1497f88337a192159e2db70e0f149a" name="adbbd10fcb90567ec4a78914aa0020eb4a4f1497f88337a192159e2db70e0f149a"></a>PMI_FPRB32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbbd10fcb90567ec4a78914aa0020eb4a5af248212d09e42a0fcc17666247d0b8" name="adbbd10fcb90567ec4a78914aa0020eb4a5af248212d09e42a0fcc17666247d0b8"></a>PMI_FPRB64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbbd10fcb90567ec4a78914aa0020eb4a86eb528c4b401c84883afbce2a58c1e7" name="adbbd10fcb90567ec4a78914aa0020eb4a86eb528c4b401c84883afbce2a58c1e7"></a>PMI_VRB64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbbd10fcb90567ec4a78914aa0020eb4a1113e53e5a3dfac6cd1c53aec7926a18" name="adbbd10fcb90567ec4a78914aa0020eb4a1113e53e5a3dfac6cd1c53aec7926a18"></a>PMI_VRB128&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbbd10fcb90567ec4a78914aa0020eb4a1b1e87e3b973f73d578363b84cd3c3e2" name="adbbd10fcb90567ec4a78914aa0020eb4a1b1e87e3b973f73d578363b84cd3c3e2"></a>PMI_VRB256&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="adbbd10fcb90567ec4a78914aa0020eb4ab711ff4f2bb2f3ea1e70d65675a5872a" name="adbbd10fcb90567ec4a78914aa0020eb4ab711ff4f2bb2f3ea1e70d65675a5872a"></a>PMI_VRB512&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00042">42</a> of file <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html">RISCVRegisterBankInfo.cpp</a>.</p>

</div>
</div>
<a id="aa1445af56e4c6733b147e7be06176b84" name="aa1445af56e4c6733b147e7be06176b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1445af56e4c6733b147e7be06176b84">&#9670;&#160;</a></span>ValueMappingIdx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#aa1445af56e4c6733b147e7be06176b84">llvm::RISCV::ValueMappingIdx</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aa1445af56e4c6733b147e7be06176b84a566d05359b6ca57937bdf34fc2cfec42" name="aa1445af56e4c6733b147e7be06176b84a566d05359b6ca57937bdf34fc2cfec42"></a>InvalidIdx&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa1445af56e4c6733b147e7be06176b84a5fa979feb41c7c349a347fec8355dcdc" name="aa1445af56e4c6733b147e7be06176b84a5fa979feb41c7c349a347fec8355dcdc"></a>GPRB32Idx&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa1445af56e4c6733b147e7be06176b84a3d6aa96b2bed6a8597bb4a847bef17d2" name="aa1445af56e4c6733b147e7be06176b84a3d6aa96b2bed6a8597bb4a847bef17d2"></a>GPRB64Idx&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa1445af56e4c6733b147e7be06176b84a7e692d7d16674c1df011fa9db643ef2e" name="aa1445af56e4c6733b147e7be06176b84a7e692d7d16674c1df011fa9db643ef2e"></a>FPRB16Idx&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa1445af56e4c6733b147e7be06176b84a14891cb35a7d98c166fee388c3a84d41" name="aa1445af56e4c6733b147e7be06176b84a14891cb35a7d98c166fee388c3a84d41"></a>FPRB32Idx&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa1445af56e4c6733b147e7be06176b84aa641313f41f5b5ced08430eec1129ce4" name="aa1445af56e4c6733b147e7be06176b84aa641313f41f5b5ced08430eec1129ce4"></a>FPRB64Idx&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa1445af56e4c6733b147e7be06176b84af95712d9e9df56c2880a0a0f180cc370" name="aa1445af56e4c6733b147e7be06176b84af95712d9e9df56c2880a0a0f180cc370"></a>VRB64Idx&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa1445af56e4c6733b147e7be06176b84a513658c9140f7b483c74d2c76d89147f" name="aa1445af56e4c6733b147e7be06176b84a513658c9140f7b483c74d2c76d89147f"></a>VRB128Idx&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa1445af56e4c6733b147e7be06176b84ac8180a52acb98f9205055c22eaff07ca" name="aa1445af56e4c6733b147e7be06176b84ac8180a52acb98f9205055c22eaff07ca"></a>VRB256Idx&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa1445af56e4c6733b147e7be06176b84a82e8450168813751bce069b392e01bb8" name="aa1445af56e4c6733b147e7be06176b84a82e8450168813751bce069b392e01bb8"></a>VRB512Idx&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00095">95</a> of file <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html">RISCVRegisterBankInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="afd8d3d290c7ac7666992f0627e1dcd54" name="afd8d3d290c7ac7666992f0627e1dcd54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd8d3d290c7ac7666992f0627e1dcd54">&#9670;&#160;</a></span>fillValidCPUArchList()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::RISCV::fillValidCPUArchList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Values</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsRV64</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00092">92</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="SmallVector_8h_source.html#l00937">llvm::SmallVectorImpl&lt; T &gt;::emplace_back()</a>, and <a class="el" href="RISCVTargetParser_8cpp_source.html#l00039">RISCVCPUInfo</a>.</p>

</div>
</div>
<a id="a20e7f16bbf306ee55f72ae32f116fc5f" name="a20e7f16bbf306ee55f72ae32f116fc5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20e7f16bbf306ee55f72ae32f116fc5f">&#9670;&#160;</a></span>fillValidTuneCPUArchList()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::RISCV::fillValidTuneCPUArchList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Values</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsRV64</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00099">99</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="SmallVector_8h_source.html#l00937">llvm::SmallVectorImpl&lt; T &gt;::emplace_back()</a>, and <a class="el" href="RISCVTargetParser_8cpp_source.html#l00039">RISCVCPUInfo</a>.</p>

</div>
</div>
<a id="a93ce481d684d4a582711457809377b65" name="a93ce481d684d4a582711457809377b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93ce481d684d4a582711457809377b65">&#9670;&#160;</a></span>getArgGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt; llvm::RISCV::getArgGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a></td>          <td class="paramname"><span class="paramname"><em>ABI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVCallingConv_8cpp_source.html#l00126">126</a> of file <a class="el" href="RISCVCallingConv_8cpp_source.html">RISCVCallingConv.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVBaseInfo_8h_source.html#l00477">llvm::RISCVABI::ABI_ILP32E</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00481">llvm::RISCVABI::ABI_LP64E</a>, and <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVCallingConv_8cpp_source.html#l00287">llvm::CC_RISCV()</a>, <a class="el" href="RISCVCallingConv_8cpp_source.html#l00199">CC_RISCVAssign2XLen()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l19308">llvm::RISCVTargetLowering::LowerFormalArguments()</a>.</p>

</div>
</div>
<a id="a377516cfd2c096f395df9ea8d177e95a" name="a377516cfd2c096f395df9ea8d177e95a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a377516cfd2c096f395df9ea8d177e95a">&#9670;&#160;</a></span>getCPUInfoByName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RISCV_1_1CPUInfo.html">CPUInfo</a> * llvm::RISCV::getCPUInfoByName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>CPU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00046">46</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, and <a class="el" href="RISCVTargetParser_8cpp_source.html#l00039">RISCVCPUInfo</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVTargetParser_8cpp_source.html#l00085">getMArchFromMcpu()</a>, <a class="el" href="RISCVTargetParser_8cpp_source.html#l00053">hasFastScalarUnalignedAccess()</a>, <a class="el" href="RISCVTargetParser_8cpp_source.html#l00058">hasFastVectorUnalignedAccess()</a>, and <a class="el" href="RISCVTargetParser_8cpp_source.html#l00063">parseCPU()</a>.</p>

</div>
</div>
<a id="a9414834a0b1e18b5734e7d4a18eccf01" name="a9414834a0b1e18b5734e7d4a18eccf01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9414834a0b1e18b5734e7d4a18eccf01">&#9670;&#160;</a></span>getDestLog2EEW()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RISCV::getDestLog2EEW </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Desc</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Log2SEW</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8cpp_source.html#l04074">4074</a> of file <a class="el" href="RISCVInstrInfo_8cpp_source.html">RISCVInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00139">llvm::RISCVII::DestEEWMask</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00138">llvm::RISCVII::DestEEWShift</a>, and <a class="el" href="ARCInstrInfo_8cpp_source.html#l00035">Scaled</a>.</p>

</div>
</div>
<a id="a1db36bbf675fb1aea08484ef62220faf" name="a1db36bbf675fb1aea08484ef62220faf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1db36bbf675fb1aea08484ef62220faf">&#9670;&#160;</a></span>getFeaturesForCPU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::RISCV::getFeaturesForCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>CPU</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; std::string &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>EnabledFeatures</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>NeedPlus</em></span><span class="paramdefsep"> = </span><span class="paramdefval">false</span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00109">109</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00610">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="llvm_2Support_2Error_8h_source.html#l01099">llvm::errorToBool()</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="RISCVTargetParser_8cpp_source.html#l00085">getMArchFromMcpu()</a>, <a class="el" href="RISCVISAInfo_8cpp_source.html#l00557">llvm::RISCVISAInfo::parseArchString()</a>, and <a class="el" href="SmallVector_8h_source.html#l00413">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

</div>
</div>
<a id="aa1a88282ee75c6ad620fe96960537028" name="aa1a88282ee75c6ad620fe96960537028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1a88282ee75c6ad620fe96960537028">&#9670;&#160;</a></span>getMArchFromMcpu()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> llvm::RISCV::getMArchFromMcpu </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>CPU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00085">85</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVTargetParser_8cpp_source.html#l00046">getCPUInfoByName()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVTargetParser_8cpp_source.html#l00109">getFeaturesForCPU()</a>.</p>

</div>
</div>
<a id="a58f11d94b76de44eca2fcb192ce3b16c" name="a58f11d94b76de44eca2fcb192ce3b16c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f11d94b76de44eca2fcb192ce3b16c">&#9670;&#160;</a></span>getNamedOperandIdx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int16_t llvm::RISCV::getNamedOperandIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>NamedIndex</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l19084">llvm::RISCVTargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01655">llvm::RISCVInstrInfo::finalizeInsInstrs()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l03942">hasEqualFRM()</a>, and <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01936">llvm::RISCVInstrInfo::hasReassociableSibling()</a>.</p>

</div>
</div>
<a id="a267d99907b13ad949383af25d7fe3dce" name="a267d99907b13ad949383af25d7fe3dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a267d99907b13ad949383af25d7fe3dce">&#9670;&#160;</a></span>getRelocPairForSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt; <a class="el" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>, <a class="el" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> &gt; llvm::RISCV::getRelocPairForSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVFixupKinds_8h_source.html#l00087">87</a> of file <a class="el" href="RISCVFixupKinds_8h_source.html">RISCVFixupKinds.h</a>.</p>

<p class="reference">References <a class="el" href="MCFixup_8h_source.html#l00050">llvm::FirstLiteralRelocationKind</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVAsmBackend_8cpp_source.html#l00204">llvm::RISCVAsmBackend::relaxDwarfLineAddr()</a>.</p>

</div>
</div>
<a id="a90a55d922eac310187ebfcf9008525e5" name="a90a55d922eac310187ebfcf9008525e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90a55d922eac310187ebfcf9008525e5">&#9670;&#160;</a></span>getRVVMCOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RISCV::getRVVMCOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RVVPseudoOpcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8cpp_source.html#l04066">4066</a> of file <a class="el" href="RISCVInstrInfo_8cpp_source.html">RISCVInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVInstrInfo_8h_source.html#l00366">llvm::RISCVVPseudosTable::PseudoInfo::BaseInstr</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00330">llvm::RISCVInstrInfo::copyPhysRegVector()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00750">llvm::RISCVInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01925">llvm::RISCVInstrInfo::getReassociateOperandIndices()</a>, <a class="el" href="RISCVInsertWriteVXRM_8cpp_source.html#l00198">INITIALIZE_PASS()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00171">llvm::RISCVInstrInfo::isReallyTriviallyReMaterializable()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l03755">IsVMerge()</a>, <a class="el" href="RISCVOptWInstrs_8cpp_source.html#l00093">vectorPseudoHasAllNBitUsers()</a>, and <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l03151">vectorPseudoHasAllNBitUsers()</a>.</p>

</div>
</div>
<a id="a5295e5735dc2ca5bed83052effb51336" name="a5295e5735dc2ca5bed83052effb51336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5295e5735dc2ca5bed83052effb51336">&#9670;&#160;</a></span>getVectorLowDemandedScalarBits()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; llvm::RISCV::getVectorLowDemandedScalarBits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Log2SEW</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8cpp_source.html#l03955">3955</a> of file <a class="el" href="RISCVInstrInfo_8cpp_source.html">RISCVInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVOptWInstrs_8cpp_source.html#l00093">vectorPseudoHasAllNBitUsers()</a>, and <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l03151">vectorPseudoHasAllNBitUsers()</a>.</p>

</div>
</div>
<a id="a1cfc09d31eaed5d0ca0725d09e044b47" name="a1cfc09d31eaed5d0ca0725d09e044b47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cfc09d31eaed5d0ca0725d09e044b47">&#9670;&#160;</a></span>hasEqualFRM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCV::hasEqualFRM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI2</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8cpp_source.html#l03942">3942</a> of file <a class="el" href="RISCVInstrInfo_8cpp_source.html">RISCVInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="#a58f11d94b76de44eca2fcb192ce3b16c">getNamedOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00569">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00579">llvm::MachineInstr::getOperand()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02083">canCombineFPFusedMultiply()</a>, and <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01936">llvm::RISCVInstrInfo::hasReassociableSibling()</a>.</p>

</div>
</div>
<a id="ac36b8463f42c23ad23f192d2b010cd26" name="ac36b8463f42c23ad23f192d2b010cd26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac36b8463f42c23ad23f192d2b010cd26">&#9670;&#160;</a></span>hasFastScalarUnalignedAccess()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCV::hasFastScalarUnalignedAccess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>CPU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00053">53</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVTargetParser_8cpp_source.html#l00046">getCPUInfoByName()</a>.</p>

</div>
</div>
<a id="a19983aded32f1173ffe828b87dce8dbb" name="a19983aded32f1173ffe828b87dce8dbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19983aded32f1173ffe828b87dce8dbb">&#9670;&#160;</a></span>hasFastVectorUnalignedAccess()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCV::hasFastVectorUnalignedAccess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>CPU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00058">58</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVTargetParser_8cpp_source.html#l00046">getCPUInfoByName()</a>.</p>

</div>
</div>
<a id="ab168f2f439a9450cdc1525d381d4d6ea" name="ab168f2f439a9450cdc1525d381d4d6ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab168f2f439a9450cdc1525d381d4d6ea">&#9670;&#160;</a></span>isFaultFirstLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCV::isFaultFirstLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8cpp_source.html#l03937">3937</a> of file <a class="el" href="RISCVInstrInfo_8cpp_source.html">RISCVInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVAsmPrinter_8cpp_source.html#l00945">lowerRISCVVMachineInstrToMCInst()</a>.</p>

</div>
</div>
<a id="ad821f506ad146f3ed222dbdeb8c3ca06" name="ad821f506ad146f3ed222dbdeb8c3ca06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad821f506ad146f3ed222dbdeb8c3ca06">&#9670;&#160;</a></span>isRVVSpill()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCV::isRVVSpill </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8cpp_source.html#l03886">3886</a> of file <a class="el" href="RISCVInstrInfo_8cpp_source.html">RISCVInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVInstrInfo_8cpp_source.html#l03897">isRVVSpillForZvlsseg()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l03858">isRVVWholeLoadStore()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00452">llvm::RISCVRegisterInfo::eliminateFrameIndex()</a>, and <a class="el" href="RISCVFrameLowering_8cpp_source.html#l01127">getScavSlotsNumForRVV()</a>.</p>

</div>
</div>
<a id="ac52462418d5d0479433a71035f2a2266" name="ac52462418d5d0479433a71035f2a2266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52462418d5d0479433a71035f2a2266">&#9670;&#160;</a></span>isRVVSpillForZvlsseg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt; llvm::RISCV::isRVVSpillForZvlsseg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8cpp_source.html#l03897">3897</a> of file <a class="el" href="RISCVInstrInfo_8cpp_source.html">RISCVInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l03886">isRVVSpill()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00382">llvm::RISCVRegisterInfo::lowerVRELOAD()</a>, and <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00305">llvm::RISCVRegisterInfo::lowerVSPILL()</a>.</p>

</div>
</div>
<a id="a9d2804abd6f70b42903e97766ce54ee3" name="a9d2804abd6f70b42903e97766ce54ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d2804abd6f70b42903e97766ce54ee3">&#9670;&#160;</a></span>isSEXT_W()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCV::isSEXT_W </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8cpp_source.html#l03841">3841</a> of file <a class="el" href="RISCVInstrInfo_8cpp_source.html">RISCVInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00750">llvm::RISCVInstrInfo::foldMemoryOperandImpl()</a>.</p>

</div>
</div>
<a id="acc53a23e88a83f8d90e5621ecfe053ef" name="acc53a23e88a83f8d90e5621ecfe053ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc53a23e88a83f8d90e5621ecfe053ef">&#9670;&#160;</a></span>isZEXT_B()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCV::isZEXT_B </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8cpp_source.html#l03853">3853</a> of file <a class="el" href="RISCVInstrInfo_8cpp_source.html">RISCVInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00750">llvm::RISCVInstrInfo::foldMemoryOperandImpl()</a>.</p>

</div>
</div>
<a id="afa6c51f690f0a95e771c11095b02823c" name="afa6c51f690f0a95e771c11095b02823c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa6c51f690f0a95e771c11095b02823c">&#9670;&#160;</a></span>isZEXT_W()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCV::isZEXT_W </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8cpp_source.html#l03847">3847</a> of file <a class="el" href="RISCVInstrInfo_8cpp_source.html">RISCVInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00750">llvm::RISCVInstrInfo::foldMemoryOperandImpl()</a>.</p>

</div>
</div>
<a id="ac2398432bd0044a48418ec288f08be08" name="ac2398432bd0044a48418ec288f08be08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2398432bd0044a48418ec288f08be08">&#9670;&#160;</a></span>parseCPU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCV::parseCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>CPU</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsRV64</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00063">63</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVTargetParser_8cpp_source.html#l00046">getCPUInfoByName()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVTargetParser_8cpp_source.html#l00071">parseTuneCPU()</a>.</p>

</div>
</div>
<a id="af23b1af03352d87263aad79e5700fe79" name="af23b1af03352d87263aad79e5700fe79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af23b1af03352d87263aad79e5700fe79">&#9670;&#160;</a></span>parseTuneCPU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RISCV::parseTuneCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>CPU</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsRV64</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00071">71</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="StringSwitch_8h_source.html#l00069">llvm::StringSwitch&lt; T, R &gt;::Case()</a>, <a class="el" href="StringSwitch_8h_source.html#l00182">llvm::StringSwitch&lt; T, R &gt;::Default()</a>, <a class="el" href="ClauseT_8h_source.html#l00061">ENUM</a>, <a class="el" href="RISCVTargetParser_8cpp_source.html#l00063">parseCPU()</a>, and <a class="el" href="RISCVTargetParser_8cpp_source.html#l00027">TUNE_PROC</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a60e96a67c7585b823b1b95e1b2b94ac7" name="a60e96a67c7585b823b1b95e1b2b94ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60e96a67c7585b823b1b95e1b2b94ac7">&#9670;&#160;</a></span>FPMASK_Negative_Infinity</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RISCV::FPMASK_Negative_Infinity = 0x001</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8h_source.html#l00350">350</a> of file <a class="el" href="RISCVInstrInfo_8h_source.html">RISCVInstrInfo.h</a>.</p>

</div>
</div>
<a id="a307b4b156eadc56e1ddfd77468428d6c" name="a307b4b156eadc56e1ddfd77468428d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a307b4b156eadc56e1ddfd77468428d6c">&#9670;&#160;</a></span>FPMASK_Negative_Normal</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RISCV::FPMASK_Negative_Normal = 0x002</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8h_source.html#l00351">351</a> of file <a class="el" href="RISCVInstrInfo_8h_source.html">RISCVInstrInfo.h</a>.</p>

</div>
</div>
<a id="a2ded7106fd489b4a89c4de7e2e41a5d7" name="a2ded7106fd489b4a89c4de7e2e41a5d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ded7106fd489b4a89c4de7e2e41a5d7">&#9670;&#160;</a></span>FPMASK_Negative_Subnormal</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RISCV::FPMASK_Negative_Subnormal = 0x004</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8h_source.html#l00352">352</a> of file <a class="el" href="RISCVInstrInfo_8h_source.html">RISCVInstrInfo.h</a>.</p>

</div>
</div>
<a id="a05f876dd724e73c040538b6fdb189268" name="a05f876dd724e73c040538b6fdb189268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05f876dd724e73c040538b6fdb189268">&#9670;&#160;</a></span>FPMASK_Negative_Zero</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RISCV::FPMASK_Negative_Zero = 0x008</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8h_source.html#l00353">353</a> of file <a class="el" href="RISCVInstrInfo_8h_source.html">RISCVInstrInfo.h</a>.</p>

</div>
</div>
<a id="a54541ad2053f06c8a29df7d7b421fee5" name="a54541ad2053f06c8a29df7d7b421fee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54541ad2053f06c8a29df7d7b421fee5">&#9670;&#160;</a></span>FPMASK_Positive_Infinity</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RISCV::FPMASK_Positive_Infinity = 0x080</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8h_source.html#l00357">357</a> of file <a class="el" href="RISCVInstrInfo_8h_source.html">RISCVInstrInfo.h</a>.</p>

</div>
</div>
<a id="a272ee4d9b039330a08d88c0ae78a9850" name="a272ee4d9b039330a08d88c0ae78a9850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a272ee4d9b039330a08d88c0ae78a9850">&#9670;&#160;</a></span>FPMASK_Positive_Normal</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RISCV::FPMASK_Positive_Normal = 0x040</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8h_source.html#l00356">356</a> of file <a class="el" href="RISCVInstrInfo_8h_source.html">RISCVInstrInfo.h</a>.</p>

</div>
</div>
<a id="a0ebda73408be09e6bb04f72038c733c7" name="a0ebda73408be09e6bb04f72038c733c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ebda73408be09e6bb04f72038c733c7">&#9670;&#160;</a></span>FPMASK_Positive_Subnormal</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RISCV::FPMASK_Positive_Subnormal = 0x020</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8h_source.html#l00355">355</a> of file <a class="el" href="RISCVInstrInfo_8h_source.html">RISCVInstrInfo.h</a>.</p>

</div>
</div>
<a id="ad06917c5174a52e5620c9f5956f9cfc0" name="ad06917c5174a52e5620c9f5956f9cfc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad06917c5174a52e5620c9f5956f9cfc0">&#9670;&#160;</a></span>FPMASK_Positive_Zero</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RISCV::FPMASK_Positive_Zero = 0x010</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8h_source.html#l00354">354</a> of file <a class="el" href="RISCVInstrInfo_8h_source.html">RISCVInstrInfo.h</a>.</p>

</div>
</div>
<a id="a9023c1ca1486abc2fdcb7b2465e38b94" name="a9023c1ca1486abc2fdcb7b2465e38b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9023c1ca1486abc2fdcb7b2465e38b94">&#9670;&#160;</a></span>FPMASK_Quiet_NaN</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RISCV::FPMASK_Quiet_NaN = 0x200</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8h_source.html#l00359">359</a> of file <a class="el" href="RISCVInstrInfo_8h_source.html">RISCVInstrInfo.h</a>.</p>

</div>
</div>
<a id="acb9558baf71a3613909537bb04eb206e" name="acb9558baf71a3613909537bb04eb206e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb9558baf71a3613909537bb04eb206e">&#9670;&#160;</a></span>FPMASK_Signaling_NaN</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RISCV::FPMASK_Signaling_NaN = 0x100</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8h_source.html#l00358">358</a> of file <a class="el" href="RISCVInstrInfo_8h_source.html">RISCVInstrInfo.h</a>.</p>

</div>
</div>
<a id="a21781f7232e413590193ee62f5b40079" name="a21781f7232e413590193ee62f5b40079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21781f7232e413590193ee62f5b40079">&#9670;&#160;</a></span>PartMappings</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">RegisterBankInfo::PartialMapping</a> llvm::RISCV::PartMappings[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    </div>
<div class="line">    {0, 32, GPRBRegBank},</div>
<div class="line">    {0, 64, GPRBRegBank},</div>
<div class="line">    {0, 16, FPRBRegBank},</div>
<div class="line">    {0, 32, FPRBRegBank},</div>
<div class="line">    {0, 64, FPRBRegBank},</div>
<div class="line">    {0, 64, VRBRegBank},</div>
<div class="line">    {0, 128, VRBRegBank},</div>
<div class="line">    {0, 256, VRBRegBank},</div>
<div class="line">    {0, 512, VRBRegBank},</div>
<div class="line">    </div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00028">28</a> of file <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html">RISCVRegisterBankInfo.cpp</a>.</p>

</div>
</div>
<a id="a50ef78502df206457f77d2151fdbaa45" name="a50ef78502df206457f77d2151fdbaa45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50ef78502df206457f77d2151fdbaa45">&#9670;&#160;</a></span>RISCVCPUInfo</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1RISCV_1_1CPUInfo.html">CPUInfo</a> llvm::RISCV::RISCVCPUInfo[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line"><span class="preprocessor">#define PROC(ENUM, NAME, DEFAULT_MARCH, FAST_SCALAR_UNALIGN,                   FAST_VECTOR_UNALIGN)                                              </span></div>
<div class="line">                                                                               \</div>
<div class="line">                                                                  </div>
<div class="line"> </div>
<div class="line">}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8cpp_source.html#l00039">39</a> of file <a class="el" href="RISCVTargetParser_8cpp_source.html">RISCVTargetParser.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVTargetParser_8cpp_source.html#l00092">fillValidCPUArchList()</a>, <a class="el" href="RISCVTargetParser_8cpp_source.html#l00099">fillValidTuneCPUArchList()</a>, and <a class="el" href="RISCVTargetParser_8cpp_source.html#l00046">getCPUInfoByName()</a>.</p>

</div>
</div>
<a id="ad53ed145f88b1e1c966ff68df9029e7f" name="ad53ed145f88b1e1c966ff68df9029e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad53ed145f88b1e1c966ff68df9029e7f">&#9670;&#160;</a></span>RVVBitsPerBlock</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RISCV::RVVBitsPerBlock = 64</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVTargetParser_8h_source.html#l00036">36</a> of file <a class="el" href="RISCVTargetParser_8h_source.html">RISCVTargetParser.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00173">llvm::RISCVRegisterInfo::adjustReg()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l01059">computeKnownBitsFromOperator()</a>, <a class="el" href="RISCVISelLowering_8h_source.html#l00812">llvm::RISCVTargetLowering::computeVLMAX()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00207">llvm::RISCVSubtarget::expandVScale()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02758">getContainerForFixedLengthVector()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03453">getLMUL1VT()</a>, <a class="el" href="RISCVTargetTransformInfo_8cpp_source.html#l00302">llvm::RISCVTTIImpl::getMaxVScale()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l21113">llvm::RISCVTargetLowering::getOptimalMemOpType()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02539">llvm::RISCVTargetLowering::getRegClassIDForVecVT()</a>, <a class="el" href="RISCVTargetTransformInfo_8cpp_source.html#l00317">llvm::RISCVTTIImpl::getRegisterBitWidth()</a>, <a class="el" href="RISCVTargetTransformInfo_8cpp_source.html#l02186">llvm::RISCVTTIImpl::getRegUsageForType()</a>, <a class="el" href="RISCVTargetMachine_8cpp_source.html#l00176">llvm::RISCVTargetMachine::getSubtargetImpl()</a>, <a class="el" href="RISCVTargetTransformInfo_8cpp_source.html#l00308">llvm::RISCVTTIImpl::getVScaleForTuning()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l09384">isValidEGW()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l20853">llvm::RISCVTargetLowering::isVScaleKnownToBeAPowerOfTwo()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l09265">lowerGetVectorLength()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l06465">llvm::RISCVTargetLowering::LowerOperation()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l00079">llvm::RISCVTargetLowering::RISCVTargetLowering()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00844">llvm::RISCVDAGToDAGISel::Select()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00348">llvm::RISCVDAGToDAGISel::selectVLXSEG()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00423">llvm::RISCVDAGToDAGISel::selectVSXSEG()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l21160">llvm::RISCVTargetLowering::splitValueIntoRegisterParts()</a>, and <a class="el" href="RISCVSubtarget_8cpp_source.html#l00181">llvm::RISCVSubtarget::useRVVForFixedLengthVectors()</a>.</p>

</div>
</div>
<a id="aa8481c83f9995072aabb550d6120dbf9" name="aa8481c83f9995072aabb550d6120dbf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8481c83f9995072aabb550d6120dbf9">&#9670;&#160;</a></span>ValueMappings</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> llvm::RISCV::ValueMappings[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00054">54</a> of file <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html">RISCVRegisterBankInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00115">getFPValueMapping()</a>, <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00203">llvm::RISCVRegisterBankInfo::getInstrMapping()</a>, and <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00185">getVRBValueMapping()</a>.</p>

</div>
</div>
<a id="ae746649c43bf0f652d04addefd39a55e" name="ae746649c43bf0f652d04addefd39a55e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae746649c43bf0f652d04addefd39a55e">&#9670;&#160;</a></span>VLMaxSentinel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int64_t llvm::RISCV::VLMaxSentinel = -1LL</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInstrInfo_8h_source.html#l00347">347</a> of file <a class="el" href="RISCVInstrInfo_8h_source.html">RISCVInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l03379">llvm::RISCVDAGToDAGISel::selectVLOp()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Oct 2 2024 14:56:27 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
