#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jul 25 17:41:47 2017
# Process ID: 12320
# Log file: D:/work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.runs/impl_1/zynq_system_wrapper.vdi
# Journal file: D:/work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source zynq_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 424 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zynq_system_i/hdmitx_vdma_U/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and zynq_system_i/hdmitx_vdma_U/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zynq_system_i/hdmitx_vdma_U/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and zynq_system_i/hdmitx_vdma_U/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/zynq_system_processing_system7_0_0.xdc] for cell 'zynq_system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0/zynq_system_processing_system7_0_0.xdc] for cell 'zynq_system_i/processing_system7_0/inst'
Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_hdmitx_iic_U_0/zynq_system_hdmitx_iic_U_0_board.xdc] for cell 'zynq_system_i/hdmitx_iic_U'
Finished Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_hdmitx_iic_U_0/zynq_system_hdmitx_iic_U_0_board.xdc] for cell 'zynq_system_i/hdmitx_iic_U'
Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_100M_0/zynq_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'zynq_system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_100M_0/zynq_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'zynq_system_i/rst_processing_system7_0_100M'
Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_100M_0/zynq_system_rst_processing_system7_0_100M_0.xdc] for cell 'zynq_system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_100M_0/zynq_system_rst_processing_system7_0_100M_0.xdc] for cell 'zynq_system_i/rst_processing_system7_0_100M'
Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_hdmitx_vdma_U_0/zynq_system_hdmitx_vdma_U_0.xdc] for cell 'zynq_system_i/hdmitx_vdma_U/U0'
Finished Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_hdmitx_vdma_U_0/zynq_system_hdmitx_vdma_U_0.xdc] for cell 'zynq_system_i/hdmitx_vdma_U/U0'
Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_142M_0/zynq_system_rst_processing_system7_0_142M_0_board.xdc] for cell 'zynq_system_i/rst_processing_system7_0_142M'
Finished Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_142M_0/zynq_system_rst_processing_system7_0_142M_0_board.xdc] for cell 'zynq_system_i/rst_processing_system7_0_142M'
Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_142M_0/zynq_system_rst_processing_system7_0_142M_0.xdc] for cell 'zynq_system_i/rst_processing_system7_0_142M'
Finished Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_142M_0/zynq_system_rst_processing_system7_0_142M_0.xdc] for cell 'zynq_system_i/rst_processing_system7_0_142M'
Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_filter_vdma_U_0/zynq_system_filter_vdma_U_0.xdc] for cell 'zynq_system_i/filter_vdma_U/U0'
Finished Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_filter_vdma_U_0/zynq_system_filter_vdma_U_0.xdc] for cell 'zynq_system_i/filter_vdma_U/U0'
Parsing XDC File [D:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/constrs_1/imports/SBFILTER_II_0331/zed_filter_1.xdc]
Finished Parsing XDC File [D:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/constrs_1/imports/SBFILTER_II_0331/zed_filter_1.xdc]
Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_hdmitx_vdma_U_0/zynq_system_hdmitx_vdma_U_0_clocks.xdc] for cell 'zynq_system_i/hdmitx_vdma_U/U0'
Finished Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_hdmitx_vdma_U_0/zynq_system_hdmitx_vdma_U_0_clocks.xdc] for cell 'zynq_system_i/hdmitx_vdma_U/U0'
Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_filter_vdma_U_0/zynq_system_filter_vdma_U_0_clocks.xdc] for cell 'zynq_system_i/filter_vdma_U/U0'
Finished Parsing XDC File [d:/Work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.srcs/sources_1/bd/zynq_system/ip/zynq_system_filter_vdma_U_0/zynq_system_filter_vdma_U_0_clocks.xdc] for cell 'zynq_system_i/filter_vdma_U/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 571.125 ; gain = 337.176
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in -420 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.354 . Memory (MB): peak = 601.625 ; gain = 1.367
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1da63573e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1035.793 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 199 cells.
Phase 2 Constant Propagation | Checksum: 1d1276299

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1035.793 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1718 unconnected nets.
INFO: [Opt 31-11] Eliminated 715 unconnected cells.
Phase 3 Sweep | Checksum: 11660c61d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1035.793 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1035.793 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11660c61d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1035.793 ; gain = 0.000
Implement Debug Cores | Checksum: 15306cc7b
Logic Optimization | Checksum: 15306cc7b

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 1 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 21c0f9feb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1126.258 ; gain = 0.000
Ending Power Optimization Task | Checksum: 21c0f9feb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1126.258 ; gain = 90.465
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1126.258 ; gain = 555.133
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1126.258 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.runs/impl_1/zynq_system_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in -420 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1406c4f02

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1126.258 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1126.258 ; gain = 0.000
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1126.258 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: a5618246

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.951 . Memory (MB): peak = 1126.258 ; gain = 0.000
WARNING: [Constraints 18-1079] Register zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and zynq_system_i/filter_vdma_U/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register zynq_system_i/hdmitx_vdma_U/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and zynq_system_i/hdmitx_vdma_U/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0 and will prevent any subsequent automatic derivation of generated clocks on that pin.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: a5618246

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1126.258 ; gain = 0.000

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: a5618246

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1126.258 ; gain = 0.000

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: ea757ffc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1126.258 ; gain = 0.000
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1280832fb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1126.258 ; gain = 0.000

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 222eaec3f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.258 ; gain = 0.000
Phase 2.2.1 Place Init Design | Checksum: 28035aea1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1126.258 ; gain = 0.000
Phase 2.2 Build Placer Netlist Model | Checksum: 28035aea1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1126.258 ; gain = 0.000

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 28035aea1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1126.258 ; gain = 0.000
Phase 2.3 Constrain Clocks/Macros | Checksum: 28035aea1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1126.258 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 28035aea1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1126.258 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 29ae13094

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1133.168 ; gain = 6.910

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 29ae13094

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1133.168 ; gain = 6.910

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: e7452974

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1133.168 ; gain = 6.910

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1ce70f41b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1133.168 ; gain = 6.910

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1ce70f41b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1133.168 ; gain = 6.910

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: eefee4cb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1133.168 ; gain = 6.910

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1a337feb4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1133.168 ; gain = 6.910

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 211613135

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1133.168 ; gain = 6.910
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 211613135

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1133.168 ; gain = 6.910

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 211613135

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1133.168 ; gain = 6.910

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 211613135

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1133.168 ; gain = 6.910
Phase 4.6 Small Shape Detail Placement | Checksum: 211613135

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1133.168 ; gain = 6.910

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 211613135

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1133.168 ; gain = 6.910
Phase 4 Detail Placement | Checksum: 211613135

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1133.168 ; gain = 6.910

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1846efeca

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1133.168 ; gain = 6.910

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1846efeca

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1133.168 ; gain = 6.910

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 123d3fe5d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1133.168 ; gain = 6.910
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.500. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 123d3fe5d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1133.168 ; gain = 6.910
Phase 5.2.2 Post Placement Optimization | Checksum: 123d3fe5d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1133.168 ; gain = 6.910
Phase 5.2 Post Commit Optimization | Checksum: 123d3fe5d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1133.168 ; gain = 6.910

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 123d3fe5d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1133.168 ; gain = 6.910

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 123d3fe5d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1133.168 ; gain = 6.910

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 123d3fe5d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1133.168 ; gain = 6.910
Phase 5.5 Placer Reporting | Checksum: 123d3fe5d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1133.168 ; gain = 6.910

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 125ebe335

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1133.168 ; gain = 6.910
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 125ebe335

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1133.168 ; gain = 6.910
Ending Placer Task | Checksum: c851fe35

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1133.168 ; gain = 6.910
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1133.168 ; gain = 6.910
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1133.168 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1133.168 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1133.168 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1133.168 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in -420 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 72d134bf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1208.070 ; gain = 74.902

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 72d134bf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1209.254 ; gain = 76.086

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 72d134bf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1217.031 ; gain = 83.863
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17a229df5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1243.293 ; gain = 110.125
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.504  | TNS=0.000  | WHS=-0.353 | THS=-239.149|

Phase 2 Router Initialization | Checksum: 130245a14

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1273.688 ; gain = 140.520

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22b36cfc6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1273.688 ; gain = 140.520

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1358
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1b4784f0e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 1273.688 ; gain = 140.520
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.345  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18f9738ee

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 1273.688 ; gain = 140.520

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1cdab5eab

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 1273.688 ; gain = 140.520
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.360  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f384d0d4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 1273.688 ; gain = 140.520
Phase 4 Rip-up And Reroute | Checksum: 1f384d0d4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 1273.688 ; gain = 140.520

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f13becc8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1273.688 ; gain = 140.520
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.475  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1f13becc8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1273.688 ; gain = 140.520

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f13becc8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1273.688 ; gain = 140.520
Phase 5 Delay and Skew Optimization | Checksum: 1f13becc8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1273.688 ; gain = 140.520

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 20e04ed23

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1273.688 ; gain = 140.520
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.475  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1819b78c2

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1273.688 ; gain = 140.520

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.6895 %
  Global Horizontal Routing Utilization  = 3.32302 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ff7d4473

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1273.688 ; gain = 140.520

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ff7d4473

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1273.688 ; gain = 140.520

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1db0d41b0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1273.688 ; gain = 140.520

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.475  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1db0d41b0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1273.688 ; gain = 140.520
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1273.688 ; gain = 140.520

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 1273.688 ; gain = 140.520
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1273.688 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/work/01_Zed_v201501/SBFILTER_II_0331/zed_filter/zed_filter.runs/impl_1/zynq_system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_rst_reg_n_0]'  to set the static_probability to '1'  if desired.
INFO: [Common 17-206] Exiting Vivado at Tue Jul 25 17:43:52 2017...
