/// This is a super cool module
module X {
    /// System clock input
    input clock clk;
}
/// And it goes woo
impl X {
    /// Internal clock
    /// It can be multiline
    /// which is very cool
    wire clk2 = clk, clk3=clk, clk4=clk;
    

    /// Localparams 
    /// get 
    /// theirs
    /// tooo
    uint tramwaj = 123u44;

    /// Dummy register
    reg r {
        clk: clk,
        en: true,
        nreset: true,
        next: 0u,
        data: ubus<16> asddata
    }
}
