/*
 * Copyright Â© 2013 Intel Corporation
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * Author: Jani Nikula <jani.nikula@intel.com>
 *	   Shobhit Kumar <shobhit.kumar@intel.com>
 *
 *
 */

#include <drm/drmP.h>
#include <drm/drm_crtc.h>
#include <drm/drm_edid.h>
#include <drm/i915_drm.h>
#include <linux/slab.h>
#include <video/mipi_display.h>
#include <asm/intel-mid.h>
#include "i915_drv.h"
#include "intel_drv.h"
#include "intel_dsi.h"
#include "intel_dsi_cmd.h"
#include "dsi_mod_panasonic_vvx09f006a00.h"
#include "linux/mfd/intel_mid_pmic.h"

static void  vvx09f006a00_get_panel_info(int pipe,
					struct drm_connector *connector)
{
	DRM_INFO("[DISPLAY] %s: Enter\n", __func__);
	if (!connector) {
		DRM_DEBUG_KMS("Panasonic: Invalid input to get_info\n");
		return;
	}

	if (pipe == 0) {
		if (BYT_CR_CONFIG) {
			connector->display_info.width_mm = 128;
			connector->display_info.height_mm = 80;
		} else {
			connector->display_info.width_mm = 216;
			connector->display_info.height_mm = 135;
		}
	}

	return;
}

static void vvx09f006a00_destroy(struct intel_dsi_device *dsi)
{
	DRM_DEBUG("[DISPLAY] %s: Enter\n", __func__);
}

static void vvx09f006a00_dump_regs(struct intel_dsi_device *dsi)
{
	DRM_DEBUG("[DISPLAY] %s: Enter\n", __func__);
}

static void vvx09f006a00_create_resources(struct intel_dsi_device *dsi)
{
	DRM_DEBUG("[DISPLAY] %s: Enter\n", __func__);
}

static bool  vvx09f006a00_load_timing(struct drm_display_mode *mode)
{
	//struct drm_display_mode *mode = NULL;
	DRM_INFO("[DISPLAY] %s: Enter\n", __func__);
	/* Allocate */
	//mode = kzalloc(sizeof(*mode), GFP_KERNEL);
	if (!mode) {
		DRM_DEBUG_KMS("Panasonic panel: Invalid input to load timing\n");
		return false;
	}

	/* Hardcode 1920x1200 */
	mode->hdisplay = 1920;
	mode->hsync_start = mode->hdisplay + 40;
	mode->hsync_end = mode->hsync_start + 40;
	mode->htotal = mode->hsync_end + 40;

	mode->vdisplay = 1200;
	mode->vsync_start = mode->vdisplay + 10;
	mode->vsync_end = mode->vsync_start + 4;
	mode->vtotal = mode->vsync_end + 10;

	mode->vrefresh = 60;
	mode->clock =  mode->vrefresh * mode->vtotal *
		mode->htotal / 1000;

	/* Configure */
	drm_mode_set_name(mode);
	drm_mode_set_crtcinfo(mode, 0);
	mode->type |= DRM_MODE_TYPE_PREFERRED;

	DRM_DEBUG_KMS("Loaded mode=%dx%d\n",
		mode->hdisplay, mode->vdisplay);
	return true;
}

static struct drm_display_mode *vvx09f006a00_get_modes(
	struct intel_dsi_device *dsi)
{
	struct drm_display_mode *mode = NULL;

	/* Allocate */
	mode = kzalloc(sizeof(*mode), GFP_KERNEL);
	if (!mode) {
		DRM_DEBUG_KMS("Panasonic panel: No memory\n");
		return NULL;
	}

	if (BYT_CR_CONFIG) {
		/* Fake mode 1280x800 */
		mode->hdisplay = BYT_CR_USERMODE_HDISPLAY;
		mode->vdisplay = BYT_CR_USERMODE_VDISPLAY;
	} else {
		/* Hardcode 1920x1200 */
		mode->hdisplay = BYT_MODESET_HDISPLAY;
		mode->vdisplay = BYT_MODESET_VDISPLAY;
	}

	if (!vvx09f006a00_load_timing(mode)) {
		DRM_DEBUG_KMS("Panasonic panel: Load timing failed\n");
		return NULL;
	}

	DRM_DEBUG_KMS("Mode: %dx%d", mode->hdisplay, mode->vdisplay);
	return mode;
}


static bool vvx09f006a00_get_hw_state(struct intel_dsi_device *dev)
{
	DRM_DEBUG("[DISPLAY] %s: Enter\n", __func__);
	return true;
}

static enum drm_connector_status vvx09f006a00_detect(
					struct intel_dsi_device *dsi)
{

	struct intel_dsi *intel_dsi = container_of(dsi, struct intel_dsi, dev);
	struct drm_device *dev = intel_dsi->base.base.dev;
	struct drm_i915_private *dev_priv = dev->dev_private;
	DRM_INFO("[DISPLAY] %s: Enter\n", __func__);
	dev_priv->is_mipi = true;
	return connector_status_connected;
}

static bool vvx09f006a00_mode_fixup(struct intel_dsi_device *dsi,
		    const struct drm_display_mode *mode,
		    struct drm_display_mode *adjusted_mode) {
	DRM_INFO("[DISPLAY] %s: Enter\n", __func__);

	if (BYT_CR_CONFIG) {
		adjusted_mode->hdisplay = BYT_MODESET_HDISPLAY;
		adjusted_mode->vdisplay = BYT_MODESET_VDISPLAY;
		 if (!vvx09f006a00_load_timing(adjusted_mode)) {
			DRM_DEBUG_KMS("Panasonic panel fixup: Load timing failed\n");
			return false;
		}

		DRM_DEBUG_KMS("Panasonic panel fixup: %dx%d (adjusted mode)",
			adjusted_mode->hdisplay, adjusted_mode->vdisplay);
	}

	return true;
}

static int vvx09f006a00_mode_valid(struct intel_dsi_device *dsi,
		   struct drm_display_mode *mode)
{
	DRM_DEBUG("[DISPLAY] %s: Enter\n", __func__);
	return MODE_OK;
}

void vvx09f006a00_panel_reset(struct intel_dsi_device *dsi)
{
	DRM_INFO("[DISPLAY] %s: Enter\n", __func__);
	if (BYT_CR_CONFIG) {
		struct intel_dsi *intel_dsi = container_of(dsi,
						struct intel_dsi, dev);
		struct drm_device *dev = intel_dsi->base.base.dev;
		struct drm_i915_private *dev_priv = dev->dev_private;

		/* CABC disable */
		vlv_gpio_nc_write(dev_priv, 0x4100, 0x2000CC00);
		vlv_gpio_nc_write(dev_priv, 0x4108, 0x00000004);

		/* panel enable */
		vlv_gpio_nc_write(dev_priv, 0x40F0, 0x2000CC00);
		vlv_gpio_nc_write(dev_priv, 0x40F8, 0x00000005);
	} else
		intel_mid_pmic_writeb(0x52, 0x01);
	msleep(120);

}

void  vvx09f006a00_disable_panel_power(struct intel_dsi_device *dsi)
{
	DRM_INFO("[DISPLAY] %s: Enter\n", __func__);
	if (BYT_CR_CONFIG) {
		struct intel_dsi *intel_dsi = container_of(dsi,
						struct intel_dsi, dev);
		struct drm_device *dev = intel_dsi->base.base.dev;
		struct drm_i915_private *dev_priv = dev->dev_private;

		/* panel disable */
		vlv_gpio_nc_write(dev_priv, 0x40F0, 0x2000CC00);
		vlv_gpio_nc_write(dev_priv, 0x40F8, 0x00000004);
	} else{
		usleep_range(1000,2000);
		intel_mid_pmic_writeb(0x52, 0x00);
	}
	msleep(20);
}

static void vvx09f006a00_dpms(struct intel_dsi_device *dsi, bool enable)
{
	struct intel_dsi *intel_dsi = container_of(dsi, struct intel_dsi, dev);
	DRM_INFO("[DISPLAY] %s: Enter\n", __func__);
	DRM_DEBUG_KMS("\n");

	if (enable) {
		dsi_vc_dcs_write_0(intel_dsi, 0, MIPI_DCS_EXIT_SLEEP_MODE);

		dsi_vc_dcs_write_1(intel_dsi, 0, MIPI_DCS_SET_TEAR_ON, 0x00);

		dsi_vc_dcs_write_0(intel_dsi, 0, MIPI_DCS_SET_DISPLAY_ON);
		dsi_vc_dcs_write_1(intel_dsi, 0, 0x14, 0x55);

	} else {
		dsi_vc_dcs_write_0(intel_dsi, 0, MIPI_DCS_SET_DISPLAY_OFF);
		dsi_vc_dcs_write_0(intel_dsi, 0, MIPI_DCS_ENTER_SLEEP_MODE);
	}
}

bool vvx09f006a00_init(struct intel_dsi_device *dsi)
{
	struct intel_dsi *intel_dsi = container_of(dsi, struct intel_dsi, dev);
	DRM_DEBUG_KMS("Init: Panasonic panel\n");
	DRM_INFO("[DISPLAY] %s: Enter\n", __func__);
	if (!dsi) {
		DRM_DEBUG_KMS("Init: Invalid input to panasonic_init\n");
		return false;
	}

	intel_dsi->hs = true;
	intel_dsi->channel = 0;
	intel_dsi->lane_count = 4;
	intel_dsi->clock_stop = 1;
	intel_dsi->port_bits = 0;
	intel_dsi->video_mode_type = DSI_VIDEO_NBURST_SPULSE;
	intel_dsi->pixel_format = VID_MODE_FORMAT_RGB888;
	intel_dsi->turn_arnd_val = 0x14;
	intel_dsi->rst_timer_val = 0xffff;
	intel_dsi->hs_to_lp_count = 0x32;
	intel_dsi->lp_byte_clk = 0x6;
	intel_dsi->bw_timer = 0x820;
	intel_dsi->clk_lp_to_hs_count = 0x3e;
	intel_dsi->clk_hs_to_lp_count = 0x17;
	intel_dsi->video_frmt_cfg_bits = 0;
	intel_dsi->dphy_reg = 0x3f1f751b;

	intel_dsi->backlight_off_delay = 150;
	intel_dsi->backlight_on_delay = 150;
	intel_dsi->send_shutdown = true;
	intel_dsi->shutdown_pkt_delay = 20;

	return true;
}

void vvx09f006a00_disable(struct intel_dsi_device *dsi)
{
	DRM_INFO("[DISPLAY] %s: Enter\n", __func__);

}

void vvx09f006a00_enable(struct intel_dsi_device *dsi)
{
	DRM_INFO("[DISPLAY] %s: Enter\n", __func__);

}

void vvx09f006a00_send_otp_cmds(struct intel_dsi_device *dsi)
{
	struct intel_dsi *intel_dsi = container_of(dsi,
						struct intel_dsi, dev);
	int ret = 0 ;
	u8 data2[20]={0};
	DRM_INFO("[DISPLAY] %s: Enter\n", __func__);
	mdelay(5);
	dsi_vc_dcs_write_1(intel_dsi,0,0xF3,0xA0);
	mdelay(5);
	dsi_vc_dcs_write_1(intel_dsi,0,0xAC,0x2E);
	mdelay(5);
	ret = dsi_vc_dcs_read(intel_dsi, 0, 0xAC,data2,1);
	DRM_INFO("read ret = %d 0xAC value = 0x%X\n",ret,data2[0]);
	dsi_vc_dcs_write_1(intel_dsi,0,0xB2,0x81);
	mdelay(5);
	ret = dsi_vc_dcs_read(intel_dsi, 0,0xB2,data2,1);
	DRM_INFO("read ret = %d 0xB2 value = 0x%X\n",ret,data2[0]);
	dsi_vc_dcs_write_0(intel_dsi,0,0x00);
	mdelay(5);

}

/* Callbacks. We might not need them all. */
struct intel_dsi_dev_ops panasonic_vvx09f006a00_dsi_display_ops = {
	.init = vvx09f006a00_init,
	.get_info = vvx09f006a00_get_panel_info,
	.create_resources = vvx09f006a00_create_resources,
	.dpms = vvx09f006a00_dpms,
	.mode_valid = vvx09f006a00_mode_valid,
	.mode_fixup = vvx09f006a00_mode_fixup,
	.panel_reset = vvx09f006a00_panel_reset,
	.disable_panel_power = vvx09f006a00_disable_panel_power,
	.detect = vvx09f006a00_detect,
	.get_hw_state = vvx09f006a00_get_hw_state,
	.disable = vvx09f006a00_disable,
	.get_modes = vvx09f006a00_get_modes,
	.destroy = vvx09f006a00_destroy,
	.dump_regs = vvx09f006a00_dump_regs,
	.enable = vvx09f006a00_enable,
	.send_otp_cmds = vvx09f006a00_send_otp_cmds,
};
