vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_c_shift_ram_0_0/sim/design_1_c_shift_ram_0_0.vhd" \
"../../../bd/design_1/ip/design_1_c_shift_ram_0_1/sim/design_1_c_shift_ram_0_1.vhd" \
"../../../bd/design_1/ip/design_1_c_shift_ram_0_2/sim/design_1_c_shift_ram_0_2.vhd" \
"../../../bd/design_1/ip/design_1_c_shift_ram_3_0/sim/design_1_c_shift_ram_3_0.vhd" \

nosort
