Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Aug  2 10:52:13 2019
| Host         : travis-job-c56d5d8a-63f7-49b9-92b3-4082de6df8c8 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a35tcsg324-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------+--------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|              Instance              |          Module          | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------------------+--------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| top                                |                    (top) |       4330 |       4096 |     232 |    2 | 3902 |     18 |     29 |            0 |
|   (top)                            |                    (top) |       2688 |       2502 |     184 |    2 | 2925 |     18 |     27 |            0 |
|   lm32_cpu                         |                 lm32_cpu |       1643 |       1595 |      48 |    0 |  977 |      0 |      2 |            0 |
|     (lm32_cpu)                     |                 lm32_cpu |        137 |         89 |      48 |    0 |  334 |      0 |      0 |            0 |
|     instruction_unit               |    lm32_instruction_unit |        623 |        623 |       0 |    0 |  292 |      0 |      2 |            0 |
|       (instruction_unit)           |    lm32_instruction_unit |        350 |        350 |       0 |    0 |  247 |      0 |      0 |            0 |
|       icache                       |              lm32_icache |        273 |        273 |       0 |    0 |   45 |      0 |      2 |            0 |
|         (icache)                   |              lm32_icache |        192 |        192 |       0 |    0 |   45 |      0 |      0 |            0 |
|         memories[0].way_0_data_ram |                 lm32_ram |          6 |          6 |       0 |    0 |    0 |      0 |      1 |            0 |
|         memories[0].way_0_tag_ram  | lm32_ram__parameterized0 |         75 |         75 |       0 |    0 |    0 |      0 |      1 |            0 |
|     interrupt_unit                 |           lm32_interrupt |         61 |         61 |       0 |    0 |   34 |      0 |      0 |            0 |
|     load_store_unit                |     lm32_load_store_unit |        436 |        436 |       0 |    0 |  178 |      0 |      0 |            0 |
|     mc_arithmetic                  |       lm32_mc_arithmetic |        387 |        387 |       0 |    0 |  139 |      0 |      0 |            0 |
+------------------------------------+--------------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


