

================================================================
== Vitis HLS Report for 'example_Pipeline_SENDING_OUTPUT'
================================================================
* Date:           Tue Apr 26 03:20:33 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        project5_hls_opt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SENDING_OUTPUT  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%jj = alloca i32 1"   --->   Operation 5 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_dest_V_reload_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %tmp_dest_V_reload"   --->   Operation 6 'read' 'tmp_dest_V_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_id_V_reload_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tmp_id_V_reload"   --->   Operation 7 'read' 'tmp_id_V_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_user_V_reload_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %tmp_user_V_reload"   --->   Operation 8 'read' 'tmp_user_V_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_strb_V_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %tmp_strb_V_reload"   --->   Operation 9 'read' 'tmp_strb_V_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_keep_V_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %tmp_keep_V_reload"   --->   Operation 10 'read' 'tmp_keep_V_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln260_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln260"   --->   Operation 11 'read' 'zext_ln260_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln260_cast = zext i32 %zext_ln260_read"   --->   Operation 12 'zext' 'zext_ln260_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %B_V_dest_V, i5 %B_V_id_V, i1 %B_V_last_V, i2 %B_V_user_V, i4 %B_V_strb_V, i4 %B_V_keep_V, i32 %B_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %jj"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%jj_1 = load i64 %jj" [hls/example.cpp:269]   --->   Operation 16 'load' 'jj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%local_out_buffer_addr_1 = getelementptr i32 %local_out_buffer, i64 0, i64 %jj_1" [hls/example.cpp:263]   --->   Operation 17 'getelementptr' 'local_out_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (3.25ns)   --->   "%tmp_data_V = load i14 %local_out_buffer_addr_1" [hls/example.cpp:263]   --->   Operation 18 'load' 'tmp_data_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16000> <RAM>
ST_2 : Operation 19 [1/1] (2.77ns)   --->   "%icmp_ln266 = icmp_eq  i64 %jj_1, i64 %zext_ln260_cast" [hls/example.cpp:266]   --->   Operation 19 'icmp' 'icmp_ln266' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.77ns)   --->   "%icmp_ln267 = icmp_eq  i64 %jj_1, i64 899" [hls/example.cpp:267]   --->   Operation 20 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.97ns)   --->   "%tmp_last_V = or i1 %icmp_ln266, i1 %icmp_ln267" [hls/example.cpp:266]   --->   Operation 21 'or' 'tmp_last_V' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (3.52ns)   --->   "%add_ln269 = add i64 %jj_1, i64 1" [hls/example.cpp:269]   --->   Operation 22 'add' 'add_ln269' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node and_ln270)   --->   "%or_ln270 = or i1 %icmp_ln266, i1 %icmp_ln267" [hls/example.cpp:270]   --->   Operation 23 'or' 'or_ln270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln270)   --->   "%xor_ln270 = xor i1 %or_ln270, i1 1" [hls/example.cpp:270]   --->   Operation 24 'xor' 'xor_ln270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.77ns)   --->   "%icmp_ln260 = icmp_slt  i64 %add_ln269, i64 900" [hls/example.cpp:260]   --->   Operation 25 'icmp' 'icmp_ln260' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln270 = and i1 %icmp_ln260, i1 %xor_ln270" [hls/example.cpp:270]   --->   Operation 26 'and' 'and_ln270' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln270 = br i1 %and_ln270, void %.loopexit.exitStub, void %._crit_edge" [hls/example.cpp:270]   --->   Operation 27 'br' 'br_ln270' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [hls/example.cpp:49]   --->   Operation 29 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%tmp_data_V = load i14 %local_out_buffer_addr_1" [hls/example.cpp:263]   --->   Operation 30 'load' 'tmp_data_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16000> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i2 %B_V_user_V, i1 %B_V_last_V, i5 %B_V_id_V, i6 %B_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V_reload_read, i4 %tmp_strb_V_reload_read, i2 %tmp_user_V_reload_read, i1 %tmp_last_V, i5 %tmp_id_V_reload_read, i6 %tmp_dest_V_reload_read"   --->   Operation 31 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln270 = store i64 %add_ln269, i64 %jj" [hls/example.cpp:270]   --->   Operation 32 'store' 'store_ln270' <Predicate = (and_ln270)> <Delay = 1.58>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln270 = br void" [hls/example.cpp:270]   --->   Operation 33 'br' 'br_ln270' <Predicate = (and_ln270)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (!and_ln270)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_out_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln260]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_keep_V_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_strb_V_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_user_V_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_id_V_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_dest_V_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
jj                      (alloca       ) [ 0111]
tmp_dest_V_reload_read  (read         ) [ 0111]
tmp_id_V_reload_read    (read         ) [ 0111]
tmp_user_V_reload_read  (read         ) [ 0111]
tmp_strb_V_reload_read  (read         ) [ 0111]
tmp_keep_V_reload_read  (read         ) [ 0111]
zext_ln260_read         (read         ) [ 0000]
zext_ln260_cast         (zext         ) [ 0110]
specinterface_ln0       (specinterface) [ 0000]
store_ln0               (store        ) [ 0000]
br_ln0                  (br           ) [ 0000]
jj_1                    (load         ) [ 0000]
local_out_buffer_addr_1 (getelementptr) [ 0101]
icmp_ln266              (icmp         ) [ 0000]
icmp_ln267              (icmp         ) [ 0000]
tmp_last_V              (or           ) [ 0101]
add_ln269               (add          ) [ 0101]
or_ln270                (or           ) [ 0000]
xor_ln270               (xor          ) [ 0000]
icmp_ln260              (icmp         ) [ 0000]
and_ln270               (and          ) [ 0101]
br_ln270                (br           ) [ 0000]
specpipeline_ln0        (specpipeline ) [ 0000]
specloopname_ln49       (specloopname ) [ 0000]
tmp_data_V              (load         ) [ 0000]
write_ln304             (write        ) [ 0000]
store_ln270             (store        ) [ 0000]
br_ln270                (br           ) [ 0000]
ret_ln0                 (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_out_buffer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_out_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln260">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln260"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_keep_V_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_keep_V_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_strb_V_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_strb_V_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_user_V_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_user_V_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_id_V_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_id_V_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp_dest_V_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_dest_V_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="B_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="B_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="jj_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_dest_V_reload_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="6" slack="0"/>
<pin id="79" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_dest_V_reload_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_id_V_reload_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="5" slack="0"/>
<pin id="85" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_id_V_reload_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_user_V_reload_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="2" slack="0"/>
<pin id="91" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_user_V_reload_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_strb_V_reload_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_strb_V_reload_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_keep_V_reload_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_keep_V_reload_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln260_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln260_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln304_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="0" index="3" bw="4" slack="0"/>
<pin id="117" dir="0" index="4" bw="2" slack="0"/>
<pin id="118" dir="0" index="5" bw="1" slack="0"/>
<pin id="119" dir="0" index="6" bw="5" slack="0"/>
<pin id="120" dir="0" index="7" bw="6" slack="0"/>
<pin id="121" dir="0" index="8" bw="32" slack="0"/>
<pin id="122" dir="0" index="9" bw="4" slack="2"/>
<pin id="123" dir="0" index="10" bw="4" slack="2"/>
<pin id="124" dir="0" index="11" bw="2" slack="2"/>
<pin id="125" dir="0" index="12" bw="1" slack="1"/>
<pin id="126" dir="0" index="13" bw="5" slack="2"/>
<pin id="127" dir="0" index="14" bw="6" slack="2"/>
<pin id="128" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="local_out_buffer_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="64" slack="0"/>
<pin id="141" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_out_buffer_addr_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="14" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln260_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln260_cast/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln0_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="jj_1_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="1"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="jj_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln266_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln266/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln267_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="11" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_last_V_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln269_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln269/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="or_ln270_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln270/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="xor_ln270_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln270/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln260_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="0"/>
<pin id="201" dir="0" index="1" bw="11" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln260/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="and_ln270_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln270/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln270_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="0" index="1" bw="64" slack="2"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln270/3 "/>
</bind>
</comp>

<comp id="215" class="1005" name="jj_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="222" class="1005" name="tmp_dest_V_reload_read_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="2"/>
<pin id="224" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_dest_V_reload_read "/>
</bind>
</comp>

<comp id="227" class="1005" name="tmp_id_V_reload_read_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="2"/>
<pin id="229" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_id_V_reload_read "/>
</bind>
</comp>

<comp id="232" class="1005" name="tmp_user_V_reload_read_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="2"/>
<pin id="234" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_user_V_reload_read "/>
</bind>
</comp>

<comp id="237" class="1005" name="tmp_strb_V_reload_read_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="2"/>
<pin id="239" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_strb_V_reload_read "/>
</bind>
</comp>

<comp id="242" class="1005" name="tmp_keep_V_reload_read_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="2"/>
<pin id="244" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_keep_V_reload_read "/>
</bind>
</comp>

<comp id="247" class="1005" name="zext_ln260_cast_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln260_cast "/>
</bind>
</comp>

<comp id="252" class="1005" name="local_out_buffer_addr_1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="14" slack="1"/>
<pin id="254" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_out_buffer_addr_1 "/>
</bind>
</comp>

<comp id="257" class="1005" name="tmp_last_V_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="262" class="1005" name="add_ln269_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln269 "/>
</bind>
</comp>

<comp id="267" class="1005" name="and_ln270_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln270 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="129"><net_src comp="70" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="50" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="144" pin="3"/><net_sink comp="112" pin=8"/></net>

<net id="150"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="106" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="50" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="160" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="164" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="169" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="160" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="164" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="169" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="56" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="181" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="58" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="193" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="218"><net_src comp="72" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="225"><net_src comp="76" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="112" pin=14"/></net>

<net id="230"><net_src comp="82" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="112" pin=13"/></net>

<net id="235"><net_src comp="88" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="112" pin=11"/></net>

<net id="240"><net_src comp="94" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="112" pin=10"/></net>

<net id="245"><net_src comp="100" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="112" pin=9"/></net>

<net id="250"><net_src comp="151" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="255"><net_src comp="137" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="260"><net_src comp="175" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="112" pin=12"/></net>

<net id="265"><net_src comp="181" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="270"><net_src comp="205" pin="2"/><net_sink comp="267" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_V_data_V | {3 }
	Port: B_V_keep_V | {3 }
	Port: B_V_strb_V | {3 }
	Port: B_V_user_V | {3 }
	Port: B_V_last_V | {3 }
	Port: B_V_id_V | {3 }
	Port: B_V_dest_V | {3 }
 - Input state : 
	Port: example_Pipeline_SENDING_OUTPUT : local_out_buffer | {2 3 }
	Port: example_Pipeline_SENDING_OUTPUT : zext_ln260 | {1 }
	Port: example_Pipeline_SENDING_OUTPUT : tmp_keep_V_reload | {1 }
	Port: example_Pipeline_SENDING_OUTPUT : tmp_strb_V_reload | {1 }
	Port: example_Pipeline_SENDING_OUTPUT : tmp_user_V_reload | {1 }
	Port: example_Pipeline_SENDING_OUTPUT : tmp_id_V_reload | {1 }
	Port: example_Pipeline_SENDING_OUTPUT : tmp_dest_V_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		local_out_buffer_addr_1 : 1
		tmp_data_V : 2
		icmp_ln266 : 1
		icmp_ln267 : 1
		tmp_last_V : 2
		add_ln269 : 1
		or_ln270 : 2
		xor_ln270 : 2
		icmp_ln260 : 2
		and_ln270 : 2
		br_ln270 : 2
	State 3
		write_ln304 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |          icmp_ln266_fu_164         |    0    |    29   |
|   icmp   |          icmp_ln267_fu_169         |    0    |    29   |
|          |          icmp_ln260_fu_199         |    0    |    29   |
|----------|------------------------------------|---------|---------|
|    add   |          add_ln269_fu_181          |    0    |    71   |
|----------|------------------------------------|---------|---------|
|    or    |          tmp_last_V_fu_175         |    0    |    2    |
|          |           or_ln270_fu_187          |    0    |    2    |
|----------|------------------------------------|---------|---------|
|    xor   |          xor_ln270_fu_193          |    0    |    2    |
|----------|------------------------------------|---------|---------|
|    and   |          and_ln270_fu_205          |    0    |    2    |
|----------|------------------------------------|---------|---------|
|          |  tmp_dest_V_reload_read_read_fu_76 |    0    |    0    |
|          |   tmp_id_V_reload_read_read_fu_82  |    0    |    0    |
|   read   |  tmp_user_V_reload_read_read_fu_88 |    0    |    0    |
|          |  tmp_strb_V_reload_read_read_fu_94 |    0    |    0    |
|          | tmp_keep_V_reload_read_read_fu_100 |    0    |    0    |
|          |     zext_ln260_read_read_fu_106    |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |      write_ln304_write_fu_112      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |       zext_ln260_cast_fu_151       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   166   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln269_reg_262       |   64   |
|       and_ln270_reg_267       |    1   |
|           jj_reg_215          |   64   |
|local_out_buffer_addr_1_reg_252|   14   |
| tmp_dest_V_reload_read_reg_222|    6   |
|  tmp_id_V_reload_read_reg_227 |    5   |
| tmp_keep_V_reload_read_reg_242|    4   |
|       tmp_last_V_reg_257      |    1   |
| tmp_strb_V_reload_read_reg_237|    4   |
| tmp_user_V_reload_read_reg_232|    2   |
|    zext_ln260_cast_reg_247    |   64   |
+-------------------------------+--------+
|             Total             |   229  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_144 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   28   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   166  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   229  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   229  |   175  |
+-----------+--------+--------+--------+
