\BOOKMARK [0][-]{chapter.1}{Review: Bit Manipulation}{}% 1
\BOOKMARK [1][-]{section.1.1}{Converting to and from Different Bases}{chapter.1}% 2
\BOOKMARK [2][-]{subsection.1.1.1}{Converting from base 10 \040base 2}{section.1.1}% 3
\BOOKMARK [2][-]{subsection.1.1.2}{Converting from base 2 \040base 16}{section.1.1}% 4
\BOOKMARK [2][-]{subsection.1.1.3}{Converting from base 10 \040base 16 \(and vice versa\)}{section.1.1}% 5
\BOOKMARK [0][-]{chapter.2}{Logic Functions and Logic Gates}{}% 6
\BOOKMARK [1][-]{section.2.1}{Or Gate}{chapter.2}% 7
\BOOKMARK [1][-]{section.2.2}{And Gate}{chapter.2}% 8
\BOOKMARK [1][-]{section.2.3}{Inverter}{chapter.2}% 9
\BOOKMARK [1][-]{section.2.4}{XOR}{chapter.2}% 10
\BOOKMARK [0][-]{chapter.3}{Boolean Algebra}{}% 11
\BOOKMARK [1][-]{section.3.1}{Useful Boolean Expression Rules}{chapter.3}% 12
\BOOKMARK [1][-]{section.3.2}{Sum-of-Products \(SOP\)}{chapter.3}% 13
\BOOKMARK [1][-]{section.3.3}{Product of Sums \(POS\)}{chapter.3}% 14
\BOOKMARK [1][-]{section.3.4}{NAND and NOR Logic Networks \(TB 2.7\)}{chapter.3}% 15
\BOOKMARK [1][-]{section.3.5}{Three-Way Light Control \(TB 2.8.1\)}{chapter.3}% 16
\BOOKMARK [0][-]{chapter.4}{How 2 Verilog}{}% 17
\BOOKMARK [1][-]{subsection.4.0.1}{Code: 3-Way Multiplexer}{chapter.4}% 18
\BOOKMARK [1][-]{section.4.1}{Full Adder}{chapter.4}% 19
\BOOKMARK [1][-]{section.4.2}{7-Segment Display}{chapter.4}% 20
\BOOKMARK [2][-]{subsection.4.2.1}{Displaying Numbers}{section.4.2}% 21
\BOOKMARK [1][-]{section.4.3}{FPGA's}{chapter.4}% 22
\BOOKMARK [0][-]{chapter.5}{Karnaugh Maps}{}% 23
\BOOKMARK [1][-]{section.5.1}{Motivation}{chapter.5}% 24
\BOOKMARK [1][-]{section.5.2}{Review of Terminology}{chapter.5}% 25
\BOOKMARK [1][-]{section.5.3}{Procedure for Minimum Cost Cover}{chapter.5}% 26
\BOOKMARK [1][-]{section.5.4}{5 Variable Karnaugh Map}{chapter.5}% 27
\BOOKMARK [0][-]{chapter.6}{Storage Elements}{}% 28
\BOOKMARK [1][-]{section.6.1}{Introduction}{chapter.6}% 29
\BOOKMARK [1][-]{section.6.2}{RS Latches}{chapter.6}% 30
\BOOKMARK [2][-]{subsection.6.2.1}{Behavior}{section.6.2}% 31
\BOOKMARK [1][-]{section.6.3}{Gated RS Latch}{chapter.6}% 32
\BOOKMARK [2][-]{subsection.6.3.1}{Synchronous Reset}{section.6.3}% 33
\BOOKMARK [2][-]{subsection.6.3.2}{Behavior}{section.6.3}% 34
\BOOKMARK [1][-]{section.6.4}{Gated D Latch}{chapter.6}% 35
\BOOKMARK [2][-]{subsection.6.4.1}{Behavior: }{section.6.4}% 36
\BOOKMARK [1][-]{section.6.5}{D Flip-Flops}{chapter.6}% 37
\BOOKMARK [2][-]{subsection.6.5.1}{Master-Slave Flip Flop}{section.6.5}% 38
\BOOKMARK [2][-]{subsection.6.5.2}{Behavior}{section.6.5}% 39
\BOOKMARK [2][-]{subsection.6.5.3}{Why it's Useful}{section.6.5}% 40
\BOOKMARK [1][-]{section.6.6}{T Flip-Flop}{chapter.6}% 41
\BOOKMARK [1][-]{section.6.7}{Flip-Flop Reset/Preset}{chapter.6}% 42
\BOOKMARK [1][-]{section.6.8}{Summary of Objects}{chapter.6}% 43
\BOOKMARK [1][-]{section.6.9}{Verilog Implementations}{chapter.6}% 44
\BOOKMARK [2][-]{subsection.6.9.1}{Gated D-Latch}{section.6.9}% 45
\BOOKMARK [2][-]{subsection.6.9.2}{Edge-Triggered Flip Flop}{section.6.9}% 46
\BOOKMARK [2][-]{subsection.6.9.3}{Synchronous Reset \(Active Low\)}{section.6.9}% 47
\BOOKMARK [0][-]{chapter.7}{Finite State Machine}{}% 48
\BOOKMARK [1][-]{section.7.1}{Review}{chapter.7}% 49
\BOOKMARK [2][-]{subsection.7.1.1}{State Diagrams}{section.7.1}% 50
\BOOKMARK [2][-]{subsection.7.1.2}{Lmao what is an always block actually}{section.7.1}% 51
\BOOKMARK [2][-]{subsection.7.1.3}{Case Statements}{section.7.1}% 52
\BOOKMARK [2][-]{subsection.7.1.4}{State Machine Diagrams and Sequantial Diagrams}{section.7.1}% 53
\BOOKMARK [2][-]{subsection.7.1.5}{Case Statements for State Machines}{section.7.1}% 54
\BOOKMARK [0][-]{chapter.8}{Introduction to Microprocessors}{}% 55
\BOOKMARK [1][-]{section.8.1}{Computer Organization}{chapter.8}% 56
\BOOKMARK [2][-]{subsection.8.1.1}{Memory Unit}{section.8.1}% 57
\BOOKMARK [2][-]{subsection.8.1.2}{Arithmetic Logic Unit \(ALU\)}{section.8.1}% 58
\BOOKMARK [2][-]{subsection.8.1.3}{Control Unit}{section.8.1}% 59
\BOOKMARK [0][-]{chapter.9}{Basic Concepts in Microprocessors}{}% 60
\BOOKMARK [1][-]{section.9.1}{Basic Concepts}{chapter.9}% 61
\BOOKMARK [1][-]{section.9.2}{Memory Locations and Addresses}{chapter.9}% 62
\BOOKMARK [2][-]{subsection.9.2.1}{Memory Operations}{section.9.2}% 63
\BOOKMARK [1][-]{section.9.3}{Instruction Sequencing}{chapter.9}% 64
\BOOKMARK [2][-]{subsection.9.3.1}{RISC and CISC Instructions}{section.9.3}% 65
\BOOKMARK [1][-]{section.9.4}{Branching}{chapter.9}% 66
\BOOKMARK [1][-]{section.9.5}{Addressing Modes}{chapter.9}% 67
\BOOKMARK [1][-]{section.9.6}{More on Assembly}{chapter.9}% 68
\BOOKMARK [1][-]{section.9.7}{Stacks}{chapter.9}% 69
\BOOKMARK [1][-]{section.9.8}{Subroutines}{chapter.9}% 70
\BOOKMARK [2][-]{subsection.9.8.1}{Subroutine Nesting}{section.9.8}% 71
\BOOKMARK [2][-]{subsection.9.8.2}{Parameter Passing}{section.9.8}% 72
\BOOKMARK [2][-]{subsection.9.8.3}{Stack Frame}{section.9.8}% 73
\BOOKMARK [1][-]{section.9.9}{Flags and Conditionals}{chapter.9}% 74
\BOOKMARK [2][-]{subsection.9.9.1}{Comparisons}{section.9.9}% 75
\BOOKMARK [2][-]{subsection.9.9.2}{Flags}{section.9.9}% 76
\BOOKMARK [0][-]{chapter.10}{IO Devices}{}% 77
\BOOKMARK [1][-]{section.10.1}{Program Control IO}{chapter.10}% 78
\BOOKMARK [1][-]{section.10.2}{Interrupts}{chapter.10}% 79
\BOOKMARK [2][-]{subsection.10.2.1}{Notes on SUBROUTINE INTERRUPT IMPLEMENTATION: }{section.10.2}% 80
\BOOKMARK [2][-]{subsection.10.2.2}{Enable and Disabling Interrupts}{section.10.2}% 81
\BOOKMARK [2][-]{subsection.10.2.3}{Process for a Single Device Interrupt Call}{section.10.2}% 82
\BOOKMARK [1][-]{section.10.3}{Multiple Device Interrupts}{chapter.10}% 83
\BOOKMARK [2][-]{subsection.10.3.1}{Approach One: Na\357ve Polling}{section.10.3}% 84
\BOOKMARK [2][-]{subsection.10.3.2}{Vectored Inputs}{section.10.3}% 85
\BOOKMARK [2][-]{subsection.10.3.3}{Interrupt Nesting}{section.10.3}% 86
\BOOKMARK [1][-]{section.10.4}{Processor Control Register}{chapter.10}% 87
\BOOKMARK [0][-]{chapter.11}{Closing Remarks}{}% 88
\BOOKMARK [1][-]{section.11.1}{Multiplexer Synethesis}{chapter.11}% 89
\BOOKMARK [1][-]{section.11.2}{Timing Considerations for Flip Flop Circuits}{chapter.11}% 90
\BOOKMARK [2][-]{subsection.11.2.1}{Clock Skew}{section.11.2}% 91
\BOOKMARK [2][-]{subsection.11.2.2}{Process for Timing Analysis}{section.11.2}% 92
