TimeQuest Timing Analyzer report for mips
Sat Feb 07 17:02:08 2026
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Fast Model Setup Summary
 17. Fast Model Hold Summary
 18. Fast Model Recovery Summary
 19. Fast Model Removal Summary
 20. Fast Model Minimum Pulse Width Summary
 21. Fast Model Setup: 'clock'
 22. Fast Model Hold: 'clock'
 23. Fast Model Minimum Pulse Width: 'clock'
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Multicorner Timing Analysis Summary
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Setup Transfers
 30. Hold Transfers
 31. Report TCCS
 32. Report RSKM
 33. Unconstrained Paths
 34. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; mips                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 54.48 MHz ; 54.48 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clock ; -17.354 ; -18044.207    ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.906 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.627 ; -2623.332             ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                           ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                       ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -17.354 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg0 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.319     ;
; -17.354 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg1 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.319     ;
; -17.354 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg2 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.319     ;
; -17.354 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg3 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.319     ;
; -17.354 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg4 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.319     ;
; -17.354 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg5 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.319     ;
; -17.354 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg6 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.319     ;
; -17.354 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg7 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.319     ;
; -17.354 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg8 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.319     ;
; -17.354 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg9 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.319     ;
; -17.353 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg0 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.318     ;
; -17.353 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg1 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.318     ;
; -17.353 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg2 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.318     ;
; -17.353 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg3 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.318     ;
; -17.353 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg4 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.318     ;
; -17.353 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg5 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.318     ;
; -17.353 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg6 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.318     ;
; -17.353 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg7 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.318     ;
; -17.353 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg8 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.318     ;
; -17.353 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg9 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.071     ; 18.318     ;
; -17.352 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg0 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.312     ;
; -17.352 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg1 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.312     ;
; -17.352 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg2 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.312     ;
; -17.352 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg3 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.312     ;
; -17.352 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg4 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.312     ;
; -17.352 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg5 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.312     ;
; -17.352 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg6 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.312     ;
; -17.352 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg7 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.312     ;
; -17.352 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg8 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.312     ;
; -17.352 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg9 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.312     ;
; -17.351 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg0 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.311     ;
; -17.351 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg1 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.311     ;
; -17.351 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg2 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.311     ;
; -17.351 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg3 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.311     ;
; -17.351 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg4 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.311     ;
; -17.351 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg5 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.311     ;
; -17.351 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg6 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.311     ;
; -17.351 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg7 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.311     ;
; -17.351 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg8 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.311     ;
; -17.351 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg9 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.076     ; 18.311     ;
; -17.197 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg0 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.148     ;
; -17.197 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg1 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.148     ;
; -17.197 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg2 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.148     ;
; -17.197 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg3 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.148     ;
; -17.197 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg4 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.148     ;
; -17.197 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg5 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.148     ;
; -17.197 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg6 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.148     ;
; -17.197 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg7 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.148     ;
; -17.197 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg8 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.148     ;
; -17.197 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg9 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.148     ;
; -17.196 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg0 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.147     ;
; -17.196 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg1 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.147     ;
; -17.196 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg2 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.147     ;
; -17.196 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg3 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.147     ;
; -17.196 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg4 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.147     ;
; -17.196 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg5 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.147     ;
; -17.196 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg6 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.147     ;
; -17.196 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg7 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.147     ;
; -17.196 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg8 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.147     ;
; -17.196 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg9 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.085     ; 18.147     ;
; -17.191 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg0 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.157     ;
; -17.191 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg1 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.157     ;
; -17.191 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg2 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.157     ;
; -17.191 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg3 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.157     ;
; -17.191 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg4 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.157     ;
; -17.191 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg5 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.157     ;
; -17.191 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg6 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.157     ;
; -17.191 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg7 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.157     ;
; -17.191 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg8 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.157     ;
; -17.191 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg9 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.157     ;
; -17.190 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg0 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.156     ;
; -17.190 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg1 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.156     ;
; -17.190 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg2 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.156     ;
; -17.190 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg3 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.156     ;
; -17.190 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg4 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.156     ;
; -17.190 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg5 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.156     ;
; -17.190 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg6 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.156     ;
; -17.190 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg7 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.156     ;
; -17.190 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg8 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.156     ;
; -17.190 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg9 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.156     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg0 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg0 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg0 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.075     ; 18.150     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg1 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg2 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg3 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg4 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg5 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg6 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg7 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg8 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg9 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg1 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg2 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg3 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg4 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg5 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg6 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg7 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
; -17.189 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg8 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.070     ; 18.155     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.906 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg1  ; clock        ; clock       ; 0.000        ; 0.097      ; 1.237      ;
; 0.912 ; datapath:PO|PC[3]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg3  ; clock        ; clock       ; 0.000        ; 0.095      ; 1.241      ;
; 0.917 ; datapath:PO|PC[0]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.095      ; 1.246      ;
; 0.922 ; datapath:PO|PC[6]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg6  ; clock        ; clock       ; 0.000        ; 0.097      ; 1.253      ;
; 0.937 ; datapath:PO|PC[9]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg9  ; clock        ; clock       ; 0.000        ; 0.096      ; 1.267      ;
; 0.955 ; datapath:PO|PC[0]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.089      ; 1.278      ;
; 1.113 ; datapath:PO|PC[2]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg2  ; clock        ; clock       ; 0.000        ; 0.096      ; 1.443      ;
; 1.192 ; datapath:PO|PC[7]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg7  ; clock        ; clock       ; 0.000        ; 0.090      ; 1.516      ;
; 1.198 ; datapath:PO|PC[9]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg9  ; clock        ; clock       ; 0.000        ; 0.090      ; 1.522      ;
; 1.212 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg5  ; clock        ; clock       ; 0.000        ; 0.090      ; 1.536      ;
; 1.216 ; datapath:PO|PC[2]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg2  ; clock        ; clock       ; 0.000        ; 0.090      ; 1.540      ;
; 1.222 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.085      ; 1.541      ;
; 1.239 ; datapath:PO|PC[2]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.084      ; 1.557      ;
; 1.242 ; datapath:PO|PC[3]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg3  ; clock        ; clock       ; 0.000        ; 0.089      ; 1.565      ;
; 1.252 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg5 ; clock        ; clock       ; 0.000        ; 0.084      ; 1.570      ;
; 1.260 ; datapath:PO|PC[7]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.070      ; 1.564      ;
; 1.269 ; datapath:PO|PC[0]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.083      ; 1.586      ;
; 1.273 ; datapath:PO|PC[2]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.075      ; 1.582      ;
; 1.285 ; datapath:PO|PC[3]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg3 ; clock        ; clock       ; 0.000        ; 0.074      ; 1.593      ;
; 1.322 ; datapath:PO|PC[0]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.087      ; 1.643      ;
; 1.327 ; datapath:PO|PC[0]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.074      ; 1.635      ;
; 1.478 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|PC[1]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.744      ;
; 1.484 ; datapath:PO|PC[3]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg3 ; clock        ; clock       ; 0.000        ; 0.083      ; 1.801      ;
; 1.492 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg5  ; clock        ; clock       ; 0.000        ; 0.096      ; 1.822      ;
; 1.505 ; datapath:PO|PC[9]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg9 ; clock        ; clock       ; 0.000        ; 0.084      ; 1.823      ;
; 1.509 ; datapath:PO|PC[6]                                                                                               ; datapath:PO|PC[6]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.775      ;
; 1.516 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[15] ; datapath:PO|register_file:regs|regis:R14|Q[15]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.045     ; 1.737      ;
; 1.526 ; datapath:PO|PC[6]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg6  ; clock        ; clock       ; 0.000        ; 0.091      ; 1.851      ;
; 1.533 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg8  ; clock        ; clock       ; 0.000        ; 0.096      ; 1.863      ;
; 1.538 ; datapath:PO|PC[9]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg9 ; clock        ; clock       ; 0.000        ; 0.070      ; 1.842      ;
; 1.538 ; datapath:PO|PC[6]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg6 ; clock        ; clock       ; 0.000        ; 0.085      ; 1.857      ;
; 1.546 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg1  ; clock        ; clock       ; 0.000        ; 0.091      ; 1.871      ;
; 1.556 ; datapath:PO|PC[9]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg9 ; clock        ; clock       ; 0.000        ; 0.075      ; 1.865      ;
; 1.559 ; datapath:PO|PC[7]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg7  ; clock        ; clock       ; 0.000        ; 0.091      ; 1.884      ;
; 1.560 ; datapath:PO|PC[7]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.095      ; 1.889      ;
; 1.561 ; datapath:PO|PC[2]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.095      ; 1.890      ;
; 1.563 ; datapath:PO|PC[9]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg9  ; clock        ; clock       ; 0.000        ; 0.091      ; 1.888      ;
; 1.568 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg8  ; clock        ; clock       ; 0.000        ; 0.090      ; 1.892      ;
; 1.569 ; datapath:PO|PC[0]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.069      ; 1.872      ;
; 1.569 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg8 ; clock        ; clock       ; 0.000        ; 0.075      ; 1.878      ;
; 1.570 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg8 ; clock        ; clock       ; 0.000        ; 0.084      ; 1.888      ;
; 1.578 ; datapath:PO|PC[9]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg9 ; clock        ; clock       ; 0.000        ; 0.095      ; 1.907      ;
; 1.580 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg8 ; clock        ; clock       ; 0.000        ; 0.095      ; 1.909      ;
; 1.592 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg8 ; clock        ; clock       ; 0.000        ; 0.070      ; 1.896      ;
; 1.613 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.096      ; 1.943      ;
; 1.616 ; datapath:PO|PC[9]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg9 ; clock        ; clock       ; 0.000        ; 0.088      ; 1.938      ;
; 1.627 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg8  ; clock        ; clock       ; 0.000        ; 0.091      ; 1.952      ;
; 1.627 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg8 ; clock        ; clock       ; 0.000        ; 0.088      ; 1.949      ;
; 1.631 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[19] ; datapath:PO|register_file:regs|regis:R31|Q[19]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.015     ; 1.882      ;
; 1.693 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[27] ; datapath:PO|register_file:regs|regis:R8|Q[27]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.070     ; 1.889      ;
; 1.747 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[20] ; datapath:PO|register_file:regs|regis:R29|Q[20]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.054     ; 1.959      ;
; 1.768 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[21] ; datapath:PO|register_file:regs|regis:R31|Q[21]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.048     ; 1.986      ;
; 1.772 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[5]  ; datapath:PO|register_file:regs|regis:R2|Q[5]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.040     ; 1.998      ;
; 1.774 ; datapath:PO|PC[0]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.094      ; 2.102      ;
; 1.809 ; datapath:PO|PC[4]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg4  ; clock        ; clock       ; 0.000        ; 0.090      ; 2.133      ;
; 1.814 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg5 ; clock        ; clock       ; 0.000        ; 0.070      ; 2.118      ;
; 1.815 ; datapath:PO|PC[4]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg4 ; clock        ; clock       ; 0.000        ; 0.084      ; 2.133      ;
; 1.823 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg5 ; clock        ; clock       ; 0.000        ; 0.088      ; 2.145      ;
; 1.824 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg5 ; clock        ; clock       ; 0.000        ; 0.075      ; 2.133      ;
; 1.827 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg5  ; clock        ; clock       ; 0.000        ; 0.091      ; 2.152      ;
; 1.853 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[10] ; datapath:PO|register_file:regs|regis:R10|Q[10]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.051     ; 2.068      ;
; 1.855 ; datapath:PO|PC[7]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.088      ; 2.177      ;
; 1.858 ; datapath:PO|PC[2]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg2  ; clock        ; clock       ; 0.000        ; 0.091      ; 2.183      ;
; 1.868 ; datapath:PO|PC[4]                                                                                               ; datapath:PO|PC[4]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.134      ;
; 1.873 ; datapath:PO|PC[2]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.088      ; 2.195      ;
; 1.883 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[28] ; datapath:PO|register_file:regs|regis:R20|Q[28]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.061     ; 2.088      ;
; 1.886 ; datapath:PO|PC[9]                                                                                               ; datapath:PO|PC[9]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.152      ;
; 1.895 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|PC[5]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.161      ;
; 1.899 ; datapath:PO|PC[4]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg4 ; clock        ; clock       ; 0.000        ; 0.070      ; 2.203      ;
; 1.902 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|PC[8]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.168      ;
; 1.907 ; datapath:PO|PC[7]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.075      ; 2.216      ;
; 1.910 ; datapath:PO|PC[7]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.084      ; 2.228      ;
; 1.914 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg1  ; clock        ; clock       ; 0.000        ; 0.092      ; 2.240      ;
; 1.916 ; datapath:PO|PC[2]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.070      ; 2.220      ;
; 1.938 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.089      ; 2.261      ;
; 1.942 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[3]  ; datapath:PO|register_file:regs|regis:R19|Q[3]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.032     ; 2.176      ;
; 1.956 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[7]  ; datapath:PO|register_file:regs|regis:R7|Q[7]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.028     ; 2.194      ;
; 1.962 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.076      ; 2.272      ;
; 1.977 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.071      ; 2.282      ;
; 1.996 ; datapath:PO|PC[4]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg4  ; clock        ; clock       ; 0.000        ; 0.096      ; 2.326      ;
; 2.030 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[12] ; datapath:PO|register_file:regs|regis:R11|Q[12]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.061     ; 2.235      ;
; 2.049 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[2]  ; datapath:PO|register_file:regs|regis:R6|Q[2]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.035     ; 2.280      ;
; 2.050 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[2]  ; datapath:PO|register_file:regs|regis:R4|Q[2]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.035     ; 2.281      ;
; 2.055 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[0]  ; datapath:PO|register_file:regs|regis:R3|Q[0]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.066     ; 2.255      ;
; 2.056 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[0]  ; datapath:PO|register_file:regs|regis:R31|Q[0]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.066     ; 2.256      ;
; 2.067 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|PC[2]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.001      ; 2.334      ;
; 2.075 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|PC[6]                                                                                                                               ; clock        ; clock       ; 0.000        ; -0.001     ; 2.340      ;
; 2.102 ; datapath:PO|PC[2]                                                                                               ; datapath:PO|PC[2]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.368      ;
; 2.104 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg5 ; clock        ; clock       ; 0.000        ; 0.095      ; 2.433      ;
; 2.112 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[13] ; datapath:PO|register_file:regs|regis:R0|Q[13]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.031     ; 2.347      ;
; 2.116 ; datapath:PO|PC[4]                                                                                               ; datapath:PO|PC[6]                                                                                                                               ; clock        ; clock       ; 0.000        ; -0.001     ; 2.381      ;
; 2.120 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[1]  ; datapath:PO|register_file:regs|regis:R23|Q[1]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.027     ; 2.359      ;
; 2.120 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[1]  ; datapath:PO|register_file:regs|regis:R31|Q[1]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.027     ; 2.359      ;
; 2.138 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[17] ; datapath:PO|register_file:regs|regis:R31|Q[17]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.052     ; 2.352      ;
; 2.167 ; datapath:PO|PC[6]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg6 ; clock        ; clock       ; 0.000        ; 0.096      ; 2.497      ;
; 2.170 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[4]  ; datapath:PO|register_file:regs|regis:R27|Q[4]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.042     ; 2.394      ;
; 2.172 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|PC[6]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.438      ;
; 2.173 ; datapath:PO|PC[7]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg7  ; clock        ; clock       ; 0.000        ; 0.096      ; 2.503      ;
; 2.175 ; datapath:PO|PC[7]                                                                                               ; datapath:PO|PC[7]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.441      ;
; 2.230 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[19] ; datapath:PO|register_file:regs|regis:R23|Q[19]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.015     ; 2.481      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[0]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[0]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[10]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[10]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[11]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[11]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[12]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[12]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[13]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[13]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[14]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[14]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[15]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[15]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[16]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[16]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[17]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[17]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[18]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[18]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[19]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[19]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[1]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[1]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[20]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[20]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[21]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[21]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[22]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[22]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[23]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[23]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[24]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[24]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[25]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[25]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[26]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[26]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[27]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[27]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[28]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[28]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[29]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[29]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[2]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[2]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[30]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[30]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[31]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[31]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[3]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[3]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[4]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[4]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[5]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[5]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[6]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[6]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[7]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[7]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[8]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[8]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[9]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[9]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~portb_address_reg1 ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; instr_debug[*]   ; clock      ; 11.653 ; 11.653 ; Rise       ; clock           ;
;  instr_debug[0]  ; clock      ; 10.526 ; 10.526 ; Rise       ; clock           ;
;  instr_debug[1]  ; clock      ; 10.128 ; 10.128 ; Rise       ; clock           ;
;  instr_debug[2]  ; clock      ; 10.482 ; 10.482 ; Rise       ; clock           ;
;  instr_debug[3]  ; clock      ; 10.553 ; 10.553 ; Rise       ; clock           ;
;  instr_debug[4]  ; clock      ; 11.653 ; 11.653 ; Rise       ; clock           ;
;  instr_debug[5]  ; clock      ; 10.120 ; 10.120 ; Rise       ; clock           ;
;  instr_debug[6]  ; clock      ; 11.401 ; 11.401 ; Rise       ; clock           ;
;  instr_debug[7]  ; clock      ; 10.044 ; 10.044 ; Rise       ; clock           ;
;  instr_debug[8]  ; clock      ; 10.117 ; 10.117 ; Rise       ; clock           ;
;  instr_debug[9]  ; clock      ; 9.771  ; 9.771  ; Rise       ; clock           ;
;  instr_debug[10] ; clock      ; 9.613  ; 9.613  ; Rise       ; clock           ;
;  instr_debug[11] ; clock      ; 10.198 ; 10.198 ; Rise       ; clock           ;
;  instr_debug[12] ; clock      ; 10.558 ; 10.558 ; Rise       ; clock           ;
;  instr_debug[13] ; clock      ; 10.731 ; 10.731 ; Rise       ; clock           ;
;  instr_debug[14] ; clock      ; 9.995  ; 9.995  ; Rise       ; clock           ;
;  instr_debug[15] ; clock      ; 9.781  ; 9.781  ; Rise       ; clock           ;
;  instr_debug[16] ; clock      ; 10.610 ; 10.610 ; Rise       ; clock           ;
;  instr_debug[17] ; clock      ; 9.718  ; 9.718  ; Rise       ; clock           ;
;  instr_debug[18] ; clock      ; 9.622  ; 9.622  ; Rise       ; clock           ;
;  instr_debug[19] ; clock      ; 9.615  ; 9.615  ; Rise       ; clock           ;
;  instr_debug[20] ; clock      ; 10.347 ; 10.347 ; Rise       ; clock           ;
;  instr_debug[21] ; clock      ; 9.913  ; 9.913  ; Rise       ; clock           ;
;  instr_debug[22] ; clock      ; 9.738  ; 9.738  ; Rise       ; clock           ;
;  instr_debug[23] ; clock      ; 9.971  ; 9.971  ; Rise       ; clock           ;
;  instr_debug[24] ; clock      ; 9.731  ; 9.731  ; Rise       ; clock           ;
;  instr_debug[25] ; clock      ; 10.258 ; 10.258 ; Rise       ; clock           ;
;  instr_debug[26] ; clock      ; 10.480 ; 10.480 ; Rise       ; clock           ;
;  instr_debug[27] ; clock      ; 10.257 ; 10.257 ; Rise       ; clock           ;
;  instr_debug[28] ; clock      ; 10.224 ; 10.224 ; Rise       ; clock           ;
;  instr_debug[29] ; clock      ; 10.368 ; 10.368 ; Rise       ; clock           ;
;  instr_debug[30] ; clock      ; 10.179 ; 10.179 ; Rise       ; clock           ;
;  instr_debug[31] ; clock      ; 9.840  ; 9.840  ; Rise       ; clock           ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; instr_debug[*]   ; clock      ; 9.613  ; 9.613  ; Rise       ; clock           ;
;  instr_debug[0]  ; clock      ; 10.526 ; 10.526 ; Rise       ; clock           ;
;  instr_debug[1]  ; clock      ; 10.128 ; 10.128 ; Rise       ; clock           ;
;  instr_debug[2]  ; clock      ; 10.482 ; 10.482 ; Rise       ; clock           ;
;  instr_debug[3]  ; clock      ; 10.553 ; 10.553 ; Rise       ; clock           ;
;  instr_debug[4]  ; clock      ; 11.653 ; 11.653 ; Rise       ; clock           ;
;  instr_debug[5]  ; clock      ; 10.120 ; 10.120 ; Rise       ; clock           ;
;  instr_debug[6]  ; clock      ; 11.401 ; 11.401 ; Rise       ; clock           ;
;  instr_debug[7]  ; clock      ; 10.044 ; 10.044 ; Rise       ; clock           ;
;  instr_debug[8]  ; clock      ; 10.117 ; 10.117 ; Rise       ; clock           ;
;  instr_debug[9]  ; clock      ; 9.771  ; 9.771  ; Rise       ; clock           ;
;  instr_debug[10] ; clock      ; 9.613  ; 9.613  ; Rise       ; clock           ;
;  instr_debug[11] ; clock      ; 10.198 ; 10.198 ; Rise       ; clock           ;
;  instr_debug[12] ; clock      ; 10.558 ; 10.558 ; Rise       ; clock           ;
;  instr_debug[13] ; clock      ; 10.731 ; 10.731 ; Rise       ; clock           ;
;  instr_debug[14] ; clock      ; 9.995  ; 9.995  ; Rise       ; clock           ;
;  instr_debug[15] ; clock      ; 9.781  ; 9.781  ; Rise       ; clock           ;
;  instr_debug[16] ; clock      ; 10.610 ; 10.610 ; Rise       ; clock           ;
;  instr_debug[17] ; clock      ; 9.718  ; 9.718  ; Rise       ; clock           ;
;  instr_debug[18] ; clock      ; 9.622  ; 9.622  ; Rise       ; clock           ;
;  instr_debug[19] ; clock      ; 9.615  ; 9.615  ; Rise       ; clock           ;
;  instr_debug[20] ; clock      ; 10.347 ; 10.347 ; Rise       ; clock           ;
;  instr_debug[21] ; clock      ; 9.913  ; 9.913  ; Rise       ; clock           ;
;  instr_debug[22] ; clock      ; 9.738  ; 9.738  ; Rise       ; clock           ;
;  instr_debug[23] ; clock      ; 9.971  ; 9.971  ; Rise       ; clock           ;
;  instr_debug[24] ; clock      ; 9.731  ; 9.731  ; Rise       ; clock           ;
;  instr_debug[25] ; clock      ; 10.258 ; 10.258 ; Rise       ; clock           ;
;  instr_debug[26] ; clock      ; 10.480 ; 10.480 ; Rise       ; clock           ;
;  instr_debug[27] ; clock      ; 10.257 ; 10.257 ; Rise       ; clock           ;
;  instr_debug[28] ; clock      ; 10.224 ; 10.224 ; Rise       ; clock           ;
;  instr_debug[29] ; clock      ; 10.368 ; 10.368 ; Rise       ; clock           ;
;  instr_debug[30] ; clock      ; 10.179 ; 10.179 ; Rise       ; clock           ;
;  instr_debug[31] ; clock      ; 9.840  ; 9.840  ; Rise       ; clock           ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -7.883 ; -8192.235     ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.406 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.627 ; -2623.332             ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+
; -7.883 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg0 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.868      ;
; -7.883 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg1 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.868      ;
; -7.883 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg2 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.868      ;
; -7.883 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg3 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.868      ;
; -7.883 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg4 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.868      ;
; -7.883 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg5 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.868      ;
; -7.883 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg6 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.868      ;
; -7.883 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg7 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.868      ;
; -7.883 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg8 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.868      ;
; -7.883 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg9 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.868      ;
; -7.881 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg0 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.866      ;
; -7.881 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg1 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.866      ;
; -7.881 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg2 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.866      ;
; -7.881 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg3 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.866      ;
; -7.881 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg4 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.866      ;
; -7.881 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg5 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.866      ;
; -7.881 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg6 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.866      ;
; -7.881 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg7 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.866      ;
; -7.881 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg8 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.866      ;
; -7.881 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg9 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.047     ; 8.866      ;
; -7.857 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg0 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.846      ;
; -7.857 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg1 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.846      ;
; -7.857 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg2 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.846      ;
; -7.857 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg3 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.846      ;
; -7.857 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg4 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.846      ;
; -7.857 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg5 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.846      ;
; -7.857 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg6 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.846      ;
; -7.857 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg7 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.846      ;
; -7.857 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg8 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.846      ;
; -7.857 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg9 ; datapath:PO|PC[1] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.846      ;
; -7.855 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg0 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.844      ;
; -7.855 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg1 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.844      ;
; -7.855 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg2 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.844      ;
; -7.855 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg3 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.844      ;
; -7.855 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg4 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.844      ;
; -7.855 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg5 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.844      ;
; -7.855 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg6 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.844      ;
; -7.855 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg7 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.844      ;
; -7.855 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg8 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.844      ;
; -7.855 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg9 ; datapath:PO|PC[6] ; clock        ; clock       ; 1.000        ; -0.043     ; 8.844      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg0 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg0 ; datapath:PO|PC[5] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg1 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg2 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg3 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg4 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg5 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg6 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg7 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg8 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg9 ; datapath:PO|PC[4] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg1 ; datapath:PO|PC[5] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg2 ; datapath:PO|PC[5] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg3 ; datapath:PO|PC[5] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg4 ; datapath:PO|PC[5] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg5 ; datapath:PO|PC[5] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg6 ; datapath:PO|PC[5] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg7 ; datapath:PO|PC[5] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg8 ; datapath:PO|PC[5] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.821 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg9 ; datapath:PO|PC[5] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.807      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg0 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg0 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg0 ; datapath:PO|PC[9] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg1 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg2 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg3 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg4 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg5 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg6 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg7 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg8 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg9 ; datapath:PO|PC[2] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg1 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg2 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg3 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg4 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg5 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg6 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg7 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg8 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg9 ; datapath:PO|PC[7] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg1 ; datapath:PO|PC[9] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg2 ; datapath:PO|PC[9] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg3 ; datapath:PO|PC[9] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg4 ; datapath:PO|PC[9] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg5 ; datapath:PO|PC[9] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg6 ; datapath:PO|PC[9] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg7 ; datapath:PO|PC[9] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg8 ; datapath:PO|PC[9] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.820 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg9 ; datapath:PO|PC[9] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.806      ;
; -7.819 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg0 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.805      ;
; -7.819 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg1 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.805      ;
; -7.819 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg2 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.805      ;
; -7.819 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg3 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.805      ;
; -7.819 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg4 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.805      ;
; -7.819 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg5 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.805      ;
; -7.819 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg6 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.805      ;
; -7.819 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg7 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.805      ;
; -7.819 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg8 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.805      ;
; -7.819 ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg9 ; datapath:PO|PC[8] ; clock        ; clock       ; 1.000        ; -0.046     ; 8.805      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.406 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg1  ; clock        ; clock       ; 0.000        ; 0.067      ; 0.611      ;
; 0.413 ; datapath:PO|PC[3]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg3  ; clock        ; clock       ; 0.000        ; 0.065      ; 0.616      ;
; 0.414 ; datapath:PO|PC[0]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.065      ; 0.617      ;
; 0.416 ; datapath:PO|PC[6]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg6  ; clock        ; clock       ; 0.000        ; 0.067      ; 0.621      ;
; 0.424 ; datapath:PO|PC[0]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.623      ;
; 0.427 ; datapath:PO|PC[9]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg9  ; clock        ; clock       ; 0.000        ; 0.066      ; 0.631      ;
; 0.497 ; datapath:PO|PC[2]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg2  ; clock        ; clock       ; 0.000        ; 0.066      ; 0.701      ;
; 0.536 ; datapath:PO|PC[7]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg7  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.736      ;
; 0.539 ; datapath:PO|PC[9]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg9  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.739      ;
; 0.549 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg5  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.749      ;
; 0.551 ; datapath:PO|PC[2]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg2  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.751      ;
; 0.552 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.057      ; 0.747      ;
; 0.562 ; datapath:PO|PC[3]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg3  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.761      ;
; 0.571 ; datapath:PO|PC[2]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.056      ; 0.765      ;
; 0.572 ; datapath:PO|PC[0]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.055      ; 0.765      ;
; 0.580 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg5 ; clock        ; clock       ; 0.000        ; 0.056      ; 0.774      ;
; 0.592 ; datapath:PO|PC[7]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.772      ;
; 0.604 ; datapath:PO|PC[2]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.046      ; 0.788      ;
; 0.608 ; datapath:PO|PC[3]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg3 ; clock        ; clock       ; 0.000        ; 0.045      ; 0.791      ;
; 0.621 ; datapath:PO|PC[0]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.057      ; 0.816      ;
; 0.626 ; datapath:PO|PC[0]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.045      ; 0.809      ;
; 0.646 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|PC[1]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.798      ;
; 0.653 ; datapath:PO|PC[6]                                                                                               ; datapath:PO|PC[6]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.673 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg5  ; clock        ; clock       ; 0.000        ; 0.066      ; 0.877      ;
; 0.678 ; datapath:PO|PC[9]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg9 ; clock        ; clock       ; 0.000        ; 0.056      ; 0.872      ;
; 0.689 ; datapath:PO|PC[3]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg3 ; clock        ; clock       ; 0.000        ; 0.055      ; 0.882      ;
; 0.697 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg8  ; clock        ; clock       ; 0.000        ; 0.066      ; 0.901      ;
; 0.701 ; datapath:PO|PC[6]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg6  ; clock        ; clock       ; 0.000        ; 0.063      ; 0.902      ;
; 0.708 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg1  ; clock        ; clock       ; 0.000        ; 0.063      ; 0.909      ;
; 0.708 ; datapath:PO|PC[9]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg9 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.888      ;
; 0.712 ; datapath:PO|PC[6]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg6 ; clock        ; clock       ; 0.000        ; 0.057      ; 0.907      ;
; 0.715 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[15] ; datapath:PO|register_file:regs|regis:R14|Q[15]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.050     ; 0.817      ;
; 0.722 ; datapath:PO|PC[9]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg9 ; clock        ; clock       ; 0.000        ; 0.046      ; 0.906      ;
; 0.725 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg8  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.925      ;
; 0.726 ; datapath:PO|PC[9]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg9  ; clock        ; clock       ; 0.000        ; 0.063      ; 0.927      ;
; 0.729 ; datapath:PO|PC[7]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg7  ; clock        ; clock       ; 0.000        ; 0.063      ; 0.930      ;
; 0.730 ; datapath:PO|PC[7]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.066      ; 0.934      ;
; 0.731 ; datapath:PO|PC[2]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.066      ; 0.935      ;
; 0.732 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg8 ; clock        ; clock       ; 0.000        ; 0.046      ; 0.916      ;
; 0.733 ; datapath:PO|PC[0]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.041      ; 0.912      ;
; 0.734 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg8 ; clock        ; clock       ; 0.000        ; 0.056      ; 0.928      ;
; 0.737 ; datapath:PO|PC[9]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg9 ; clock        ; clock       ; 0.000        ; 0.066      ; 0.941      ;
; 0.742 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg8 ; clock        ; clock       ; 0.000        ; 0.066      ; 0.946      ;
; 0.753 ; datapath:PO|PC[9]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg9 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.949      ;
; 0.755 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg8 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.935      ;
; 0.762 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.067      ; 0.967      ;
; 0.766 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg8 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.962      ;
; 0.767 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg8  ; clock        ; clock       ; 0.000        ; 0.063      ; 0.968      ;
; 0.770 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[19] ; datapath:PO|register_file:regs|regis:R31|Q[19]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.023     ; 0.899      ;
; 0.814 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[5]  ; datapath:PO|register_file:regs|regis:R2|Q[5]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.046     ; 0.920      ;
; 0.816 ; datapath:PO|PC[0]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.065      ; 1.019      ;
; 0.823 ; datapath:PO|PC[4]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a4~portb_address_reg4  ; clock        ; clock       ; 0.000        ; 0.062      ; 1.023      ;
; 0.824 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[27] ; datapath:PO|register_file:regs|regis:R8|Q[27]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.074     ; 0.902      ;
; 0.824 ; datapath:PO|PC[9]                                                                                               ; datapath:PO|PC[9]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.976      ;
; 0.827 ; datapath:PO|PC[4]                                                                                               ; datapath:PO|PC[4]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.979      ;
; 0.830 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|PC[5]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.982      ;
; 0.835 ; datapath:PO|PC[4]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg4 ; clock        ; clock       ; 0.000        ; 0.056      ; 1.029      ;
; 0.837 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg5 ; clock        ; clock       ; 0.000        ; 0.042      ; 1.017      ;
; 0.841 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[21] ; datapath:PO|register_file:regs|regis:R31|Q[21]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.051     ; 0.942      ;
; 0.843 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|PC[8]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.995      ;
; 0.852 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg5 ; clock        ; clock       ; 0.000        ; 0.058      ; 1.048      ;
; 0.853 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg5  ; clock        ; clock       ; 0.000        ; 0.063      ; 1.054      ;
; 0.853 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg5 ; clock        ; clock       ; 0.000        ; 0.046      ; 1.037      ;
; 0.861 ; datapath:PO|PC[2]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg2  ; clock        ; clock       ; 0.000        ; 0.063      ; 1.062      ;
; 0.864 ; datapath:PO|PC[7]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.058      ; 1.060      ;
; 0.875 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|PC[6]                                                                                                                               ; clock        ; clock       ; 0.000        ; -0.001     ; 1.026      ;
; 0.878 ; datapath:PO|PC[2]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.058      ; 1.074      ;
; 0.879 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|PC[2]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.001      ; 1.032      ;
; 0.879 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[10] ; datapath:PO|register_file:regs|regis:R10|Q[10]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.057     ; 0.974      ;
; 0.882 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[20] ; datapath:PO|register_file:regs|regis:R29|Q[20]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.058     ; 0.976      ;
; 0.893 ; datapath:PO|PC[4]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg4 ; clock        ; clock       ; 0.000        ; 0.042      ; 1.073      ;
; 0.896 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[7]  ; datapath:PO|register_file:regs|regis:R7|Q[7]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.033     ; 1.015      ;
; 0.897 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a0~portb_address_reg1  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.099      ;
; 0.904 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[3]  ; datapath:PO|register_file:regs|regis:R19|Q[3]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.040     ; 1.016      ;
; 0.904 ; datapath:PO|PC[4]                                                                                               ; datapath:PO|PC[6]                                                                                                                               ; clock        ; clock       ; 0.000        ; -0.001     ; 1.055      ;
; 0.907 ; datapath:PO|PC[7]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a24~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.056      ; 1.101      ;
; 0.909 ; datapath:PO|PC[7]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg7 ; clock        ; clock       ; 0.000        ; 0.046      ; 1.093      ;
; 0.916 ; datapath:PO|PC[2]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg2 ; clock        ; clock       ; 0.000        ; 0.042      ; 1.096      ;
; 0.917 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[28] ; datapath:PO|register_file:regs|regis:R20|Q[28]                                                                                                  ; clock        ; clock       ; 0.000        ; -0.066     ; 1.003      ;
; 0.921 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a28~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.059      ; 1.118      ;
; 0.928 ; datapath:PO|PC[2]                                                                                               ; datapath:PO|PC[2]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.080      ;
; 0.929 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|PC[6]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.081      ;
; 0.944 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a16~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.047      ; 1.129      ;
; 0.955 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|PC[4]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.001      ; 1.108      ;
; 0.959 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a20~portb_address_reg1 ; clock        ; clock       ; 0.000        ; 0.043      ; 1.140      ;
; 0.961 ; datapath:PO|PC[4]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a8~portb_address_reg4  ; clock        ; clock       ; 0.000        ; 0.066      ; 1.165      ;
; 0.961 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[2]  ; datapath:PO|register_file:regs|regis:R4|Q[2]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.041     ; 1.072      ;
; 0.961 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[2]  ; datapath:PO|register_file:regs|regis:R6|Q[2]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.041     ; 1.072      ;
; 0.961 ; datapath:PO|PC[7]                                                                                               ; datapath:PO|PC[7]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.113      ;
; 0.962 ; datapath:PO|PC[4]                                                                                               ; datapath:PO|PC[5]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.114      ;
; 0.963 ; datapath:PO|PC[8]                                                                                               ; datapath:PO|PC[9]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.115      ;
; 0.971 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[0]  ; datapath:PO|register_file:regs|regis:R3|Q[0]                                                                                                    ; clock        ; clock       ; 0.000        ; -0.071     ; 1.052      ;
; 0.971 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[0]  ; datapath:PO|register_file:regs|regis:R31|Q[0]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.071     ; 1.052      ;
; 0.978 ; datapath:PO|PC[5]                                                                                               ; datapath:PO|instructions_memory:imem|memory:mem|altsyncram:altsyncram_component|altsyncram_r9s1:auto_generated|ram_block1a12~portb_address_reg5 ; clock        ; clock       ; 0.000        ; 0.066      ; 1.182      ;
; 0.982 ; datapath:PO|PC[6]                                                                                               ; datapath:PO|PC[8]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.001      ; 1.135      ;
; 0.983 ; datapath:PO|PC[0]                                                                                               ; datapath:PO|PC[1]                                                                                                                               ; clock        ; clock       ; 0.000        ; -0.002     ; 1.133      ;
; 0.987 ; datapath:PO|PC[1]                                                                                               ; datapath:PO|PC[5]                                                                                                                               ; clock        ; clock       ; 0.000        ; 0.001      ; 1.140      ;
; 0.990 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[13] ; datapath:PO|register_file:regs|regis:R0|Q[13]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.036     ; 1.106      ;
; 0.992 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[1]  ; datapath:PO|register_file:regs|regis:R23|Q[1]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.035     ; 1.109      ;
; 0.992 ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[1]  ; datapath:PO|register_file:regs|regis:R31|Q[1]                                                                                                   ; clock        ; clock       ; 0.000        ; -0.035     ; 1.109      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[0]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[0]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[10]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[10]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[11]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[11]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[12]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[12]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[13]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[13]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[14]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[14]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[15]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[15]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[16]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[16]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[17]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[17]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[18]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[18]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[19]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[19]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[1]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[1]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[20]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[20]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[21]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[21]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[22]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[22]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[23]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[23]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[24]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[24]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[25]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[25]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[26]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[26]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[27]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[27]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[28]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[28]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[29]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[29]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[2]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[2]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[30]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[30]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[31]                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[31]                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[3]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[3]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[4]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[4]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[5]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[5]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[6]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[6]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[7]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[7]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[8]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[8]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[9]                          ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|q_b[9]                          ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; datapath:PO|data_memory:dmem|memory2:mem|altsyncram:altsyncram_component|altsyncram_upq1:auto_generated|ram_block1a0~portb_address_reg1 ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; instr_debug[*]   ; clock      ; 6.543 ; 6.543 ; Rise       ; clock           ;
;  instr_debug[0]  ; clock      ; 6.011 ; 6.011 ; Rise       ; clock           ;
;  instr_debug[1]  ; clock      ; 5.882 ; 5.882 ; Rise       ; clock           ;
;  instr_debug[2]  ; clock      ; 6.083 ; 6.083 ; Rise       ; clock           ;
;  instr_debug[3]  ; clock      ; 6.028 ; 6.028 ; Rise       ; clock           ;
;  instr_debug[4]  ; clock      ; 6.543 ; 6.543 ; Rise       ; clock           ;
;  instr_debug[5]  ; clock      ; 5.873 ; 5.873 ; Rise       ; clock           ;
;  instr_debug[6]  ; clock      ; 6.486 ; 6.486 ; Rise       ; clock           ;
;  instr_debug[7]  ; clock      ; 5.822 ; 5.822 ; Rise       ; clock           ;
;  instr_debug[8]  ; clock      ; 5.856 ; 5.856 ; Rise       ; clock           ;
;  instr_debug[9]  ; clock      ; 5.691 ; 5.691 ; Rise       ; clock           ;
;  instr_debug[10] ; clock      ; 5.628 ; 5.628 ; Rise       ; clock           ;
;  instr_debug[11] ; clock      ; 5.842 ; 5.842 ; Rise       ; clock           ;
;  instr_debug[12] ; clock      ; 6.096 ; 6.096 ; Rise       ; clock           ;
;  instr_debug[13] ; clock      ; 6.168 ; 6.168 ; Rise       ; clock           ;
;  instr_debug[14] ; clock      ; 5.809 ; 5.809 ; Rise       ; clock           ;
;  instr_debug[15] ; clock      ; 5.739 ; 5.739 ; Rise       ; clock           ;
;  instr_debug[16] ; clock      ; 6.085 ; 6.085 ; Rise       ; clock           ;
;  instr_debug[17] ; clock      ; 5.669 ; 5.669 ; Rise       ; clock           ;
;  instr_debug[18] ; clock      ; 5.626 ; 5.626 ; Rise       ; clock           ;
;  instr_debug[19] ; clock      ; 5.633 ; 5.633 ; Rise       ; clock           ;
;  instr_debug[20] ; clock      ; 5.986 ; 5.986 ; Rise       ; clock           ;
;  instr_debug[21] ; clock      ; 5.766 ; 5.766 ; Rise       ; clock           ;
;  instr_debug[22] ; clock      ; 5.680 ; 5.680 ; Rise       ; clock           ;
;  instr_debug[23] ; clock      ; 5.758 ; 5.758 ; Rise       ; clock           ;
;  instr_debug[24] ; clock      ; 5.678 ; 5.678 ; Rise       ; clock           ;
;  instr_debug[25] ; clock      ; 5.942 ; 5.942 ; Rise       ; clock           ;
;  instr_debug[26] ; clock      ; 5.984 ; 5.984 ; Rise       ; clock           ;
;  instr_debug[27] ; clock      ; 5.885 ; 5.885 ; Rise       ; clock           ;
;  instr_debug[28] ; clock      ; 5.856 ; 5.856 ; Rise       ; clock           ;
;  instr_debug[29] ; clock      ; 5.959 ; 5.959 ; Rise       ; clock           ;
;  instr_debug[30] ; clock      ; 5.916 ; 5.916 ; Rise       ; clock           ;
;  instr_debug[31] ; clock      ; 5.732 ; 5.732 ; Rise       ; clock           ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; instr_debug[*]   ; clock      ; 5.626 ; 5.626 ; Rise       ; clock           ;
;  instr_debug[0]  ; clock      ; 6.011 ; 6.011 ; Rise       ; clock           ;
;  instr_debug[1]  ; clock      ; 5.882 ; 5.882 ; Rise       ; clock           ;
;  instr_debug[2]  ; clock      ; 6.083 ; 6.083 ; Rise       ; clock           ;
;  instr_debug[3]  ; clock      ; 6.028 ; 6.028 ; Rise       ; clock           ;
;  instr_debug[4]  ; clock      ; 6.543 ; 6.543 ; Rise       ; clock           ;
;  instr_debug[5]  ; clock      ; 5.873 ; 5.873 ; Rise       ; clock           ;
;  instr_debug[6]  ; clock      ; 6.486 ; 6.486 ; Rise       ; clock           ;
;  instr_debug[7]  ; clock      ; 5.822 ; 5.822 ; Rise       ; clock           ;
;  instr_debug[8]  ; clock      ; 5.856 ; 5.856 ; Rise       ; clock           ;
;  instr_debug[9]  ; clock      ; 5.691 ; 5.691 ; Rise       ; clock           ;
;  instr_debug[10] ; clock      ; 5.628 ; 5.628 ; Rise       ; clock           ;
;  instr_debug[11] ; clock      ; 5.842 ; 5.842 ; Rise       ; clock           ;
;  instr_debug[12] ; clock      ; 6.096 ; 6.096 ; Rise       ; clock           ;
;  instr_debug[13] ; clock      ; 6.168 ; 6.168 ; Rise       ; clock           ;
;  instr_debug[14] ; clock      ; 5.809 ; 5.809 ; Rise       ; clock           ;
;  instr_debug[15] ; clock      ; 5.739 ; 5.739 ; Rise       ; clock           ;
;  instr_debug[16] ; clock      ; 6.085 ; 6.085 ; Rise       ; clock           ;
;  instr_debug[17] ; clock      ; 5.669 ; 5.669 ; Rise       ; clock           ;
;  instr_debug[18] ; clock      ; 5.626 ; 5.626 ; Rise       ; clock           ;
;  instr_debug[19] ; clock      ; 5.633 ; 5.633 ; Rise       ; clock           ;
;  instr_debug[20] ; clock      ; 5.986 ; 5.986 ; Rise       ; clock           ;
;  instr_debug[21] ; clock      ; 5.766 ; 5.766 ; Rise       ; clock           ;
;  instr_debug[22] ; clock      ; 5.680 ; 5.680 ; Rise       ; clock           ;
;  instr_debug[23] ; clock      ; 5.758 ; 5.758 ; Rise       ; clock           ;
;  instr_debug[24] ; clock      ; 5.678 ; 5.678 ; Rise       ; clock           ;
;  instr_debug[25] ; clock      ; 5.942 ; 5.942 ; Rise       ; clock           ;
;  instr_debug[26] ; clock      ; 5.984 ; 5.984 ; Rise       ; clock           ;
;  instr_debug[27] ; clock      ; 5.885 ; 5.885 ; Rise       ; clock           ;
;  instr_debug[28] ; clock      ; 5.856 ; 5.856 ; Rise       ; clock           ;
;  instr_debug[29] ; clock      ; 5.959 ; 5.959 ; Rise       ; clock           ;
;  instr_debug[30] ; clock      ; 5.916 ; 5.916 ; Rise       ; clock           ;
;  instr_debug[31] ; clock      ; 5.732 ; 5.732 ; Rise       ; clock           ;
+------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -17.354    ; 0.406 ; N/A      ; N/A     ; -1.627              ;
;  clock           ; -17.354    ; 0.406 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -18044.207 ; 0.0   ; 0.0      ; 0.0     ; -2623.332           ;
;  clock           ; -18044.207 ; 0.000 ; N/A      ; N/A     ; -2623.332           ;
+------------------+------------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; instr_debug[*]   ; clock      ; 11.653 ; 11.653 ; Rise       ; clock           ;
;  instr_debug[0]  ; clock      ; 10.526 ; 10.526 ; Rise       ; clock           ;
;  instr_debug[1]  ; clock      ; 10.128 ; 10.128 ; Rise       ; clock           ;
;  instr_debug[2]  ; clock      ; 10.482 ; 10.482 ; Rise       ; clock           ;
;  instr_debug[3]  ; clock      ; 10.553 ; 10.553 ; Rise       ; clock           ;
;  instr_debug[4]  ; clock      ; 11.653 ; 11.653 ; Rise       ; clock           ;
;  instr_debug[5]  ; clock      ; 10.120 ; 10.120 ; Rise       ; clock           ;
;  instr_debug[6]  ; clock      ; 11.401 ; 11.401 ; Rise       ; clock           ;
;  instr_debug[7]  ; clock      ; 10.044 ; 10.044 ; Rise       ; clock           ;
;  instr_debug[8]  ; clock      ; 10.117 ; 10.117 ; Rise       ; clock           ;
;  instr_debug[9]  ; clock      ; 9.771  ; 9.771  ; Rise       ; clock           ;
;  instr_debug[10] ; clock      ; 9.613  ; 9.613  ; Rise       ; clock           ;
;  instr_debug[11] ; clock      ; 10.198 ; 10.198 ; Rise       ; clock           ;
;  instr_debug[12] ; clock      ; 10.558 ; 10.558 ; Rise       ; clock           ;
;  instr_debug[13] ; clock      ; 10.731 ; 10.731 ; Rise       ; clock           ;
;  instr_debug[14] ; clock      ; 9.995  ; 9.995  ; Rise       ; clock           ;
;  instr_debug[15] ; clock      ; 9.781  ; 9.781  ; Rise       ; clock           ;
;  instr_debug[16] ; clock      ; 10.610 ; 10.610 ; Rise       ; clock           ;
;  instr_debug[17] ; clock      ; 9.718  ; 9.718  ; Rise       ; clock           ;
;  instr_debug[18] ; clock      ; 9.622  ; 9.622  ; Rise       ; clock           ;
;  instr_debug[19] ; clock      ; 9.615  ; 9.615  ; Rise       ; clock           ;
;  instr_debug[20] ; clock      ; 10.347 ; 10.347 ; Rise       ; clock           ;
;  instr_debug[21] ; clock      ; 9.913  ; 9.913  ; Rise       ; clock           ;
;  instr_debug[22] ; clock      ; 9.738  ; 9.738  ; Rise       ; clock           ;
;  instr_debug[23] ; clock      ; 9.971  ; 9.971  ; Rise       ; clock           ;
;  instr_debug[24] ; clock      ; 9.731  ; 9.731  ; Rise       ; clock           ;
;  instr_debug[25] ; clock      ; 10.258 ; 10.258 ; Rise       ; clock           ;
;  instr_debug[26] ; clock      ; 10.480 ; 10.480 ; Rise       ; clock           ;
;  instr_debug[27] ; clock      ; 10.257 ; 10.257 ; Rise       ; clock           ;
;  instr_debug[28] ; clock      ; 10.224 ; 10.224 ; Rise       ; clock           ;
;  instr_debug[29] ; clock      ; 10.368 ; 10.368 ; Rise       ; clock           ;
;  instr_debug[30] ; clock      ; 10.179 ; 10.179 ; Rise       ; clock           ;
;  instr_debug[31] ; clock      ; 9.840  ; 9.840  ; Rise       ; clock           ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; instr_debug[*]   ; clock      ; 5.626 ; 5.626 ; Rise       ; clock           ;
;  instr_debug[0]  ; clock      ; 6.011 ; 6.011 ; Rise       ; clock           ;
;  instr_debug[1]  ; clock      ; 5.882 ; 5.882 ; Rise       ; clock           ;
;  instr_debug[2]  ; clock      ; 6.083 ; 6.083 ; Rise       ; clock           ;
;  instr_debug[3]  ; clock      ; 6.028 ; 6.028 ; Rise       ; clock           ;
;  instr_debug[4]  ; clock      ; 6.543 ; 6.543 ; Rise       ; clock           ;
;  instr_debug[5]  ; clock      ; 5.873 ; 5.873 ; Rise       ; clock           ;
;  instr_debug[6]  ; clock      ; 6.486 ; 6.486 ; Rise       ; clock           ;
;  instr_debug[7]  ; clock      ; 5.822 ; 5.822 ; Rise       ; clock           ;
;  instr_debug[8]  ; clock      ; 5.856 ; 5.856 ; Rise       ; clock           ;
;  instr_debug[9]  ; clock      ; 5.691 ; 5.691 ; Rise       ; clock           ;
;  instr_debug[10] ; clock      ; 5.628 ; 5.628 ; Rise       ; clock           ;
;  instr_debug[11] ; clock      ; 5.842 ; 5.842 ; Rise       ; clock           ;
;  instr_debug[12] ; clock      ; 6.096 ; 6.096 ; Rise       ; clock           ;
;  instr_debug[13] ; clock      ; 6.168 ; 6.168 ; Rise       ; clock           ;
;  instr_debug[14] ; clock      ; 5.809 ; 5.809 ; Rise       ; clock           ;
;  instr_debug[15] ; clock      ; 5.739 ; 5.739 ; Rise       ; clock           ;
;  instr_debug[16] ; clock      ; 6.085 ; 6.085 ; Rise       ; clock           ;
;  instr_debug[17] ; clock      ; 5.669 ; 5.669 ; Rise       ; clock           ;
;  instr_debug[18] ; clock      ; 5.626 ; 5.626 ; Rise       ; clock           ;
;  instr_debug[19] ; clock      ; 5.633 ; 5.633 ; Rise       ; clock           ;
;  instr_debug[20] ; clock      ; 5.986 ; 5.986 ; Rise       ; clock           ;
;  instr_debug[21] ; clock      ; 5.766 ; 5.766 ; Rise       ; clock           ;
;  instr_debug[22] ; clock      ; 5.680 ; 5.680 ; Rise       ; clock           ;
;  instr_debug[23] ; clock      ; 5.758 ; 5.758 ; Rise       ; clock           ;
;  instr_debug[24] ; clock      ; 5.678 ; 5.678 ; Rise       ; clock           ;
;  instr_debug[25] ; clock      ; 5.942 ; 5.942 ; Rise       ; clock           ;
;  instr_debug[26] ; clock      ; 5.984 ; 5.984 ; Rise       ; clock           ;
;  instr_debug[27] ; clock      ; 5.885 ; 5.885 ; Rise       ; clock           ;
;  instr_debug[28] ; clock      ; 5.856 ; 5.856 ; Rise       ; clock           ;
;  instr_debug[29] ; clock      ; 5.959 ; 5.959 ; Rise       ; clock           ;
;  instr_debug[30] ; clock      ; 5.916 ; 5.916 ; Rise       ; clock           ;
;  instr_debug[31] ; clock      ; 5.732 ; 5.732 ; Rise       ; clock           ;
+------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 56143089 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 56143089 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1034  ; 1034 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 320   ; 320  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Feb 07 17:02:07 2026
Info: Command: quartus_sta mips -c mips
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mips.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -17.354
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.354    -18044.207 clock 
Info (332146): Worst-case hold slack is 0.906
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.906         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -2623.332 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.883
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.883     -8192.235 clock 
Info (332146): Worst-case hold slack is 0.406
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.406         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -2623.332 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4566 megabytes
    Info: Processing ended: Sat Feb 07 17:02:08 2026
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


