
                                 PrimeTime (R)

              Version P-2019.03-SP5-1 for linux64 - Dec 13, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
# specify parameters
set DESIGN "CDC"
CDC
#Step 1 Read in the design data, which includes a gate-level netlist and associated logic libraries.
set search_path " ../02_SYN/Netlist 			./ 			~iclabta01/umc018/Synthesis/ 			/usr/synthesis/libraries/syn/ " 
 ../02_SYN/Netlist    ./    ~iclabta01/umc018/Synthesis/    /usr/synthesis/libraries/syn/ 
#set link_library { slow.db dw_foundation.sldb }
set link_path "* slow.db"
* slow.db
read_verilog Netlist/$DESIGN\_SYN.v
1
current_design $DESIGN
Information: current_design won't return any data before link (DES-071)
link_design -keep_sub_designs $DESIGN
Loading verilog file '/RAID2/COURSE/iclab/iclab105/Lab07/EXERCISE/02_SYN/Netlist/CDC_SYN.v'
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'
Warning: -keep_sub_design option of link_design will be made obsolete and removed from future releases of PrimeTime starting with the 2017.12 release. (PT-007)
Linking design CDC...
Information: 368 (78.30%) library cells are unused in library slow..... (LNK-045)
Information: total 368 library cells are unused (LNK-046)
Design 'CDC' was successfully linked.
Information: There are 1943 leaf cells, ports, hiers and 1997 nets in the design (LNK-047)
1
#create_clock -period $CLK_period CLK
read_sdc Netlist/$DESIGN\_SYN.sdc

Reading SDC version 2.1...
Warning: Setting input delay on clock port (clk1) relative to a clock (clk1) defined at the same port. Command is ignored. (UITE-489)
Warning: Setting input delay on clock port (clk2) relative to a clock (clk2) defined at the same port. Command is ignored. (UITE-489)
1
1
#Step 6 Specify case and mode analysis settings.
#Step 7 Back-annotate delay and parasitics.
read_sdf Netlist/$DESIGN\_SYN.sdf

****************************************
Report : read_sdf /RAID2/COURSE/iclab/iclab105/Lab07/EXERCISE/02_SYN/Netlist/CDC_SYN.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : CDC
Version: P-2019.03-SP5-1
Date   : Tue May  9 02:00:17 2023
****************************************

        0 error(s)
        Number of annotated cell delay arcs :      8164
        Number of annotated net delay arcs  :      4632
        Number of annotated timing checks   :      2000
        Number of annotated constraints     :       996
        TEMPERATURE: 125.00 (min)  125.00 (max)
        VOLTAGE    : 1.62 (min)  1.62 (max)
        PROCESS    : slow (min)  slow (max)
1
# set_annotated_check 
foreach_in_collection x [get_cells */rq1_wptr_reg*] {
  set_annotated_check -0 -setup -from [get_object_name $x]/CK -to [get_object_name $x]/D -clock rise
  set_annotated_check -0 -hold  -from [get_object_name $x]/CK -to [get_object_name $x]/D -clock rise
}
foreach_in_collection x [get_cell */wq1_rptr_reg*] {
  set_annotated_check -0 -setup -from [get_object_name $x]/CK -to [get_object_name $x]/D -clock rise
  set_annotated_check -0 -hold  -from [get_object_name $x]/CK -to [get_object_name $x]/D -clock rise
}
write_sdf Netlist/$DESIGN\_SYN_pt.sdf
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
1
#Step 8 (Optional) Apply variation.
#Step 9 Specify power information
#Step 10 (Optional) Specify options and data for signal integrity analysis.
#Step 11 (Optional) Apply options for specific design techniques.
#Step 12 Check the design data and analysis setup.
check_timing
Information: Checking 'no_input_delay'.
Information: Checking 'no_driving_cell'.
Information: Checking 'unconstrained_endpoints'.
Information: Checking 'unexpandable_clocks'.
Information: Checking 'latch_fanout'.
Information: Checking 'no_clock'.
Information: Checking 'partial_input_delay'.
Information: Checking 'generic'.
Information: Checking 'loops'.
Information: Checking 'generated_clocks'.
Information: Checking 'pulse_clock_non_pulse_clock_merge'.
Information: Checking 'pll_configuration'.
check_timing succeeded.
1
#Step 13 Perform a full timing analysis and examine the results.
report_timing
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : CDC
Version: P-2019.03-SP5-1
Date   : Tue May  9 02:00:18 2023
****************************************


  Startpoint: dora_eq_reg_0__5_
               (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: m1_out_reg_9_
               (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dora_eq_reg_0__5_/CK (DFFHQX2)                          0.00       0.00 r
  dora_eq_reg_0__5_/Q (DFFHQX2)                           0.35 *     0.35 r
  U1978/Y (AND2X2)                                        0.23 *     0.58 r
  U1979/Y (INVX2)                                         0.06 *     0.64 f
  U1063/Y (OAI21X2)                                       0.17 *     0.81 r
  U1994/S (ADDFHX4)                                       0.53 *     1.34 f
  U2011/S (ADDFHX4)                                       0.40 *     1.75 f
  U1910/Y (XOR2X4)                                        0.26 *     2.01 f
  U1909/Y (NOR2X4)                                        0.16 *     2.17 r
  U1905/Y (NOR2X4)                                        0.07 *     2.24 f
  U1904/Y (NAND2X4)                                       0.08 *     2.32 r
  U1926/Y (NAND2X4)                                       0.10 *     2.42 f
  U1924/Y (AOI21X1)                                       0.17 *     2.59 r
  U2094/Y (XOR2X1)                                        0.24 *     2.84 f
  m1_out_reg_9_/D (DFFHQX4)                               0.00 *     2.84 f
  data arrival time                                                  2.84

  clock clk1 (rise edge)                                  3.20       3.20
  clock network delay (ideal)                             0.00       3.20
  clock reconvergence pessimism                           0.00       3.20
  m1_out_reg_9_/CK (DFFHQX4)                                         3.20 r
  library setup time                                     -0.36 *     2.84
  data required time                                                 2.84
  ------------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -2.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
#Step 14 (Optional) Perform ECO to fix timing violations and recover power.
#Step 15 Save the PrimeTime session.
#save_session
exit
Information: Defining new variable 'x'. (CMD-041)
Information: Defining new variable 'DESIGN'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 1129.19 MB
CPU usage for this session: 3 seconds 
Elapsed time for this session: 4 seconds
Diagnostics summary: 5 warnings, 9 informationals

Thank you for using pt_shell!
