
==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: reset_i (input port clocked by CLK)
Endpoint: _254735_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.80    1.80 v input external delay
   0.00    1.80 v reset_i (in)
   0.54    2.34 v _209416_/Z (BUF_X1)
   0.09    2.44 v _130754_/Z (BUF_X4)
   1.36    3.79 ^ _130755_/ZN (INV_X1)
   0.17    3.97 ^ _130766_/Z (BUF_X4)
   0.40    4.36 ^ _130767_/Z (BUF_X4)
   0.89    5.26 ^ _130768_/Z (BUF_X4)
   0.21    5.47 ^ _130769_/Z (BUF_X4)
   1.00    6.47 ^ _132528_/Z (BUF_X4)
   0.32    6.79 ^ _140334_/Z (BUF_X4)
   1.01    7.79 ^ _170713_/Z (BUF_X4)
   0.56    8.35 v _170716_/ZN (OAI21_X1)
   0.04    8.39 ^ _170719_/ZN (AOI21_X1)
   0.02    8.42 ^ _230908_/Z (BUF_X1)
   0.00    8.42 ^ _254735_/D (DFF_X1)
           8.42   data arrival time

   4.80    4.80   clock CLK (rise edge)
   0.00    4.80   clock network delay (ideal)
   0.00    4.80   clock reconvergence pessimism
           4.80 ^ _254735_/CK (DFF_X1)
  -0.03    4.77   library setup time
           4.77   data required time
---------------------------------------------------------
           4.77   data required time
          -8.42   data arrival time
---------------------------------------------------------
          -3.65   slack (VIOLATED)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns -6798.23

==========================================================================
report_wns
--------------------------------------------------------------------------
wns -3.65

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 1884979 u^2 23% utilization.
