\acrodef{IP}[IP]{intellectual property block}
\acrodef{SoC}[SoC]{System-on-Chip}
\acrodef{IC}[IC]{integrated circuit}
\acrodef{eFPGA}[eFPGA]{embedded field programmable gate array}
\acrodef{RTL}[RTL]{register-transfer level}
\acrodef{CPS}{Cyber-Physical System}
\acrodef{IoT}{Internet of Things}
\acrodef{CAD}{Computer-Aided Design}
\acrodef{EDA}{Electronic Design Automation}
\acrodef{HPC}{High-Performance Computing}
\acrodef{DL}{deep learning}
\acrodef{ML}{machine learning}
\acrodef{NLP}{natural language processing}
\acrodef{IC}{Integrated Circuit}
\acrodef{CWE}[CWE]{Common Weakness Enumeration}
\acrodef{CVE}[CVE]{Common Vulnerabilities and Exposures}
\acrodef{LLM}[LLM]{large language model}
\acrodef{NMT}[NMT]{neural machine translation}
\acrodef{IP}[IP]{hardware intellectual property block}
\acrodef{HDL}[HDL]{hardware description language}
\acrodef{RTL}[RTL]{register-transfer level}
\acrodef{SDL}[SDL]{security development lifecycle}
\acrodef{FSM}[FSM]{finite state machine}
\acrodef{AST}[AST]{abstract syntax tree}
\acrodef{SoC}[SoC]{system-on-chip}
\acrodef{SA-EDI}{Security Annotation for Electronic Design Integration standard}