{"201501": {"c": "EE 401", "n": "Very Large Scale Integrated System Design I", "f": "FENS", "cr": 3.0, "ac": 7, "ca": 15, "pr": ["CS 303", "EL 302", "EE 302"], "co": ["EE 401L"], "i": [{"tn": "İlker Hamzaoğlu", "ta": 7, "tc": 15}], "ce": 0, "p": 363}, "201601": {"c": "EE 401", "n": "Very Large Scale Integrated System Design I", "f": "FENS", "cr": 3.0, "ac": 6, "ca": 20, "pr": ["CS 303", "EL 302", "EE 302"], "co": ["EE 401L"], "i": [{"tn": "İlker Hamzaoğlu", "ta": 6, "tc": 20}], "ce": 0, "p": 381}, "201701": {"c": "EE 401", "n": "Very Large Scale Integrated System Design I", "f": "FENS", "cr": 3.0, "ac": 10, "ca": 20, "pr": ["CS 303", "EL 302", "EE 302"], "co": ["EE 401L"], "i": [{"tn": "İlker Hamzaoğlu", "ta": 10, "tc": 20}], "ce": 0, "p": 327}, "201801": {"c": "EE 401", "n": "Very Large Scale Integrated System Design I", "f": "FENS", "cr": 3.0, "ac": 13, "ca": 20, "pr": ["CS 303", "EL 302", "EE 302"], "co": ["EE 401L"], "i": [{"tn": "İlker Hamzaoğlu", "ta": 13, "tc": 20}], "ce": 0, "p": 275}, "201901": {"c": "EE 401", "n": "Very Large Scale Integrated System Design I", "f": "FENS", "cr": 3.0, "ac": 6, "ca": 20, "pr": ["CS 303", "EL 302", "EE 302"], "co": [], "i": [{"tn": "Ömer Ceylan", "ta": 6, "tc": 20}], "ce": 0, "p": 408}, "202001": {"c": "EE 401", "n": "Very Large Scale Integrated System Design I", "f": "FENS", "cr": 3.0, "ac": 18, "ca": 30, "pr": ["CS 303", "EL 302", "EE 302"], "co": ["EE 401L"], "i": [{"tn": "İlker Hamzaoğlu", "ta": 18, "tc": 30}], "ce": 0, "p": 242}, "catList": ["Complementary Metal-Oxide Semiconductor (CMOS) technology and limitations; CMOS circuit and logic design; layout rules and techniques; circuit characterization and performance estimation; CMOS subsystem design, basic building blocks; structured design principles; Very-Large-Scale Integrated (VLSI) system design methods; DRC, logic and circuit simulation."]}