// Seed: 4279652756
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_13 = 32'd43
) (
    output tri id_0,
    input supply1 id_1,
    output tri id_2,
    input tri1 id_3,
    output tri0 id_4,
    input wand id_5,
    input wor id_6,
    input supply1 id_7,
    input wand id_8,
    output wor id_9
);
  wire id_11 = id_8;
  wire id_12;
  ;
  assign id_11 = id_12;
  parameter id_13 = (1'b0);
  wor id_14 = 1;
  or primCall (id_4, id_11, id_7, id_5, id_1, id_3, id_13, id_8);
  module_0 modCall_1 (
      id_12,
      id_11,
      id_12,
      id_12,
      id_14,
      id_12,
      id_14
  );
  logic [1 : 1] id_15;
  ;
  logic [7:0] id_16;
  ;
  assign id_16[id_13] = -1;
  wire id_17;
endmodule
