
---------- Begin Simulation Statistics ----------
simSeconds                                   2.888923                       # Number of seconds simulated (Second)
simTicks                                 2888922908455                       # Number of ticks simulated (Tick)
finalTick                                2888922908455                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    453.74                       # Real time elapsed on the host (Second)
hostTickRate                               6366905496                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8636700                       # Number of bytes of host memory used (Byte)
simInsts                                    102100132                       # Number of instructions simulated (Count)
simOps                                      180762559                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   225018                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     398382                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        216674636                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.122178                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.471214                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       192004322                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2914                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      192519349                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  10116                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             11244658                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          22104689                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 292                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           214245515                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.898592                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.549734                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 138175320     64.49%     64.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  26456663     12.35%     76.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  19887103      9.28%     86.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  10096368      4.71%     90.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   9363602      4.37%     95.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   5089138      2.38%     97.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   3533397      1.65%     99.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1252496      0.58%     99.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    391428      0.18%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             214245515                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 1260588     93.43%     93.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     93.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     93.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     93.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     93.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     93.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     93.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     93.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     93.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     93.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     93.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     93.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     93.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  32886      2.44%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      4      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     4      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     95.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   7721      0.57%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 45022      3.34%     99.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              2004      0.15%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              946      0.07%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       708611      0.37%      0.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     146580708     76.14%     76.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       104127      0.05%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       1302734      0.68%     77.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      3335978      1.73%     78.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1632      0.00%     78.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       399761      0.21%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       277083      0.14%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            6      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        79200      0.04%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       308758      0.16%     79.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     79.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     79.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2424      0.00%     79.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     79.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     79.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd      6984841      3.63%     83.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp       470832      0.24%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      3219307      1.67%     85.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv           25      0.00%     85.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult      4100456      2.13%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     87.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     15248337      7.92%     95.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      4155127      2.16%     97.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      4879790      2.53%     99.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       359612      0.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      192519349                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.888518                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1349175                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.007008                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                538268666                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               170496615                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       157797615                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  62374835                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 32755444                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         29446917                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   161921781                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     31238132                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    273094                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                          480577                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         2429121                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       15790246                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4618123                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        51186                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         4645                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1557      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        348672      1.57%      1.57% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       355370      1.60%      3.17% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1117      0.01%      3.17% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     19778209     88.77%     91.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      1598380      7.17%     99.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       195819      0.88%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       22279124                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1312      0.08%      0.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         1048      0.07%      0.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         8360      0.53%      0.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          498      0.03%      0.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      1349333     86.31%     87.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       197944     12.66%     99.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         4929      0.32%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       1563424                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          384      0.07%      0.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            4      0.00%      0.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          996      0.19%      0.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          247      0.05%      0.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       513876     99.30%     99.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          715      0.14%     99.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1262      0.24%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       517484                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          245      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       347623      1.68%      1.68% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       347009      1.68%      3.35% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          619      0.00%      3.36% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     18428876     88.96%     92.32% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      1400436      6.76%     99.08% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.08% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       190890      0.92%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     20715698                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          245      0.05%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          682      0.13%      0.18% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          234      0.05%      0.23% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       513040     99.46%     99.68% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          423      0.08%     99.76% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.76% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1225      0.24%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       515849                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     10132109     45.48%     45.48% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     11607993     52.10%     97.58% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       348672      1.57%     99.15% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       190350      0.85%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     22279124                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       234221     48.51%     48.51% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       248521     51.47%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            4      0.00%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          122      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       482868                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          19779766                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      9659615                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            517484                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           2073                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       235885                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        281599                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             22279124                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               233988                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                16194122                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.726874                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            3059                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          196936                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             190350                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             6586                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1557      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       348672      1.57%      1.57% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       355370      1.60%      3.17% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1117      0.01%      3.17% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     19778209     88.77%     91.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      1598380      7.17%     99.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       195819      0.88%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     22279124                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          298      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       348672      5.73%      5.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1384      0.02%      5.76% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1117      0.02%      5.78% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      5536742     90.99%     96.77% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          970      0.02%     96.78% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.78% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       195819      3.22%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       6085002                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          996      0.43%      0.43% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.43% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       232277     99.27%     99.69% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          715      0.31%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       233988                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          996      0.43%      0.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       232277     99.27%     99.69% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          715      0.31%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       233988                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2888922908455                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       196936                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       190350                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         6586                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1509                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       198445                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               357535                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 357530                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               9906                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 347623                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              347623                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        11236124                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2622                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            516284                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    212627748                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.850136                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.733284                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       148500393     69.84%     69.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        21314782     10.02%     79.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        15231632      7.16%     87.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        13339538      6.27%     93.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         2385054      1.12%     94.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         3495049      1.64%     96.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1803283      0.85%     96.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1333396      0.63%     97.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         5224621      2.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    212627748                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1124                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                347628                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       678214      0.38%      0.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    140841995     77.92%     78.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       104084      0.06%     78.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      1201856      0.66%     79.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      3139508      1.74%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1632      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       399664      0.22%     80.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       276015      0.15%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     81.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        78966      0.04%     81.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       308537      0.17%     81.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1496      0.00%     81.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      6656385      3.68%     85.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp       470832      0.26%     85.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      3184154      1.76%     87.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv           25      0.00%     87.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      4010352      2.22%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     89.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11801209      6.53%     95.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      4004984      2.22%     98.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      3248659      1.80%     99.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       353986      0.20%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    180762559                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5224621                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            102100132                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              180762559                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      102100132                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        180762559                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.122178                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.471214                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           19408838                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           28242540                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         155180425                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         15049868                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         4358970                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       678214      0.38%      0.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    140841995     77.92%     78.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       104084      0.06%     78.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      1201856      0.66%     79.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      3139508      1.74%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1632      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd       399664      0.22%     80.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       276015      0.15%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     81.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        78966      0.04%     81.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       308537      0.17%     81.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     81.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1496      0.00%     81.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     81.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd      6656385      3.68%     85.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp       470832      0.26%     85.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      3184154      1.76%     87.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv           25      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     87.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult      4010352      2.22%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     89.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     11801209      6.53%     95.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      4004984      2.22%     98.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      3248659      1.80%     99.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       353986      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    180762559                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     20715698                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     20176321                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       539132                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     18428876                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      2286577                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       347628                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       347623                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                178801662                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3455512                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  30854133                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                616608                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 517600                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             11463950                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1967                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              193887231                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  9760                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           192246252                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         21339059                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        20110167                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        4506502                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.887258                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      123696829                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      76972760                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads       57489425                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      25798936                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     203003339                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    118781545                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          24616669                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     66867411                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          918                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           12147015                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      34416887                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1038942                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 3690                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5878                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  14568985                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                370924                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          214245515                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.911009                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.363630                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                182024437     84.96%     84.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3124811      1.46%     86.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1044889      0.49%     86.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2509842      1.17%     88.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1386245      0.65%     88.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  2332481      1.09%     89.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  4008900      1.87%     91.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1336679      0.62%     92.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 16477231      7.69%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            214245515                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             109674371                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.506171                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           22279124                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.102823                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    179299498                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    517600                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1135622                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   383131                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              192007236                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               302828                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 15790246                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4618123                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1603                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      2019                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   362777                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            169                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         282331                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       268848                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               551179                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                187264709                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               187244532                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 138929060                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 224362177                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.864174                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.619218                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      357664                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  740377                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  163                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 169                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 259148                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   34                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                4503214                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           15049868                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             15.896583                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.753856                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 351816      2.34%      2.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19             13212041     87.79%     90.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               758764      5.04%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               716168      4.76%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                10350      0.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  723      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               98                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             15049868                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                15482656                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 4506550                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     13848                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      9433                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2888922908455                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                14569778                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1198                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2888922908455                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2888922908455                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 517600                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                179130100                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1548681                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          28878                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  31019652                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2000604                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              193052826                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   482                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 722997                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   8986                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 977127                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents            2379                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           355847900                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   680388020                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                207229003                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  60720718                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             332523036                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 23324837                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     985                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 975                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   3137319                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        399386717                       # The number of ROB reads (Count)
system.cpu.rob.writes                       385615399                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                102100132                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  180762559                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   127                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples  14568981.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  14638578.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.294039054674                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          6606                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          6606                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             63252586                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              106137                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     29683318                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     4359006                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   29683318                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   4359006                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  588214                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                4246551                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.77                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                5179904                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  14703                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                1972224                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                7947506                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               14568981                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                672758                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                 34396                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                598003                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               3053849                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 26607565                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  2102104                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   254526                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    86092                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                    10770                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     9437                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     8104                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                     5454                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                     3407                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     2589                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                    2656                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                    1759                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     599                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    3158                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    3568                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    6607                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    6608                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    6607                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    6608                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    6608                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    6607                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    6607                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    6608                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    6606                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    6606                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    6606                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    6607                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    6607                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    6606                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    6606                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    6606                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         6606                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     4404.302452                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    9068.075006                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-8191          6047     91.54%     91.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-16383          219      3.32%     94.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-24575           95      1.44%     96.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-32767          112      1.70%     97.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-40959           55      0.83%     98.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::40960-49151            5      0.08%     98.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::49152-57343           24      0.36%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::57344-65535           24      0.36%     99.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::65536-73727           21      0.32%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::139264-147455            1      0.02%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::147456-155647            3      0.05%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           6606                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         6606                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.019376                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.991587                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.971784                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              3041     46.03%     46.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               408      6.18%     52.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              3148     47.65%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 6      0.09%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 3      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           6606                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 37645696                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               1009092935                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              27564336                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               349297287.25079215                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               9541388.56365033                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2888922855123                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       84862.68                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    932414784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     72006065                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       642681                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 322755162.926329791546                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 24924882.830642558634                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 222463.880264533160                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst     14568981                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     15114337                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      4359006                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 379629769817                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 410897101641                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 72210572437172                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26057.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27185.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data  16565834.60                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    932414784                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     76678151                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      1009092935                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    932414784                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    932414784                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data     27564336                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     27564336                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst      14568981                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      15114337                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         29683318                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      4359006                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         4359006                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       322755163                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        26542124                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          349297287                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    322755163                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      322755163                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data        9541389                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           9541389                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      322755163                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       36083513                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         358838676                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              29095104                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               112430                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        850848                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        740761                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        492058                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3       3207497                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4       1084500                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       1293442                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        915678                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       1570645                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        531033                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       7131993                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       665703                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      3567749                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      4661672                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       790170                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       901535                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       689820                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          9619                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         10267                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3387                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          3135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          3241                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          3104                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3080                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3164                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3447                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          6390                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         6247                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         9686                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        15639                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        10552                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        12043                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         9429                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             244993671458                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           145475520000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        790526871458                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8420.44                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27170.44                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             24387765                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              102519                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             83.82                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.18                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      4717239                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   396.265493                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   232.838981                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   376.179783                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      1281684     27.17%     27.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      1234822     26.18%     53.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       334020      7.08%     60.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       281274      5.96%     66.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       247480      5.25%     71.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       165165      3.50%     75.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       120586      2.56%     77.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        83429      1.77%     79.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       968779     20.54%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      4717239                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         1862086656                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         7195520                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               644.560867                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 2.490728                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     5.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.85                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2888922908455                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      12253346700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       6512785455                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     72509763060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      203564340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 228048649920.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 970620277440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 291981952800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1582130339715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    547.654053                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 748867777096                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  96467280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 2043587851359                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      21427818300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      11389136550                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    135229279500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      383320260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 228048649920.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 1229714107470                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  73797674880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1699989986880                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    588.451143                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 175394612719                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  96467280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 2617061015736                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2888922908455                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             29682754                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            29682753                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             4358444                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            4358444                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq                  2                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp                 2                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq          562                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp          562                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq          562                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp          562                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port     29137961                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total     29137961                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port     38946686                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total     38946686                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                68084647                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port    932414720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total    932414720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port    104242487                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total    104242487                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1036657207                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           34042324                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 34042324    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             34042324                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2888922908455                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        512004932890                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       992085429267                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       487467951138                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.042311                       # Number of seconds simulated (Second)
simTicks                                  42310915534                       # Number of ticks simulated (Tick)
finalTick                                2931233823989                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.45                       # Real time elapsed on the host (Second)
hostTickRate                               6555203587                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8636700                       # Number of bytes of host memory used (Byte)
simInsts                                    103832235                       # Number of instructions simulated (Count)
simOps                                      183372672                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 16086431                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   28409377                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          3173398                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.832107                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.545820                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         2828552                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        2833645                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     13                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               218391                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            256103                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             3129685                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.905409                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.447613                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1841151     58.83%     58.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    565558     18.07%     76.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    346326     11.07%     87.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    145490      4.65%     92.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    101909      3.26%     95.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     70727      2.26%     98.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     38533      1.23%     99.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     13432      0.43%     99.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      6559      0.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               3129685                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   10306     99.85%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     11      0.11%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 3      0.03%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                1      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          112      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       1763057     62.22%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       135941      4.80%     67.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     67.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     67.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     67.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     67.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     67.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     67.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        16384      0.58%     67.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           36      0.00%     67.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     67.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     67.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         8199      0.29%     67.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     67.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     67.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     67.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     67.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       289663     10.22%     78.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp        19618      0.69%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       134135      4.73%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       170864      6.03%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     89.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        71777      2.53%     92.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        24514      0.87%     92.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       191127      6.74%     99.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         8218      0.29%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        2833645                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.892937                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               10321                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.003642                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  6296884                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1722143                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1569234                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   2510423                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1324801                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          1188260                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1587266                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      1256588                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      4560                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            9376                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           43713                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         207379                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         33998                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           10                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            5                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return            60      0.02%      0.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect           63      0.03%      0.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%      0.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       228887     92.11%     92.16% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        19475      7.84%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond            7      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         248492                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return            1      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect            3      0.01%      0.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%      0.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        19083     81.93%     81.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         4199     18.03%     99.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            6      0.03%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         23292                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            3      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        11128     99.96%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            1      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        11132                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return           59      0.03%      0.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect           59      0.03%      0.05% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%      0.05% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       209798     93.16%     93.22% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        15275      6.78%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond            1      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       225192                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            3      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        11121     99.96%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            1      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        11125                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       106495     42.86%     42.86% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       141937     57.12%     99.98% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS           60      0.02%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       248492                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         4167     37.43%     37.43% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         6965     62.57%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        11132                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            228887                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       122435                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             11132                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss              3                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         4167                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          6965                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               248492                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 4166                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  212896                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.856752                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted               3                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups               7                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                7                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return           60      0.02%      0.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect           63      0.03%      0.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%      0.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       228887     92.11%     92.16% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        19475      7.84%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond            7      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       248492                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return           60      0.17%      0.17% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            3      0.01%      0.18% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%      0.18% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        35526     99.80%     99.98% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            0      0.00%     99.98% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.98% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond            7      0.02%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         35596                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            3      0.07%      0.07% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.07% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         4163     99.93%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         4166                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            3      0.07%      0.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         4163     99.93%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         4166                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  42310915534                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups            7                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses            7                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            1                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                   64                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                     63                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                  4                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                     59                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                  59                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          218372                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             11129                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      3097926                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.842536                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.579944                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         2092974     67.56%     67.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          244235      7.88%     75.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          392824     12.68%     88.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          218483      7.05%     95.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           29330      0.95%     96.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           47366      1.53%     97.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            4716      0.15%     97.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            1649      0.05%     97.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           66349      2.14%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      3097926                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                    59                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          110      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      1643052     62.95%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     62.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       127775      4.90%     67.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     67.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        16384      0.63%     68.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           36      0.00%     68.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     68.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     68.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         8199      0.31%     68.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       275983     10.57%     79.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp        19618      0.75%     80.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       132671      5.08%     85.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       167098      6.40%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     91.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        62999      2.41%     94.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        20180      0.77%     94.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       127790      4.90%     99.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         8218      0.31%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      2610113                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         66349                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              1732103                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                2610113                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        1732103                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          2610113                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.832107                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.545820                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             219187                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            1138295                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           1607716                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           190789                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts           28398                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          110      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      1643052     62.95%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     62.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       127775      4.90%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        16384      0.63%     68.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu           36      0.00%     68.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     68.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     68.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         8199      0.31%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       275983     10.57%     79.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp        19618      0.75%     80.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       132671      5.08%     85.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     85.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       167098      6.40%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     91.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        62999      2.41%     94.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        20180      0.77%     94.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       127790      4.90%     99.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         8218      0.31%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      2610113                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       225192                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       225132                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl           60                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       209798                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        15394                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall           59                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn           59                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  2617386                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 21021                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    478120                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  2029                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  11129                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               140276                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     3                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                2890028                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    11                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             2829083                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           238285                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          262786                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts          32480                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.891500                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        1658221                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       1099252                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        2345451                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       1045917                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       2069632                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      1216701                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            295266                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads       776169                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             141997                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        490209                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   22264                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.cacheLines                    216099                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5857                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            3129685                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.932334                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.396200                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  2644122     84.49%     84.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    53487      1.71%     86.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    23436      0.75%     86.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    28350      0.91%     87.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    25149      0.80%     88.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    34062      1.09%     89.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    45289      1.45%     91.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    16458      0.53%     91.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   259332      8.29%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              3129685                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               1939213                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.611084                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             248492                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.078305                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      2628341                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     11129                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      20630                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      131                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                2828553                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                12344                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   207379                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   33998                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      125                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           6966                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         5481                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                12447                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  2757806                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 2757494                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   2054653                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   3545220                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.868940                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.579556                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                         244                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   16586                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   5595                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  60351                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             190789                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             15.492801                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             2.858605                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                    238      0.12%      0.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               184049     96.47%     96.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 3744      1.96%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 2670      1.40%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   88      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               44                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               190789                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  199319                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   32481                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       419                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        20                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42310915534                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  216099                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42310915534                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  42310915534                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  11129                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2621469                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   20761                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    472672                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3654                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                2861783                       # Number of instructions processed by rename (Count)
system.cpu.rename.SQFullEvents                    257                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             4858091                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     9510259                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  2070192                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   2479407                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               4442943                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   415076                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     20499                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          5860062                       # The number of ROB reads (Count)
system.cpu.rob.writes                         5688796                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1732103                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    2610113                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    216099.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    201141.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.014238596110                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           133                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           133                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               868638                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                2169                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       415163                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       28399                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     415163                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     28399                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     222                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  26100                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.09                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       23.72                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                     28                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      1                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                  70731                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                 128304                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 216099                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     9                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     4                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                 19750                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                  8636                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   389558                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    22986                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1992                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      398                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      80                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      90                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     134                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     133                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          133                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     3120.894737                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     799.546089                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    8955.240634                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-4095           119     89.47%     89.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-8191            8      6.02%     95.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-16383            3      2.26%     97.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::49152-53247            1      0.75%     98.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::57344-61439            1      0.75%     99.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::65536-69631            1      0.75%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            133                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          133                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.278195                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.253136                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.924034                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                43     32.33%     32.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                10      7.52%     39.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                80     60.15%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            133                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    14208                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 15139722                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                148105                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               357820713.84945798                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               3500396.95739948                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    42310902201                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       95388.92                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     13830336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      1308394                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data        13414                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 326873947.903261184692                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 30923320.459672093391                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 317034.028470049147                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       216099                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       199064                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data        28399                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst   5580158611                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   5603236076                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 976842545352                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25822.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     28147.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data  34397075.44                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     13830336                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      1309386                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        15139722                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     13830336                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     13830336                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data       148105                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       148105                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        216099                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        199064                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           415163                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data        28399                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           28399                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       326873948                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        30946766                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          357820714                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    326873948                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      326873948                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data        3500397                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           3500397                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      326873948                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       34447163                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         361321111                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                414941                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 2298                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         15565                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         17219                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          8252                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          7982                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          8040                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          7939                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          7982                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          8013                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          8007                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        110481                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        11825                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       133910                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        16099                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        17648                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        20515                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        15464                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           265                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           295                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           137                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          256                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          290                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          293                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          363                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               3403250937                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             2074705000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         11183394687                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8201.77                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            26951.77                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               350680                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                2107                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             84.51                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.69                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        64454                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   414.289136                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   256.878155                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   368.986135                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        13114     20.35%     20.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        17728     27.50%     47.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         5892      9.14%     56.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         4658      7.23%     64.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4885      7.58%     71.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         2276      3.53%     75.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1352      2.10%     77.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          997      1.55%     78.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        13552     21.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        64454                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           26556224                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          147072                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               627.644750                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 3.475982                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     4.93                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 4.90                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  42310915534                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         90013980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         47851155                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       578282880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        2980620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 3339953760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  13247294760                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   5091775200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    22398152355                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    529.370544                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  13102430646                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1412840000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  27795644888                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        370173300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        196751775                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      2384395860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        9014940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 3339953760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  18994552890                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    251978880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    25546821405                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    603.787961                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    362628170                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1412840000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  40535447364                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  42310915534                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               415163                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              415163                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               28399                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              28399                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port       432198                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total       432198                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port       454926                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total       454926                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  887124                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port     13830336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total     13830336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port      1457491                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total      1457491                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 15287827                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             443562                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   443562    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               443562                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  42310915534                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          6292656013                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        14695978027                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         5947675670                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.006040                       # Number of seconds simulated (Second)
simTicks                                   6039689004                       # Number of ticks simulated (Tick)
finalTick                                2937273512993                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.03                       # Real time elapsed on the host (Second)
hostTickRate                               5883379381                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8647964                       # Number of bytes of host memory used (Byte)
simInsts                                    104015669                       # Number of instructions simulated (Count)
simOps                                      183679747                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                101314128                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  178907915                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           452988                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.469488                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.404942                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          390842                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1732                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         392126                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    368                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                85377                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             97495                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 618                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              451820                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.867881                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.735153                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    327738     72.54%     72.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     32891      7.28%     79.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     22912      5.07%     84.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     24294      5.38%     90.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      9430      2.09%     92.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      9732      2.15%     94.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     20562      4.55%     99.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      3311      0.73%     99.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       950      0.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                451820                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    2469     49.52%     49.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     49.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     32      0.64%     50.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     50.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.04%     50.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     50.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     50.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    41      0.82%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     51.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   1163     23.33%     74.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   747     14.98%     89.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               447      8.97%     98.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               85      1.70%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         5206      1.33%      1.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        305517     77.91%     79.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          159      0.04%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           610      0.16%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          544      0.14%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          368      0.09%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          653      0.17%     79.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          591      0.15%     79.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          438      0.11%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         1960      0.50%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           38      0.01%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            3      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        36523      9.31%     89.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        34045      8.68%     98.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         3526      0.90%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1943      0.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         392126                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.865643                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                4986                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.012715                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  1218424                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  468323                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          359656                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     23007                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     9763                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             8973                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      380109                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        11797                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      1619                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             357                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1168                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          28314                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         37617                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         3918                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         2321                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           22      0.05%      0.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          1556      3.45%      3.50% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         1547      3.43%      6.92% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          253      0.56%      7.48% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        37949     84.08%     91.56% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1519      3.37%     94.93% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     94.93% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         2289      5.07%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          45135                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           20      0.15%      0.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          354      2.73%      2.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          531      4.09%      6.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           68      0.52%      7.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         9491     73.09%     80.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          746      5.74%     86.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     86.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1776     13.68%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         12986                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            7      0.36%      0.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            8      0.41%      0.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          303     15.47%     16.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          101      5.16%     21.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         1038     52.99%     74.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          194      9.90%     84.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     84.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          308     15.72%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         1959                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         1203      3.74%      3.75% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         1018      3.17%      6.92% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          185      0.58%      7.50% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond        28431     88.50%     95.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          774      2.41%     98.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          513      1.60%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total        32126                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.12%      0.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          184     11.41%     11.53% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           95      5.89%     17.42% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          917     56.85%     74.27% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          125      7.75%     82.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     82.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          290     17.98%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         1613                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        12577     27.87%     27.87% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB        30638     67.88%     95.75% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         1556      3.45%     99.19% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          364      0.81%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        45135                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         1602     83.66%     83.66% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          290     15.14%     98.80% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            8      0.42%     99.22% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           15      0.78%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         1915                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             37971                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken        29064                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              1959                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            636                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         1662                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           297                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                45135                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 1238                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   33153                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.734530                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             869                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            2542                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                364                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2178                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           22      0.05%      0.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         1556      3.45%      3.50% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         1547      3.43%      6.92% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          253      0.56%      7.48% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        37949     84.08%     91.56% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1519      3.37%     94.93% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     94.93% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         2289      5.07%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        45135                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           16      0.13%      0.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         1555     12.98%     13.11% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          407      3.40%     16.51% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          253      2.11%     18.62% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         7194     60.04%     78.66% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          268      2.24%     80.90% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     80.90% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         2289     19.10%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         11982                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          303     24.47%     24.47% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     24.47% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          741     59.85%     84.33% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          194     15.67%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         1238                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          303     24.47%     24.47% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     24.47% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          741     59.85%     84.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          194     15.67%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         1238                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   6039689004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         2542                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          364                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2178                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          409                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         2951                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 2154                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   2155                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                953                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   1203                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                1203                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           85044                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1114                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1809                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       439632                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.698482                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.668018                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          350376     79.70%     79.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           20112      4.57%     84.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           15675      3.57%     87.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           11041      2.51%     90.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           17577      4.00%     94.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           12720      2.89%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            3429      0.78%     98.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            1608      0.37%     98.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            7094      1.61%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       439632                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         558                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                  1203                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         2092      0.68%      0.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       248617     80.96%     81.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          141      0.05%     81.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          470      0.15%     81.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          500      0.16%     82.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          368      0.12%     82.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          652      0.21%     82.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          565      0.18%     82.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          434      0.14%     82.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         1946      0.63%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           17      0.01%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     83.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        19571      6.37%     89.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        28477      9.27%     98.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         1336      0.44%     99.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1884      0.61%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       307075                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          7094                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts               183434                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                 307075                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP         183434                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP           307075                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.469488                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.404942                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              51268                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               8819                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            299686                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            20907                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts           30361                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         2092      0.68%      0.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu       248617     80.96%     81.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          141      0.05%     81.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          470      0.15%     81.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          500      0.16%     82.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     82.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          368      0.12%     82.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     82.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     82.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     82.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     82.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     82.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          652      0.21%     82.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     82.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          565      0.18%     82.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     82.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          434      0.14%     82.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         1946      0.63%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           17      0.01%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     83.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        19571      6.37%     89.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        28477      9.27%     98.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         1336      0.44%     99.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         1884      0.61%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total       307075                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl        32126                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl        30223                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1901                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl        28431                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         3693                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         1203                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         1203                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                   143959                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                245210                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     39891                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 20569                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   2191                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                29944                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   518                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 398706                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2505                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              390512                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches            38389                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           39624                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts          35848                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.862080                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads         181435                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites        184169                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads          12792                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          6454                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        444508                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites       254865                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             75472                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads       156995                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          207                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches              32558                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        288472                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    5378                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  480                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2633                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                     12867                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1534                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             451820                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.922339                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.331894                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   372474     82.44%     82.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    16579      3.67%     86.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     4178      0.92%     87.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     5634      1.25%     88.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     5170      1.14%     89.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     4159      0.92%     90.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     6158      1.36%     91.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     3273      0.72%     92.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    34195      7.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               451820                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                246345                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.543822                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              45135                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.099638                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       157538                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      2191                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      12637                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    64443                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 392574                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  101                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    28314                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   37617                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   780                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       203                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    56415                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            136                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            332                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1709                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 2041                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   373465                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  368629                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                    219903                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    311023                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.813772                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.707031                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                        4172                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    7412                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   13                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 136                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   7266                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   20                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  10314                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              20907                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             14.988138                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.950185                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   3676     17.58%     17.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                13574     64.93%     82.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 2743     13.12%     95.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  628      3.00%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  264      1.26%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   10      0.05%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   12      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               67                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                20907                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   25921                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   35856                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       465                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      4370                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6039689004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   13261                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       723                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6039689004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   6039689004                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   2191                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   151901                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  100192                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           5942                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     50175                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                141419                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 396079                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   514                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   2718                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   2050                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 127772                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              793614                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     1445205                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   460618                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     13240                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                628445                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   165011                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     210                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 211                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    119296                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           821368                       # The number of ROB reads (Count)
system.cpu.rob.writes                          796566                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   183434                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     307075                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    23                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples     12867.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     26215.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.005043615146                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           362                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           362                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                96840                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                6158                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        34108                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       30367                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      34108                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     30367                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    1506                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  23887                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.02                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                   3143                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                    482                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                   1959                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                  15657                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  12867                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                   660                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                   374                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                  1446                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                 27887                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    23330                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     7576                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1085                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      362                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       84                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       54                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       31                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                       23                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                       14                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     343                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     347                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     361                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     361                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     361                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     362                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     362                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     361                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     361                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     361                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     362                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     363                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     362                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     362                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     362                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     362                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     362                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     362                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          362                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       90.395028                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     355.884013                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255            323     89.23%     89.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511           18      4.97%     94.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-767           10      2.76%     96.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-1023            5      1.38%     98.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1279            2      0.55%     98.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1535            1      0.28%     99.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1791            1      0.28%     99.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2815            1      0.28%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-4863            1      0.28%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            362                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          362                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.930939                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.925475                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.431686                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                14      3.87%      3.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 4      1.10%      4.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               338     93.37%     98.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 5      1.38%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      0.28%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            362                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    96384                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   960683                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                230280                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               159061666.81161121                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               38127790.99180253                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     6039569007                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       93673.04                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       823488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       126290                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data        51210                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 136346093.226756483316                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 20910017.041665546596                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 8478913.395389124751                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst        12867                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        21241                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data        30367                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    369518609                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    592410670                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 177552443909                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28718.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27889.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   5846887.87                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       823488                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       137195                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          960683                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       823488                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       823488                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data       230280                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       230280                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst         12867                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         21241                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            34108                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data        30367                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           30367                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       136346093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        22715574                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          159061667                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    136346093                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      136346093                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       38127791                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          38127791                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      136346093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       60843365                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         197189458                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 32602                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 6491                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1843                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           872                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          2356                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1347                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          2402                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1371                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1316                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           569                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1399                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3687                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          820                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          798                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         7790                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1710                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         2574                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1748                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           405                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           368                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           387                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           352                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           366                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           356                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           352                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           382                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           415                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           427                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          374                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          369                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          789                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          389                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          373                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          387                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                350641779                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              163010000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           961929279                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10755.22                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29505.22                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                24972                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                5728                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             76.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.25                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         8393                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   298.435363                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   185.509678                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   309.092354                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         2618     31.19%     31.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         2614     31.15%     62.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          888     10.58%     72.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          529      6.30%     79.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          342      4.07%     83.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          253      3.01%     86.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          184      2.19%     88.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          151      1.80%     90.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          814      9.70%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         8393                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            2086528                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          415424                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               345.469444                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                68.782350                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.24                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.70                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.54                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                78.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6039689004                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         23947560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         12728430                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        86222640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       15492960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 476960640.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   1523051970                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1036670400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     3175074600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    525.701671                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2678613590                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    201760000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   3159315414                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         35978460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         19123005                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       146555640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       18390060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 476960640.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   1676094690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    907792320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     3280894815                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    543.222476                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2343810678                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    201760000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   3494118326                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   6039689004                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                33829                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               33830                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               30088                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              30088                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq          279                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp          279                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq          279                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp          279                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port        25735                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total        25735                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port       103216                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total       103216                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  128951                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port       823552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total       823552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port       367475                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total       367475                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1191027                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              64475                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    64475    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                64475                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6039689004                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1264528386                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          883270109                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1080172799                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
