INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPUexperiment/Experiment1/2019201408³ÂÖ¾Åó/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'sum' is not allowed [E:/CPUexperiment/Experiment1/2019201408³ÂÖ¾Åó/adder/adder.srcs/sources_1/new/adder.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPUexperiment/Experiment1/2019201408³ÂÖ¾Åó/adder/adder.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPUexperiment/Experiment1/2019201408³ÂÖ¾Åó/adder/adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
