{
    "options": {
        "ghdl_analysis": [
            "--workdir=work",
            "-Pwork"
        ]
    },
    "files": [
        { "file": "src/alu.vhdl",                   "library": "Src" },
        { "file": "src/constants.vhdl",             "library": "Src" },
        { "file": "src/register_bank.vhdl",         "library": "Src" },
        { "file": "src/state_register/multiplexor_2to1.vhdl",  "library": "Src" },
        { "file": "src/state_register/register_lib.vhdl",      "library": "Src" },
        { "file": "src/state_register/state_register.vhdl",    "library": "Src" },
        { "file": "tests/clock.vhdl",               "library": "Tests" },
        { "file": "tests/alu_tb.vhdl",              "library": "Tests" },
        { "file": "tests/register_bank_tb.vhdl",    "library": "Tests" },
        { "file": "tests/multiplexor_2to1_tb.vhdl", "library": "Tests" },
        { "file": "tests/register_tb.vhdl",     "library": "Tests" },
        { "file": "tests/state_register_tb.vhdl",   "library": "Tests" }
    ]
}
