#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 29 14:24:52 2018
# Process ID: 27128
# Current directory: D:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.runs/impl_2
# Command line: vivado.exe -log DAC_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source DAC_wrapper.tcl -notrace
# Log file: D:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.runs/impl_2/DAC_wrapper.vdi
# Journal file: D:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source DAC_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/NextLab/Vivado/ip_repo/Red_Pitaya_DAC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/NextLab/Vivado/ip_repo/Parallel_ADC_Stream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/NextLab/Vivado/ip_repo/Parallel_ADC_To_Stream_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 292.613 ; gain = 61.832
Command: link_design -top DAC_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/DAC/ip/DAC_axis_red_pitaya_dac_0_0/DAC_axis_red_pitaya_dac_0_0.dcp' for cell 'DAC_i/axis_red_pitaya_dac_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/DAC/ip/DAC_clk_wiz_0/DAC_clk_wiz_0.dcp' for cell 'DAC_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'd:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/DAC/ip/DAC_dds_compiler_0_0/DAC_dds_compiler_0_0.dcp' for cell 'DAC_i/dds_compiler_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/DAC/ip/DAC_ila_0_0/DAC_ila_0_0.dcp' for cell 'DAC_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/DAC/ip/DAC_processing_system7_0_0/DAC_processing_system7_0_0.dcp' for cell 'DAC_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. DAC_i/clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'DAC_i/clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.runs/impl_2/.Xil/Vivado-27128-Thomas-Laptop/dcp8/DAC_clk_wiz_0.edf:297]
INFO: [Chipscope 16-324] Core: DAC_i/ila_0 UUID: 9e993be8-e39b-50e0-98b4-3818bfe93de1 
Parsing XDC File [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/DAC/ip/DAC_processing_system7_0_0/DAC_processing_system7_0_0.xdc] for cell 'DAC_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/DAC/ip/DAC_processing_system7_0_0/DAC_processing_system7_0_0.xdc] for cell 'DAC_i/processing_system7_0/inst'
Parsing XDC File [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/DAC/ip/DAC_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'DAC_i/ila_0/inst'
Finished Parsing XDC File [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/DAC/ip/DAC_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'DAC_i/ila_0/inst'
Parsing XDC File [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/DAC/ip/DAC_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'DAC_i/ila_0/inst'
Finished Parsing XDC File [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/DAC/ip/DAC_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'DAC_i/ila_0/inst'
Parsing XDC File [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/DAC/ip/DAC_clk_wiz_0/DAC_clk_wiz_0_board.xdc] for cell 'DAC_i/clk_wiz/inst'
Finished Parsing XDC File [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/DAC/ip/DAC_clk_wiz_0/DAC_clk_wiz_0_board.xdc] for cell 'DAC_i/clk_wiz/inst'
Parsing XDC File [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/DAC/ip/DAC_clk_wiz_0/DAC_clk_wiz_0.xdc] for cell 'DAC_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/DAC/ip/DAC_clk_wiz_0/DAC_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/DAC/ip/DAC_clk_wiz_0/DAC_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1198.434 ; gain = 546.641
Finished Parsing XDC File [d:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/sources_1/bd/DAC/ip/DAC_clk_wiz_0/DAC_clk_wiz_0.xdc] for cell 'DAC_i/clk_wiz/inst'
Parsing XDC File [D:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/constrs_1/new/Pin_out.xdc]
Finished Parsing XDC File [D:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.srcs/constrs_1/new/Pin_out.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 64 instances

20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1198.434 ; gain = 905.820
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.919 . Memory (MB): peak = 1198.434 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "f30b924c819d385b".
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1223.602 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 147749b7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1223.602 ; gain = 11.973

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: b23f7e84

Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1223.602 ; gain = 11.973
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 36 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1146d2c03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1223.602 ; gain = 11.973
INFO: [Opt 31-389] Phase Constant propagation created 13 cells and removed 45 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 12058b319

Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 1223.602 ; gain = 11.973
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 196 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 12058b319

Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 1223.602 ; gain = 11.973
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 12058b319

Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 1223.602 ; gain = 11.973
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1223.602 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1393e902c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 1223.602 ; gain = 11.973

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.940 | TNS=-202.915 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: d61fc15e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1420.918 ; gain = 0.000
Ending Power Optimization Task | Checksum: d61fc15e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1420.918 ; gain = 197.316
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 1420.918 ; gain = 222.484
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1420.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.runs/impl_2/DAC_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DAC_wrapper_drc_opted.rpt -pb DAC_wrapper_drc_opted.pb -rpx DAC_wrapper_drc_opted.rpx
Command: report_drc -file DAC_wrapper_drc_opted.rpt -pb DAC_wrapper_drc_opted.pb -rpx DAC_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.runs/impl_2/DAC_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1420.918 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9c304fa7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1420.918 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dcb00247

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 107a5dc00

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 107a5dc00

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1420.918 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 107a5dc00

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 18a2c6a69

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18a2c6a69

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1454a62e8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16161861c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 210b9efa0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 210b9efa0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 18cf86cc6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: e79b1759

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 173121954

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 173121954

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 11b27c068

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1420.918 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 11b27c068

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12c67c79b

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12c67c79b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1420.918 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.321. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 193d24e45

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1420.918 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 193d24e45

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 193d24e45

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 193d24e45

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f61d50b8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1420.918 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f61d50b8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1420.918 ; gain = 0.000
Ending Placer Task | Checksum: 408468b7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1420.918 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1420.918 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.458 . Memory (MB): peak = 1420.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.runs/impl_2/DAC_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file DAC_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1420.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file DAC_wrapper_utilization_placed.rpt -pb DAC_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1420.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DAC_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1420.918 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: db6db9c ConstDB: 0 ShapeSum: 32cd8d1b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13a5bde67

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1420.918 ; gain = 0.000
Post Restoration Checksum: NetGraph: 83bcac64 NumContArr: b69f3203 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13a5bde67

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13a5bde67

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13a5bde67

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1420.918 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2040d04c3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1420.918 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.280 | TNS=-172.760| WHS=-0.369 | THS=-88.517|

Phase 2 Router Initialization | Checksum: 16e29d4af

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 211cb58b4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 322
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.718 | TNS=-336.747| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a94944b1

Time (s): cpu = 00:01:18 ; elapsed = 00:00:55 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.665 | TNS=-334.427| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18b331f1d

Time (s): cpu = 00:01:20 ; elapsed = 00:00:56 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.665 | TNS=-334.041| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 20534afbf

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 1420.918 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 20534afbf

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e542761a

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 1420.918 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.665 | TNS=-286.090| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f4c2ffdb

Time (s): cpu = 00:01:25 ; elapsed = 00:00:59 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f4c2ffdb

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1420.918 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1f4c2ffdb

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19a8583c2

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1420.918 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.665 | TNS=-236.352| WHS=-0.369 | THS=-2.075 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: fc7182c6

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1420.918 ; gain = 0.000
Phase 6.1 Hold Fix Iter | Checksum: fc7182c6

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.665 | TNS=-236.352| WHS=-0.369 | THS=-2.075 |

Phase 6.2 Additional Hold Fix | Checksum: 173031830

Time (s): cpu = 00:01:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1420.918 ; gain = 0.000
WARNING: [Route 35-468] The router encountered 52 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	DAC_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
	DAC_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
	DAC_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
	DAC_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
	DAC_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
	DAC_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
	DAC_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
	DAC_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
	DAC_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
	DAC_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
	.. and 42 more pins.

Phase 6 Post Hold Fix | Checksum: 1d40298a5

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.35895 %
  Global Horizontal Routing Utilization  = 1.66866 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 33.3333%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.
Phase 7 Route finalize | Checksum: fe5c1502

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fe5c1502

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c44b2665

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1420.918 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: eae21370

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1420.918 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.665 | TNS=-236.352| WHS=-0.369 | THS=-2.075 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: eae21370

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1420.918 ; gain = 0.000
WARNING: [Route 35-419] Router was unable to fix hold violation on pin DAC_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin DAC_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin DAC_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin DAC_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin DAC_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin DAC_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-459] Router was unable to fix hold violation on 1 pins. This could be due to a combination of congestion, blockages and run-time limitations. Such pins are:
	DAC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I

Resolution: You may try high effort hold fixing by turning on param route.enableGlobalHoldIter.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 1420.918 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:03 . Memory (MB): peak = 1420.918 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.560 . Memory (MB): peak = 1420.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.runs/impl_2/DAC_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DAC_wrapper_drc_routed.rpt -pb DAC_wrapper_drc_routed.pb -rpx DAC_wrapper_drc_routed.rpx
Command: report_drc -file DAC_wrapper_drc_routed.rpt -pb DAC_wrapper_drc_routed.pb -rpx DAC_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.runs/impl_2/DAC_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file DAC_wrapper_methodology_drc_routed.rpt -pb DAC_wrapper_methodology_drc_routed.pb -rpx DAC_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file DAC_wrapper_methodology_drc_routed.rpt -pb DAC_wrapper_methodology_drc_routed.pb -rpx DAC_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.runs/impl_2/DAC_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file DAC_wrapper_power_routed.rpt -pb DAC_wrapper_power_summary_routed.pb -rpx DAC_wrapper_power_routed.rpx
Command: report_power -file DAC_wrapper_power_routed.rpt -pb DAC_wrapper_power_summary_routed.pb -rpx DAC_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file DAC_wrapper_route_status.rpt -pb DAC_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file DAC_wrapper_timing_summary_routed.rpt -rpx DAC_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file DAC_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file DAC_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force DAC_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, DAC_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], DAC_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], DAC_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15], DAC_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16]... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./DAC_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/NextLab/Vivado/redpitaya_Practice/redpitaya_Practice.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue May 29 14:28:19 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 12 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1788.750 ; gain = 367.832
INFO: [Common 17-206] Exiting Vivado at Tue May 29 14:28:19 2018...
