<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>VFMAL (by scalar) -- AArch32</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">VFMAL (by scalar)</h2><p id="desc"><p class="aml">Vector Floating-point Multiply-Add Long to accumulator (by scalar). This instruction multiplies the vector elements in the first source SIMD&amp;FP register by the specified value in the second source SIMD&amp;FP register, and accumulates the product to the corresponding vector element of the destination SIMD&amp;FP register. The instruction does not round the result of the multiply before the accumulation.</p><p class="aml">Depending on settings in the <a class="armarm-xref" title="Reference to Armv8 ARM section">CPACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">NSACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">HCPTR</a>, and <a class="armarm-xref" title="Reference to Armv8 ARM section">FPEXC</a> registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be <span class="arm-defined-word">undefined</span>, or trapped to Hyp mode. For more information see <a class="armarm-xref" title="Reference to Armv8 ARM section">Enabling Advanced SIMD and floating-point support</a>.</p><p class="aml">In <ins>Armv8.2</ins><del>ARMv8.2</del> and <ins>Armv8.3</ins><del>ARMv8.3</del>, this is an <span class="arm-defined-word">optional</span> instruction. From <ins>Armv8.4</ins><del>ARMv8.4</del> it is mandatory for all implementations to support it.</p><p class="aml"><a class="armarm-xref" title="Reference to Armv8 ARM section">ID_ISAR6</a>.FHM indicates whether this instruction is supported.</p></p><p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      )
      .
    </p><h3 class="classheading"><a id="a1" name="a1"></a>A1<font style="font-size:smaller;"><br/>(<ins>Armv8.2</ins><del>ARMv8.2</del>)
          </font></h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr">D</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr">1</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">1</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="8"></td><td></td><td></td><td></td><td class="droppedname">S</td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">64-bit SIMD vector<span class="bitdiff"> (Q == 0)</span></h4><p class="asm-code"><a id="VFMAL_s_A1_D" name="VFMAL_s_A1_D"></a>VFMAL{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.F16 <a href="#dd" title="64-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Dd></a>, <a href="#sn" title="First 32-bit SIMD&amp;FP source register (field &quot;Vn:N&quot;)">&lt;Sn></a>, <a href="#sm" title="Second 32-bit SIMD&amp;FP source register (field &quot;Vm&lt;2:0>:M&quot;)">&lt;Sm></a>[<a href="#index_1" title="Element index [0-1] (field &quot;Vm&lt;3>&quot;)">&lt;index></a>]</p></div><div class="encoding"><h4 class="encoding">128-bit SIMD vector<span class="bitdiff"> (Q == 1)</span></h4><p class="asm-code"><a id="VFMAL_s_A1_Q" name="VFMAL_s_A1_Q"></a>VFMAL{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.F16 <a href="#qd" title="128-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Qd></a>, <a href="#dn" title="First 64-bit SIMD&amp;FP source register (field &quot;N:Vn&quot;)">&lt;Dn></a>, <a href="#dm" title="Second 64-bit SIMD&amp;FP source register (field &quot;Vm&lt;2:0>&quot;)">&lt;Dm></a>[<a href="#index" title="Element index [0-3] (field &quot;M:Vm&lt;3>&quot;)">&lt;index></a>]</p></div><p class="pseudocode">if !<a href="shared_pseudocode.html#impl-shared.HaveFP16MulNoRoundingToFP32Ext.0" title="function: boolean HaveFP16MulNoRoundingToFP32Ext()">HaveFP16MulNoRoundingToFP32Ext</a>() then UNDEFINED;
<ins>if Q == '1' &amp;&amp; Vd&lt;0> == '1' then UNDEFINED;
</ins><del>if Q == '1' &amp;&amp; (Vd&lt;0> == '1' ) then UNDEFINED;
</del>
integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd);
integer n = if Q == '1' then <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(N:Vn) else <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vn:N);
integer m = if Q == '1' then <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm&lt;2:0>) else <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm&lt;2:0>:M);

integer index = if Q == '1' then <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(M:Vm&lt;3>) else <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm&lt;3>);
integer esize = 32;
integer regs = if Q=='1' then 2 else 1;
integer datasize = if Q=='1' then 64 else 32;
boolean sub_op = S=='1';</p><h3 class="classheading"><a id="t1" name="t1"></a>T1<font style="font-size:smaller;"><br/>(<ins>Armv8.2</ins><del>ARMv8.2</del>)
          </font></h3><p class="desc"></p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr">D</td><td class="lr">0</td><td class="lr">0</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr">1</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">1</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="8"></td><td></td><td></td><td></td><td class="droppedname">S</td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">64-bit SIMD vector<span class="bitdiff"> (Q == 0)</span></h4><p class="asm-code"><a id="VFMAL_s_T1_D" name="VFMAL_s_T1_D"></a>VFMAL{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.F16 <a href="#dd" title="64-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Dd></a>, <a href="#sn" title="First 32-bit SIMD&amp;FP source register (field &quot;Vn:N&quot;)">&lt;Sn></a>, <a href="#sm" title="Second 32-bit SIMD&amp;FP source register (field &quot;Vm&lt;2:0>:M&quot;)">&lt;Sm></a>[<a href="#index_1" title="Element index [0-1] (field &quot;Vm&lt;3>&quot;)">&lt;index></a>]</p></div><div class="encoding"><h4 class="encoding">128-bit SIMD vector<span class="bitdiff"> (Q == 1)</span></h4><p class="asm-code"><a id="VFMAL_s_T1_Q" name="VFMAL_s_T1_Q"></a>VFMAL{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>}.F16 <a href="#qd" title="128-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Qd></a>, <a href="#dn" title="First 64-bit SIMD&amp;FP source register (field &quot;N:Vn&quot;)">&lt;Dn></a>, <a href="#dm" title="Second 64-bit SIMD&amp;FP source register (field &quot;Vm&lt;2:0>&quot;)">&lt;Dm></a>[<a href="#index" title="Element index [0-3] (field &quot;M:Vm&lt;3>&quot;)">&lt;index></a>]</p></div><p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>() then UNPREDICTABLE;
if !<a href="shared_pseudocode.html#impl-shared.HaveFP16MulNoRoundingToFP32Ext.0" title="function: boolean HaveFP16MulNoRoundingToFP32Ext()">HaveFP16MulNoRoundingToFP32Ext</a>() then UNDEFINED;
<ins>if Q == '1' &amp;&amp; Vd&lt;0> == '1' then UNDEFINED;
</ins><del>if Q == '1' &amp;&amp; (Vd&lt;0> == '1' ) then UNDEFINED;
</del>
integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd);
integer n = if Q == '1' then <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(N:Vn) else <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vn:N);
integer m = if Q == '1' then <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm&lt;2:0>) else <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm&lt;2:0>:M);

integer index = if Q == '1' then <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(M:Vm&lt;3>) else <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vm&lt;3>);
integer esize = 32;
integer regs = if Q=='1' then 2 else 1;
integer datasize = if Q=='1' then 64 else 32;
boolean sub_op = S=='1';</p><p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;q></td><td><a id="q" name="q"></a><p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Qd></td><td><a id="qd" name="qd"></a><p class="aml">Is the 128-bit name of the SIMD&amp;FP destination register, encoded in the "D:Vd" field as &lt;Qd>*2.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dn></td><td><a id="dn" name="dn"></a><p class="aml">Is the 64-bit name of the first SIMD&amp;FP source register, encoded in the "N:Vn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dm></td><td><a id="dm" name="dm"></a><p class="aml">Is the 64-bit name of the second SIMD&amp;FP source register, encoded in the "Vm&lt;2:0>" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Dd></td><td><a id="dd" name="dd"></a><p class="aml">Is the 64-bit name of the SIMD&amp;FP destination register, encoded in the "D:Vd" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sn></td><td><a id="sn" name="sn"></a><p class="aml">Is the 32-bit name of the first SIMD&amp;FP source register, encoded in the "Vn:N" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Sm></td><td><a id="sm" name="sm"></a><p class="aml">Is the 32-bit name of the second SIMD&amp;FP source register, encoded in the "Vm&lt;2:0>:M" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;index></td><td><a id="index_1" name="index_1"></a><p class="aml">For the 64-bit SIMD vector variant: is the element index in the range 0 to 1, encoded in the "Vm&lt;3>" field.</p></td></tr><tr><td></td><td><a id="index" name="index"></a><p class="aml">For the 128-bit SIMD vector variant: is the element index in the range 0 to 3, encoded in the "M:Vm&lt;3>" field.</p></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch32.CheckAdvSIMDEnabled.0" title="function: CheckAdvSIMDEnabled()">CheckAdvSIMDEnabled</a>();
bits(datasize) operand1 ;
bits(datasize) operand2 ;
bits(64) operand3;
bits(64) result;
bits(esize DIV 2) element1;
bits(esize DIV 2) element2;

if Q=='0' then
    operand1 = <a href="shared_pseudocode.html#impl-aarch32.S.read.1" title="accessor: bits(32) S[integer n]">S</a>[n]&lt;datasize-1:0>;
    operand2 = <a href="shared_pseudocode.html#impl-aarch32.S.read.1" title="accessor: bits(32) S[integer n]">S</a>[m]&lt;datasize-1:0>;
else
    operand1 = <a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[n]&lt;datasize-1:0>;
    operand2 = <a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[m]&lt;datasize-1:0>;
element2 = <a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand2, index, esize DIV 2];
for r = 0 to regs-1
    operand3 = <a href="shared_pseudocode.html#impl-aarch32.D.read.1" title="accessor: bits(64) D[integer n]">D</a>[d+r];
    for e = 0 to 1
        element1 = <a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand1, 2*r+e, esize DIV 2];
        if sub_op then element1 = <a href="shared_pseudocode.html#impl-shared.FPNeg.1" title="function: bits(N) FPNeg(bits(N) op)">FPNeg</a>(element1);
        <a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[result, e, esize] = FPMulAddH(<a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand3, e, esize], element1, element2, <a href="shared_pseudocode.html#impl-aarch32.StandardFPSCRValue.0" title="function: FPCRType StandardFPSCRValue()">StandardFPSCRValue</a>());
    <a href="shared_pseudocode.html#impl-aarch32.D.write.1" title="accessor: D[integer n] = bits(64) value">D</a>[d+r] = result;</p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa <ins>v00_88</ins><del>v00_87</del>, pseudocode <ins>v85-xml-00bet9_rc1_1</ins><del>v85-xml-00bet8_rc3</del>
      ; Build timestamp: <ins>2018-12-12T12</ins><del>2018-09-13T14</del>:<ins>33</ins><del>00</del>
    </p><p class="copyconf">
      Copyright Â© 2010-2018 <ins>Arm</ins><del>ARM</del> Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>