{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712006282164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712006282165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  1 17:18:02 2024 " "Processing started: Mon Apr  1 17:18:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712006282165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006282165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tog_pin -c tog_pin " "Command: quartus_map --read_settings_files=on --write_settings_files=off tog_pin -c tog_pin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006282165 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712006283188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712006283188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/toggle_top.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file src/toggle_top.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toggle_top-rtl " "Found design unit 1: toggle_top-rtl" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006294293 ""} { "Info" "ISGN_ENTITY_NAME" "1 toggle_top " "Found entity 1: toggle_top" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006294293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006294293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll/pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Found design unit 1: pll1-SYN" {  } { { "ip/pll/pll1.vhd" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/ip/pll/pll1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006294295 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "ip/pll/pll1.vhd" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/ip/pll/pll1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006294295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006294295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/vhdl/serdes_clks/serdesclks/cdc/ip/pll/pll_clks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/vhdl/serdes_clks/serdesclks/cdc/ip/pll/pll_clks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_clks-SYN " "Found design unit 1: pll_clks-SYN" {  } { { "../cdc/ip/pll/pll_clks.vhd" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/cdc/ip/pll/pll_clks.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006294296 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_clks " "Found entity 1: pll_clks" {  } { { "../cdc/ip/pll/pll_clks.vhd" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/cdc/ip/pll/pll_clks.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712006294296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006294296 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk_50_2out toggle_top.vhdl(93) " "VHDL error at toggle_top.vhdl(93): object \"clk_50_2out\" is used but not declared" {  } { { "src/toggle_top.vhdl" "" { Text "D:/projects/VHDL/serdes_clks/serdesclks/tog_pin/src/toggle_top.vhdl" 93 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1712006294306 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712006294417 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr  1 17:18:14 2024 " "Processing ended: Mon Apr  1 17:18:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712006294417 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712006294417 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712006294417 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006294417 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712006295021 ""}
