<dec f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.h' l='44' type='RegisterBankInfo::PartialMapping []'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='14' type='RegisterBankInfo::PartialMapping []'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='42' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='43' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='44' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='46' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='47' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='48' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='50' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='51' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='52' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='54' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='55' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='56' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='58' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='59' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='60' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='62' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='63' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='64' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='66' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='67' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='68' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='70' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='71' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='72' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='77' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='78' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='80' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='81' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='83' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='84' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='95' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='96' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='99' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='100' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='102' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='103' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='105' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='106' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='108' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='109' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='111' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='112' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='42' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='43' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='44' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='46' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='47' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='48' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='50' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='51' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='52' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='54' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='55' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='56' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='58' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='59' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='60' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='62' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='63' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='64' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='66' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='67' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='68' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='70' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='71' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='72' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='77' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='78' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='80' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='81' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='83' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='84' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='95' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='96' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='99' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='100' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='102' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='103' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='105' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='106' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='108' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='109' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='111' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='112' u='a'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='119' u='r' c='_ZN4llvm26AArch64GenRegisterBankInfo15checkPartialMapEjjjRKNS_12RegisterBankE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='131' u='a' c='_ZN4llvm26AArch64GenRegisterBankInfo17checkValueMapImplEjjjj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='186' u='a' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='190' u='a' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='186' u='a' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='190' u='a' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='186' u='a' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='190' u='a' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='186' u='a' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='190' u='a' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='651' u='m' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='652' u='m' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
