<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/not_a_latch1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/not_a_latch1.v</a>
defines: 
time_elapsed: 0.041s
ram usage: 10120 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/not_a_latch1.v.html" target="file-frame">third_party/tests/ivtest/ivltests/not_a_latch1.v</a>
module test (
	load,
	in,
	out1,
	out2
);
	input wire load;
	input wire in;
	output reg out1;
	output reg out2;
	(* ivl_combinational *) always @(*) begin
		out1 = 0;
		if (load) begin
			out1 = in;
			out2 = in;
		end
		else
			out2 = ~in;
	end
endmodule
module test_bench;
	reg load;
	reg val;
	wire out1;
	wire out2;
	test DUT(
		.load(load),
		.in(val),
		.out1(out1),
		.out2(out2)
	);
	(* ivl_synthesis_off *) initial begin
		val = 0;
		load = 1;
		#(1)
			;
		if ((out1 !== 0) || (out2 !== 0)) begin
			$display(&#34;FAILED -- load=%b, val=%b, out1=%b, out2=%b&#34;, load, val, out1, out2);
			$finish;
		end
		val = 1;
		#(1)
			;
		if ((out1 !== 1) || (out2 !== 1)) begin
			$display(&#34;FAILED -- load=%b, val=%b, out1=%b, out2=%b&#34;, load, val, out1, out2);
			$finish;
		end
		load = 0;
		#(1)
			;
		if ((out1 !== 0) || (out2 !== 0)) begin
			$display(&#34;FAILED -- load=%b, val=%b, out1=%b, out2=%b&#34;, load, val, out1, out2);
			$finish;
		end
		val = 0;
		#(1)
			;
		if ((out1 !== 0) || (out2 !== 1)) begin
			$display(&#34;FAILED -- load=%b, val=%b, out1=%b, out2=%b&#34;, load, val, out1, out2);
			$finish;
		end
		$display(&#34;PASSED&#34;);
	end
endmodule

</pre>
</body>