{
  "global_signals": [],
  "leaves": [
    {
      "abstract_name": "CCP_PMOS_B_53083828_X1_Y1",
      "bbox": [
        0,
        0,
        5160,
        9240
      ],
      "concrete_name": "CCP_PMOS_B_53083828_X1_Y1",
      "terminals": [
        {
          "name": "B",
          "rect": [
            1980,
            7420,
            3180,
            7700
          ]
        },
        {
          "name": "DA",
          "rect": [
            2010,
            1100,
            2290,
            5620
          ]
        },
        {
          "name": "DB",
          "rect": [
            2440,
            1520,
            2720,
            6040
          ]
        },
        {
          "name": "S",
          "rect": [
            1550,
            1960,
            3610,
            2240
          ]
        }
      ]
    },
    {
      "abstract_name": "DP_PMOS_B_25364157_X1_Y1",
      "bbox": [
        0,
        0,
        5160,
        9240
      ],
      "concrete_name": "DP_PMOS_B_25364157_X1_Y1",
      "terminals": [
        {
          "name": "B",
          "rect": [
            1980,
            7420,
            3180,
            7700
          ]
        },
        {
          "name": "DA",
          "rect": [
            1120,
            1120,
            2320,
            1400
          ]
        },
        {
          "name": "DB",
          "rect": [
            1980,
            1540,
            3180,
            1820
          ]
        },
        {
          "name": "GA",
          "rect": [
            1120,
            5320,
            2320,
            5600
          ]
        },
        {
          "name": "GB",
          "rect": [
            1980,
            5740,
            3180,
            6020
          ]
        },
        {
          "name": "S",
          "rect": [
            1550,
            1960,
            3610,
            2240
          ]
        }
      ]
    },
    {
      "abstract_name": "DCAP_PMOS_57222488_X1_Y1",
      "bbox": [
        0,
        0,
        15480,
        9240
      ],
      "concrete_name": "DCAP_PMOS_57222488_X1_Y1",
      "terminals": [
        {
          "name": "G",
          "rect": [
            6710,
            5320,
            7910,
            5600
          ]
        },
        {
          "name": "S",
          "rect": [
            8030,
            1100,
            8310,
            7720
          ]
        }
      ]
    },
    {
      "abstract_name": "CCP_NMOS_B_26073270_X1_Y1",
      "bbox": [
        0,
        0,
        5160,
        9240
      ],
      "concrete_name": "CCP_NMOS_B_26073270_X1_Y1",
      "terminals": [
        {
          "name": "B",
          "rect": [
            1980,
            7420,
            3180,
            7700
          ]
        },
        {
          "name": "DA",
          "rect": [
            2010,
            1100,
            2290,
            5620
          ]
        },
        {
          "name": "DB",
          "rect": [
            2440,
            1520,
            2720,
            6040
          ]
        },
        {
          "name": "S",
          "rect": [
            1550,
            1960,
            3610,
            2240
          ]
        }
      ]
    },
    {
      "abstract_name": "DP_NMOS_B_83449181_X1_Y1",
      "bbox": [
        0,
        0,
        5160,
        9240
      ],
      "concrete_name": "DP_NMOS_B_83449181_X1_Y1",
      "terminals": [
        {
          "name": "B",
          "rect": [
            1980,
            7420,
            3180,
            7700
          ]
        },
        {
          "name": "DA",
          "rect": [
            1120,
            1120,
            2320,
            1400
          ]
        },
        {
          "name": "DB",
          "rect": [
            1980,
            1540,
            3180,
            1820
          ]
        },
        {
          "name": "GA",
          "rect": [
            1120,
            5320,
            2320,
            5600
          ]
        },
        {
          "name": "GB",
          "rect": [
            1980,
            5740,
            3180,
            6020
          ]
        },
        {
          "name": "S",
          "rect": [
            1550,
            1960,
            3610,
            2240
          ]
        }
      ]
    }
  ],
  "modules": [
    {
      "abstract_name": "DCDC_XSW_PMOS",
      "bbox": [
        0,
        0,
        36120,
        18480
      ],
      "concrete_name": "DCDC_XSW_PMOS_0",
      "constraints": [
        {
          "auto_constraint": true,
          "constraint": "configure_compiler",
          "fix_source_drain": true,
          "identify_array": true,
          "is_digital": false,
          "merge_parallel_devices": true,
          "merge_series_devices": true,
          "propagate": true,
          "remove_dummy_devices": true,
          "remove_dummy_hierarchies": true
        },
        {
          "constraint": "symmetric_blocks",
          "direction": "V",
          "pairs": [
            [
              "X_M0_M1"
            ],
            [
              "X_M2_M3"
            ],
            [
              "X_M5",
              "X_M4"
            ]
          ]
        },
        {
          "constraint": "symmetric_nets",
          "direction": "V",
          "net1": "CLK",
          "net2": "CLKB",
          "pins1": [
            "X_M5/S",
            "CLK"
          ],
          "pins2": [
            "X_M4/S",
            "CLKB"
          ]
        },
        {
          "constraint": "symmetric_nets",
          "direction": "V",
          "net1": "INT_SW1",
          "net2": "INT_SW0",
          "pins1": [
            "X_M0_M1/DB",
            "X_M2_M3/GB",
            "X_M5/G"
          ],
          "pins2": [
            "X_M0_M1/DA",
            "X_M2_M3/GA",
            "X_M4/G"
          ]
        },
        {
          "constraint": "symmetric_nets",
          "direction": "V",
          "net1": "VOUT0",
          "net2": "VOUT1",
          "pins1": [
            "X_M2_M3/DA",
            "VOUT0"
          ],
          "pins2": [
            "X_M2_M3/DB",
            "VOUT1"
          ]
        }
      ],
      "instances": [
        {
          "abstract_template_name": "CCP_PMOS_B_53083828_X1_Y1",
          "concrete_template_name": "CCP_PMOS_B_53083828_X1_Y1",
          "fa_map": [
            {
              "actual": "VPB",
              "formal": "B"
            },
            {
              "actual": "INT_SW0",
              "formal": "DA"
            },
            {
              "actual": "INT_SW1",
              "formal": "DB"
            },
            {
              "actual": "VIN",
              "formal": "S"
            }
          ],
          "instance_name": "X_M0_M1",
          "transformation": {
            "oX": 20640,
            "oY": 9240,
            "sX": -1,
            "sY": -1
          }
        },
        {
          "abstract_template_name": "DP_PMOS_B_25364157_X1_Y1",
          "concrete_template_name": "DP_PMOS_B_25364157_X1_Y1",
          "fa_map": [
            {
              "actual": "VPB",
              "formal": "B"
            },
            {
              "actual": "VOUT0",
              "formal": "DA"
            },
            {
              "actual": "VOUT1",
              "formal": "DB"
            },
            {
              "actual": "INT_SW0",
              "formal": "GA"
            },
            {
              "actual": "INT_SW1",
              "formal": "GB"
            },
            {
              "actual": "VIN",
              "formal": "S"
            }
          ],
          "instance_name": "X_M2_M3",
          "transformation": {
            "oX": 20640,
            "oY": 18480,
            "sX": -1,
            "sY": -1
          }
        },
        {
          "abstract_template_name": "DCAP_PMOS_57222488_X1_Y1",
          "concrete_template_name": "DCAP_PMOS_57222488_X1_Y1",
          "fa_map": [
            {
              "actual": "INT_SW0",
              "formal": "G"
            },
            {
              "actual": "CLKB",
              "formal": "S"
            }
          ],
          "instance_name": "X_M4",
          "transformation": {
            "oX": 20640,
            "oY": 18480,
            "sX": 1,
            "sY": -1
          }
        },
        {
          "abstract_template_name": "DCAP_PMOS_57222488_X1_Y1",
          "concrete_template_name": "DCAP_PMOS_57222488_X1_Y1",
          "fa_map": [
            {
              "actual": "INT_SW1",
              "formal": "G"
            },
            {
              "actual": "CLK",
              "formal": "S"
            }
          ],
          "instance_name": "X_M5",
          "transformation": {
            "oX": 15480,
            "oY": 18480,
            "sX": -1,
            "sY": -1
          }
        }
      ],
      "leaves": [
        {
          "concrete_name": "CCP_PMOS_B_53083828_X1_Y1",
          "name": "X_M0_M1/CCP_PMOS_B_53083828_X1_Y1",
          "transformation": {
            "oX": 20640,
            "oY": 9240,
            "sX": -1,
            "sY": -1
          }
        },
        {
          "concrete_name": "DP_PMOS_B_25364157_X1_Y1",
          "name": "X_M2_M3/DP_PMOS_B_25364157_X1_Y1",
          "transformation": {
            "oX": 20640,
            "oY": 18480,
            "sX": -1,
            "sY": -1
          }
        },
        {
          "concrete_name": "DCAP_PMOS_57222488_X1_Y1",
          "name": "X_M4/DCAP_PMOS_57222488_X1_Y1",
          "transformation": {
            "oX": 20640,
            "oY": 18480,
            "sX": 1,
            "sY": -1
          }
        },
        {
          "concrete_name": "DCAP_PMOS_57222488_X1_Y1",
          "name": "X_M5/DCAP_PMOS_57222488_X1_Y1",
          "transformation": {
            "oX": 15480,
            "oY": 18480,
            "sX": -1,
            "sY": -1
          }
        }
      ],
      "parameters": [
        "VPB",
        "CLK",
        "CLKB",
        "VIN",
        "VOUT0",
        "VOUT1"
      ]
    },
    {
      "abstract_name": "DCDC_XSW_NMOS",
      "bbox": [
        0,
        0,
        36120,
        18480
      ],
      "concrete_name": "DCDC_XSW_NMOS_0",
      "constraints": [
        {
          "auto_constraint": true,
          "constraint": "configure_compiler",
          "fix_source_drain": true,
          "identify_array": true,
          "is_digital": false,
          "merge_parallel_devices": true,
          "merge_series_devices": true,
          "propagate": true,
          "remove_dummy_devices": true,
          "remove_dummy_hierarchies": true
        },
        {
          "constraint": "symmetric_blocks",
          "direction": "V",
          "pairs": [
            [
              "X_M0_M1"
            ],
            [
              "X_M2_M3"
            ],
            [
              "X_M5",
              "X_M4"
            ]
          ]
        },
        {
          "constraint": "symmetric_nets",
          "direction": "V",
          "net1": "CLK",
          "net2": "CLKB",
          "pins1": [
            "X_M5/S",
            "CLK"
          ],
          "pins2": [
            "X_M4/S",
            "CLKB"
          ]
        },
        {
          "constraint": "symmetric_nets",
          "direction": "V",
          "net1": "INT_SW1",
          "net2": "INT_SW0",
          "pins1": [
            "X_M0_M1/DB",
            "X_M2_M3/GB",
            "X_M5/G"
          ],
          "pins2": [
            "X_M0_M1/DA",
            "X_M2_M3/GA",
            "X_M4/G"
          ]
        },
        {
          "constraint": "symmetric_nets",
          "direction": "V",
          "net1": "VOUT0",
          "net2": "VOUT1",
          "pins1": [
            "X_M2_M3/DA",
            "VOUT0"
          ],
          "pins2": [
            "X_M2_M3/DB",
            "VOUT1"
          ]
        }
      ],
      "instances": [
        {
          "abstract_template_name": "CCP_NMOS_B_26073270_X1_Y1",
          "concrete_template_name": "CCP_NMOS_B_26073270_X1_Y1",
          "fa_map": [
            {
              "actual": "VNB",
              "formal": "B"
            },
            {
              "actual": "INT_SW0",
              "formal": "DA"
            },
            {
              "actual": "INT_SW1",
              "formal": "DB"
            },
            {
              "actual": "VIN",
              "formal": "S"
            }
          ],
          "instance_name": "X_M0_M1",
          "transformation": {
            "oX": 20640,
            "oY": 9240,
            "sX": -1,
            "sY": -1
          }
        },
        {
          "abstract_template_name": "DP_NMOS_B_83449181_X1_Y1",
          "concrete_template_name": "DP_NMOS_B_83449181_X1_Y1",
          "fa_map": [
            {
              "actual": "VNB",
              "formal": "B"
            },
            {
              "actual": "VOUT0",
              "formal": "DA"
            },
            {
              "actual": "VOUT1",
              "formal": "DB"
            },
            {
              "actual": "INT_SW0",
              "formal": "GA"
            },
            {
              "actual": "INT_SW1",
              "formal": "GB"
            },
            {
              "actual": "VIN",
              "formal": "S"
            }
          ],
          "instance_name": "X_M2_M3",
          "transformation": {
            "oX": 20640,
            "oY": 18480,
            "sX": -1,
            "sY": -1
          }
        },
        {
          "abstract_template_name": "DCAP_PMOS_57222488_X1_Y1",
          "concrete_template_name": "DCAP_PMOS_57222488_X1_Y1",
          "fa_map": [
            {
              "actual": "INT_SW0",
              "formal": "G"
            },
            {
              "actual": "CLKB",
              "formal": "S"
            }
          ],
          "instance_name": "X_M4",
          "transformation": {
            "oX": 20640,
            "oY": 18480,
            "sX": 1,
            "sY": -1
          }
        },
        {
          "abstract_template_name": "DCAP_PMOS_57222488_X1_Y1",
          "concrete_template_name": "DCAP_PMOS_57222488_X1_Y1",
          "fa_map": [
            {
              "actual": "INT_SW1",
              "formal": "G"
            },
            {
              "actual": "CLK",
              "formal": "S"
            }
          ],
          "instance_name": "X_M5",
          "transformation": {
            "oX": 15480,
            "oY": 18480,
            "sX": -1,
            "sY": -1
          }
        }
      ],
      "leaves": [
        {
          "concrete_name": "CCP_NMOS_B_26073270_X1_Y1",
          "name": "X_M0_M1/CCP_NMOS_B_26073270_X1_Y1",
          "transformation": {
            "oX": 20640,
            "oY": 9240,
            "sX": -1,
            "sY": -1
          }
        },
        {
          "concrete_name": "DP_NMOS_B_83449181_X1_Y1",
          "name": "X_M2_M3/DP_NMOS_B_83449181_X1_Y1",
          "transformation": {
            "oX": 20640,
            "oY": 18480,
            "sX": -1,
            "sY": -1
          }
        },
        {
          "concrete_name": "DCAP_PMOS_57222488_X1_Y1",
          "name": "X_M4/DCAP_PMOS_57222488_X1_Y1",
          "transformation": {
            "oX": 20640,
            "oY": 18480,
            "sX": 1,
            "sY": -1
          }
        },
        {
          "concrete_name": "DCAP_PMOS_57222488_X1_Y1",
          "name": "X_M5/DCAP_PMOS_57222488_X1_Y1",
          "transformation": {
            "oX": 15480,
            "oY": 18480,
            "sX": -1,
            "sY": -1
          }
        }
      ],
      "parameters": [
        "VNB",
        "CLK",
        "CLKB",
        "VIN",
        "VOUT0",
        "VOUT1"
      ]
    },
    {
      "abstract_name": "DCDC_HUNIT_CONV2TO1",
      "bbox": [
        0,
        0,
        36120,
        36960
      ],
      "concrete_name": "DCDC_HUNIT_CONV2TO1_0",
      "constraints": [
        {
          "auto_constraint": true,
          "constraint": "configure_compiler",
          "fix_source_drain": true,
          "identify_array": true,
          "is_digital": false,
          "merge_parallel_devices": true,
          "merge_series_devices": true,
          "propagate": true,
          "remove_dummy_devices": true,
          "remove_dummy_hierarchies": true
        },
        {
          "constraint": "symmetric_blocks",
          "direction": "V",
          "pairs": [
            [
              "X0"
            ],
            [
              "X1"
            ]
          ]
        },
        {
          "constraint": "symmetric_nets",
          "direction": "V",
          "net1": "CLK0",
          "net2": "CLK1",
          "pins1": [
            "X1/CLK",
            "CLK0"
          ],
          "pins2": [
            "X1/CLKB",
            "CLK1"
          ]
        },
        {
          "constraint": "symmetric_nets",
          "direction": "V",
          "net1": "CLK0B",
          "net2": "CLK1B",
          "pins1": [
            "X0/CLKB",
            "CLK0B"
          ],
          "pins2": [
            "X0/CLK",
            "CLK1B"
          ]
        },
        {
          "constraint": "symmetric_nets",
          "direction": "V",
          "net1": "Y0",
          "net2": "Y1",
          "pins1": [
            "X0/VOUT0",
            "X1/VOUT0",
            "Y0"
          ],
          "pins2": [
            "X0/VOUT1",
            "X1/VOUT1",
            "Y1"
          ]
        }
      ],
      "instances": [
        {
          "abstract_template_name": "DCDC_XSW_PMOS",
          "concrete_template_name": "DCDC_XSW_PMOS_0",
          "fa_map": [
            {
              "actual": "CLK1B",
              "formal": "CLK"
            },
            {
              "actual": "CLK0B",
              "formal": "CLKB"
            },
            {
              "actual": "VHIGH",
              "formal": "VIN"
            },
            {
              "actual": "Y0",
              "formal": "VOUT0"
            },
            {
              "actual": "Y1",
              "formal": "VOUT1"
            },
            {
              "actual": "VPWR",
              "formal": "VPB"
            }
          ],
          "instance_name": "X0",
          "transformation": {
            "oX": 0,
            "oY": 0,
            "sX": 1,
            "sY": 1
          }
        },
        {
          "abstract_template_name": "DCDC_XSW_NMOS",
          "concrete_template_name": "DCDC_XSW_NMOS_0",
          "fa_map": [
            {
              "actual": "CLK0",
              "formal": "CLK"
            },
            {
              "actual": "CLK1",
              "formal": "CLKB"
            },
            {
              "actual": "VLOW",
              "formal": "VIN"
            },
            {
              "actual": "VGND",
              "formal": "VNB"
            },
            {
              "actual": "Y0",
              "formal": "VOUT0"
            },
            {
              "actual": "Y1",
              "formal": "VOUT1"
            }
          ],
          "instance_name": "X1",
          "transformation": {
            "oX": 0,
            "oY": 36960,
            "sX": 1,
            "sY": -1
          }
        }
      ],
      "leaves": [
        {
          "concrete_name": "CCP_PMOS_B_53083828_X1_Y1",
          "name": "X0/X_M0_M1/CCP_PMOS_B_53083828_X1_Y1",
          "transformation": {
            "oX": 20640,
            "oY": 9240,
            "sX": -1,
            "sY": -1
          }
        },
        {
          "concrete_name": "DP_PMOS_B_25364157_X1_Y1",
          "name": "X0/X_M2_M3/DP_PMOS_B_25364157_X1_Y1",
          "transformation": {
            "oX": 20640,
            "oY": 18480,
            "sX": -1,
            "sY": -1
          }
        },
        {
          "concrete_name": "DCAP_PMOS_57222488_X1_Y1",
          "name": "X0/X_M4/DCAP_PMOS_57222488_X1_Y1",
          "transformation": {
            "oX": 20640,
            "oY": 18480,
            "sX": 1,
            "sY": -1
          }
        },
        {
          "concrete_name": "DCAP_PMOS_57222488_X1_Y1",
          "name": "X0/X_M5/DCAP_PMOS_57222488_X1_Y1",
          "transformation": {
            "oX": 15480,
            "oY": 18480,
            "sX": -1,
            "sY": -1
          }
        },
        {
          "concrete_name": "CCP_NMOS_B_26073270_X1_Y1",
          "name": "X1/X_M0_M1/CCP_NMOS_B_26073270_X1_Y1",
          "transformation": {
            "oX": 20640,
            "oY": 27720,
            "sX": -1,
            "sY": 1
          }
        },
        {
          "concrete_name": "DP_NMOS_B_83449181_X1_Y1",
          "name": "X1/X_M2_M3/DP_NMOS_B_83449181_X1_Y1",
          "transformation": {
            "oX": 20640,
            "oY": 18480,
            "sX": -1,
            "sY": 1
          }
        },
        {
          "concrete_name": "DCAP_PMOS_57222488_X1_Y1",
          "name": "X1/X_M4/DCAP_PMOS_57222488_X1_Y1",
          "transformation": {
            "oX": 20640,
            "oY": 18480,
            "sX": 1,
            "sY": 1
          }
        },
        {
          "concrete_name": "DCAP_PMOS_57222488_X1_Y1",
          "name": "X1/X_M5/DCAP_PMOS_57222488_X1_Y1",
          "transformation": {
            "oX": 15480,
            "oY": 18480,
            "sX": -1,
            "sY": 1
          }
        }
      ],
      "parameters": [
        "VGND",
        "VPWR",
        "CLK0",
        "CLK0B",
        "CLK1",
        "CLK1B",
        "Y0",
        "Y1",
        "VHIGH",
        "VLOW"
      ]
    },
    {
      "abstract_name": "DCDC_CONV2TO1_1",
      "bbox": [
        0,
        0,
        72240,
        36960
      ],
      "concrete_name": "DCDC_CONV2TO1_1_0",
      "constraints": [
        {
          "auto_constraint": true,
          "constraint": "configure_compiler",
          "fix_source_drain": true,
          "identify_array": true,
          "is_digital": false,
          "merge_parallel_devices": true,
          "merge_series_devices": true,
          "propagate": true,
          "remove_dummy_devices": true,
          "remove_dummy_hierarchies": true
        },
        {
          "constraint": "symmetric_blocks",
          "direction": "V",
          "pairs": [
            [
              "X0",
              "X1"
            ]
          ]
        },
        {
          "constraint": "symmetric_nets",
          "direction": "V",
          "net1": "VHIGH",
          "net2": "VLOW",
          "pins1": [
            "X0/VHIGH",
            "VHIGH"
          ],
          "pins2": [
            "X1/VLOW",
            "VLOW"
          ]
        },
        {
          "constraint": "symmetric_nets",
          "direction": "V",
          "net1": "Y0_BOT",
          "net2": "Y0_TOP",
          "pins1": [
            "X1/Y0",
            "Y0_BOT"
          ],
          "pins2": [
            "X0/Y0",
            "Y0_TOP"
          ]
        },
        {
          "constraint": "symmetric_nets",
          "direction": "V",
          "net1": "Y1_BOT",
          "net2": "Y1_TOP",
          "pins1": [
            "X1/Y1",
            "Y1_BOT"
          ],
          "pins2": [
            "X0/Y1",
            "Y1_TOP"
          ]
        }
      ],
      "instances": [
        {
          "abstract_template_name": "DCDC_HUNIT_CONV2TO1",
          "concrete_template_name": "DCDC_HUNIT_CONV2TO1_0",
          "fa_map": [
            {
              "actual": "CLK0",
              "formal": "CLK0"
            },
            {
              "actual": "CLK0B",
              "formal": "CLK0B"
            },
            {
              "actual": "CLK1",
              "formal": "CLK1"
            },
            {
              "actual": "CLK1B",
              "formal": "CLK1B"
            },
            {
              "actual": "VGND",
              "formal": "VGND"
            },
            {
              "actual": "VHIGH",
              "formal": "VHIGH"
            },
            {
              "actual": "VMID",
              "formal": "VLOW"
            },
            {
              "actual": "VPWR",
              "formal": "VPWR"
            },
            {
              "actual": "Y0_TOP",
              "formal": "Y0"
            },
            {
              "actual": "Y1_TOP",
              "formal": "Y1"
            }
          ],
          "instance_name": "X0",
          "transformation": {
            "oX": 0,
            "oY": 0,
            "sX": 1,
            "sY": 1
          }
        },
        {
          "abstract_template_name": "DCDC_HUNIT_CONV2TO1",
          "concrete_template_name": "DCDC_HUNIT_CONV2TO1_0",
          "fa_map": [
            {
              "actual": "CLK0",
              "formal": "CLK0"
            },
            {
              "actual": "CLK0B",
              "formal": "CLK0B"
            },
            {
              "actual": "CLK1",
              "formal": "CLK1"
            },
            {
              "actual": "CLK1B",
              "formal": "CLK1B"
            },
            {
              "actual": "VGND",
              "formal": "VGND"
            },
            {
              "actual": "VMID",
              "formal": "VHIGH"
            },
            {
              "actual": "VLOW",
              "formal": "VLOW"
            },
            {
              "actual": "VPWR",
              "formal": "VPWR"
            },
            {
              "actual": "Y0_BOT",
              "formal": "Y0"
            },
            {
              "actual": "Y1_BOT",
              "formal": "Y1"
            }
          ],
          "instance_name": "X1",
          "transformation": {
            "oX": 72240,
            "oY": 0,
            "sX": -1,
            "sY": 1
          }
        }
      ],
      "leaves": [
        {
          "concrete_name": "CCP_PMOS_B_53083828_X1_Y1",
          "name": "X0/X0/X_M0_M1/CCP_PMOS_B_53083828_X1_Y1",
          "transformation": {
            "oX": 20640,
            "oY": 9240,
            "sX": -1,
            "sY": -1
          }
        },
        {
          "concrete_name": "DP_PMOS_B_25364157_X1_Y1",
          "name": "X0/X0/X_M2_M3/DP_PMOS_B_25364157_X1_Y1",
          "transformation": {
            "oX": 20640,
            "oY": 18480,
            "sX": -1,
            "sY": -1
          }
        },
        {
          "concrete_name": "DCAP_PMOS_57222488_X1_Y1",
          "name": "X0/X0/X_M4/DCAP_PMOS_57222488_X1_Y1",
          "transformation": {
            "oX": 20640,
            "oY": 18480,
            "sX": 1,
            "sY": -1
          }
        },
        {
          "concrete_name": "DCAP_PMOS_57222488_X1_Y1",
          "name": "X0/X0/X_M5/DCAP_PMOS_57222488_X1_Y1",
          "transformation": {
            "oX": 15480,
            "oY": 18480,
            "sX": -1,
            "sY": -1
          }
        },
        {
          "concrete_name": "CCP_NMOS_B_26073270_X1_Y1",
          "name": "X0/X1/X_M0_M1/CCP_NMOS_B_26073270_X1_Y1",
          "transformation": {
            "oX": 20640,
            "oY": 27720,
            "sX": -1,
            "sY": 1
          }
        },
        {
          "concrete_name": "DP_NMOS_B_83449181_X1_Y1",
          "name": "X0/X1/X_M2_M3/DP_NMOS_B_83449181_X1_Y1",
          "transformation": {
            "oX": 20640,
            "oY": 18480,
            "sX": -1,
            "sY": 1
          }
        },
        {
          "concrete_name": "DCAP_PMOS_57222488_X1_Y1",
          "name": "X0/X1/X_M4/DCAP_PMOS_57222488_X1_Y1",
          "transformation": {
            "oX": 20640,
            "oY": 18480,
            "sX": 1,
            "sY": 1
          }
        },
        {
          "concrete_name": "DCAP_PMOS_57222488_X1_Y1",
          "name": "X0/X1/X_M5/DCAP_PMOS_57222488_X1_Y1",
          "transformation": {
            "oX": 15480,
            "oY": 18480,
            "sX": -1,
            "sY": 1
          }
        },
        {
          "concrete_name": "CCP_PMOS_B_53083828_X1_Y1",
          "name": "X1/X0/X_M0_M1/CCP_PMOS_B_53083828_X1_Y1",
          "transformation": {
            "oX": 51600,
            "oY": 9240,
            "sX": 1,
            "sY": -1
          }
        },
        {
          "concrete_name": "DP_PMOS_B_25364157_X1_Y1",
          "name": "X1/X0/X_M2_M3/DP_PMOS_B_25364157_X1_Y1",
          "transformation": {
            "oX": 51600,
            "oY": 18480,
            "sX": 1,
            "sY": -1
          }
        },
        {
          "concrete_name": "DCAP_PMOS_57222488_X1_Y1",
          "name": "X1/X0/X_M4/DCAP_PMOS_57222488_X1_Y1",
          "transformation": {
            "oX": 51600,
            "oY": 18480,
            "sX": -1,
            "sY": -1
          }
        },
        {
          "concrete_name": "DCAP_PMOS_57222488_X1_Y1",
          "name": "X1/X0/X_M5/DCAP_PMOS_57222488_X1_Y1",
          "transformation": {
            "oX": 56760,
            "oY": 18480,
            "sX": 1,
            "sY": -1
          }
        },
        {
          "concrete_name": "CCP_NMOS_B_26073270_X1_Y1",
          "name": "X1/X1/X_M0_M1/CCP_NMOS_B_26073270_X1_Y1",
          "transformation": {
            "oX": 51600,
            "oY": 27720,
            "sX": 1,
            "sY": 1
          }
        },
        {
          "concrete_name": "DP_NMOS_B_83449181_X1_Y1",
          "name": "X1/X1/X_M2_M3/DP_NMOS_B_83449181_X1_Y1",
          "transformation": {
            "oX": 51600,
            "oY": 18480,
            "sX": 1,
            "sY": 1
          }
        },
        {
          "concrete_name": "DCAP_PMOS_57222488_X1_Y1",
          "name": "X1/X1/X_M4/DCAP_PMOS_57222488_X1_Y1",
          "transformation": {
            "oX": 51600,
            "oY": 18480,
            "sX": -1,
            "sY": 1
          }
        },
        {
          "concrete_name": "DCAP_PMOS_57222488_X1_Y1",
          "name": "X1/X1/X_M5/DCAP_PMOS_57222488_X1_Y1",
          "transformation": {
            "oX": 56760,
            "oY": 18480,
            "sX": 1,
            "sY": 1
          }
        }
      ],
      "parameters": [
        "VGND",
        "VPWR",
        "CLK0",
        "CLK0B",
        "CLK1",
        "CLK1B",
        "Y0_TOP",
        "Y1_TOP",
        "Y0_BOT",
        "Y1_BOT",
        "VHIGH",
        "VMID",
        "VLOW"
      ]
    }
  ]
}