// Seed: 3164844497
module module_0 (
    id_1
);
  input wire id_1;
  always_ff if (1);
  logic [7:0] id_2;
  assign id_2[""] = id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd19,
    parameter id_2  = 32'd36,
    parameter id_6  = 32'd32
) (
    id_1,
    _id_2,
    id_3,
    id_4[-1 :-1'h0],
    id_5,
    _id_6
);
  inout wire _id_6;
  input wire id_5;
  input logic [7:0] id_4;
  module_0 modCall_1 (id_5);
  output wire id_3;
  inout wire _id_2;
  inout reg id_1;
  bit id_7[(  -1 'b0 )  ==  -  -1 : id_2], id_8;
  wire id_9;
  initial id_7 <= -1'b0;
  wire _id_10;
  always id_1 <= id_8;
  wire id_11;
  wire [id_6 : id_10] id_12, id_13, id_14, id_15;
  parameter id_16 = -1;
endmodule
