                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
########################### Formality Setup file ############################
set_svf SYS_TOP.svf
1
################## Design Compiler Library Files #setup ######################
lappend search_path /home/IC/Labs/SYSTEM_SYN//std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/SYSTEM_SYN//std_cells
lappend search_path /home/IC/Labs/SYSTEM_SYN//rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/SYSTEM_SYN//std_cells /home/IC/Labs/SYSTEM_SYN//rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
#echo "###############################################"
#echo "############# Reading RTL Files  ##############"
#echo "###############################################"
set file_format verilog
verilog
#UART_TX Files
read_file -format $file_format ALU.v
Loading db file '/home/IC/Labs/SYSTEM_SYN/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/SYSTEM_SYN/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/SYSTEM_SYN/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/ALU.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/ALU.v

Statistics for case statements in always block at line 30 in file
	'/home/IC/Labs/SYSTEM_SYN/rtl/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 18 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|  ALU_OUT_VALID_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/ALU.db:ALU'
Loaded 1 design.
Current design is 'ALU'.
ALU
read_file -format $file_format Async_fifo.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/Async_fifo.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/Async_fifo.v
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/Async_fifo.db:Async_fifo'
Loaded 1 design.
Current design is 'Async_fifo'.
Async_fifo
read_file -format $file_format fifo_mem.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/fifo_mem.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/fifo_mem.v

Inferred memory devices in process
	in routine fifo_mem line 25 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/fifo_mem.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    FIFO_MEM_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|   fifo_mem/38    |   8    |   16    |      3       | N  |
===========================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/fifo_mem.db:fifo_mem'
Loaded 1 design.
Current design is 'fifo_mem'.
fifo_mem
read_file -format $file_format BIT_SYNC.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/BIT_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/BIT_SYNC.v

Inferred memory devices in process
	in routine BIT_SYNC line 23 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/BIT_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/BIT_SYNC.db:BIT_SYNC'
Loaded 1 design.
Current design is 'BIT_SYNC'.
BIT_SYNC
read_file -format $file_format fifo_rd.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/fifo_rd.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/fifo_rd.v

Statistics for case statements in always block at line 41 in file
	'/home/IC/Labs/SYSTEM_SYN/rtl/fifo_rd.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fifo_rd line 26 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/fifo_rd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_rd line 41 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/fifo_rd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   gray_rd_ptr_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/fifo_rd.db:fifo_rd'
Loaded 1 design.
Current design is 'fifo_rd'.
fifo_rd
read_file -format $file_format fifo_wr.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/fifo_wr.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/fifo_wr.v

Statistics for case statements in always block at line 41 in file
	'/home/IC/Labs/SYSTEM_SYN/rtl/fifo_wr.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fifo_wr line 26 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/fifo_wr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      w_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine fifo_wr line 41 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/fifo_wr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   gray_w_ptr_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/fifo_wr.db:fifo_wr'
Loaded 1 design.
Current design is 'fifo_wr'.
fifo_wr
read_file -format $file_format ClkDiv.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/ClkDiv.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/ClkDiv.v

Inferred memory devices in process
	in routine ClkDiv line 27 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  odd_edge_tog_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/ClkDiv.db:ClkDiv'
Loaded 1 design.
Current design is 'ClkDiv'.
ClkDiv
read_file -format $file_format CLKDIV_MUX.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/CLKDIV_MUX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/CLKDIV_MUX.v

Statistics for case statements in always block at line 8 in file
	'/home/IC/Labs/SYSTEM_SYN/rtl/CLKDIV_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/CLKDIV_MUX.db:CLKDIV_MUX'
Loaded 1 design.
Current design is 'CLKDIV_MUX'.
CLKDIV_MUX
read_file -format $file_format CLK_GATE.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/CLK_GATE.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/CLK_GATE.v

Inferred memory devices in process
	in routine CLK_GATE line 16 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/CLK_GATE.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    Latch_Out_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/CLK_GATE.db:CLK_GATE'
Loaded 1 design.
Current design is 'CLK_GATE'.
CLK_GATE
read_file -format $file_format DATA_SYNC.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/DATA_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/DATA_SYNC.v

Inferred memory devices in process
	in routine DATA_SYNC line 30 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 45 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_flop_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 68 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC line 82 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| enable_pulse_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/DATA_SYNC.db:DATA_SYNC'
Loaded 1 design.
Current design is 'DATA_SYNC'.
DATA_SYNC
read_file -format $file_format PULSE_GEN.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/PULSE_GEN.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/PULSE_GEN.v

Inferred memory devices in process
	in routine PULSE_GEN line 10 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  pulse_gen_ff_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/PULSE_GEN.db:PULSE_GEN'
Loaded 1 design.
Current design is 'PULSE_GEN'.
PULSE_GEN
read_file -format $file_format register.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/register.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/register.v
Warning:  /home/IC/Labs/SYSTEM_SYN/rtl/register.v:20: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)

Inferred memory devices in process
	in routine Register_file line 27 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/register.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       REG_reg       | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|       REG_reg       | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|  RdData_Valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
| Register_file/50 |   16   |    8    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/Register_file.db:Register_file'
Loaded 1 design.
Current design is 'Register_file'.
Register_file
read_file -format $file_format RST_SYNC.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/RST_SYNC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/RST_SYNC.v

Inferred memory devices in process
	in routine RST_SYNC line 12 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sync_chain_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/RST_SYNC.db:RST_SYNC'
Loaded 1 design.
Current design is 'RST_SYNC'.
RST_SYNC
read_file -format $file_format SYS_CTRL.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/SYS_CTRL.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/SYS_CTRL.v

Statistics for case statements in always block at line 57 in file
	'/home/IC/Labs/SYSTEM_SYN/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            58            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 152 in file
	'/home/IC/Labs/SYSTEM_SYN/rtl/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           164            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CTRL line 46 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 306 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  RF_ADDR_SAVED_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SYS_CTRL line 321 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ALU_OUT_SAVED_reg  | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/SYS_CTRL.db:SYS_CTRL'
Loaded 1 design.
Current design is 'SYS_CTRL'.
SYS_CTRL
read_file -format $file_format SYS_TOP.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/SYS_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/SYS_TOP.v
Warning:  /home/IC/Labs/SYSTEM_SYN/rtl/SYS_TOP.v:112: the undeclared symbol 'ALU_OUT_VALID' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/SYS_TOP.db:SYS_TOP'
Loaded 1 design.
Current design is 'SYS_TOP'.
SYS_TOP
read_file -format $file_format UART_TOP.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/UART_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/UART_TOP.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/UART_TOP.db:UART_TOP'
Loaded 1 design.
Current design is 'UART_TOP'.
UART_TOP
read_file -format $file_format UART_RX_data_sampling.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_data_sampling.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_data_sampling.v

Statistics for case statements in always block at line 14 in file
	'/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_data_sampling.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 68 in file
	'/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_data_sampling.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            73            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_sampling line 14 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  sampled_ones_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_sampling line 68 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/data_sampling.db:data_sampling'
Loaded 1 design.
Current design is 'data_sampling'.
data_sampling
read_file -format $file_format UART_RX_deserializer.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_deserializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_deserializer.v

Inferred memory devices in process
	in routine deserializer line 12 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/deserializer.db:deserializer'
Loaded 1 design.
Current design is 'deserializer'.
deserializer
read_file -format $file_format UART_RX_edge_bit_counter.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_edge_bit_counter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_edge_bit_counter.v

Statistics for case statements in always block at line 12 in file
	'/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_edge_bit_counter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            18            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine edge_bit_counter line 12 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   edge_count_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    bit_count_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/edge_bit_counter.db:edge_bit_counter'
Loaded 1 design.
Current design is 'edge_bit_counter'.
edge_bit_counter
read_file -format $file_format UART_RX_fsm.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_fsm.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_fsm.v
Warning:  /home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_fsm.v:58: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_fsm.v:71: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_fsm.v:89: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_fsm.v:102: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_fsm.v:139: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_fsm.v:148: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_fsm.v:157: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_fsm.v:166: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 48 in file
	'/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 127 in file
	'/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           129            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_FSM.db:UART_RX_FSM'
Loaded 1 design.
Current design is 'UART_RX_FSM'.
UART_RX_FSM
read_file -format $file_format UART_RX_parity_check.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_parity_check.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_parity_check.v

Inferred memory devices in process
	in routine parity_check line 16 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    par_error_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/parity_check.db:parity_check'
Loaded 1 design.
Current design is 'parity_check'.
parity_check
read_file -format $file_format UART_RX_start_check.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_start_check.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_start_check.v

Inferred memory devices in process
	in routine start_check line 10 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_start_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  start_glitch_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/start_check.db:start_check'
Loaded 1 design.
Current design is 'start_check'.
start_check
read_file -format $file_format UART_RX_stop_check.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_stop_check.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_stop_check.v

Inferred memory devices in process
	in routine stop_check line 12 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_stop_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   stop_error_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/stop_check.db:stop_check'
Loaded 1 design.
Current design is 'stop_check'.
stop_check
read_file -format $file_format UART_RX_TOP.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_TOP.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/UART_RX_TOP.db:UART_RX_TOP'
Loaded 1 design.
Current design is 'UART_RX_TOP'.
UART_RX_TOP
read_file -format $file_format mux.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/mux.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/mux.v

Statistics for case statements in always block at line 6 in file
	'/home/IC/Labs/SYSTEM_SYN/rtl/mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            7             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/MUX.db:MUX'
Loaded 1 design.
Current design is 'MUX'.
MUX
read_file -format $file_format UART_TX_fsm.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_fsm.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_fsm.v
Warning:  /home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_fsm.v:14: Parameter keyword used in local parameter declaration. (VER-329)

Statistics for case statements in always block at line 45 in file
	'/home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 88 in file
	'/home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            90            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_TX_FSM line 33 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_TX_FSM line 125 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_FSM.db:UART_TX_FSM'
Loaded 1 design.
Current design is 'UART_TX_FSM'.
UART_TX_FSM
read_file -format $file_format UART_TX_parity_calc.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_parity_calc.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_parity_calc.v

Inferred memory devices in process
	in routine parity_calc line 12 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/parity_calc.db:parity_calc'
Loaded 1 design.
Current design is 'parity_calc'.
parity_calc
read_file -format $file_format UART_TX_serializer.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_serializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_serializer.v
Warning:  /home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_serializer.v:35: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine serializer line 16 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      temp_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ser_data_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine serializer line 30 in file
		'/home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ser_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/serializer.db:serializer'
Loaded 1 design.
Current design is 'serializer'.
serializer
read_file -format $file_format UART_TX_TOP.v
Loading verilog file '/home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_TOP.v
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/SYSTEM_SYN/rtl/UART_TX_TOP.db:UART_TX_TOP'
Loaded 1 design.
Current design is 'UART_TX_TOP'.
UART_TX_TOP
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (29 designs)              /home/IC/Labs/SYSTEM_SYN/rtl/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Labs/SYSTEM_SYN/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Labs/SYSTEM_SYN/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Labs/SYSTEM_SYN/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

Information: Building the design 'Async_fifo' instantiated from design 'SYS_TOP' with
	the parameters "D_SIZE=8,P_SIZE=4,F_DEPTH=8". (HDL-193)
Warning: Cannot find the design 'Async_fifo' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'Async_fifo' in 'SYS_TOP'. (LINK-5)
0
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Aug 16 02:41:14 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     47
    Multiply driven inputs (LINT-6)                                 1
    Unconnected ports (LINT-28)                                    26
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                     11

Cells                                                              27
    Cells do not drive (LINT-1)                                    25
    Connected to power or ground (LINT-32)                          2

Tristate                                                           13
    A tristate bus has a non tri-state driver (LINT-34)            13
--------------------------------------------------------------------------------

Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C124' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C310' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C326' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C410' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C412' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C425' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C427' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C440' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C442' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C450' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C453' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C461' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C466' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C469' does not drive any nets. (LINT-1)
Warning: In design 'deserializer', cell 'C69' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX_FSM', port 'clk' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'rst' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'PAR_EN' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'RX_IN' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'edge_count[4]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'edge_count[3]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'edge_count[2]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'edge_count[1]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'edge_count[0]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'bit_count[3]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'bit_count[2]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'bit_count[1]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'bit_count[0]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'stop_error' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'start_glitch' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX_FSM', port 'par_error' is not connected to any nets. (LINT-28)
Warning: In design 'deserializer', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'start_check', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'stop_check', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'parity_check', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'UART_RX_FSM', output port 'data_sample_en' is connected directly to output port 'par_check_en'. (LINT-31)
Warning: In design 'UART_RX_FSM', output port 'data_sample_en' is connected directly to output port 'start_check_en'. (LINT-31)
Warning: In design 'UART_RX_FSM', output port 'data_sample_en' is connected directly to output port 'stop_check_en'. (LINT-31)
Warning: In design 'UART_RX_FSM', output port 'data_sample_en' is connected directly to output port 'data_valid'. (LINT-31)
Warning: In design 'UART_RX_FSM', output port 'data_sample_en' is connected directly to output port 'deser_en'. (LINT-31)
Warning: In design 'UART_RX_FSM', output port 'data_sample_en' is connected directly to output port 'counter_enable'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'RX_CLK_DIV' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'TX_CLK_DIV' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', three-state bus 'RST_SYNC_2/SYNC_RST' has non three-state driver 'RST_SYNC_2/sync_chain_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_CLK_DIV/o_div_clk' has non three-state driver 'TX_CLK_DIV/C96/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_P_DATA_A[0]' has non three-state driver 'SYS_CTRL/C595/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_P_DATA_A[1]' has non three-state driver 'SYS_CTRL/C595/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_P_DATA_A[2]' has non three-state driver 'SYS_CTRL/C595/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_P_DATA_A[3]' has non three-state driver 'SYS_CTRL/C595/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_P_DATA_A[4]' has non three-state driver 'SYS_CTRL/C595/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_P_DATA_A[5]' has non three-state driver 'SYS_CTRL/C595/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_P_DATA_A[6]' has non three-state driver 'SYS_CTRL/C595/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'TX_P_DATA_A[7]' has non three-state driver 'SYS_CTRL/C595/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'W_INC' has non three-state driver 'SYS_CTRL/C594/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'SYNC_RST_1' has non three-state driver 'RST_SYNC_1/sync_chain_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'R_INC' has non three-state driver 'PULSE_GEN/C16/Z'. (LINT-34)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'UART_RX_FSM', output port 'data_sample_en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'UART_RX_FSM', output port 'counter_enable' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'UART_RX_FSM', output port 'deser_en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'UART_RX_FSM', output port 'data_valid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'UART_RX_FSM', output port 'stop_check_en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'UART_RX_FSM', output port 'start_check_en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'UART_RX_FSM', output port 'par_check_en' is connected directly to 'logic 0'. (LINT-52)
1
############################### Path groups ################################
puts "###############################################"
###############################################
puts "################ Path groups ##################"
################ Path groups ##################
puts "###############################################"
###############################################
group_path -name INREG -from [all_inputs]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
group_path -name REGOUT -to [all_outputs]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
# Constraints
# ----------------------------------------------------------------------------
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
set CLK_RISE 0.05
set CLK_FALL 0.05
create_clock -name REF_CLK -period 70 -waveform "0 10" [get_ports REF_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks REF_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks REF_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_transition -rise $CLK_RISE  [get_clocks REF_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_clock_transition -fall $CLK_FALL  [get_clocks REF_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
create_clock -name UART_CLK -period 20 -waveform "0 136" [get_ports UART_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Error: Invalid waveform.  Edges must be an even number of monotonically
  increasing values less than one period in duration. (UID-257)
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks UART_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't find clock 'UART_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks UART_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't find clock 'UART_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_transition -rise $CLK_RISE  [get_clocks UART_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't find clock 'UART_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
set_clock_transition -fall $CLK_FALL  [get_clocks UART_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't find clock 'UART_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
create_generated_clock -master_clock REF_CLK -source [get_ports REF_CLK]                        -name "ALU_CLK" [get_port CLK_GATE/GATED_CLK]                        -divide_by 1
Warning: Can't find port 'CLK_GATE/GATED_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks ALU_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't find clock 'ALU_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks ALU_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't find clock 'ALU_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_transition -rise $CLK_RISE  [get_clocks ALU_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't find clock 'ALU_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
set_clock_transition -fall $CLK_FALL  [get_clocks ALU_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't find clock 'ALU_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
create_generated_clock -master_clock UART_CLK -source [get_ports UART_CLK]                        -name "TX_CLK" [get_port TX_CLK_DIV/o_div_clk]                        -divide_by 1
Warning: Can't find clock 'UART_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list '-master_clock' must have 1 elements. (CMD-036)
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks TX_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't find clock 'TX_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks TX_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't find clock 'TX_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_transition -rise $CLK_RISE  [get_clocks TX_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't find clock 'TX_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
set_clock_transition -fall $CLK_FALL  [get_clocks TX_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't find clock 'TX_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
create_generated_clock -master_clock UART_CLK -source [get_ports UART_CLK]                        -name "RX_CLK" [get_port RX_CLK_DIV/o_div_clk]                        -divide_by 32
Warning: Can't find clock 'UART_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list '-master_clock' must have 1 elements. (CMD-036)
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks RX_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't find clock 'RX_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks RX_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't find clock 'RX_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_transition -rise $CLK_RISE  [get_clocks RX_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't find clock 'RX_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
set_clock_transition -fall $CLK_FALL  [get_clocks RX_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't find clock 'RX_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
set_dont_touch_network [get_clocks {REF_CLK UART_CLK}]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't find clock 'UART_CLK' in design 'SYS_TOP'. (UID-95)
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
####################################################################################
#########################################################
#### Section 2 : Clocks Relationships ####
#############################################S############
####################################################################################
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set in1_delay  [expr 0.2*70]
set out1_delay [expr 0.2*70]
set in2_delay  [expr 0.2*20]
set out2_delay [expr 0.2*20]
#Constrain Input Paths
set_input_delay $in1_delay -clock REF_CLK [get_port RST]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_input_delay $in2_delay -clock UART_CLK [get_port RX_IN]
Warning: Can't find clock 'UART_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
#Constrain Output Paths
set_output_delay $out2_delay -clock UART_CLK [get_port TX_OUT]
Warning: Can't find clock 'UART_CLK' in design 'SYS_TOP'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port REF_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port UART_CLK]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port RST]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port RX_IN]
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.1 [get_port TX_OUT]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
####################################################################################
#########################################################
#### Section 8 : multicycle path ####
#########################################################
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -map_effort high
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 87 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ClkDiv_0'
  Processing 'CLKDIV_MUX'
  Processing 'CLK_GATE'
  Processing 'RST_SYNC_0'
  Processing 'RST_SYNC_1'
  Processing 'DATA_SYNC'
  Processing 'ALU'
  Processing 'Register_file'
  Processing 'SYS_CTRL'
  Processing 'PULSE_GEN'
  Processing 'parity_check'
  Processing 'stop_check'
  Processing 'start_check'
  Processing 'deserializer'
  Processing 'edge_bit_counter'
  Processing 'UART_RX_FSM'
  Processing 'data_sampling'
  Processing 'UART_RX_TOP'
  Processing 'MUX'
  Processing 'UART_TX_FSM'
  Processing 'parity_calc'
  Processing 'serializer'
  Processing 'UART_TX_TOP'
  Processing 'UART_TOP'
  Processing 'SYS_TOP'
Information: Building the design 'Async_fifo' instantiated from design 'SYS_TOP' with
	the parameters "D_SIZE=8,P_SIZE=4,F_DEPTH=8". (HDL-193)
Warning: Cannot find the design 'Async_fifo' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'Async_fifo' in 'SYS_TOP'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ClkDiv_1_DW01_inc_0'
  Processing 'ClkDiv_1_DW01_cmp6_0'
  Processing 'ClkDiv_1_DW01_cmp6_1'
  Processing 'ClkDiv_1_DW01_dec_0'
  Processing 'ClkDiv_0_DW01_inc_0'
  Processing 'ClkDiv_0_DW01_cmp6_0'
  Processing 'ClkDiv_0_DW01_cmp6_1'
  Processing 'ClkDiv_0_DW01_dec_0'
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'parity_check_DW01_cmp2_0'
  Processing 'parity_check_DW01_add_0'
  Processing 'stop_check_DW01_cmp2_0'
  Processing 'stop_check_DW01_add_0'
  Processing 'start_check_DW01_cmp6_0'
  Processing 'start_check_DW01_add_0'
  Processing 'deserializer_DW01_cmp6_0'
  Processing 'deserializer_DW01_add_0'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   35557.5      0.00       0.0       0.1                          
    0:00:06   35557.5      0.00       0.0       0.1                          
    0:00:06   35557.5      0.00       0.0       0.1                          
    0:00:06   35557.5      0.00       0.0       0.1                          
    0:00:06   35557.5      0.00       0.0       0.1                          
    0:00:07   18556.6      0.00       0.0       0.0                          
    0:00:07   18534.2      0.00       0.0       0.0                          
    0:00:07   18534.2      0.00       0.0       0.0                          
    0:00:07   18534.2      0.00       0.0       0.0                          
    0:00:07   18515.4      0.00       0.0       0.0                          
    0:00:07   18515.4      0.00       0.0       0.0                          
    0:00:07   18515.4      0.00       0.0       0.0                          
    0:00:07   18515.4      0.00       0.0       0.0                          
    0:00:07   18515.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   18515.4      0.00       0.0       0.0                          
    0:00:07   18515.4      0.00       0.0       0.0                          
    0:00:08   17955.3      0.00       0.0       7.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   17955.3      0.00       0.0       7.4                          
    0:00:08   17968.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08   17968.2      0.00       0.0       0.0                          
    0:00:08   17968.2      0.00       0.0       0.0                          
    0:00:08   17902.3      0.00       0.0       0.0                          
    0:00:08   17888.2      0.00       0.0       0.0                          
    0:00:08   17876.4      0.00       0.0       0.0                          
    0:00:08   17865.8      0.00       0.0       0.0                          
    0:00:09   17854.1      0.00       0.0       0.0                          
    0:00:09   17854.1      0.00       0.0       0.0                          
    0:00:09   17854.1      0.00       0.0       0.0                          
    0:00:09   17824.7      0.00       0.0       0.0                          
    0:00:09   17824.7      0.00       0.0       0.0                          
    0:00:09   17824.7      0.00       0.0       0.0                          
    0:00:09   17824.7      0.00       0.0       0.0                          
    0:00:09   17824.7      0.00       0.0       0.0                          
    0:00:09   17824.7      0.00       0.0       0.0                          
    0:00:09   17824.7      0.00       0.0       0.0                          
Loading db file '/home/IC/Labs/SYSTEM_SYN/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/SYSTEM_SYN/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/SYSTEM_SYN/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out Design after initial compile
#############################################################################
write_file -format verilog -hierarchy -output UART_TX_TOP.v
Information: Building the design 'Async_fifo' instantiated from design 'SYS_TOP' with
	the parameters "D_SIZE=8,P_SIZE=4,F_DEPTH=8". (HDL-193)
Warning: Cannot find the design 'Async_fifo' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'Async_fifo' in 'SYS_TOP'. (LINK-5)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/UART_TX_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output UART_fsm.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/UART_fsm.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output UART_serializer.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/UART_serializer.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output UART_parity_calc.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/UART_parity_calc.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output mux.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/mux.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output ALU.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/ALU.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output ASYNC_FIFO.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/ASYNC_FIFO.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output fifo_mem.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/fifo_mem.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output BIT_SYNC.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/BIT_SYNC.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output fifo_rd.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/fifo_rd.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output fifo_wr.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/fifo_wr.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output ClkDiv.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/ClkDiv.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output CLKDIV_MUX.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/CLKDIV_MUX.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output CLK_GATE.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/CLK_GATE.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output DATA_SYNC.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/DATA_SYNC.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output PULSE_GEN.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/PULSE_GEN.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output register.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/register.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output RST_SYNC.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/RST_SYNC.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output SYS_CTRL.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/SYS_CTRL.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output SYS_TOP.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output SYS_TOP_TB.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/SYS_TOP_TB.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output UART_TOP.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/UART_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output UART_RX_data_sampling.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/UART_RX_data_sampling.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output UART_RX_deserializer.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/UART_RX_deserializer.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output UART_RX_edge_bit_counter.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/UART_RX_edge_bit_counter.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output UART_RX_fsm.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/UART_RX_fsm.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output UART_RX_parity_check.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/UART_RX_parity_check.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output UART_RX_start_check.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/UART_RX_start_check.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output UART_RX_stop_check.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/UART_RX_stop_check.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output UART_RX_TOP.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/UART_RX_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output mux.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/mux.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output mux2X1.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/mux2X1.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output UART_TX_fsm.sv
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/UART_TX_fsm.sv'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output UART_TX_parity_calc.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/UART_TX_parity_calc.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output UART_TX_serializer.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/UART_TX_serializer.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output UART_TX_TOP.v
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/IC/Labs/SYSTEM_SYN/syn/UART_TX_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format ddc -hierarchy -output SYS_TOP.ddc
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file 'SYS_TOP.ddc'.
1
write_sdc  -nosplit SYS_TOP.sdc
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
write_sdf           SYS_TOP.sdf
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Labs/SYSTEM_SYN/syn/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
################# reporting #######################
report_area -hierarchy > area.rpt
report_power -hierarchy > power.rpt
report_timing -max_paths 100 -delay_type min > hold.rpt
report_timing -max_paths 100 -delay_type max > setup.rpt
report_clock -attributes > clocks.rpt
report_constraint -all_violators > constraints.rpt
################# starting graphical user interface #######################
#gui_start
dc_shell> 