// Seed: 2264919919
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    input tri1 id_2
);
  logic id_4;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output wire id_2
);
  logic id_4;
  ;
  logic id_5 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output supply1 id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_10;
  ;
  supply1 [1 : 1] id_11 = 1, id_12 = id_10, id_13 = -1, id_14 = id_2;
  localparam id_15 = 1, id_16 = 1, id_17 = id_5 - id_5;
  assign id_6 = -1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10[-1'b0 :-1],
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output logic [7:0] id_10;
  output wire id_9;
  input logic [7:0] id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  module_2 modCall_1 (
      id_12,
      id_12,
      id_6,
      id_5,
      id_12,
      id_13,
      id_7,
      id_13,
      id_11
  );
  output wire id_2;
  inout wire id_1;
endmodule
