============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 12 2024  12:05:39 pm
  Module:                 mul16
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                
   Gate    Instances    Area     Library  
------------------------------------------
ADDFX2           101   7055.295    tsmc18 
ADDFXL             1     69.854    tsmc18 
ADDHXL            15    548.856    tsmc18 
AND2X1             1     13.306    tsmc18 
AOI2BB1XL          1     16.632    tsmc18 
CMPR42X1          61   6898.954    tsmc18 
INVX1             32    212.890    tsmc18 
NOR2XL           256   2554.675    tsmc18 
------------------------------------------
total            468  17370.461           


                                          
     Type      Instances    Area   Area % 
------------------------------------------
inverter              32   212.890    1.2 
logic                436 17157.572   98.8 
physical_cells         0     0.000    0.0 
------------------------------------------
total                468 17370.461  100.0 

