{"vcs1":{"timestamp_begin":1682334418.482029077, "rt":0.87, "ut":0.24, "st":0.15}}
{"vcselab":{"timestamp_begin":1682334419.385166561, "rt":1.39, "ut":0.21, "st":0.29}}
{"link":{"timestamp_begin":1682334420.798164444, "rt":2.02, "ut":0.07, "st":1.41}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682334418.177388412}
{"VCS_COMP_START_TIME": 1682334418.177388412}
{"VCS_COMP_END_TIME": 1682334423.613148656}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341372}}
{"stitch_vcselab": {"peak_mem": 238988}}
