# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_14.srcs/sources_1/bd/CPU/ipshared/4868" \
"../../../../project_14.ip_user_files/bd/CPU/ip/CPU_clk_wiz_0_0/CPU_clk_wiz_0_0_clk_wiz.v" \
"../../../../project_14.ip_user_files/bd/CPU/ip/CPU_clk_wiz_0_0/CPU_clk_wiz_0_0.v" \
"../../../../project_14.ip_user_files/bd/CPU/sim/CPU.v" \
"../../../../project_14.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.v" \
"../../../../project_14.srcs/sim_1/new/sim_cpuclk.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
