\hypertarget{stm32h7xx__hal__rcc__ex_8h_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}
\label{stm32h7xx__hal__rcc__ex_8h_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_rcc\_ex.h@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_rcc\_ex.h}}
\mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00020}00020\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00021}00021\ \textcolor{preprocessor}{\#ifndef\ STM32H7xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00022}00022\ \textcolor{preprocessor}{\#define\ STM32H7xx\_HAL\_RCC\_EX\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00023}00023\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00024}00024\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00025}00025\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00026}00026\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00027}00027\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00028}00028\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00029}00029\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal__def_8h}{stm32h7xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00030}00030\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00039}00039\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00047}\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def}{00047}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00048}00048\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00049}00049\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00050}\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a83eca8b6efcc48c2201fbe14e08e7422}{00050}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a83eca8b6efcc48c2201fbe14e08e7422}{PLL2M}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00053}\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a762f17d416d8eb4077efbb4902f6ee0c}{00053}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a762f17d416d8eb4077efbb4902f6ee0c}{PLL2N}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00058}\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_aa92b48cc78194ebefd09891c76d978d9}{00058}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_aa92b48cc78194ebefd09891c76d978d9}{PLL2P}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00062}\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a0390228752feb6154d24c930ecc5e77f}{00062}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a0390228752feb6154d24c930ecc5e77f}{PLL2Q}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00065}\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_adf7940e4bf0166ca23933077ab61ce0b}{00065}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_adf7940e4bf0166ca23933077ab61ce0b}{PLL2R}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00067}\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a64e8a8643041abc8f6975b46f5bf23dd}{00067}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a64e8a8643041abc8f6975b46f5bf23dd}{PLL2RGE}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00069}\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a31d2b90e692776de4068d1cced9529e9}{00069}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a31d2b90e692776de4068d1cced9529e9}{PLL2VCOSEL}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00072}\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_ab2038a39196a31cc9a4c5b70d048c6cc}{00072}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_ab2038a39196a31cc9a4c5b70d048c6cc}{PLL2FRACN}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00074}00074\ \}\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def}{RCC\_PLL2InitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00075}00075\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00079}\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def}{00079}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00080}00080\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00081}00081\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00082}\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a5587c368ebacdc27205eb832c2f91af6}{00082}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a5587c368ebacdc27205eb832c2f91af6}{PLL3M}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00085}\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a21a36271c6710b44403dbcfb419dc1fb}{00085}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a21a36271c6710b44403dbcfb419dc1fb}{PLL3N}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00090}\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_aae5e3f3fa4d08e1167cd4aaad2711f5a}{00090}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_aae5e3f3fa4d08e1167cd4aaad2711f5a}{PLL3P}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00094}\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a9dd2986188104a0ef363cbc04c61ad0f}{00094}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a9dd2986188104a0ef363cbc04c61ad0f}{PLL3Q}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00097}\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a3fd91d26d5651e1adccba173871475f5}{00097}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a3fd91d26d5651e1adccba173871475f5}{PLL3R}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00099}\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a67d78f132dc1414771190177e34165a2}{00099}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a67d78f132dc1414771190177e34165a2}{PLL3RGE}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00101}\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a83f1fbc4b616e3e344c574154ca96402}{00101}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a83f1fbc4b616e3e344c574154ca96402}{PLL3VCOSEL}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00104}\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_ab3f92197f68d0959987e610a0e938f7b}{00104}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_ab3f92197f68d0959987e610a0e938f7b}{PLL3FRACN}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00106}00106\ \}\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def}{RCC\_PLL3InitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00107}00107\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00111}\mbox{\hyperlink{struct_p_l_l1___clocks_type_def}{00111}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00112}00112\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00113}\mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a16fe5a250c66c30c2036962b5282c9ca}{00113}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a16fe5a250c66c30c2036962b5282c9ca}{PLL1\_P\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00114}\mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a10a577df67784eb604e643e00de75ac9}{00114}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a10a577df67784eb604e643e00de75ac9}{PLL1\_Q\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00115}\mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a63951bf9b7bfc4f1a651f85e7aeae8f6}{00115}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a63951bf9b7bfc4f1a651f85e7aeae8f6}{PLL1\_R\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00116}00116\ \}\mbox{\hyperlink{struct_p_l_l1___clocks_type_def}{PLL1\_ClocksTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00117}00117\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00121}\mbox{\hyperlink{struct_p_l_l2___clocks_type_def}{00121}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00122}00122\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00123}\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_ad3c6da0c257e094ee41777e7079dd90c}{00123}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_l_l2___clocks_type_def_ad3c6da0c257e094ee41777e7079dd90c}{PLL2\_P\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00124}\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_a8d593d9adc8448a4912e52322f9db3bb}{00124}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_l_l2___clocks_type_def_a8d593d9adc8448a4912e52322f9db3bb}{PLL2\_Q\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00125}\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_a20fe0e2c3e8e970013dc8ac261196a83}{00125}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_l_l2___clocks_type_def_a20fe0e2c3e8e970013dc8ac261196a83}{PLL2\_R\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00126}00126\ \}\mbox{\hyperlink{struct_p_l_l2___clocks_type_def}{PLL2\_ClocksTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00127}00127\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00131}\mbox{\hyperlink{struct_p_l_l3___clocks_type_def}{00131}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00132}00132\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00133}\mbox{\hyperlink{struct_p_l_l3___clocks_type_def_a06be9b7819d4e9009ea78c9ac1a68e9c}{00133}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_l_l3___clocks_type_def_a06be9b7819d4e9009ea78c9ac1a68e9c}{PLL3\_P\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00134}\mbox{\hyperlink{struct_p_l_l3___clocks_type_def_af27ca591d9171cf662708ed99a172f1b}{00134}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_l_l3___clocks_type_def_af27ca591d9171cf662708ed99a172f1b}{PLL3\_Q\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00135}\mbox{\hyperlink{struct_p_l_l3___clocks_type_def_a854763e028dd249fc4041e682fbdba11}{00135}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_l_l3___clocks_type_def_a854763e028dd249fc4041e682fbdba11}{PLL3\_R\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00136}00136\ \}\mbox{\hyperlink{struct_p_l_l3___clocks_type_def}{PLL3\_ClocksTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00137}00137\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00138}00138\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00142}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{00142}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00143}00143\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00144}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{00144}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00147}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{00147}}\ \ \ \mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def}{RCC\_PLL2InitTypeDef}}\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00150}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{00150}}\ \ \ \mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def}{RCC\_PLL3InitTypeDef}}\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00153}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_add8b46eef0569a1b9af4af413da0b634}{00153}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_add8b46eef0569a1b9af4af413da0b634}{FmcClockSelection}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00156}00156\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00157}00157\ \ \ uint32\_t\ QspiClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00159}00159\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00160}00160\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00161}00161\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)\ ||\ defined(OCTOSPI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00162}00162\ \ \ uint32\_t\ OspiClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00164}00164\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*(OCTOSPI1)\ ||\ (OCTOSPI2)*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00165}00165\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00166}00166\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00167}00167\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00168}00168\ \ \ uint32\_t\ DsiClockSelection;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00170}00170\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00171}00171\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00172}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a174913c08c7f3bcda4f6a97edbe8628b}{00172}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a174913c08c7f3bcda4f6a97edbe8628b}{SdmmcClockSelection}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00175}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a051738051123d1e7e1e735eaf06d7fba}{00175}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a051738051123d1e7e1e735eaf06d7fba}{CkperClockSelection}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00178}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{00178}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00181}00181\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00182}00182\ \ \ uint32\_t\ Sai23ClockSelection;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00184}00184\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00185}00185\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00186}00186\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIP1R\_SAI2ASEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00187}00187\ \ \ uint32\_t\ Sai2AClockSelection;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00189}00189\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CDCCIP1R\_SAI2ASEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00190}00190\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00191}00191\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIP1R\_SAI2BSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00192}00192\ \ \ uint32\_t\ Sai2BClockSelection;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00194}00194\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CDCCIP1R\_SAI2BSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00195}00195\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00196}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a75f3b81f202c54a91c968759db0ecf6e}{00196}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a75f3b81f202c54a91c968759db0ecf6e}{Spi123ClockSelection}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00199}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_abed3ec857e0ee216ac90a3287741035a}{00199}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_abed3ec857e0ee216ac90a3287741035a}{Spi45ClockSelection}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00202}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4d9395629c1c0acaab6e26d27bff767f}{00202}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4d9395629c1c0acaab6e26d27bff767f}{SpdifrxClockSelection}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00205}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a76b4f8efa54d7a59d686b8da6aab5e73}{00205}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a76b4f8efa54d7a59d686b8da6aab5e73}{Dfsdm1ClockSelection}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00208}00208\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00209}00209\ \ \ uint32\_t\ Dfsdm2ClockSelection;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00211}00211\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\_BASE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00212}00212\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00213}00213\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)\ ||\ defined(FDCAN2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00214}00214\ \ \ uint32\_t\ FdcanClockSelection;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00216}00216\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*FDCAN1\ ||\ FDCAN2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00217}00217\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00218}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae302304bf47f553c65d3618d17f84e3b}{00218}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae302304bf47f553c65d3618d17f84e3b}{Swpmi1ClockSelection}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00221}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aedaf6244b914e772dbd8fb5726952c30}{00221}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aedaf6244b914e772dbd8fb5726952c30}{Usart234578ClockSelection}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00224}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aa45c8166ee733dd26bd9278edbb23d23}{00224}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aa45c8166ee733dd26bd9278edbb23d23}{Usart16ClockSelection}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00227}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ad2ddb2fbd0dbfc86cc5ae6dfab26b195}{00227}}\ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ad2ddb2fbd0dbfc86cc5ae6dfab26b195}{RngClockSelection}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00230}00230\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00231}00231\ \ \ \ uint32\_t\ \mbox{\hyperlink{group___r_c_c_ex___exported___types_ga067026e18c43c7d3a8436835862b97c5}{I2c1235ClockSelection}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00233}00233\ \textcolor{preprocessor}{\#else\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00234}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a31e95932213f430767f8a3fa71b13c17}{00234}}\ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a31e95932213f430767f8a3fa71b13c17}{I2c123ClockSelection}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00236}00236\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00237}00237\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00238}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4fc582af08e1d5123cb69df41a412777}{00238}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4fc582af08e1d5123cb69df41a412777}{UsbClockSelection}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00241}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6d9e430dc55e4e7875b3f7850a0def3c}{00241}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6d9e430dc55e4e7875b3f7850a0def3c}{CecClockSelection}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00244}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}{00244}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}{Lptim1ClockSelection}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00247}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a85cccba6173592abc09b69859459de55}{00247}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a85cccba6173592abc09b69859459de55}{Lpuart1ClockSelection}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00250}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6a3119ef1737f9c82ef446ad74b3fd0e}{00250}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6a3119ef1737f9c82ef446ad74b3fd0e}{I2c4ClockSelection}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00253}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a417ceec4819ae29f6b0cf9b455d985c4}{00253}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a417ceec4819ae29f6b0cf9b455d985c4}{Lptim2ClockSelection}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00256}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a2eb631fb934ebcd2a59e166582ade78c}{00256}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a2eb631fb934ebcd2a59e166582ade78c}{Lptim345ClockSelection}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00259}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a28e358df2e95d000ccf4984cd14250e8}{00259}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a28e358df2e95d000ccf4984cd14250e8}{AdcClockSelection}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00261}00261\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00262}00262\ \ \ uint32\_t\ Sai4AClockSelection;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00265}00265\ \ \ uint32\_t\ Sai4BClockSelection;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00267}00267\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00268}00268\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00269}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae25171683fc9359e790357e8d49fd1b8}{00269}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae25171683fc9359e790357e8d49fd1b8}{Spi6ClockSelection}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00272}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{00272}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClockSelection}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00275}00275\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00276}00276\ \ \ uint32\_t\ Hrtim1ClockSelection;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00278}00278\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HRTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00279}00279\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00280}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}{00280}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}{TIMPresSelection}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00282}00282\ \}\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00283}00283\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00285}00285\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00286}00286\ \textcolor{preprocessor}{\#define\ I2c123ClockSelection\ I2c1235ClockSelection}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00287}00287\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00288}\mbox{\hyperlink{group___r_c_c_ex___exported___types_ga067026e18c43c7d3a8436835862b97c5}{00288}}\ \textcolor{preprocessor}{\#define\ I2c1235ClockSelection\ I2c123ClockSelection}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00289}00289\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00290}00290\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00291}00291\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00295}\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def}{00295}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00296}00296\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00297}\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_affb82025da5b8d4a06e61f1690460f4d}{00297}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_affb82025da5b8d4a06e61f1690460f4d}{Prescaler}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00300}\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a8ce78da716e053d4aa5a8c972524f4ad}{00300}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a8ce78da716e053d4aa5a8c972524f4ad}{Source}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00303}\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_aa8163c013b720459c0e6a92c84d5bef9}{00303}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_aa8163c013b720459c0e6a92c84d5bef9}{Polarity}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00306}\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a670045cfad50e7e4b3a31c0119d6e4fd}{00306}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a670045cfad50e7e4b3a31c0119d6e4fd}{ReloadValue}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00310}\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a70e47ab67aa8deb615b77b4b120c5863}{00310}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a70e47ab67aa8deb615b77b4b120c5863}{ErrorLimitValue}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00313}\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a33d4291a43bf4a02c59e67c23d090c32}{00313}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a33d4291a43bf4a02c59e67c23d090c32}{HSI48CalibrationValue}};\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00316}00316\ \}\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def}{RCC\_CRSInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00317}00317\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00321}\mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def}{00321}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00322}00322\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00323}\mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a670045cfad50e7e4b3a31c0119d6e4fd}{00323}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a670045cfad50e7e4b3a31c0119d6e4fd}{ReloadValue}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00326}\mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a33d4291a43bf4a02c59e67c23d090c32}{00326}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a33d4291a43bf4a02c59e67c23d090c32}{HSI48CalibrationValue}};\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00329}\mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a4daae605939159f7f1dd079c6cfe59a8}{00329}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a4daae605939159f7f1dd079c6cfe59a8}{FreqErrorCapture}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00333}\mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a25a4c347bbdb1f1c8f6d977fc83a0817}{00333}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a25a4c347bbdb1f1c8f6d977fc83a0817}{FreqErrorDirection}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00338}00338\ \}\mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def}{RCC\_CRSSynchroInfoTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00339}00339\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00345}00345\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00354}00354\ \textcolor{preprocessor}{\#if\ defined(UART9)\ \&\&\ defined(USART10)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00355}00355\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART16910\ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00356}00356\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART1\ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USART16910}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00357}00357\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART6\ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USART16910}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00358}00358\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_UART9\ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USART16910}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00359}00359\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART10\ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USART16910}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00360}00360\ \textcolor{comment}{/*alias*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00361}00361\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART16\ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USART16910}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00362}00362\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00363}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga54ddeff374b2db50d36a2217d040af41}{00363}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART16\ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00364}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga45390869c206531ea6d98baefb2315ac}{00364}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART1\ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USART16}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00365}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga4f1256bcdac1f0b12fa934dfc989ec4a}{00365}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART6\ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USART16}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00366}00366\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00367}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga90467bc04d8ad94ef2c7c97829724049}{00367}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART16910\ \ \ \ \ \ \ RCC\_PERIPHCLK\_USART16}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00368}00368\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART9\ \&\&\ USART10*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00369}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga64f415fab5843cf299108977f893b9da}{00369}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART234578\ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00370}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga5d259e3e1607db6e547d525043246387}{00370}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART2\ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USART234578}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00371}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga8640cec93bf5d59d0f1beddd3bd7ec21}{00371}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USART3\ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USART234578}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00372}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga14d9516d88f0e5a4726ca8d38efd8902}{00372}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_UART4\ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USART234578}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00373}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad571f04faa1c97e8371741187c2275ed}{00373}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_UART5\ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USART234578}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00374}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf4db7b92efb0cae82484c0ed97ee6766}{00374}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_UART7\ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USART234578}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00375}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaff1fa6d45f717fb7ce045eb08685766d}{00375}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_UART8\ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_USART234578}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00376}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga26dd46ff44eb9a532070bb3790ce0086}{00376}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPUART1\ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00377}00377\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00378}00378\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C1235\ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00379}00379\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1235}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00380}00380\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C2\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1235}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00381}00381\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C3\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1235}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00382}00382\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00383}00383\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C123\ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1235}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00384}00384\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00385}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga282acd83d464231efa634331b10e9a4d}{00385}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C123\ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00386}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gafe21bb1cd8d7004373b236a8dd90fd92}{00386}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C123}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00387}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad3ca02c3ca6c548484cd1302c8adbb53}{00387}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C2\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C123}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00388}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9fa8ac7959aeb5b76fdd780fbc1754f3}{00388}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C3\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C123}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00389}00389\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00390}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga43446cae0c5716620fd3bb0ab129715b}{00390}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00391}00391\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00392}00392\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_I2C5\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_I2C1235}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00393}00393\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00394}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga56ca7e8b3726ee68934795277eb0cbce}{00394}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPTIM1\ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00395}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga561fc62cb1c8790b7647d9a6fd24818d}{00395}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPTIM2\ \ \ \ \ \ \ \ \ \ \ (0x00000040U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00396}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga0b49d5ee0ada7638b26f60ac1f52c23c}{00396}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPTIM345\ \ \ \ \ \ \ \ \ (0x00000080U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00397}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae53cf22ab47a35dc16400b6df35b4977}{00397}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPTIM3\ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPTIM345}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00398}00398\ \textcolor{preprocessor}{\#if\ defined(LPTIM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00399}00399\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPTIM4\ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPTIM345}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00400}00400\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00401}00401\ \textcolor{preprocessor}{\#if\ defined(LPTIM5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00402}00402\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LPTIM5\ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_LPTIM345}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00403}00403\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00404}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{00404}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00405}00405\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00406}00406\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI23\ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00407}00407\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI2\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SAI23}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00408}00408\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI3\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SAI23}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00409}00409\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00410}00410\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIP1R\_SAI2ASEL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00411}00411\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI2A\ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00412}00412\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CDCCIP1R\_SAI2ASEL\_0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00413}00413\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIP1R\_SAI2BSEL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00414}00414\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI2B\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00415}00415\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CDCCIP1R\_SAI2BSEL\_0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00416}00416\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00417}00417\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI4A\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00418}00418\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SAI4B\ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00419}00419\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00420}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf8c4aab56fe7efe14ef559cb6625daa3}{00420}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SPI123\ \ \ \ \ \ \ \ \ \ \ (0x00001000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00421}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga242ac97af2b567865cc6b91c11ed09df}{00421}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SPI1\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SPI123}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00422}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad4bbf2edddc0e0aacf619c9745be3bfa}{00422}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SPI2\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SPI123}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00423}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9297836782024ef6dfe373baf6246138}{00423}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SPI3\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SPI123}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00424}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7bfb4c81ab8d98c5dc871f7f0b0a6a23}{00424}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SPI45\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00425}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga832e212ce9296bdb492608c6f1903b4e}{00425}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SPI4\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SPI45}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00426}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gacde333f621500717799555d68085adab}{00426}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SPI5\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PERIPHCLK\_SPI45}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00427}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaa9c7d698e69f5a590a9e6a2153859b0c}{00427}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SPI6\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00428}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf3b7c71407e825f89f9c0b0ac1bf20fc}{00428}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_FDCAN\ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00429}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf0fd9e547da2fba4a071a4ad6153d24a}{00429}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SDMMC\ \ \ \ \ \ \ \ \ \ \ \ (0x00010000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00430}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga0390b2c914194fb8ed71ec93c7b3bef1}{00430}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RNG\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00020000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00431}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gadcb42dbf21f29d046443b8158f95fb81}{00431}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_USB\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00040000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00432}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaa234e496ace2f188b106dc15a95ed6bc}{00432}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_ADC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00080000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00433}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga6c88e64f3bcb820efd9f7d65d9aee729}{00433}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SWPMI1\ \ \ \ \ \ \ \ \ \ \ (0x00100000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00434}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae6bdd3eb25568e35eed326af9b75d359}{00434}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_DFSDM1\ \ \ \ \ \ \ \ \ \ \ (0x00200000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00435}00435\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00436}00436\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_DFSDM2\ \ \ \ \ \ \ \ \ \ \ (0x00000800U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00437}00437\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00438}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaede03aaafb5319bb39767bf50182406f}{00438}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00400000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00439}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae7b08ed2b8df3517d5de1013e2f4ac8e}{00439}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_CEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00800000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00440}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gab42d62d34c68d96f93e4cbb9a0b03af5}{00440}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_FMC\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00441}00441\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00442}00442\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_QSPI\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00443}00443\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00444}00444\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)\ ||\ defined(OCTOSPI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00445}00445\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_OSPI\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00446}00446\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(OCTOSPI1)\ ||\ defined(OCTOSPI2)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00447}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaedf8160ad5c145e88f671d092f1f32cd}{00447}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_DSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00448}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae696b64cfe8a0c2ba96030c427fa77d5}{00448}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_SPDIFRX\ \ \ \ \ \ \ \ \ \ (0x08000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00449}00449\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00450}00450\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_HRTIM1\ \ \ \ \ \ \ \ \ \ \ (0x10000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00451}00451\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HRTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00452}00452\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00453}00453\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_LTDC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00454}00454\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00455}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga6a377fb8665c389cb263cddbfa44bec6}{00455}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_TIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00456}\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga510c6f116e397f75d30024f32510a917}{00456}}\ \textcolor{preprocessor}{\#define\ RCC\_PERIPHCLK\_CKPER\ \ \ \ \ \ \ \ \ \ \ \ (0x80000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00457}00457\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00466}\mbox{\hyperlink{group___r_c_c___p_l_l2___clock___output_gad1a8a81a015f275a253b4d399c0016b9}{00466}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL2\_DIVP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_DIVP2EN}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00467}\mbox{\hyperlink{group___r_c_c___p_l_l2___clock___output_ga06627c6c5a9c03fafd82d1bbb8916dd8}{00467}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL2\_DIVQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_DIVQ2EN}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00468}\mbox{\hyperlink{group___r_c_c___p_l_l2___clock___output_ga23a9f811301522d6b81ad0b1cc249d1e}{00468}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL2\_DIVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_DIVR2EN}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00469}00469\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00477}\mbox{\hyperlink{group___r_c_c___p_l_l3___clock___output_ga664df2bf7bbe2f75e073e27c6c8fb40c}{00477}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL3\_DIVP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_DIVP3EN}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00478}\mbox{\hyperlink{group___r_c_c___p_l_l3___clock___output_ga58150c9e8b0085fb5a0e53248b0c7262}{00478}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL3\_DIVQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_DIVQ3EN}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00479}\mbox{\hyperlink{group___r_c_c___p_l_l3___clock___output_gacbb8dc9089f9de817a2acc3a18208203}{00479}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL3\_DIVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_DIVR3EN}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00480}00480\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00488}\mbox{\hyperlink{group___r_c_c___p_l_l2___v_c_i___range_gab08c467767de4d7b5428c7c86d3ff1f7}{00488}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL2VCIRANGE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLL2RGE\_0\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00489}\mbox{\hyperlink{group___r_c_c___p_l_l2___v_c_i___range_ga8f9329970c0f8741a8da1023cd787a7b}{00489}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL2VCIRANGE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLL2RGE\_1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00490}\mbox{\hyperlink{group___r_c_c___p_l_l2___v_c_i___range_ga530351f4353039d7593526f63a3415c2}{00490}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL2VCIRANGE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLL2RGE\_2\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00491}\mbox{\hyperlink{group___r_c_c___p_l_l2___v_c_i___range_ga22d1f970359251ef7b90c78ec08824c4}{00491}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL2VCIRANGE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLL2RGE\_3\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00501}\mbox{\hyperlink{group___r_c_c___p_l_l2___v_c_o___range_ga56857c01dd2bbe966f802c035ee9e2c0}{00501}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL2VCOWIDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00502}\mbox{\hyperlink{group___r_c_c___p_l_l2___v_c_o___range_ga1c2b1b476d380d2b0888677714667342}{00502}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL2VCOMEDIUM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLL2VCOSEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00503}00503\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00511}\mbox{\hyperlink{group___r_c_c___p_l_l3___v_c_i___range_ga14521fc6d51aa54cb10fb52cd367dc47}{00511}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL3VCIRANGE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLL3RGE\_0\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00512}\mbox{\hyperlink{group___r_c_c___p_l_l3___v_c_i___range_gaa3b6d5fd3eee7fbc2b4d48cee8396d4d}{00512}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL3VCIRANGE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLL3RGE\_1\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00513}\mbox{\hyperlink{group___r_c_c___p_l_l3___v_c_i___range_gaa565b568622f558d518adbed7c9a7777}{00513}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL3VCIRANGE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLL3RGE\_2\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00514}\mbox{\hyperlink{group___r_c_c___p_l_l3___v_c_i___range_gae438af331e892098d7086270a500ab83}{00514}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL3VCIRANGE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLL3RGE\_3\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00524}\mbox{\hyperlink{group___r_c_c___p_l_l3___v_c_o___range_ga16dd5bd55b8c1b8f4e9fec88856ee8ce}{00524}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL3VCOWIDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00525}\mbox{\hyperlink{group___r_c_c___p_l_l3___v_c_o___range_gad19932e7ba49dbc725c06c977e6f13e9}{00525}}\ \textcolor{preprocessor}{\#define\ RCC\_PLL3VCOMEDIUM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLL3VCOSEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00526}00526\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00534}00534\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_USART16SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00535}00535\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_D2PCLK2\ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00536}00536\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00537}00537\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_PCLK2\ \ \ \ \ \ \ \ RCC\_USART16CLKSOURCE\_D2PCLK2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00538}00538\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_USART16SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00539}00539\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_USART16SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00540}00540\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ (RCC\_D2CCIP2R\_USART16SEL\_0\ |\ RCC\_D2CCIP2R\_USART16SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00541}00541\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_USART16SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00542}00542\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ (RCC\_D2CCIP2R\_USART16SEL\_0\ |\ RCC\_D2CCIP2R\_USART16SEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00543}00543\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00544}00544\ \textcolor{preprocessor}{\#elif\ defined(RCC\_CDCCIP2R\_USART16910SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00545}00545\ \textcolor{preprocessor}{\#define\ RCC\_USART16910CLKSOURCE\_CDPCLK2\ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00546}00546\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00547}00547\ \textcolor{preprocessor}{\#define\ RCC\_USART16910CLKSOURCE\_D2PCLK2\ \ \ RCC\_USART16910CLKSOURCE\_CDPCLK2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00548}00548\ \textcolor{preprocessor}{\#define\ RCC\_USART16910CLKSOURCE\_PLL2\ \ \ \ \ \ RCC\_CDCCIP2R\_USART16910SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00549}00549\ \textcolor{preprocessor}{\#define\ RCC\_USART16910CLKSOURCE\_PLL3\ \ \ \ \ \ RCC\_CDCCIP2R\_USART16910SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00550}00550\ \textcolor{preprocessor}{\#define\ RCC\_USART16910CLKSOURCE\_HSI\ \ \ \ \ \ (RCC\_CDCCIP2R\_USART16910SEL\_0\ |\ RCC\_CDCCIP2R\_USART16910SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00551}00551\ \textcolor{preprocessor}{\#define\ RCC\_USART16910CLKSOURCE\_CSI\ \ \ \ \ \ \ RCC\_CDCCIP2R\_USART16910SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00552}00552\ \textcolor{preprocessor}{\#define\ RCC\_USART16910CLKSOURCE\_LSE\ \ \ \ \ \ (RCC\_CDCCIP2R\_USART16910SEL\_0\ |\ RCC\_CDCCIP2R\_USART16910SEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00553}00553\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00554}00554\ \textcolor{comment}{/*\ \ Aliases\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00555}00555\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_CDPCLK2\ \ \ \ \ RCC\_USART16910CLKSOURCE\_CDPCLK2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00556}00556\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_PCLK2\ \ \ \ \ \ \ RCC\_USART16CLKSOURCE\_CDPCLK2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00557}00557\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_D2PCLK2\ \ \ \ \ RCC\_USART16CLKSOURCE\_CDPCLK2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00558}00558\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ RCC\_USART16910CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00559}00559\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ RCC\_USART16910CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00560}00560\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_USART16910CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00561}00561\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ RCC\_USART16910CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00562}00562\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ RCC\_USART16910CLKSOURCE\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00563}00563\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00564}00564\ \textcolor{preprocessor}{\#else\ \ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_USART16910SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00565}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_ga59039123ab793506c5bc79581226fe57}{00565}}\ \textcolor{preprocessor}{\#define\ RCC\_USART16910CLKSOURCE\_D2PCLK2\ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00566}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_ga454c0298e99aef0fcbb3824229e2aa73}{00566}}\ \textcolor{preprocessor}{\#define\ RCC\_USART16910CLKSOURCE\_PLL2\ \ \ \ \ \ RCC\_D2CCIP2R\_USART16910SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00567}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_ga3b533f0614d5834f30e2d493de7ad0ed}{00567}}\ \textcolor{preprocessor}{\#define\ RCC\_USART16910CLKSOURCE\_PLL3\ \ \ \ \ \ RCC\_D2CCIP2R\_USART16910SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00568}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_ga5321c4cfee175a97de903ec0b6796e76}{00568}}\ \textcolor{preprocessor}{\#define\ RCC\_USART16910CLKSOURCE\_HSI\ \ \ \ \ \ (RCC\_D2CCIP2R\_USART16910SEL\_0\ |\ RCC\_D2CCIP2R\_USART16910SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00569}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_ga2547ad844123ac0936c36a2eb628ef9b}{00569}}\ \textcolor{preprocessor}{\#define\ RCC\_USART16910CLKSOURCE\_CSI\ \ \ \ \ \ \ RCC\_D2CCIP2R\_USART16910SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00570}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_gab02e42e22dc1b6e036fd1c0a41bd7778}{00570}}\ \textcolor{preprocessor}{\#define\ RCC\_USART16910CLKSOURCE\_LSE\ \ \ \ \ \ (RCC\_D2CCIP2R\_USART16910SEL\_0\ |\ RCC\_D2CCIP2R\_USART16910SEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00571}00571\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00572}00572\ \textcolor{comment}{/*\ \ Aliases\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00573}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_ga1eb80cbc062aa822618f9ba35be7450d}{00573}}\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_D2PCLK2\ \ \ \ \ RCC\_USART16910CLKSOURCE\_D2PCLK2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00574}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_gaa437b084f1801cf187602874fac78099}{00574}}\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_PCLK2\ \ \ \ \ \ \ RCC\_USART16910CLKSOURCE\_D2PCLK2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00575}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_ga79a0c6d9edd464957521646ac448b0d2}{00575}}\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ RCC\_USART16910CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00576}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_ga51e714999f5025f65333dd0aa3fff570}{00576}}\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ RCC\_USART16910CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00577}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_ga9af8c7d1c7c73a9ac2922b51f2f9fdfb}{00577}}\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_USART16910CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00578}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_ga2c35468d9c9a715041fa956aa0fdbea2}{00578}}\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ RCC\_USART16910CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00579}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_ga483e0f749b5502232ff81ff1389206f4}{00579}}\ \textcolor{preprocessor}{\#define\ RCC\_USART16CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ RCC\_USART16910CLKSOURCE\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00580}00580\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_USART16SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00588}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga6199929d4dc961152b782526dfa70180}{00588}}\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_D2PCLK2\ \ \ RCC\_USART16CLKSOURCE\_D2PCLK2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00589}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga871376d3bf70ff656dd55f4065962564}{00589}}\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_PLL2\ \ \ \ \ \ RCC\_USART16CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00590}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga0dd9d4bd4961a879119e24ac869e9c6f}{00590}}\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_PLL3\ \ \ \ \ \ RCC\_USART16CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00591}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source_ga15818f4637d9721117cf6751ad79af28}{00591}}\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_HSI\ \ \ \ \ \ \ RCC\_USART16CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00592}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source_gad5bc8eb5f52cce7e2b4fb80c088438d3}{00592}}\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_CSI\ \ \ \ \ \ \ RCC\_USART16CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00593}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t1___clock___source_gac2e82299a4295d0e5bf42950f99ddb39}{00593}}\ \textcolor{preprocessor}{\#define\ RCC\_USART1CLKSOURCE\_LSE\ \ \ \ \ \ \ RCC\_USART16CLKSOURCE\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00601}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t6___clock___source_ga5bd535ca4dbc6c6a5597cdbc718d6368}{00601}}\ \textcolor{preprocessor}{\#define\ RCC\_USART6CLKSOURCE\_D2PCLK2\ \ \ RCC\_USART16CLKSOURCE\_D2PCLK2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00602}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t6___clock___source_gad27a8c4096a4a04463132bd3981a72bc}{00602}}\ \textcolor{preprocessor}{\#define\ RCC\_USART6CLKSOURCE\_PLL2\ \ \ \ \ \ RCC\_USART16CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00603}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t6___clock___source_gad71852142700ba2799df014dcb1eb50d}{00603}}\ \textcolor{preprocessor}{\#define\ RCC\_USART6CLKSOURCE\_PLL3\ \ \ \ \ \ RCC\_USART16CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00604}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t6___clock___source_ga23a3c393f53c54bfda6344a0105437e0}{00604}}\ \textcolor{preprocessor}{\#define\ RCC\_USART6CLKSOURCE\_HSI\ \ \ \ \ \ \ RCC\_USART16CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00605}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t6___clock___source_gaad35c77399bf5cc6083d6320087170e4}{00605}}\ \textcolor{preprocessor}{\#define\ RCC\_USART6CLKSOURCE\_CSI\ \ \ \ \ \ \ RCC\_USART16CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00606}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t6___clock___source_gad1c7cb7a9b496f577bc87bda61534313}{00606}}\ \textcolor{preprocessor}{\#define\ RCC\_USART6CLKSOURCE\_LSE\ \ \ \ \ \ \ RCC\_USART16CLKSOURCE\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00607}00607\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00612}00612\ \textcolor{preprocessor}{\#if\ defined(UART9)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00616}00616\ \textcolor{preprocessor}{\#define\ RCC\_UART9CLKSOURCE\_D2PCLK2\ \ \ RCC\_USART16CLKSOURCE\_D2PCLK2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00617}00617\ \textcolor{preprocessor}{\#define\ RCC\_UART9CLKSOURCE\_PLL2\ \ \ \ \ \ RCC\_USART16CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00618}00618\ \textcolor{preprocessor}{\#define\ RCC\_UART9CLKSOURCE\_PLL3\ \ \ \ \ \ RCC\_USART16CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00619}00619\ \textcolor{preprocessor}{\#define\ RCC\_UART9CLKSOURCE\_HSI\ \ \ \ \ \ \ RCC\_USART16CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00620}00620\ \textcolor{preprocessor}{\#define\ RCC\_UART9CLKSOURCE\_CSI\ \ \ \ \ \ \ RCC\_USART16CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00621}00621\ \textcolor{preprocessor}{\#define\ RCC\_UART9CLKSOURCE\_LSE\ \ \ \ \ \ \ RCC\_USART16CLKSOURCE\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00625}00625\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART9\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00626}00626\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00627}00627\ \textcolor{preprocessor}{\#if\ defined(USART10)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00631}00631\ \textcolor{preprocessor}{\#define\ RCC\_USART10CLKSOURCE\_D2PCLK2\ \ \ RCC\_USART16CLKSOURCE\_D2PCLK2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00632}00632\ \textcolor{preprocessor}{\#define\ RCC\_USART10CLKSOURCE\_PLL2\ \ \ \ \ \ RCC\_USART16CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00633}00633\ \textcolor{preprocessor}{\#define\ RCC\_USART10CLKSOURCE\_PLL3\ \ \ \ \ \ RCC\_USART16CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00634}00634\ \textcolor{preprocessor}{\#define\ RCC\_USART10CLKSOURCE\_HSI\ \ \ \ \ \ \ RCC\_USART16CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00635}00635\ \textcolor{preprocessor}{\#define\ RCC\_USART10CLKSOURCE\_CSI\ \ \ \ \ \ \ RCC\_USART16CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00636}00636\ \textcolor{preprocessor}{\#define\ RCC\_USART10CLKSOURCE\_LSE\ \ \ \ \ \ \ RCC\_USART16CLKSOURCE\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00640}00640\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART10\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00641}00641\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00645}00645\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_USART28SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00646}00646\ \textcolor{preprocessor}{\#define\ RCC\_USART234578CLKSOURCE\_D2PCLK1\ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00647}00647\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00648}00648\ \textcolor{preprocessor}{\#define\ RCC\_USART234578CLKSOURCE\_PCLK1\ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00649}00649\ \textcolor{preprocessor}{\#define\ RCC\_USART234578CLKSOURCE\_PLL2\ \ \ \ \ \ \ RCC\_D2CCIP2R\_USART28SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00650}00650\ \textcolor{preprocessor}{\#define\ RCC\_USART234578CLKSOURCE\_PLL3\ \ \ \ \ \ \ RCC\_D2CCIP2R\_USART28SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00651}00651\ \textcolor{preprocessor}{\#define\ RCC\_USART234578CLKSOURCE\_HSI\ \ \ \ \ \ \ \ (RCC\_D2CCIP2R\_USART28SEL\_0\ |\ RCC\_D2CCIP2R\_USART28SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00652}00652\ \textcolor{preprocessor}{\#define\ RCC\_USART234578CLKSOURCE\_CSI\ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_USART28SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00653}00653\ \textcolor{preprocessor}{\#define\ RCC\_USART234578CLKSOURCE\_LSE\ \ \ \ \ \ \ \ (RCC\_D2CCIP2R\_USART28SEL\_0\ |\ RCC\_D2CCIP2R\_USART28SEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00654}00654\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00655}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga30581883f17bae5715a4a4d043930d5d}{00655}}\ \textcolor{preprocessor}{\#define\ RCC\_USART234578CLKSOURCE\_CDPCLK1\ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00656}00656\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00657}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga27a5ab8288f33d584d746b0902255a47}{00657}}\ \textcolor{preprocessor}{\#define\ RCC\_USART234578CLKSOURCE\_PCLK1\ \ \ \ \ RCC\_USART234578CLKSOURCE\_CDPCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00658}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga305a64a4b87606c75227e9d90ea31df2}{00658}}\ \textcolor{preprocessor}{\#define\ RCC\_USART234578CLKSOURCE\_D2PCLK1\ \ \ RCC\_USART234578CLKSOURCE\_CDPCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00659}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gad3d143447de46a306282b7f1c2b5c680}{00659}}\ \textcolor{preprocessor}{\#define\ RCC\_USART234578CLKSOURCE\_PLL2\ \ \ \ \ \ RCC\_CDCCIP2R\_USART234578SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00660}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga3ec34de2376f899e2cf8e686641db386}{00660}}\ \textcolor{preprocessor}{\#define\ RCC\_USART234578CLKSOURCE\_PLL3\ \ \ \ \ \ RCC\_CDCCIP2R\_USART234578SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00661}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga6de28a2265e45e2b754ea7ca398fc087}{00661}}\ \textcolor{preprocessor}{\#define\ RCC\_USART234578CLKSOURCE\_HSI\ \ \ \ \ \ (RCC\_CDCCIP2R\_USART234578SEL\_0\ |\ RCC\_CDCCIP2R\_USART234578SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00662}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga4dd0846b76200dbd72e1d734caa861aa}{00662}}\ \textcolor{preprocessor}{\#define\ RCC\_USART234578CLKSOURCE\_CSI\ \ \ \ \ \ \ RCC\_CDCCIP2R\_USART234578SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00663}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gacae24e07e782d267e97c2944bc118ece}{00663}}\ \textcolor{preprocessor}{\#define\ RCC\_USART234578CLKSOURCE\_LSE\ \ \ \ \ \ (RCC\_CDCCIP2R\_USART234578SEL\_0\ |\ RCC\_CDCCIP2R\_USART234578SEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00664}00664\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_USART28SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00672}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t2___clock___source_ga05a925ee86e7a114a7ba0572800cb22d}{00672}}\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_D2PCLK1\ \ \ RCC\_USART234578CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00673}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t2___clock___source_gaa213c77a902673510f06f91824a80e19}{00673}}\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_PLL2\ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00674}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t2___clock___source_gacf2935b3962b17a163aee131b4d15f2b}{00674}}\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_PLL3\ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00675}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t2___clock___source_gae2ca7c150d24aa19b3cdfff9859872fc}{00675}}\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_HSI\ \ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00676}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t2___clock___source_ga637874047b80bb5fddef8ab64e2aab3b}{00676}}\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_CSI\ \ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00677}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t2___clock___source_gae95fa6fc4e888e6ea48d8f83ea4c0f4b}{00677}}\ \textcolor{preprocessor}{\#define\ RCC\_USART2CLKSOURCE\_LSE\ \ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00678}00678\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00686}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source_gaf5c74b51130bd77a233cc673cdc60e5d}{00686}}\ \textcolor{preprocessor}{\#define\ RCC\_USART3CLKSOURCE\_D2PCLK1\ \ \ RCC\_USART234578CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00687}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga15894a3847cca12ef03ece035c43cf51}{00687}}\ \textcolor{preprocessor}{\#define\ RCC\_USART3CLKSOURCE\_PLL2\ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00688}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source_gae00e2c4019d100b14c4a2b5c018a077a}{00688}}\ \textcolor{preprocessor}{\#define\ RCC\_USART3CLKSOURCE\_PLL3\ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00689}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga30b33821af3544a53ec417077be17d5a}{00689}}\ \textcolor{preprocessor}{\#define\ RCC\_USART3CLKSOURCE\_HSI\ \ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00690}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source_gaab483bc7c51867961007384a930c4349}{00690}}\ \textcolor{preprocessor}{\#define\ RCC\_USART3CLKSOURCE\_CSI\ \ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00691}\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t3___clock___source_ga423ec12947162063f7f460798274793a}{00691}}\ \textcolor{preprocessor}{\#define\ RCC\_USART3CLKSOURCE\_LSE\ \ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00692}00692\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00700}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_gac2ea6d2e024359e89a75f8ece2ae3da8}{00700}}\ \textcolor{preprocessor}{\#define\ RCC\_UART4CLKSOURCE\_D2PCLK1\ \ \ RCC\_USART234578CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00701}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_ga13fd3c427b08e4e765a8fd41ddfe2ec3}{00701}}\ \textcolor{preprocessor}{\#define\ RCC\_UART4CLKSOURCE\_PLL2\ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00702}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_ga39c498ea6ab29c1e09bde94877415b8a}{00702}}\ \textcolor{preprocessor}{\#define\ RCC\_UART4CLKSOURCE\_PLL3\ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00703}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_ga784a4f3f93b632fc639af377fd22d209}{00703}}\ \textcolor{preprocessor}{\#define\ RCC\_UART4CLKSOURCE\_HSI\ \ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00704}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_ga9e8623d835c58e6b62a3a68bbde55558}{00704}}\ \textcolor{preprocessor}{\#define\ RCC\_UART4CLKSOURCE\_CSI\ \ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00705}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t4___clock___source_gaae30868211d2839e9975c496332c23fd}{00705}}\ \textcolor{preprocessor}{\#define\ RCC\_UART4CLKSOURCE\_LSE\ \ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00706}00706\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00714}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_gacd8baaceae01f3f0e2fdbe33ada087d9}{00714}}\ \textcolor{preprocessor}{\#define\ RCC\_UART5CLKSOURCE\_D2PCLK1\ \ \ RCC\_USART234578CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00715}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_ga177c92d5869344379a30fe6ae7b33d38}{00715}}\ \textcolor{preprocessor}{\#define\ RCC\_UART5CLKSOURCE\_PLL2\ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00716}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_gaa93d012070d23e22b93f0ae4f624ad6e}{00716}}\ \textcolor{preprocessor}{\#define\ RCC\_UART5CLKSOURCE\_PLL3\ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00717}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_ga04b78012371f9aa8e9993fdcec09142c}{00717}}\ \textcolor{preprocessor}{\#define\ RCC\_UART5CLKSOURCE\_HSI\ \ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00718}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_ga1cfab60dc8fdda8f2a34d6c399750c1e}{00718}}\ \textcolor{preprocessor}{\#define\ RCC\_UART5CLKSOURCE\_CSI\ \ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00719}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t5___clock___source_gadc9f986ea62a5adb4fa6777fd9d7219a}{00719}}\ \textcolor{preprocessor}{\#define\ RCC\_UART5CLKSOURCE\_LSE\ \ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00720}00720\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00728}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_ga5615078edc10bef0f9ccfc1057b12410}{00728}}\ \textcolor{preprocessor}{\#define\ RCC\_UART7CLKSOURCE\_D2PCLK1\ \ \ RCC\_USART234578CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00729}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_gaf363f0bba1c90ca0ad7caef7d87a8e6f}{00729}}\ \textcolor{preprocessor}{\#define\ RCC\_UART7CLKSOURCE\_PLL2\ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00730}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_ga6aabdef991ffb0d91f0d0c80349d71ad}{00730}}\ \textcolor{preprocessor}{\#define\ RCC\_UART7CLKSOURCE\_PLL3\ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00731}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_ga3111806bfc93535645e7097bfd446151}{00731}}\ \textcolor{preprocessor}{\#define\ RCC\_UART7CLKSOURCE\_HSI\ \ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00732}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_ga0509ff9e391180ca7c318801cf10c5c2}{00732}}\ \textcolor{preprocessor}{\#define\ RCC\_UART7CLKSOURCE\_CSI\ \ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00733}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_ga391e0c8bbbb17d9c9d4776c8fedc374c}{00733}}\ \textcolor{preprocessor}{\#define\ RCC\_UART7CLKSOURCE\_LSE\ \ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00734}00734\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00742}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_gad515e2b34b0e80f3e7b158e900da57d1}{00742}}\ \textcolor{preprocessor}{\#define\ RCC\_UART8CLKSOURCE\_D2PCLK1\ \ \ RCC\_USART234578CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00743}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_ga09d1753cfa6c1d452d5f0b78122d2eeb}{00743}}\ \textcolor{preprocessor}{\#define\ RCC\_UART8CLKSOURCE\_PLL2\ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00744}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_gaec8e0f9c0e9be444ca220a34ed126a84}{00744}}\ \textcolor{preprocessor}{\#define\ RCC\_UART8CLKSOURCE\_PLL3\ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00745}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_ga76309a914b9bde64d471c5bc0c227d46}{00745}}\ \textcolor{preprocessor}{\#define\ RCC\_UART8CLKSOURCE\_HSI\ \ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00746}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_ga04dcc1b2317a90dfc908c0f2274c26a4}{00746}}\ \textcolor{preprocessor}{\#define\ RCC\_UART8CLKSOURCE\_CSI\ \ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00747}\mbox{\hyperlink{group___r_c_c_ex___u_a_r_t8___clock___source_gaea73a8609e9c51acce01c6980623bfde}{00747}}\ \textcolor{preprocessor}{\#define\ RCC\_UART8CLKSOURCE\_LSE\ \ \ \ \ \ \ RCC\_USART234578CLKSOURCE\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00748}00748\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00756}00756\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CCIPR\_LPUART1SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00757}00757\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_D3PCLK1\ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00758}00758\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00759}00759\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_PCLK4\ \ \ \ \ RCC\_LPUART1CLKSOURCE\_D3PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00760}00760\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_PLL2\ \ \ \ \ \ RCC\_D3CCIPR\_LPUART1SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00761}00761\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_PLL3\ \ \ \ \ \ RCC\_D3CCIPR\_LPUART1SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00762}00762\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_HSI\ \ \ \ \ \ \ (RCC\_D3CCIPR\_LPUART1SEL\_0\ |\ RCC\_D3CCIPR\_LPUART1SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00763}00763\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_CSI\ \ \ \ \ \ \ \ RCC\_D3CCIPR\_LPUART1SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00764}00764\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_LSE\ \ \ \ \ \ \ (RCC\_D3CCIPR\_LPUART1SEL\_2\ |\ RCC\_D3CCIPR\_LPUART1SEL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00765}00765\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00766}\mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gabc6a5d2f62ea463b7dee3e07d4de1de5}{00766}}\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_SRDPCLK4\ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00767}00767\ \textcolor{comment}{/*\ alias*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00768}\mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gabed023a11092add20f286d81ef1118d3}{00768}}\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_PCLK4\ \ \ \ \ RCC\_LPUART1CLKSOURCE\_SRDPCLK4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00769}\mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gab0aa42f8be2a5e9d6a4d3fad8b4ba1ed}{00769}}\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_D3PCLK1\ \ \ RCC\_LPUART1CLKSOURCE\_SRDPCLK4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00770}\mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gab61aaa04caaf1a51d14698578c86ac6d}{00770}}\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_PLL2\ \ \ \ \ \ RCC\_SRDCCIPR\_LPUART1SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00771}\mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_ga8b09c48c67f59eb78c11b714d54f1e02}{00771}}\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_PLL3\ \ \ \ \ \ RCC\_SRDCCIPR\_LPUART1SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00772}\mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gacbe5b8226a6804b33af9409d3de4986d}{00772}}\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_HSI\ \ \ \ \ \ \ (RCC\_SRDCCIPR\_LPUART1SEL\_0\ |\ RCC\_SRDCCIPR\_LPUART1SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00773}\mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_ga93f8bebe1b4f3434794beb18549fad6d}{00773}}\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_CSI\ \ \ \ \ \ \ \ RCC\_SRDCCIPR\_LPUART1SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00774}\mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gaf12ce77cb8bf9ec5b4053c7c3df8d8a0}{00774}}\ \textcolor{preprocessor}{\#define\ RCC\_LPUART1CLKSOURCE\_LSE\ \ \ \ \ \ \ (RCC\_SRDCCIPR\_LPUART1SEL\_2\ |\ RCC\_SRDCCIPR\_LPUART1SEL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00775}00775\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_LPUART1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00783}00783\ \textcolor{preprocessor}{\#if\ defined\ (RCC\_D2CCIP2R\_I2C123SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00784}00784\ \textcolor{preprocessor}{\#define\ RCC\_I2C123CLKSOURCE\_D2PCLK1\ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00785}00785\ \textcolor{preprocessor}{\#define\ RCC\_I2C123CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_I2C123SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00786}00786\ \textcolor{preprocessor}{\#define\ RCC\_I2C123CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_I2C123SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00787}00787\ \textcolor{preprocessor}{\#define\ RCC\_I2C123CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ (RCC\_D2CCIP2R\_I2C123SEL\_0\ |\ RCC\_D2CCIP2R\_I2C123SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00788}00788\ \textcolor{comment}{/*\ aliases\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00789}00789\ \textcolor{preprocessor}{\#define\ RCC\_I2C1235CLKSOURCE\_D2PCLK1\ \ \ \ \ RCC\_I2C123CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00790}00790\ \textcolor{preprocessor}{\#define\ RCC\_I2C1235CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ RCC\_I2C123CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00791}00791\ \textcolor{preprocessor}{\#define\ RCC\_I2C1235CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_I2C123CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00792}00792\ \textcolor{preprocessor}{\#define\ RCC\_I2C1235CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ RCC\_I2C123CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00793}00793\ \textcolor{preprocessor}{\#elif\ defined(RCC\_CDCCIP2R\_I2C123SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00794}00794\ \textcolor{preprocessor}{\#define\ RCC\_I2C123CLKSOURCE\_CDPCLK1\ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00795}00795\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00796}00796\ \textcolor{preprocessor}{\#define\ RCC\_I2C123CLKSOURCE\_D2PCLK1\ \ \ \ \ \ RCC\_I2C123CLKSOURCE\_CDPCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00797}00797\ \textcolor{preprocessor}{\#define\ RCC\_I2C123CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_CDCCIP2R\_I2C123SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00798}00798\ \textcolor{preprocessor}{\#define\ RCC\_I2C123CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_CDCCIP2R\_I2C123SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00799}00799\ \textcolor{preprocessor}{\#define\ RCC\_I2C123CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ (RCC\_CDCCIP2R\_I2C123SEL\_0\ |\ RCC\_CDCCIP2R\_I2C123SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00800}00800\ \textcolor{comment}{/*\ aliases\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00801}00801\ \textcolor{preprocessor}{\#define\ RCC\_I2C1235CLKSOURCE\_D2PCLK1\ \ \ \ \ RCC\_I2C123CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00802}00802\ \textcolor{preprocessor}{\#define\ RCC\_I2C1235CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ RCC\_I2C123CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00803}00803\ \textcolor{preprocessor}{\#define\ RCC\_I2C1235CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_I2C123CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00804}00804\ \textcolor{preprocessor}{\#define\ RCC\_I2C1235CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ RCC\_I2C123CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00805}00805\ \textcolor{preprocessor}{\#elif\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00806}00806\ \textcolor{preprocessor}{\#define\ RCC\_I2C1235CLKSOURCE\_D2PCLK1\ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00807}00807\ \textcolor{preprocessor}{\#define\ RCC\_I2C1235CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_I2C1235SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00808}00808\ \textcolor{preprocessor}{\#define\ RCC\_I2C1235CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_I2C1235SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00809}00809\ \textcolor{preprocessor}{\#define\ RCC\_I2C1235CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ (RCC\_D2CCIP2R\_I2C1235SEL\_0\ |\ RCC\_D2CCIP2R\_I2C1235SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00810}00810\ \textcolor{comment}{/*\ aliases\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00811}00811\ \textcolor{preprocessor}{\#define\ RCC\_I2C123CLKSOURCE\_D2PCLK1\ \ \ \ \ \ RCC\_I2C1235CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00812}00812\ \textcolor{preprocessor}{\#define\ RCC\_I2C123CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_I2C1235CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00813}00813\ \textcolor{preprocessor}{\#define\ RCC\_I2C123CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_I2C1235CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00814}00814\ \textcolor{preprocessor}{\#define\ RCC\_I2C123CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ \ RCC\_I2C1235CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00815}00815\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_I2C123SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00823}00823\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00824}00824\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_D2PCLK1\ \ \ \ \ RCC\_I2C1235CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00825}00825\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ RCC\_I2C1235CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00826}00826\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_I2C1235CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00827}00827\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ RCC\_I2C1235CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00828}00828\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00829}\mbox{\hyperlink{group___r_c_c_ex___i2_c1___clock___source_gaf15b7facb255a4bb9d83c2b3c282bea9}{00829}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_D2PCLK1\ \ \ \ \ RCC\_I2C123CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00830}\mbox{\hyperlink{group___r_c_c_ex___i2_c1___clock___source_ga5b19521d83bbca302b707f97076786ba}{00830}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ RCC\_I2C123CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00831}\mbox{\hyperlink{group___r_c_c_ex___i2_c1___clock___source_ga5645524b292048cfe127da02ba9b3df7}{00831}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_I2C123CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00832}\mbox{\hyperlink{group___r_c_c_ex___i2_c1___clock___source_gab441e477902a86bf58356e078e50b074}{00832}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C1CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ RCC\_I2C123CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00833}00833\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00834}00834\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00842}00842\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00843}00843\ \textcolor{preprocessor}{\#define\ RCC\_I2C2CLKSOURCE\_D2PCLK1\ \ \ \ \ RCC\_I2C1235CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00844}00844\ \textcolor{preprocessor}{\#define\ RCC\_I2C2CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ RCC\_I2C1235CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00845}00845\ \textcolor{preprocessor}{\#define\ RCC\_I2C2CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_I2C1235CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00846}00846\ \textcolor{preprocessor}{\#define\ RCC\_I2C2CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ RCC\_I2C1235CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00847}00847\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00848}\mbox{\hyperlink{group___r_c_c_ex___i2_c2___clock___source_ga4c1d277a9e8826e43ec7b6b62565930d}{00848}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C2CLKSOURCE\_D2PCLK1\ \ \ \ \ RCC\_I2C123CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00849}\mbox{\hyperlink{group___r_c_c_ex___i2_c2___clock___source_ga4c8879f57583423efce93b5420213d15}{00849}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C2CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ RCC\_I2C123CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00850}\mbox{\hyperlink{group___r_c_c_ex___i2_c2___clock___source_gab2d1849bb1ec2df29cab79843441e3cc}{00850}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C2CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_I2C123CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00851}\mbox{\hyperlink{group___r_c_c_ex___i2_c2___clock___source_ga34323d683125806be2a0df9125fccb0e}{00851}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C2CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ RCC\_I2C123CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00852}00852\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00853}00853\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00861}00861\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00862}00862\ \textcolor{preprocessor}{\#define\ RCC\_I2C3CLKSOURCE\_D2PCLK1\ \ \ \ \ RCC\_I2C1235CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00863}00863\ \textcolor{preprocessor}{\#define\ RCC\_I2C3CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ RCC\_I2C1235CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00864}00864\ \textcolor{preprocessor}{\#define\ RCC\_I2C3CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_I2C1235CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00865}00865\ \textcolor{preprocessor}{\#define\ RCC\_I2C3CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ RCC\_I2C1235CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00866}00866\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00867}\mbox{\hyperlink{group___r_c_c_ex___i2_c3___clock___source_gac4ef07105300e4cd0abe19ec4779247b}{00867}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C3CLKSOURCE\_D2PCLK1\ \ \ \ \ RCC\_I2C123CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00868}\mbox{\hyperlink{group___r_c_c_ex___i2_c3___clock___source_ga35d5737ea01bba391e4b786447b4f24f}{00868}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C3CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ RCC\_I2C123CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00869}\mbox{\hyperlink{group___r_c_c_ex___i2_c3___clock___source_ga15d4072c90a04b2393e49f05dc3c8fd2}{00869}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C3CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_I2C123CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00870}\mbox{\hyperlink{group___r_c_c_ex___i2_c3___clock___source_ga9634b207d23e47dfc64ba9f1ab2d3320}{00870}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C3CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ RCC\_I2C123CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00871}00871\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00872}00872\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00880}00880\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CCIPR\_I2C4SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00881}00881\ \textcolor{preprocessor}{\#define\ RCC\_I2C4CLKSOURCE\_D3PCLK1\ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00882}00882\ \textcolor{preprocessor}{\#define\ RCC\_I2C4CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_D3CCIPR\_I2C4SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00883}00883\ \textcolor{preprocessor}{\#define\ RCC\_I2C4CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_D3CCIPR\_I2C4SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00884}00884\ \textcolor{preprocessor}{\#define\ RCC\_I2C4CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ (RCC\_D3CCIPR\_I2C4SEL\_0\ |\ RCC\_D3CCIPR\_I2C4SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00885}00885\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00886}\mbox{\hyperlink{group___r_c_c_ex___i2_c4___clock___source_gaad7e10f8c163af6e2bf7754e60317fbc}{00886}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C4CLKSOURCE\_SRDPCLK4\ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00887}00887\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00888}\mbox{\hyperlink{group___r_c_c_ex___i2_c4___clock___source_gaac1a7c74fc89ee94914fdb94436472e1}{00888}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C4CLKSOURCE\_D3PCLK1\ \ \ \ \ RCC\_I2C4CLKSOURCE\_SRDPCLK4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00889}\mbox{\hyperlink{group___r_c_c_ex___i2_c4___clock___source_ga49995d80cf908c925fb62df0b3516f4d}{00889}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C4CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_SRDCCIPR\_I2C4SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00890}\mbox{\hyperlink{group___r_c_c_ex___i2_c4___clock___source_gab3544835d7916cd3316a12bd1d9a6f11}{00890}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C4CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_SRDCCIPR\_I2C4SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00891}\mbox{\hyperlink{group___r_c_c_ex___i2_c4___clock___source_ga7f0a63e050f895a300134900e1b03293}{00891}}\ \textcolor{preprocessor}{\#define\ RCC\_I2C4CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ (RCC\_SRDCCIPR\_I2C4SEL\_0\ |\ RCC\_SRDCCIPR\_I2C4SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00892}00892\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_I2C4SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00893}00893\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00897}00897\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00901}00901\ \textcolor{preprocessor}{\#define\ RCC\_I2C5CLKSOURCE\_D2PCLK1\ \ \ \ \ \ RCC\_I2C1235CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00902}00902\ \textcolor{preprocessor}{\#define\ RCC\_I2C5CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_I2C1235CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00903}00903\ \textcolor{preprocessor}{\#define\ RCC\_I2C5CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_I2C1235CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00904}00904\ \textcolor{preprocessor}{\#define\ RCC\_I2C5CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ \ RCC\_I2C1235CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00905}00905\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00909}00909\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00910}00910\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00914}00914\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_RNGSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00915}00915\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_HSI48\ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00916}00916\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_RNGSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00917}00917\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_RNGSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00918}00918\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_RNGSEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00919}00919\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00920}\mbox{\hyperlink{group___r_c_c_ex___r_n_g___clock___source_ga0703612cc8c099955c74adcbf8ec0aa6}{00920}}\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_HSI48\ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00921}\mbox{\hyperlink{group___r_c_c_ex___r_n_g___clock___source_ga600007fdf65479d864fe0144cfbc260f}{00921}}\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ RCC\_CDCCIP2R\_RNGSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00922}\mbox{\hyperlink{group___r_c_c_ex___r_n_g___clock___source_gad24da555a5911627241abc7a76675149}{00922}}\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ RCC\_CDCCIP2R\_RNGSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00923}\mbox{\hyperlink{group___r_c_c_ex___r_n_g___clock___source_ga24db3e934cb86dca56b473c253f98dee}{00923}}\ \textcolor{preprocessor}{\#define\ RCC\_RNGCLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_CDCCIP2R\_RNGSEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00924}00924\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_RNGSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00925}00925\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00929}00929\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00930}00930\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00934}00934\ \textcolor{preprocessor}{\#define\ RCC\_HRTIM1CLK\_TIMCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00935}00935\ \textcolor{preprocessor}{\#define\ RCC\_HRTIM1CLK\_CPUCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HRTIMSEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00936}00936\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00940}00940\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00941}00941\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00945}00945\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_USBSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00946}00946\ \textcolor{preprocessor}{\#define\ RCC\_USBCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_USBSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00947}00947\ \textcolor{preprocessor}{\#define\ RCC\_USBCLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_USBSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00948}00948\ \textcolor{preprocessor}{\#define\ RCC\_USBCLKSOURCE\_HSI48\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_USBSEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00949}00949\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00950}\mbox{\hyperlink{group___r_c_c_ex___u_s_b___clock___source_ga7c8ae5c57a3a902a17308812ea888cf5}{00950}}\ \textcolor{preprocessor}{\#define\ RCC\_USBCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCCIP2R\_USBSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00951}\mbox{\hyperlink{group___r_c_c_ex___u_s_b___clock___source_ga40ed0e91776c6dab9de2978a30a44190}{00951}}\ \textcolor{preprocessor}{\#define\ RCC\_USBCLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCCIP2R\_USBSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00952}\mbox{\hyperlink{group___r_c_c_ex___u_s_b___clock___source_gab07d0cd905b63a05c953bc6e0daa9982}{00952}}\ \textcolor{preprocessor}{\#define\ RCC\_USBCLKSOURCE\_HSI48\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCCIP2R\_USBSEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00953}00953\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_USBSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00954}00954\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00962}00962\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_SAI1SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00963}00963\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00964}00964\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_D2CCIP1R\_SAI1SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00965}00965\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_D2CCIP1R\_SAI1SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00966}00966\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ (RCC\_D2CCIP1R\_SAI1SEL\_0\ |\ RCC\_D2CCIP1R\_SAI1SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00967}00967\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ RCC\_D2CCIP1R\_SAI1SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00968}00968\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00969}\mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_gae8340f1b05a35966d08c1e547663b3ec}{00969}}\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00970}\mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga1742f4cc98186bc395ad1a03f2dda0ce}{00970}}\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_SAI1SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00971}\mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_gae30dc8fcfbd1d6a20dcd13e224909d85}{00971}}\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_SAI1SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00972}\mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga29ce7333b6f1e3430d2ba46b58513ba9}{00972}}\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ (RCC\_CDCCIP1R\_SAI1SEL\_0\ |\ RCC\_CDCCIP1R\_SAI1SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00973}\mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga11b4d76d667085634f428410fc425425}{00973}}\ \textcolor{preprocessor}{\#define\ RCC\_SAI1CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_SAI1SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00974}00974\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_SAI1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00979}00979\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00983}00983\ \textcolor{preprocessor}{\#define\ RCC\_SAI23CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00984}00984\ \textcolor{preprocessor}{\#define\ RCC\_SAI23CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_D2CCIP1R\_SAI23SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00985}00985\ \textcolor{preprocessor}{\#define\ RCC\_SAI23CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_D2CCIP1R\_SAI23SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00986}00986\ \textcolor{preprocessor}{\#define\ RCC\_SAI23CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ (RCC\_D2CCIP1R\_SAI23SEL\_0\ |\ RCC\_D2CCIP1R\_SAI23SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00987}00987\ \textcolor{preprocessor}{\#define\ RCC\_SAI23CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ RCC\_D2CCIP1R\_SAI23SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00995}00995\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ RCC\_SAI23CLKSOURCE\_PLL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00996}00996\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ RCC\_SAI23CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00997}00997\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ RCC\_SAI23CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00998}00998\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ RCC\_SAI23CLKSOURCE\_PIN}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l00999}00999\ \textcolor{preprocessor}{\#define\ RCC\_SAI2CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ RCC\_SAI23CLKSOURCE\_CLKP}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01000}01000\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01008}01008\ \textcolor{preprocessor}{\#define\ RCC\_SAI3CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ RCC\_SAI23CLKSOURCE\_PLL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01009}01009\ \textcolor{preprocessor}{\#define\ RCC\_SAI3CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ RCC\_SAI23CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01010}01010\ \textcolor{preprocessor}{\#define\ RCC\_SAI3CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ RCC\_SAI23CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01011}01011\ \textcolor{preprocessor}{\#define\ RCC\_SAI3CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ RCC\_SAI23CLKSOURCE\_PIN}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01012}01012\ \textcolor{preprocessor}{\#define\ RCC\_SAI3CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ RCC\_SAI23CLKSOURCE\_CLKP}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01016}01016\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01017}01017\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01018}01018\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIP1R\_SAI2ASEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01022}01022\ \textcolor{preprocessor}{\#define\ RCC\_SAI2ACLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01023}01023\ \textcolor{preprocessor}{\#define\ RCC\_SAI2ACLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_SAI2ASEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01024}01024\ \textcolor{preprocessor}{\#define\ RCC\_SAI2ACLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_SAI2ASEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01025}01025\ \textcolor{preprocessor}{\#define\ RCC\_SAI2ACLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ (RCC\_CDCCIP1R\_SAI2ASEL\_0\ |\ RCC\_CDCCIP1R\_SAI2ASEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01026}01026\ \textcolor{preprocessor}{\#define\ RCC\_SAI2ACLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_SAI2ASEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01027}01027\ \textcolor{preprocessor}{\#define\ RCC\_SAI2ACLKSOURCE\_SPDIF\ \ \ \ \ \ \ (RCC\_CDCCIP1R\_SAI2ASEL\_0\ |\ RCC\_CDCCIP1R\_SAI2ASEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01031}01031\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CDCCIP1R\_SAI2ASEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01032}01032\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01033}01033\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIP1R\_SAI2BSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01037}01037\ \textcolor{preprocessor}{\#define\ RCC\_SAI2BCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01038}01038\ \textcolor{preprocessor}{\#define\ RCC\_SAI2BCLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_SAI2BSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01039}01039\ \textcolor{preprocessor}{\#define\ RCC\_SAI2BCLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_SAI2BSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01040}01040\ \textcolor{preprocessor}{\#define\ RCC\_SAI2BCLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ (RCC\_CDCCIP1R\_SAI2BSEL\_0\ |\ RCC\_CDCCIP1R\_SAI2BSEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01041}01041\ \textcolor{preprocessor}{\#define\ RCC\_SAI2BCLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_SAI2BSEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01042}01042\ \textcolor{preprocessor}{\#define\ RCC\_SAI2BCLKSOURCE\_SPDIF\ \ \ \ \ \ \ (RCC\_CDCCIP1R\_SAI2BSEL\_0\ |\ RCC\_CDCCIP1R\_SAI2BSEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01046}01046\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CDCCIP1R\_SAI2BSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01047}01047\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01048}01048\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01052}01052\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_SPI123SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01053}01053\ \textcolor{preprocessor}{\#define\ RCC\_SPI123CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01054}01054\ \textcolor{preprocessor}{\#define\ RCC\_SPI123CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_D2CCIP1R\_SPI123SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01055}01055\ \textcolor{preprocessor}{\#define\ RCC\_SPI123CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_D2CCIP1R\_SPI123SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01056}01056\ \textcolor{preprocessor}{\#define\ RCC\_SPI123CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ (RCC\_D2CCIP1R\_SPI123SEL\_0\ |\ RCC\_D2CCIP1R\_SPI123SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01057}01057\ \textcolor{preprocessor}{\#define\ RCC\_SPI123CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ RCC\_D2CCIP1R\_SPI123SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01058}01058\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01059}\mbox{\hyperlink{group___r_c_c_ex___s_p_i123___clock___source_gae3bfafad4e86b1af48ed38cdd697e5c9}{01059}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI123CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01060}\mbox{\hyperlink{group___r_c_c_ex___s_p_i123___clock___source_gaf60b7d0ea15db9a37238dc94ab87f184}{01060}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI123CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_SPI123SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01061}\mbox{\hyperlink{group___r_c_c_ex___s_p_i123___clock___source_gacbadc35126113cb8f1b53c6cc30e58ee}{01061}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI123CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_SPI123SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01062}\mbox{\hyperlink{group___r_c_c_ex___s_p_i123___clock___source_ga0982b4a41a154d3e258fa248223d9747}{01062}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI123CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ (RCC\_CDCCIP1R\_SPI123SEL\_0\ |\ RCC\_CDCCIP1R\_SPI123SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01063}\mbox{\hyperlink{group___r_c_c_ex___s_p_i123___clock___source_ga9eef1a3aa0b1e399cbee0a25402aff88}{01063}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI123CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_SPI123SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01064}01064\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_SPI123SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01072}\mbox{\hyperlink{group___r_c_c_ex___s_p_i1___clock___source_gabbdeb6c96aac75c07b302bae4c6c0b2b}{01072}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI1CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ RCC\_SPI123CLKSOURCE\_PLL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01073}\mbox{\hyperlink{group___r_c_c_ex___s_p_i1___clock___source_gaf491e11fcf9e4679e597fd197566d6c6}{01073}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI1CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ RCC\_SPI123CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01074}\mbox{\hyperlink{group___r_c_c_ex___s_p_i1___clock___source_ga5f0417c75283aff4beb14b1009d068d0}{01074}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI1CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ RCC\_SPI123CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01075}\mbox{\hyperlink{group___r_c_c_ex___s_p_i1___clock___source_gad40a036bb750300c63ffac56f35771f2}{01075}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI1CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ RCC\_SPI123CLKSOURCE\_PIN}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01076}\mbox{\hyperlink{group___r_c_c_ex___s_p_i1___clock___source_gac2e7094879a190124fe075d2c91e3bee}{01076}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI1CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ RCC\_SPI123CLKSOURCE\_CLKP}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01077}01077\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01085}\mbox{\hyperlink{group___r_c_c_ex___s_p_i2___clock___source_ga830dbbfc78600cbef232e39318c171f5}{01085}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI2CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ RCC\_SPI123CLKSOURCE\_PLL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01086}\mbox{\hyperlink{group___r_c_c_ex___s_p_i2___clock___source_ga70a4c3505305bafbc0550604957f8188}{01086}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI2CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ RCC\_SPI123CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01087}\mbox{\hyperlink{group___r_c_c_ex___s_p_i2___clock___source_ga75d3ff0fa3815f4668aa30c00dc87924}{01087}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI2CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ RCC\_SPI123CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01088}\mbox{\hyperlink{group___r_c_c_ex___s_p_i2___clock___source_ga435d41f2ee1f56c85859a1f490ba5544}{01088}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI2CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ RCC\_SPI123CLKSOURCE\_PIN}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01089}\mbox{\hyperlink{group___r_c_c_ex___s_p_i2___clock___source_ga02cd3d3506659ece5c05e3b917f5dd1d}{01089}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI2CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ RCC\_SPI123CLKSOURCE\_CLKP}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01090}01090\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01098}\mbox{\hyperlink{group___r_c_c_ex___s_p_i3___clock___source_ga28eb10fd2a3aaa1908d98e842047dca1}{01098}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI3CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ RCC\_SPI123CLKSOURCE\_PLL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01099}\mbox{\hyperlink{group___r_c_c_ex___s_p_i3___clock___source_ga47f80135cee4c3b26bf5d099b9cecedf}{01099}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI3CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ RCC\_SPI123CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01100}\mbox{\hyperlink{group___r_c_c_ex___s_p_i3___clock___source_ga20cff64231c802fb2dc88dd9df16bbe1}{01100}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI3CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ RCC\_SPI123CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01101}\mbox{\hyperlink{group___r_c_c_ex___s_p_i3___clock___source_gadeb3dafe4df8cd027201ff60e3e843be}{01101}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI3CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ RCC\_SPI123CLKSOURCE\_PIN}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01102}\mbox{\hyperlink{group___r_c_c_ex___s_p_i3___clock___source_ga01f9c4bb736322fb0dba77a5fdfc6453}{01102}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI3CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ RCC\_SPI123CLKSOURCE\_CLKP}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01103}01103\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01111}01111\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_SPI45SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01112}01112\ \textcolor{preprocessor}{\#define\ RCC\_SPI45CLKSOURCE\_D2PCLK1\ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01113}01113\ \textcolor{preprocessor}{\#define\ RCC\_SPI45CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ RCC\_SPI45CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01114}01114\ \textcolor{preprocessor}{\#define\ RCC\_SPI45CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_D2CCIP1R\_SPI45SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01115}01115\ \textcolor{preprocessor}{\#define\ RCC\_SPI45CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_D2CCIP1R\_SPI45SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01116}01116\ \textcolor{preprocessor}{\#define\ RCC\_SPI45CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ (RCC\_D2CCIP1R\_SPI45SEL\_0\ |\ RCC\_D2CCIP1R\_SPI45SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01117}01117\ \textcolor{preprocessor}{\#define\ RCC\_SPI45CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ \ RCC\_D2CCIP1R\_SPI45SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01118}01118\ \textcolor{preprocessor}{\#define\ RCC\_SPI45CLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ (RCC\_D2CCIP1R\_SPI45SEL\_0\ |\ RCC\_D2CCIP1R\_SPI45SEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01119}01119\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01120}\mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_ga5330f6bffa5c2240981cf254d8d84856}{01120}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI45CLKSOURCE\_CDPCLK1\ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01121}01121\ \textcolor{comment}{/*\ aliases\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01122}\mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_ga75faf84f67ec3e648460235aea099c13}{01122}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI45CLKSOURCE\_D2PCLK1\ \ \ \ \ \ RCC\_SPI45CLKSOURCE\_CDPCLK1\ \ }\textcolor{comment}{/*\ D2PCLK1\ is\ used\ in\ STM32H74xxx,\ STM32H75xxx,\ STM32H72xxx\ and\ STM32H73xxx\ family\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01123}\mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_ga1a8e3c42cf77b5cfe95a410ba39f98dc}{01123}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI45CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ RCC\_SPI45CLKSOURCE\_CDPCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01124}\mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_ga684ce82d9175bd83580dfa9d317f752a}{01124}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI45CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_SPI45SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01125}\mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_gaba0a58197b2c104dcf5ff0bc2006f387}{01125}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI45CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_SPI45SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01126}\mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_gaf093d7e6a5c99e1b2d1dd5243dc2572c}{01126}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI45CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ (RCC\_CDCCIP1R\_SPI45SEL\_0\ |\ RCC\_CDCCIP1R\_SPI45SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01127}\mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_gaf4b1d99f669f1640d24e9eaa278c0adb}{01127}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI45CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_SPI45SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01128}\mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_ga7e1c696dcae79089756372b5453d11f2}{01128}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI45CLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ (RCC\_CDCCIP1R\_SPI45SEL\_0\ |\ RCC\_CDCCIP1R\_SPI45SEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01129}01129\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_SPI45SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01137}\mbox{\hyperlink{group___r_c_c_ex___s_p_i4___clock___source_gaba97ce3b3d68c7b3b62b62d5bb18de80}{01137}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI4CLKSOURCE\_D2PCLK1\ \ \ \ \ RCC\_SPI45CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01138}\mbox{\hyperlink{group___r_c_c_ex___s_p_i4___clock___source_ga25c68930564e7bff4eebcfbbaeff6a4f}{01138}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI4CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ RCC\_SPI45CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01139}\mbox{\hyperlink{group___r_c_c_ex___s_p_i4___clock___source_ga5c42e342aef3133d67e4dedd6198f505}{01139}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI4CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ RCC\_SPI45CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01140}\mbox{\hyperlink{group___r_c_c_ex___s_p_i4___clock___source_ga43a4dc4770be96dd1ea211336e3a67f3}{01140}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI4CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_SPI45CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01141}\mbox{\hyperlink{group___r_c_c_ex___s_p_i4___clock___source_gadf901663cdaca21890b1732d7e958f03}{01141}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI4CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ RCC\_SPI45CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01142}\mbox{\hyperlink{group___r_c_c_ex___s_p_i4___clock___source_ga2c12afa3fa5821c9380b4127fdff9694}{01142}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI4CLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ RCC\_SPI45CLKSOURCE\_HSE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01143}01143\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01151}\mbox{\hyperlink{group___r_c_c_ex___s_p_i5___clock___source_ga950790c16f564d58e02dfccc0a20ce6c}{01151}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI5CLKSOURCE\_D2PCLK1\ \ \ \ \ RCC\_SPI45CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01152}\mbox{\hyperlink{group___r_c_c_ex___s_p_i5___clock___source_ga36bd498c26c6f90c74f01405249bb261}{01152}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI5CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ RCC\_SPI45CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01153}\mbox{\hyperlink{group___r_c_c_ex___s_p_i5___clock___source_ga24d1fa2e25b5bd4bd80fc79d7cc634ce}{01153}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI5CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ RCC\_SPI45CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01154}\mbox{\hyperlink{group___r_c_c_ex___s_p_i5___clock___source_ga5535353d402b669caa61b5016dbde7e2}{01154}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI5CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_SPI45CLKSOURCE\_HSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01155}\mbox{\hyperlink{group___r_c_c_ex___s_p_i5___clock___source_ga6606c8112fc3a2d8c88efe594d469551}{01155}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI5CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ RCC\_SPI45CLKSOURCE\_CSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01156}\mbox{\hyperlink{group___r_c_c_ex___s_p_i5___clock___source_gaf00386bbf4f1c994f668cab7ede227fd}{01156}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI5CLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ RCC\_SPI45CLKSOURCE\_HSE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01157}01157\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01165}01165\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CCIPR\_SPI6SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01166}01166\ \textcolor{preprocessor}{\#define\ RCC\_SPI6CLKSOURCE\_D3PCLK1\ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01167}01167\ \textcolor{preprocessor}{\#define\ RCC\_SPI6CLKSOURCE\_PCLK4\ \ \ \ \ \ \ \ RCC\_SPI6CLKSOURCE\_D3PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01168}01168\ \textcolor{preprocessor}{\#define\ RCC\_SPI6CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_D3CCIPR\_SPI6SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01169}01169\ \textcolor{preprocessor}{\#define\ RCC\_SPI6CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_D3CCIPR\_SPI6SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01170}01170\ \textcolor{preprocessor}{\#define\ RCC\_SPI6CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ (RCC\_D3CCIPR\_SPI6SEL\_0\ |\ RCC\_D3CCIPR\_SPI6SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01171}01171\ \textcolor{preprocessor}{\#define\ RCC\_SPI6CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ \ RCC\_D3CCIPR\_SPI6SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01172}01172\ \textcolor{preprocessor}{\#define\ RCC\_SPI6CLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ (RCC\_D3CCIPR\_SPI6SEL\_0\ |\ RCC\_D3CCIPR\_SPI6SEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01173}01173\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01174}\mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_gab9e80287d7c6c553e76e53b11c635833}{01174}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI6CLKSOURCE\_SRDPCLK4\ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01175}01175\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01176}\mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_gae7a778f5d8451b232aab8e5f0c6b760d}{01176}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI6CLKSOURCE\_D3PCLK1\ \ \ \ \ \ RCC\_SPI6CLKSOURCE\_SRDPCLK4\ \ }\textcolor{comment}{/*\ D3PCLK1\ is\ used\ in\ STM32H74xxx,\ STM32H75xxx,\ STM32H72xxx\ and\ STM32H73xxx\ family\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01177}\mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_gaaa20d4dd0e235b8bc8a5821c3de090e4}{01177}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI6CLKSOURCE\_PCLK4\ \ \ \ \ \ \ \ RCC\_SPI6CLKSOURCE\_SRDPCLK4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01178}\mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga94283b1603f36abfb1280636d56bdb1d}{01178}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI6CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_SRDCCIPR\_SPI6SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01179}\mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga45e773e678525438afb65511204e138b}{01179}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI6CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_SRDCCIPR\_SPI6SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01180}\mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_gad5f6da243f5ea158b13d4b271cba58e3}{01180}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI6CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ (RCC\_SRDCCIPR\_SPI6SEL\_0\ |\ RCC\_SRDCCIPR\_SPI6SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01181}\mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga4ce32f7d2f56ac96d6809f18761f16eb}{01181}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI6CLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ \ RCC\_SRDCCIPR\_SPI6SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01182}\mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga4b4a6f2025575d875f99c8277f8d918d}{01182}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI6CLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ (RCC\_SRDCCIPR\_SPI6SEL\_0\ |\ RCC\_SRDCCIPR\_SPI6SEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01183}\mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga0817fa9a51cc40c402b007dbd28f9716}{01183}}\ \textcolor{preprocessor}{\#define\ RCC\_SPI6CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ (RCC\_SRDCCIPR\_SPI6SEL\_1\ |\ RCC\_SRDCCIPR\_SPI6SEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01184}01184\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_SPI6SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01185}01185\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01191}01191\ \textcolor{preprocessor}{\#if\ defined(SAI4\_Block\_A)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01195}01195\ \textcolor{preprocessor}{\#define\ RCC\_SAI4ACLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01196}01196\ \textcolor{preprocessor}{\#define\ RCC\_SAI4ACLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_D3CCIPR\_SAI4ASEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01197}01197\ \textcolor{preprocessor}{\#define\ RCC\_SAI4ACLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_D3CCIPR\_SAI4ASEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01198}01198\ \textcolor{preprocessor}{\#define\ RCC\_SAI4ACLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ (RCC\_D3CCIPR\_SAI4ASEL\_0\ |\ RCC\_D3CCIPR\_SAI4ASEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01199}01199\ \textcolor{preprocessor}{\#define\ RCC\_SAI4ACLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ RCC\_D3CCIPR\_SAI4ASEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01200}01200\ \textcolor{preprocessor}{\#if\ defined(RCC\_VER\_3\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01201}01201\ \textcolor{preprocessor}{\#define\ RCC\_SAI4ACLKSOURCE\_SPDIF\ \ \ \ \ \ \ (RCC\_D3CCIPR\_SAI4ASEL\_2\ |\ RCC\_D3CCIPR\_SAI4ASEL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01202}01202\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*RCC\_VER\_3\_0*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01203}01203\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01207}01207\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI4\_Block\_A\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01208}01208\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01209}01209\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01210}01210\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01211}01211\ \textcolor{preprocessor}{\#if\ defined(SAI4\_Block\_B)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01215}01215\ \textcolor{preprocessor}{\#define\ RCC\_SAI4BCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01216}01216\ \textcolor{preprocessor}{\#define\ RCC\_SAI4BCLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_D3CCIPR\_SAI4BSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01217}01217\ \textcolor{preprocessor}{\#define\ RCC\_SAI4BCLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ RCC\_D3CCIPR\_SAI4BSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01218}01218\ \textcolor{preprocessor}{\#define\ RCC\_SAI4BCLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ (RCC\_D3CCIPR\_SAI4BSEL\_0\ |\ RCC\_D3CCIPR\_SAI4BSEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01219}01219\ \textcolor{preprocessor}{\#define\ RCC\_SAI4BCLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ RCC\_D3CCIPR\_SAI4BSEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01220}01220\ \textcolor{preprocessor}{\#if\ defined(RCC\_VER\_3\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01221}01221\ \textcolor{preprocessor}{\#define\ RCC\_SAI4BCLKSOURCE\_SPDIF\ \ \ \ \ \ \ (RCC\_D3CCIPR\_SAI4BSEL\_2\ |\ RCC\_D3CCIPR\_SAI4BSEL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01222}01222\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_VER\_3\_0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01223}01223\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01227}01227\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI4\_Block\_B\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01228}01228\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01229}01229\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01233}01233\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_LPTIM1SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01234}01234\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_D2PCLK1\ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01235}01235\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01236}01236\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ \ RCC\_LPTIM1CLKSOURCE\_D2PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01237}01237\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_LPTIM1SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01238}01238\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_LPTIM1SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01239}01239\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ (RCC\_D2CCIP2R\_LPTIM1SEL\_0\ |\ RCC\_D2CCIP2R\_LPTIM1SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01240}01240\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_LPTIM1SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01241}01241\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ (RCC\_D2CCIP2R\_LPTIM1SEL\_0\ |\ RCC\_D2CCIP2R\_LPTIM1SEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01242}01242\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01243}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source_gaa051e1d8fec99b36634148d6da836e66}{01243}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_CDPCLK1\ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01244}01244\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01245}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source_ga40cdb170aad26d4c4d0860ad5b35b455}{01245}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ \ RCC\_LPTIM1CLKSOURCE\_CDPCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01246}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source_gab5262974b9d40474e3468e37061b4d5d}{01246}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_D2PCLK1\ \ \ \ \ \ \ RCC\_LPTIM1CLKSOURCE\_CDPCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01247}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source_ga6ca3455b869c90d84216c3880c1d6f96}{01247}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ \ RCC\_CDCCIP2R\_LPTIM1SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01248}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source_ga311e4bbe4859aa8245df3373d58a57c6}{01248}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ \ RCC\_CDCCIP2R\_LPTIM1SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01249}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source_ga6f268c170b61a50711db963c02356874}{01249}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ (RCC\_CDCCIP2R\_LPTIM1SEL\_0\ |\ RCC\_CDCCIP2R\_LPTIM1SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01250}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source_gac6dc141d42b90f46a14f6dc653856055}{01250}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_CDCCIP2R\_LPTIM1SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01251}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source_ga165eb3f710b2b499ac0a30beefe75cd8}{01251}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM1CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ (RCC\_CDCCIP2R\_LPTIM1SEL\_0\ |\ RCC\_CDCCIP2R\_LPTIM1SEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01252}01252\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_LPTIM1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01253}01253\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01261}01261\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CCIPR\_LPTIM2SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01262}01262\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_D3PCLK1\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01263}01263\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01264}01264\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_PCLK4\ \ \ \ \ \ \ \ \ RCC\_LPTIM2CLKSOURCE\_D3PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01265}01265\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ \ RCC\_D3CCIPR\_LPTIM2SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01266}01266\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ \ RCC\_D3CCIPR\_LPTIM2SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01267}01267\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ (RCC\_D3CCIPR\_LPTIM2SEL\_0\ |\ RCC\_D3CCIPR\_LPTIM2SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01268}01268\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_D3CCIPR\_LPTIM2SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01269}01269\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ (RCC\_D3CCIPR\_LPTIM2SEL\_0\ |\ RCC\_D3CCIPR\_LPTIM2SEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01270}01270\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01271}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga86daab11f2a0acc274524e41dfadd3d4}{01271}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_SRDPCLK4\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01272}01272\ \textcolor{comment}{/*alias*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01273}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_gaf1016f275b7079162b0a2e05db994f41}{01273}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_PCLK4\ \ \ \ \ \ \ \ \ RCC\_LPTIM2CLKSOURCE\_SRDPCLK4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01274}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga4653cd767cc9ee62b3b3877dd8601c7d}{01274}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_D3PCLK1\ \ \ \ \ \ \ RCC\_LPTIM2CLKSOURCE\_SRDPCLK4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01275}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_gafcdefe32eb226b5da4dd926e0be9988e}{01275}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ \ RCC\_SRDCCIPR\_LPTIM2SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01276}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_gae469f5ee473c4f1155deb8259681811a}{01276}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ \ RCC\_SRDCCIPR\_LPTIM2SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01277}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga9a2d055b3c47d3ef219b44b2819317e6}{01277}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ (RCC\_SRDCCIPR\_LPTIM2SEL\_0\ |\ RCC\_SRDCCIPR\_LPTIM2SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01278}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga56818e296ec1095f2449787e98ae8b56}{01278}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_SRDCCIPR\_LPTIM2SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01279}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga38feddb1bd885729514444662be4af1c}{01279}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM2CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ (RCC\_SRDCCIPR\_LPTIM2SEL\_0\ |\ RCC\_SRDCCIPR\_LPTIM2SEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01280}01280\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_LPTIM2SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01288}01288\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CCIPR\_LPTIM345SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01289}01289\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM345CLKSOURCE\_D3PCLK1\ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01290}01290\ \textcolor{comment}{/*\ alias*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01291}01291\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM345CLKSOURCE\_PCLK4\ \ \ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_D3PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01292}01292\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM345CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ \ RCC\_D3CCIPR\_LPTIM345SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01293}01293\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM345CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ \ RCC\_D3CCIPR\_LPTIM345SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01294}01294\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM345CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ (RCC\_D3CCIPR\_LPTIM345SEL\_0\ |\ RCC\_D3CCIPR\_LPTIM345SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01295}01295\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM345CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_D3CCIPR\_LPTIM345SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01296}01296\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM345CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ (RCC\_D3CCIPR\_LPTIM345SEL\_0\ |\ RCC\_D3CCIPR\_LPTIM345SEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01297}01297\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01298}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m345___clock___source_ga2dfe3ef4a8c7b0c9c33246322e69c75b}{01298}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM345CLKSOURCE\_SRDPCLK4\ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01299}01299\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01300}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m345___clock___source_ga6acceaaeba394660f1aa0ee86aa15241}{01300}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM345CLKSOURCE\_PCLK4\ \ \ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_SRDPCLK4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01301}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m345___clock___source_gad6f1614c2c4feb2e2de447be81e2dbf9}{01301}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM345CLKSOURCE\_D3PCLK1\ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_SRDPCLK4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01302}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m345___clock___source_ga0fe567d7f25fbd00c4e44f73551aec54}{01302}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM345CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ \ RCC\_SRDCCIPR\_LPTIM3SEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01303}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m345___clock___source_gacde685e1b75dbbf48d1a748570726839}{01303}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM345CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ \ RCC\_SRDCCIPR\_LPTIM3SEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01304}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m345___clock___source_gaf33b06e2aa3a573a41b01c2b756b37d4}{01304}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM345CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ (RCC\_SRDCCIPR\_LPTIM3SEL\_0\ |\ RCC\_SRDCCIPR\_LPTIM3SEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01305}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m345___clock___source_gabb27515bd77a38b1bfdd70b8cfd898cf}{01305}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM345CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_SRDCCIPR\_LPTIM3SEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01306}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m345___clock___source_ga27fa9259d71f31f4683942fba08ff759}{01306}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM345CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ (RCC\_SRDCCIPR\_LPTIM3SEL\_0\ |\ RCC\_SRDCCIPR\_LPTIM3SEL\_2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01307}01307\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_LPTIM345SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01315}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m3___clock___source_gaf56341ef4b9db0609376450fb2c72e56}{01315}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM3CLKSOURCE\_D3PCLK1\ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_D3PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01316}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m3___clock___source_ga9778147f948a644448cbff3613800667}{01316}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM3CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01317}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m3___clock___source_gad4c8f58ef62ca7b081e31833dfebe445}{01317}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM3CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01318}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m3___clock___source_ga3d5e174bdf6bfd62f422ce03c02f07f4}{01318}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM3CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01319}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m3___clock___source_ga5f381755e2436c4e6f38f3932459bc3a}{01319}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM3CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_LSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01320}\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m3___clock___source_ga5af3cf60886cd5aa1bdc050a44716075}{01320}}\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM3CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_CLKP}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01321}01321\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01325}01325\ \textcolor{preprocessor}{\#if\ defined(LPTIM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01329}01329\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM4CLKSOURCE\_D3PCLK1\ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_D3PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01330}01330\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM4CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01331}01331\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM4CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01332}01332\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM4CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01333}01333\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM4CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_LSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01334}01334\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM4CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_CLKP}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01338}01338\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01339}01339\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01340}01340\ \textcolor{preprocessor}{\#if\ defined(LPTIM5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01344}01344\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM5CLKSOURCE\_D3PCLK1\ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_D3PCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01345}01345\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM5CLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_PLL2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01346}01346\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM5CLKSOURCE\_PLL3\ \ \ \ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_PLL3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01347}01347\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM5CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_LSE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01348}01348\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM5CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_LSI}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01349}01349\ \textcolor{preprocessor}{\#define\ RCC\_LPTIM5CLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ \ RCC\_LPTIM345CLKSOURCE\_CLKP}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01350}01350\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01354}01354\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01355}01355\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01356}01356\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01360}01360\ \textcolor{preprocessor}{\#define\ RCC\_QSPICLKSOURCE\_D1HCLK\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01361}01361\ \textcolor{preprocessor}{\#define\ RCC\_QSPICLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ RCC\_D1CCIPR\_QSPISEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01362}01362\ \textcolor{preprocessor}{\#define\ RCC\_QSPICLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_D1CCIPR\_QSPISEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01363}01363\ \textcolor{preprocessor}{\#define\ RCC\_QSPICLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ RCC\_D1CCIPR\_QSPISEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01364}01364\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01368}01368\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01369}01369\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01370}01370\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01371}01371\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)\ ||\ defined(OCTOSPI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01376}01376\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIPR\_OCTOSPISEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01377}01377\ \textcolor{preprocessor}{\#define\ RCC\_OSPICLKSOURCE\_CDHCLK\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01378}01378\ \textcolor{comment}{/*aliases*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01379}01379\ \textcolor{preprocessor}{\#define\ RCC\_OSPICLKSOURCE\_D1HCLK\ \ \ \ \ \ \ RCC\_OSPICLKSOURCE\_CDHCLK}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01380}01380\ \textcolor{preprocessor}{\#define\ RCC\_OSPICLKSOURCE\_HCLK\ \ \ \ \ \ \ \ \ RCC\_OSPICLKSOURCE\_CDHCLK}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01381}01381\ \textcolor{preprocessor}{\#define\ RCC\_OSPICLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ RCC\_CDCCIPR\_OCTOSPISEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01382}01382\ \textcolor{preprocessor}{\#define\ RCC\_OSPICLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_CDCCIPR\_OCTOSPISEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01383}01383\ \textcolor{preprocessor}{\#define\ RCC\_OSPICLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ RCC\_CDCCIPR\_OCTOSPISEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01384}01384\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01385}01385\ \textcolor{preprocessor}{\#define\ RCC\_OSPICLKSOURCE\_D1HCLK\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01386}01386\ \textcolor{preprocessor}{\#define\ RCC\_OSPICLKSOURCE\_HCLK\ \ \ \ \ \ \ \ \ RCC\_OSPICLKSOURCE\_D1HCLK}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01387}01387\ \textcolor{preprocessor}{\#define\ RCC\_OSPICLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ RCC\_D1CCIPR\_OCTOSPISEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01388}01388\ \textcolor{preprocessor}{\#define\ RCC\_OSPICLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_D1CCIPR\_OCTOSPISEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01389}01389\ \textcolor{preprocessor}{\#define\ RCC\_OSPICLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ RCC\_D1CCIPR\_OCTOSPISEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01390}01390\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CDCCIPR\_OCTOSPISEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01391}01391\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01392}01392\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01396}01396\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(OCTOSPI1)\ ||\ defined(OCTOSPI2)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01397}01397\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01398}01398\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01402}01402\ \textcolor{preprocessor}{\#define\ RCC\_DSICLKSOURCE\_PHY\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01403}01403\ \textcolor{preprocessor}{\#define\ RCC\_DSICLKSOURCE\_PLL2\ \ \ \ \ \ \ RCC\_D1CCIPR\_DSISEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01404}01404\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01408}01408\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01409}01409\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01413}01413\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CCIPR\_FMCSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01414}01414\ \textcolor{preprocessor}{\#define\ RCC\_FMCCLKSOURCE\_D1HCLK\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01415}01415\ \textcolor{preprocessor}{\#define\ RCC\_FMCCLKSOURCE\_HCLK\ \ \ \ \ \ \ \ \ RCC\_FMCCLKSOURCE\_D1HCLK}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01416}01416\ \textcolor{preprocessor}{\#define\ RCC\_FMCCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ RCC\_D1CCIPR\_FMCSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01417}01417\ \textcolor{preprocessor}{\#define\ RCC\_FMCCLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_D1CCIPR\_FMCSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01418}01418\ \textcolor{preprocessor}{\#define\ RCC\_FMCCLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ RCC\_D1CCIPR\_FMCSEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01419}01419\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01420}\mbox{\hyperlink{group___r_c_c_ex___f_m_c___clock___source_gaeffb23a1e9ce8f57e20d57a11b9287c6}{01420}}\ \textcolor{preprocessor}{\#define\ RCC\_FMCCLKSOURCE\_CDHCLK\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01421}\mbox{\hyperlink{group___r_c_c_ex___f_m_c___clock___source_ga085b4b556406e730d282dce7f1c52d2d}{01421}}\ \textcolor{preprocessor}{\#define\ RCC\_FMCCLKSOURCE\_HCLK\ \ \ \ \ \ \ \ \ RCC\_FMCCLKSOURCE\_CDHCLK}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01422}01422\ \textcolor{comment}{/*alias*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01423}\mbox{\hyperlink{group___r_c_c_ex___f_m_c___clock___source_ga255c2eb80c846e39484fa20fba27dae4}{01423}}\ \textcolor{preprocessor}{\#define\ RCC\_FMCCLKSOURCE\_D1HCLK\ \ \ \ \ \ \ RCC\_FMCCLKSOURCE\_CDHCLK}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01424}\mbox{\hyperlink{group___r_c_c_ex___f_m_c___clock___source_ga26391adaa79f6b0b9c1c19b7695a1e7a}{01424}}\ \textcolor{preprocessor}{\#define\ RCC\_FMCCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ RCC\_CDCCIPR\_FMCSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01425}\mbox{\hyperlink{group___r_c_c_ex___f_m_c___clock___source_ga5e5fd7651f33d60b2e5b35304cc961aa}{01425}}\ \textcolor{preprocessor}{\#define\ RCC\_FMCCLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_CDCCIPR\_FMCSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01426}\mbox{\hyperlink{group___r_c_c_ex___f_m_c___clock___source_ga972dfd4c24f32884f3c076e59f76f813}{01426}}\ \textcolor{preprocessor}{\#define\ RCC\_FMCCLKSOURCE\_CLKP\ \ \ \ \ \ \ \ \ RCC\_CDCCIPR\_FMCSEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01427}01427\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D1CCIPR\_FMCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01432}01432\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)\ ||\ defined(FDCAN2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01436}01436\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_FDCANSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01437}01437\ \textcolor{preprocessor}{\#define\ RCC\_FDCANCLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01438}01438\ \textcolor{preprocessor}{\#define\ RCC\_FDCANCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ RCC\_D2CCIP1R\_FDCANSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01439}01439\ \textcolor{preprocessor}{\#define\ RCC\_FDCANCLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_D2CCIP1R\_FDCANSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01440}01440\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01441}01441\ \textcolor{preprocessor}{\#define\ RCC\_FDCANCLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01442}01442\ \textcolor{preprocessor}{\#define\ RCC\_FDCANCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_FDCANSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01443}01443\ \textcolor{preprocessor}{\#define\ RCC\_FDCANCLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_FDCANSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01444}01444\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ D3\_SRAM\_BASE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01448}01448\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*FDCAN1\ ||\ FDCAN2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01449}01449\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01450}01450\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01454}01454\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CCIPR\_SDMMCSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01455}01455\ \textcolor{preprocessor}{\#define\ RCC\_SDMMCCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01456}01456\ \textcolor{preprocessor}{\#define\ RCC\_SDMMCCLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ \ \ RCC\_D1CCIPR\_SDMMCSEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01457}01457\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01458}\mbox{\hyperlink{group___r_c_c_ex___s_d_m_m_c___clock___source_gaaab8c67bd3171f5720a48e29e1ce333f}{01458}}\ \textcolor{preprocessor}{\#define\ RCC\_SDMMCCLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01459}\mbox{\hyperlink{group___r_c_c_ex___s_d_m_m_c___clock___source_gabe4c50e2db93d96799b205aedf8a9725}{01459}}\ \textcolor{preprocessor}{\#define\ RCC\_SDMMCCLKSOURCE\_PLL2\ \ \ \ \ \ \ \ \ \ \ RCC\_CDCCIPR\_SDMMCSEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01460}01460\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D1CCIPR\_SDMMCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01469}01469\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CCIPR\_ADCSEL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01470}01470\ \textcolor{preprocessor}{\#define\ RCC\_ADCCLKSOURCE\_PLL2\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01471}01471\ \textcolor{preprocessor}{\#define\ RCC\_ADCCLKSOURCE\_PLL3\ \ \ \ \ \ \ RCC\_D3CCIPR\_ADCSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01472}01472\ \textcolor{preprocessor}{\#define\ RCC\_ADCCLKSOURCE\_CLKP\ \ \ \ \ \ \ RCC\_D3CCIPR\_ADCSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01473}01473\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01474}\mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source_gaac8951308d2abaed9daa4f596d092dd5}{01474}}\ \textcolor{preprocessor}{\#define\ RCC\_ADCCLKSOURCE\_PLL2\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01475}\mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source_gad05173624318bceb82c54ccc3698dbf8}{01475}}\ \textcolor{preprocessor}{\#define\ RCC\_ADCCLKSOURCE\_PLL3\ \ \ \ \ \ \ RCC\_SRDCCIPR\_ADCSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01476}\mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source_ga1ba73db5320d6e04b2cc4e3e9bfa6553}{01476}}\ \textcolor{preprocessor}{\#define\ RCC\_ADCCLKSOURCE\_CLKP\ \ \ \ \ \ \ RCC\_SRDCCIPR\_ADCSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01477}01477\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_ADCSEL\_0\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01485}01485\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_SWPSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01486}01486\ \textcolor{preprocessor}{\#define\ RCC\_SWPMI1CLKSOURCE\_D2PCLK1\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01487}01487\ \textcolor{preprocessor}{\#define\ RCC\_SWPMI1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ RCC\_D2CCIP1R\_SWPSEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01488}01488\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01489}\mbox{\hyperlink{group___r_c_c_ex___s_w_p_m_i1___clock___source_gacf11b760c1c02115b5d7fa3d048e6b97}{01489}}\ \textcolor{preprocessor}{\#define\ RCC\_SWPMI1CLKSOURCE\_CDPCLK1\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01490}01490\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01491}\mbox{\hyperlink{group___r_c_c_ex___s_w_p_m_i1___clock___source_ga443403483f828ee5b4e99dfccdc568b3}{01491}}\ \textcolor{preprocessor}{\#define\ RCC\_SWPMI1CLKSOURCE\_D2PCLK1\ \ \ \ \ \ \ \ RCC\_SWPMI1CLKSOURCE\_CDPCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01492}\mbox{\hyperlink{group___r_c_c_ex___s_w_p_m_i1___clock___source_gaa52742d968a6df963a3569f10c15e473}{01492}}\ \textcolor{preprocessor}{\#define\ RCC\_SWPMI1CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_SWPSEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01493}01493\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_SWPSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01501}01501\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_DFSDM1SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01502}01502\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1CLKSOURCE\_D2PCLK1\ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01503}01503\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1CLKSOURCE\_SYS\ \ \ \ \ \ \ \ \ \ \ \ RCC\_D2CCIP1R\_DFSDM1SEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01504}01504\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01505}\mbox{\hyperlink{group___r_c_c_ex___d_f_s_d_m1___clock___source_ga5104f1d62b8cfb3a556b41413639508b}{01505}}\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1CLKSOURCE\_CDPCLK1\ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01506}01506\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01507}\mbox{\hyperlink{group___r_c_c_ex___d_f_s_d_m1___clock___source_ga2738e96508edef57f6ff04727107027a}{01507}}\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1CLKSOURCE\_D2PCLK1\ \ \ \ \ \ \ \ RCC\_DFSDM1CLKSOURCE\_CDPCLK1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01508}\mbox{\hyperlink{group___r_c_c_ex___d_f_s_d_m1___clock___source_ga3947fcf319a8d9cc1324b72ae30d0b59}{01508}}\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM1CLKSOURCE\_SYS\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_DFSDM1SEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01509}01509\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_DFSDM1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01514}01514\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01518}01518\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM2CLKSOURCE\_SRDPCLK4\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01519}01519\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01520}01520\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM2CLKSOURCE\_SRDPCLK1\ \ \ \ \ \ \ RCC\_DFSDM2CLKSOURCE\_SRDPCLK4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01521}01521\ \textcolor{preprocessor}{\#define\ RCC\_DFSDM2CLKSOURCE\_SYS\ \ \ \ \ \ \ \ \ \ \ \ RCC\_SRDCCIPR\_DFSDM2SEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01525}01525\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01526}01526\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01530}01530\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_SPDIFSEL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01531}01531\ \textcolor{preprocessor}{\#define\ RCC\_SPDIFRXCLKSOURCE\_PLL\ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01532}01532\ \textcolor{preprocessor}{\#define\ RCC\_SPDIFRXCLKSOURCE\_PLL2\ \ \ \ \ \ \ RCC\_D2CCIP1R\_SPDIFSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01533}01533\ \textcolor{preprocessor}{\#define\ RCC\_SPDIFRXCLKSOURCE\_PLL3\ \ \ \ \ \ \ RCC\_D2CCIP1R\_SPDIFSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01534}01534\ \textcolor{preprocessor}{\#define\ RCC\_SPDIFRXCLKSOURCE\_HSI\ \ \ \ \ \ \ \ RCC\_D2CCIP1R\_SPDIFSEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01535}01535\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01536}\mbox{\hyperlink{group___r_c_c_ex___s_p_d_i_f_r_x___clock___source_ga17e49b2294631b11bce86f698e359484}{01536}}\ \textcolor{preprocessor}{\#define\ RCC\_SPDIFRXCLKSOURCE\_PLL\ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01537}\mbox{\hyperlink{group___r_c_c_ex___s_p_d_i_f_r_x___clock___source_ga7d55b4b50c422af002ac3080469986a4}{01537}}\ \textcolor{preprocessor}{\#define\ RCC\_SPDIFRXCLKSOURCE\_PLL2\ \ \ \ \ \ \ RCC\_CDCCIP1R\_SPDIFSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01538}\mbox{\hyperlink{group___r_c_c_ex___s_p_d_i_f_r_x___clock___source_gacb3279fa03f70c59133e7c10da4f2ee8}{01538}}\ \textcolor{preprocessor}{\#define\ RCC\_SPDIFRXCLKSOURCE\_PLL3\ \ \ \ \ \ \ RCC\_CDCCIP1R\_SPDIFSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01539}\mbox{\hyperlink{group___r_c_c_ex___s_p_d_i_f_r_x___clock___source_ga28acdd60100e01c45556d8a5903736c5}{01539}}\ \textcolor{preprocessor}{\#define\ RCC\_SPDIFRXCLKSOURCE\_HSI\ \ \ \ \ \ \ \ RCC\_CDCCIP1R\_SPDIFSEL}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01540}01540\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_SPDIFSEL\_0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01548}01548\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_CECSEL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01549}01549\ \textcolor{preprocessor}{\#define\ RCC\_CECCLKSOURCE\_LSE\ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01550}01550\ \textcolor{preprocessor}{\#define\ RCC\_CECCLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_CECSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01551}01551\ \textcolor{preprocessor}{\#define\ RCC\_CECCLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ RCC\_D2CCIP2R\_CECSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01552}01552\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01553}\mbox{\hyperlink{group___r_c_c_ex___c_e_c___clock___source_ga0ce76c7cbd6575550c7dc4d9397d934a}{01553}}\ \textcolor{preprocessor}{\#define\ RCC\_CECCLKSOURCE\_LSE\ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01554}\mbox{\hyperlink{group___r_c_c_ex___c_e_c___clock___source_gaf9139132a0acc3f1b2e15ecac00f7fa1}{01554}}\ \textcolor{preprocessor}{\#define\ RCC\_CECCLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ RCC\_CDCCIP2R\_CECSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01555}\mbox{\hyperlink{group___r_c_c_ex___c_e_c___clock___source_gaedd8021a62f8fc6015fa756abfbbb83c}{01555}}\ \textcolor{preprocessor}{\#define\ RCC\_CECCLKSOURCE\_CSI\ \ \ \ \ \ \ \ \ RCC\_CDCCIP2R\_CECSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01556}01556\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_CECSEL\_0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01565}01565\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CCIPR\_CKPERSEL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01566}01566\ \textcolor{preprocessor}{\#define\ RCC\_CLKPSOURCE\_HSI\ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01567}01567\ \textcolor{preprocessor}{\#define\ RCC\_CLKPSOURCE\_CSI\ \ \ \ \ \ \ \ \ RCC\_D1CCIPR\_CKPERSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01568}01568\ \textcolor{preprocessor}{\#define\ RCC\_CLKPSOURCE\_HSE\ \ \ \ \ \ \ \ \ RCC\_D1CCIPR\_CKPERSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01569}01569\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01570}\mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_ga931812906ad59e0f5ff675063888c2a3}{01570}}\ \textcolor{preprocessor}{\#define\ RCC\_CLKPSOURCE\_HSI\ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01571}\mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_ga7010519d2a24e177d73354af81eff627}{01571}}\ \textcolor{preprocessor}{\#define\ RCC\_CLKPSOURCE\_CSI\ \ \ \ \ \ \ \ \ RCC\_CDCCIPR\_CKPERSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01572}\mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_gace3d6bfba43dc6ccd64a1ea3e66a7f1a}{01572}}\ \textcolor{preprocessor}{\#define\ RCC\_CLKPSOURCE\_HSE\ \ \ \ \ \ \ \ \ RCC\_CDCCIPR\_CKPERSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01573}01573\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D1CCIPR\_CKPERSEL\_0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01581}\mbox{\hyperlink{group___r_c_c_ex___t_i_m___prescaler___selection_ga8151264a427f3eec6e6b641b8bbcbafa}{01581}}\ \textcolor{preprocessor}{\#define\ RCC\_TIMPRES\_DESACTIVATED\ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01582}\mbox{\hyperlink{group___r_c_c_ex___t_i_m___prescaler___selection_gae93dc9065111c8aa0e44c30dacc38536}{01582}}\ \textcolor{preprocessor}{\#define\ RCC\_TIMPRES\_ACTIVATED\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_TIMPRE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01583}01583\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01588}01588\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01589}01589\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01593}01593\ \textcolor{preprocessor}{\#define\ RCC\_BOOT\_C1\ \ \ \ \ \ \ \ RCC\_GCR\_BOOT\_C1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01594}01594\ \textcolor{preprocessor}{\#define\ RCC\_BOOT\_C2\ \ \ \ \ \ \ \ RCC\_GCR\_BOOT\_C2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01595}01595\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01599}01599\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01600}01600\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01601}01601\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01605}01605\ \textcolor{preprocessor}{\#define\ RCC\_WWDG1\ \ \ \ \ \ \ \ RCC\_GCR\_WW1RSC}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01606}01606\ \textcolor{preprocessor}{\#define\ RCC\_WWDG2\ \ \ \ \ \ \ \ RCC\_GCR\_WW2RSC}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01607}01607\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01612}01612\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01613}01613\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01617}\mbox{\hyperlink{group___r_c_c_ex___r_c_c___w_w_d_gx_ga78003cb53700307afc05ee44e07c7ecb}{01617}}\ \textcolor{preprocessor}{\#define\ RCC\_WWDG1\ \ \ \ \ \ \ \ RCC\_GCR\_WW1RSC}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01618}01618\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01623}01623\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01624}01624\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01628}\mbox{\hyperlink{group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s_ga9b28da23df63fe2a235536edd669d8e9}{01628}}\ \textcolor{preprocessor}{\#define\ RCC\_EXTI\_LINE\_LSECSS\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM18\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01636}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga2ccbdb370beb2773f46e0b06c9ab648d}{01636}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01637}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga75d32f733245dcf68f24b0f5eea7d0fc}{01637}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01638}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga504077e15ea9710a0ae89b4fe45492e6}{01638}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNCOK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01639}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga1efe7a0a04d56b56f3f5231b8f554258}{01639}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNCWARN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01640}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga2768c937149c68dc19d03adcef1afb99}{01640}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNCERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01641}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga76117c3ea462c88bf6cd3a0ff37a8c31}{01641}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNCMISS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01642}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga3b8442b9afa0823a03695ad813c3277c}{01642}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_TRIMOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01650}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_source_ga92286a7b70051d3ad899b3b4cf7c9840}{01650}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_SOURCE\_PIN\ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01651}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_source_gaacd7c7d911ef1228fbc7ac4533527026}{01651}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_SOURCE\_LSE\ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCSRC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01652}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_source_ga6c53c1d29bb18033c5514f28f2cf9ef8}{01652}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_SOURCE\_USB1\ \ \ \ \ \ \ CRS\_CFGR\_SYNCSRC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01653}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_source_ga427f17635c19200b4aeadb4b5a8040ab}{01653}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_SOURCE\_USB2\ \ \ \ \ \ (CRS\_CFGR\_SYNCSRC\_1|CRS\_CFGR\_SYNCSRC\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01663}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_divider_ga60aae5d8cd38a3ace894df002aa14a14}{01663}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV1\ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01664}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_divider_ga2f75c52f4ac93c112c8bb76943ed7ccc}{01664}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV2\ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01665}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_divider_gacd65fae74865d415912220f0db616f56}{01665}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV4\ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01666}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_divider_gad2bd5dac3b5d22a86bc3c8d9a355768a}{01666}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV8\ \ \ \ \ \ \ \ (CRS\_CFGR\_SYNCDIV\_1\ |\ CRS\_CFGR\_SYNCDIV\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01667}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_divider_ga6f30090710f3722cc59e7b7d4c079781}{01667}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV16\ \ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01668}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_divider_ga1c41b5ff0a49c91a3bdf281273d22618}{01668}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV32\ \ \ \ \ \ \ (CRS\_CFGR\_SYNCDIV\_2\ |\ CRS\_CFGR\_SYNCDIV\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01669}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_divider_gad5d81304197848a0f790cf52ad3280d8}{01669}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV64\ \ \ \ \ \ \ (CRS\_CFGR\_SYNCDIV\_2\ |\ CRS\_CFGR\_SYNCDIV\_1)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01670}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_divider_ga10c555a684def76ffe90d24070a3216b}{01670}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_DIV128\ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01678}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_polarity_ga06b110dba008269ae6d62c2804d7ccc2}{01678}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_POLARITY\_RISING\ \ \ (0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01679}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_polarity_ga83df3c5d82e29fccb0a3b2bb6541972b}{01679}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_SYNC\_POLARITY\_FALLING\ \ CRS\_CFGR\_SYNCPOL\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01687}01687\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_RELOADVALUE\_DEFAULT\ \ \ \ (0x0000BB7FU)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01696}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___error_limit_default_ga7a53a407ed3b83f549a6b164092406db}{01696}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_ERRORLIMIT\_DEFAULT\ \ \ \ \ (0x00000022U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01704}01704\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_HSI48CALIBRATION\_DEFAULT\ (0x00000020U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01714}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___freq_error_direction_ga7e7eefdcd81e04c21e86f21e01d38f1d}{01714}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FREQERRORDIR\_UP\ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01715}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___freq_error_direction_gacb5696af29dd680a7250f31c20ab8d64}{01715}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FREQERRORDIR\_DOWN\ \ \ \ \ \ (CRS\_ISR\_FEDIR)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01723}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___interrupt___sources_ga772a7eb77eaea0622fb3e3b20275a37f}{01723}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_SYNCOK\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_SYNCOKIE\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01724}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___interrupt___sources_ga8b9e2cbfa3fd8d7c18f81685c24a394f}{01724}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_SYNCWARN\ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_SYNCWARNIE\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01725}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___interrupt___sources_ga01a198f277ff33e6fd5a9c2a6ad908b9}{01725}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01726}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___interrupt___sources_gadf2de3907d21dfaea6b2444d66adfe13}{01726}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_ESYNC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ESYNCIE\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01727}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___interrupt___sources_gaf464654bbdfda5b86982fc4aa5b5a031}{01727}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_SYNCERR\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01728}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___interrupt___sources_gac6b25a96e779b2f7ee3223101109ee33}{01728}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_SYNCMISS\ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01729}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___interrupt___sources_ga031f913312b8af1f38dc7c5adcd716f1}{01729}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_IT\_TRIMOVF\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01738}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga27e1ae14c7854ca42faf5379bea5ac39}{01738}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_SYNCOK\ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCOKF\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01739}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga244c3ca47b8099a79212ab10d8e823c9}{01739}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_SYNCWARN\ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCWARNF\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01740}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga92be7705ece62c427a262355305527fa}{01740}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_ERRF\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01741}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga10697d7c12b710c52c26db522c11986b}{01741}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_ESYNC\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_ESYNCF\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01742}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_gad49f59e34225920835b69a34f1b4c02b}{01742}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_SYNCERR\ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCERR\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01743}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga78549e9f343ad843d6e5d45b4e08433c}{01743}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_SYNCMISS\ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCMISS\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01744}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga4c4c324494f9c6469e53d225242c73d4}{01744}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_TRIMOVF\ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_TRIMOVF\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01756}01756\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01767}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gacc1a8ad328f57e3dcade01e5355e0add}{01767}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL2\_ENABLE()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_PLL2ON)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01768}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga1e44121d27a8d6096c170d4a2e7c1981}{01768}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL2\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_PLL2ON)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01769}01769\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01786}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gadee20de14af30b0f958fda51d852066b}{01786}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL2CLKOUT\_ENABLE(\_\_RCC\_PLL2ClockOut\_\_)\ \ \ SET\_BIT(RCC-\/>PLLCFGR,\ (\_\_RCC\_PLL2ClockOut\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01787}01787\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01788}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga20869ea15ad0f090d4e3fcc217242474}{01788}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL2CLKOUT\_DISABLE(\_\_RCC\_PLL2ClockOut\_\_)\ \ CLEAR\_BIT(RCC-\/>PLLCFGR,\ (\_\_RCC\_PLL2ClockOut\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01789}01789\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01795}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga25e0f4d0ef5f525a3c0c5c0a155d0ac6}{01795}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL2FRACN\_ENABLE()\ \ \ SET\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLL2FRACEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01796}01796\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01797}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga320b2becbdbe9830622f1b96526a5d7b}{01797}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL2FRACN\_DISABLE()\ \ CLEAR\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLL2FRACEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01798}01798\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01831}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga1b17f7d45a505cc6acce76a1a80d9aca}{01831}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL2\_CONFIG(\_\_PLL2M\_\_,\ \_\_PLL2N\_\_,\ \_\_PLL2P\_\_,\ \_\_PLL2Q\_\_,\_\_PLL2R\_\_\ )\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01832}01832\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01833}01833\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLCKSELR,\ (\ RCC\_PLLCKSELR\_DIVM2)\ ,\ (\ (\_\_PLL2M\_\_)\ <<12U));\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01834}01834\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG\ (RCC-\/>PLL2DIVR\ ,\ (\ (((\_\_PLL2N\_\_)\ -\/\ 1U\ )\ \&\ RCC\_PLL2DIVR\_N2)\ |\ ((((\_\_PLL2P\_\_)\ -\/1U\ )\ <<\ 9U)\ \&\ RCC\_PLL2DIVR\_P2)\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01835}01835\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLL2Q\_\_)\ -\/1U)\ <<\ 16U)\ \&\ RCC\_PLL2DIVR\_Q2)\ |\ ((((\_\_PLL2R\_\_)-\/\ 1U)\ <<\ 24U)\ \&\ RCC\_PLL2DIVR\_R2)));\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01836}01836\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01837}01837\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01854}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac2cb75d60618ffea824634490f9d81eb}{01854}}\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_RCC\_PLL2FRACN\_CONFIG(\_\_RCC\_PLL2FRACN\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01855}01855\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLL2FRACR,\ RCC\_PLL2FRACR\_FRACN2,((uint32\_t)(\_\_RCC\_PLL2FRACN\_\_)\ <<\ RCC\_PLL2FRACR\_FRACN2\_Pos))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01856}01856\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01866}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga88d12a5c64e4a820268b9f7f50d74179}{01866}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL2\_VCIRANGE(\_\_RCC\_PLL2VCIRange\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01867}01867\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLL2RGE,\ (\_\_RCC\_PLL2VCIRange\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01868}01868\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01869}01869\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01880}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5b448c0dab856525467ba9146db00432}{01880}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL2\_VCORANGE(\_\_RCC\_PLL2VCORange\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01881}01881\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLL2VCOSEL,\ (\_\_RCC\_PLL2VCORange\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01882}01882\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01889}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac7c3a26323f470a939b021ad76f29518}{01889}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL3\_ENABLE()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_PLL3ON)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01890}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9eccd5f7fbfd12da15ba7d76d9a21d18}{01890}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL3\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_PLL3ON)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01891}01891\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01897}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga35af940f02bf692f69ca9cf2dd598f24}{01897}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL3FRACN\_ENABLE()\ \ \ SET\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLL3FRACEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01898}01898\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01899}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga4a2fb65aefcf9fd35d55a5de8000173e}{01899}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL3FRACN\_DISABLE()\ \ CLEAR\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLL3FRACEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01900}01900\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01917}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga44dba3c4e64245e760eb3e780096b4da}{01917}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL3CLKOUT\_ENABLE(\_\_RCC\_PLL3ClockOut\_\_)\ \ \ SET\_BIT(RCC-\/>PLLCFGR,\ (\_\_RCC\_PLL3ClockOut\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01918}01918\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01919}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga36d6e5c5786cab7644e5149d00f704c3}{01919}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL3CLKOUT\_DISABLE(\_\_RCC\_PLL3ClockOut\_\_)\ \ CLEAR\_BIT(RCC-\/>PLLCFGR,\ (\_\_RCC\_PLL3ClockOut\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01920}01920\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01953}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac5020a08025c53436a32d77640786d5d}{01953}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL3\_CONFIG(\_\_PLL3M\_\_,\ \_\_PLL3N\_\_,\ \_\_PLL3P\_\_,\ \_\_PLL3Q\_\_,\_\_PLL3R\_\_\ )\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01954}01954\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\{\ MODIFY\_REG(RCC-\/>PLLCKSELR,\ (\ RCC\_PLLCKSELR\_DIVM3)\ ,\ (\ (\_\_PLL3M\_\_)\ <<20U));\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01955}01955\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG\ (RCC-\/>PLL3DIVR\ ,\ (\ (((\_\_PLL3N\_\_)\ -\/\ 1U\ )\ \&\ RCC\_PLL3DIVR\_N3)\ |\ ((((\_\_PLL3P\_\_)\ -\/1U\ )\ <<\ 9U)\ \&\ RCC\_PLL3DIVR\_P3)\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01956}01956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLL3Q\_\_)\ -\/1U)\ <<\ 16U)\ \&\ RCC\_PLL3DIVR\_Q3)\ |\ ((((\_\_PLL3R\_\_)\ -\/\ 1U)\ <<\ 24U)\ \&\ RCC\_PLL3DIVR\_R3)));\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01957}01957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01958}01958\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01959}01959\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01960}01960\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01977}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga3c6bb3051b93d8f3051ace7b1611c5c1}{01977}}\ \textcolor{preprocessor}{\ \#define\ \ \_\_HAL\_RCC\_PLL3FRACN\_CONFIG(\_\_RCC\_PLL3FRACN\_\_)\ MODIFY\_REG(RCC-\/>PLL3FRACR,\ RCC\_PLL3FRACR\_FRACN3,\ (uint32\_t)(\_\_RCC\_PLL3FRACN\_\_)\ <<\ RCC\_PLL3FRACR\_FRACN3\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01978}01978\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01988}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5825c7707fdbf1432a215fbf3ef4b766}{01988}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL3\_VCIRANGE(\_\_RCC\_PLL3VCIRange\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01989}01989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLL3RGE,\ (\_\_RCC\_PLL3VCIRange\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01990}01990\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l01991}01991\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02002}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga7c53c8f29406ecd9c45434db4b2af32d}{02002}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL3\_VCORANGE(\_\_RCC\_PLL3VCORange\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02003}02003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLL3VCOSEL,\ (\_\_RCC\_PLL3VCORange\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02016}02016\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_SAI1SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02017}02017\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CONFIG(\_\_RCC\_SAI1CLKSource\_\_\ )\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02018}02018\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D2CCIP1R,\ RCC\_D2CCIP1R\_SAI1SEL,\ (\_\_RCC\_SAI1CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02019}02019\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02020}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga0c98df7eb7d710df2bf05427a4a10bc7}{02020}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI1\_CONFIG(\_\_RCC\_SAI1CLKSource\_\_\ )\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02021}02021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIP1R,\ RCC\_CDCCIP1R\_SAI1SEL,\ (\_\_RCC\_SAI1CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02022}02022\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_SAI1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02023}02023\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02032}02032\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_SAI1SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02033}02033\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI1\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R,\ RCC\_D2CCIP1R\_SAI1SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02034}02034\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02035}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9af45dae7c2f2f1c8848be68d7bded7e}{02035}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI1\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R,\ RCC\_CDCCIP1R\_SAI1SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02036}02036\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_SAI1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02037}02037\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02049}02049\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_SPDIFSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02050}02050\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_CONFIG(\_\_RCC\_SPDIFCLKSource\_\_\ )\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02051}02051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D2CCIP1R,\ RCC\_D2CCIP1R\_SPDIFSEL,\ (\_\_RCC\_SPDIFCLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02052}02052\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02053}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga6cf17efbf8f472437732901308320283}{02053}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPDIFRX\_CONFIG(\_\_RCC\_SPDIFCLKSource\_\_\ )\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02054}02054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIP1R,\ RCC\_CDCCIP1R\_SPDIFSEL,\ (\_\_RCC\_SPDIFCLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02055}02055\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_SPDIFSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02056}02056\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02061}02061\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_SPDIFSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02062}02062\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SPDIFRX\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R,\ RCC\_D2CCIP1R\_SPDIFSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02063}02063\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02064}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad3ddc626288e3b401da0b8547f2ac0d3}{02064}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SPDIFRX\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R,\ RCC\_CDCCIP1R\_SPDIFSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02065}02065\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_SPDIFSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02066}02066\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02067}02067\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02080}02080\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI23\_CONFIG(\_\_RCC\_SAI23CLKSource\_\_\ )\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02081}02081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D2CCIP1R,\ RCC\_D2CCIP1R\_SAI23SEL,\ (\_\_RCC\_SAI23CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02082}02082\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02091}02091\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI23\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R,\ RCC\_D2CCIP1R\_SAI23SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02092}02092\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02105}02105\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2\_CONFIG\ \ \_\_HAL\_RCC\_SAI23\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02106}02106\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02115}02115\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI2\_SOURCE\ \ \_\_HAL\_RCC\_GET\_SAI23\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02116}02116\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02129}02129\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI3\_CONFIG\ \_\_HAL\_RCC\_SAI23\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02130}02130\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02139}02139\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI3\_SOURCE\ \ \_\_HAL\_RCC\_GET\_SAI23\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02140}02140\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02141}02141\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02142}02142\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIP1R\_SAI2ASEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02156}02156\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2A\_CONFIG(\_\_RCC\_SAI2ACLKSource\_\_\ )\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02157}02157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIP1R,\ RCC\_CDCCIP1R\_SAI2ASEL,\ (\_\_RCC\_SAI2ACLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02158}02158\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02168}02168\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI2A\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R,\ RCC\_CDCCIP1R\_SAI2ASEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02169}02169\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(RCC\_CDCCIP1R\_SAI2ASEL)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02170}02170\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02171}02171\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIP1R\_SAI2BSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02185}02185\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI2B\_CONFIG(\_\_RCC\_SAI2BCLKSource\_\_\ )\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02186}02186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIP1R,\ RCC\_CDCCIP1R\_SAI2BSEL,\ (\_\_RCC\_SAI2BCLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02187}02187\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02197}02197\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI2B\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R,\ RCC\_CDCCIP1R\_SAI2BSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02198}02198\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(RCC\_CDCCIP1R\_SAI2BSEL)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02199}02199\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02200}02200\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02201}02201\ \textcolor{preprocessor}{\#if\ defined(SAI4\_Block\_A)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02214}02214\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI4A\_CONFIG(\_\_RCC\_SAI4ACLKSource\_\_\ )\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02215}02215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D3CCIPR,\ RCC\_D3CCIPR\_SAI4ASEL,\ (\_\_RCC\_SAI4ACLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02216}02216\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02225}02225\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI4A\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D3CCIPR,\ RCC\_D3CCIPR\_SAI4ASEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02226}02226\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI4\_Block\_A\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02227}02227\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02228}02228\ \textcolor{preprocessor}{\#if\ defined(SAI4\_Block\_B)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02241}02241\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SAI4B\_CONFIG(\_\_RCC\_SAI4BCLKSource\_\_\ )\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02242}02242\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D3CCIPR,\ RCC\_D3CCIPR\_SAI4BSEL,\ (\_\_RCC\_SAI4BCLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02243}02243\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02252}02252\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SAI4B\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D3CCIPR,\ RCC\_D3CCIPR\_SAI4BSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02253}02253\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI4\_Block\_B\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02254}02254\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02266}02266\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_I2C123SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02267}02267\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C123\_CONFIG(\_\_I2C1235CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02268}02268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D2CCIP2R,\ RCC\_D2CCIP2R\_I2C123SEL,\ (uint32\_t)(\_\_I2C1235CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02269}02269\ \textcolor{preprocessor}{\#elif\ defined(RCC\_CDCCIP2R\_I2C123SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02270}02270\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C123\_CONFIG(\_\_I2C1235CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02271}02271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIP2R,\ RCC\_CDCCIP2R\_I2C123SEL,\ (uint32\_t)(\_\_I2C1235CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02272}02272\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_I2C1235SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02273}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gafd775b802b35eddc3763819b696c8dc6}{02273}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1235\_CONFIG(\_\_I2C1235CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02274}02274\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D2CCIP2R,\ RCC\_D2CCIP2R\_I2C1235SEL,\ (uint32\_t)(\_\_I2C1235CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02275}02275\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02276}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga1c11406787c87ef39597619fae00bd88}{02276}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C123\_CONFIG\ \ \_\_HAL\_RCC\_I2C1235\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02277}02277\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_I2C123SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02278}02278\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02288}02288\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_I2C123SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02289}02289\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C123\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R,\ RCC\_D2CCIP2R\_I2C123SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02290}02290\ \textcolor{preprocessor}{\#elif\ defined(RCC\_CDCCIP2R\_I2C123SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02291}02291\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C123\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP2R,\ RCC\_CDCCIP2R\_I2C123SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02292}02292\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_I2C1235SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02293}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga18d44d4471dc6940cdfa9ee4ad4025d3}{02293}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C1235\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R,\ RCC\_D2CCIP2R\_I2C1235SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02294}02294\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02295}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga702d7cc3defaf9a4e69ab5ec4a262436}{02295}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C123\_SOURCE\ \ \_\_HAL\_RCC\_GET\_I2C1235\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02296}02296\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_I2C123SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02297}02297\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02307}02307\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02308}02308\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CONFIG\ \ \_\_HAL\_RCC\_I2C1235\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02309}02309\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02310}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga7cd89ab045ec9b7d5bda7da3e1587828}{02310}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CONFIG\ \ \_\_HAL\_RCC\_I2C123\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02311}02311\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02312}02312\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02320}02320\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02321}02321\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C1\_SOURCE\ \_\_HAL\_RCC\_GET\_I2C1235\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02322}02322\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02323}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gabc9e99366b5dfab7a6c535f8f48af8d3}{02323}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C1\_SOURCE\ \_\_HAL\_RCC\_GET\_I2C123\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02324}02324\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02325}02325\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02335}02335\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02336}02336\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CONFIG\ \_\_HAL\_RCC\_I2C1235\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02337}02337\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02338}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga96d9bad1e46c94af8387ca6dbfeea357}{02338}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CONFIG\ \_\_HAL\_RCC\_I2C123\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02339}02339\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02340}02340\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02348}02348\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02349}02349\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C2\_SOURCE\ \_\_HAL\_RCC\_GET\_I2C1235\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02350}02350\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02351}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gabaa32df2434beb7a446be4aba5c2a06b}{02351}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C2\_SOURCE\ \_\_HAL\_RCC\_GET\_I2C123\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02352}02352\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02353}02353\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02363}02363\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02364}02364\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CONFIG\ \_\_HAL\_RCC\_I2C1235\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02365}02365\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02366}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga335a0313bb3a188435b39a11cf7c3eee}{02366}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CONFIG\ \_\_HAL\_RCC\_I2C123\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02367}02367\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02368}02368\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02376}02376\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02377}02377\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C3\_SOURCE\ \_\_HAL\_RCC\_GET\_I2C1235\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02378}02378\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02379}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga06f70ebfa24caeb198001d5c02d6dc78}{02379}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C3\_SOURCE\ \_\_HAL\_RCC\_GET\_I2C123\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02380}02380\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02381}02381\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02391}02391\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CCIPR\_I2C4SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02392}02392\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CONFIG(\_\_I2C4CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02393}02393\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D3CCIPR,\ RCC\_D3CCIPR\_I2C4SEL,\ (uint32\_t)(\_\_I2C4CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02394}02394\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02395}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac63fbd88afa59e3453a7d5d7c32fb1dc}{02395}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C4\_CONFIG(\_\_I2C4CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02396}02396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>SRDCCIPR,\ RCC\_SRDCCIPR\_I2C4SEL,\ (uint32\_t)(\_\_I2C4CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02397}02397\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_I2C4SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02398}02398\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02406}02406\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CCIPR\_I2C4SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02407}02407\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C4\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D3CCIPR,\ RCC\_D3CCIPR\_I2C4SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02408}02408\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02409}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga6632a1fbc809f6f6dedde0d36cbaa3c9}{02409}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C4\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>SRDCCIPR,\ RCC\_SRDCCIPR\_I2C4SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02410}02410\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_I2C4SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02411}02411\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02412}02412\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02422}02422\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C5\_CONFIG\ \ \_\_HAL\_RCC\_I2C1235\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02423}02423\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02424}02424\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02425}02425\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02433}02433\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_I2C5\_SOURCE\ \_\_HAL\_RCC\_GET\_I2C1235\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02434}02434\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02435}02435\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02449}02449\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_USART16SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02450}02450\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART16\_CONFIG(\_\_USART16910CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02451}02451\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D2CCIP2R,\ RCC\_D2CCIP2R\_USART16SEL,\ (uint32\_t)(\_\_USART16910CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02452}02452\ \textcolor{preprocessor}{\#elif\ defined(RCC\_CDCCIP2R\_USART16910SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02453}02453\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART16910\_CONFIG(\_\_USART16910CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02454}02454\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIP2R,\ RCC\_CDCCIP2R\_USART16910SEL,\ (uint32\_t)(\_\_USART16910CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02455}02455\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02456}02456\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART16\_CONFIG\ \ \_\_HAL\_RCC\_USART16910\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02457}02457\ \textcolor{preprocessor}{\#else\ \ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_USART16910SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02458}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5d331d1d7b05a87debf939ff00d961d5}{02458}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART16910\_CONFIG(\_\_USART16910CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02459}02459\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D2CCIP2R,\ RCC\_D2CCIP2R\_USART16910SEL,\ (uint32\_t)(\_\_USART16910CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02460}02460\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02461}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gacc82f34fbb358dd2cad032a06eaf7ede}{02461}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART16\_CONFIG\ \ \_\_HAL\_RCC\_USART16910\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02462}02462\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_USART16SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02463}02463\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02475}02475\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_USART16SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02476}02476\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART16\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R,\ RCC\_D2CCIP2R\_USART16SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02477}02477\ \textcolor{preprocessor}{\#elif\ defined(RCC\_CDCCIP2R\_USART16910SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02478}02478\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART16910\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP2R,\ RCC\_CDCCIP2R\_USART16910SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02479}02479\ \textcolor{comment}{/*\ alias*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02480}02480\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_RCC\_GET\_USART16\_SOURCE\ \ \_\_HAL\_RCC\_GET\_USART16910\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02481}02481\ \textcolor{preprocessor}{\#else\ \ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_USART16910SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02482}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga4f9d49aa3d088259c585f7509736818c}{02482}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART16910\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R,\ RCC\_D2CCIP2R\_USART16910SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02483}02483\ \textcolor{comment}{/*\ alias\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02484}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad51ff313be41917e24d3b074f56bb0ba}{02484}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART16\_SOURCE\ \ \_\_HAL\_RCC\_GET\_USART16910\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02485}02485\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_USART16SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02486}02486\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02498}02498\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_USART28SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02499}02499\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART234578\_CONFIG(\_\_USART234578CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02500}02500\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D2CCIP2R,\ RCC\_D2CCIP2R\_USART28SEL,\ (uint32\_t)(\_\_USART234578CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02501}02501\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02502}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga67f80d0a54e4800370619e3247e3ae01}{02502}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART234578\_CONFIG(\_\_USART234578CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02503}02503\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIP2R,\ RCC\_CDCCIP2R\_USART234578SEL,\ (uint32\_t)(\_\_USART234578CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02504}02504\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_USART28SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02505}02505\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02515}02515\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_USART28SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02516}02516\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART234578\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R,\ RCC\_D2CCIP2R\_USART28SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02517}02517\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02518}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2de2c847f3e490a5b6ac8b1d13b66883}{02518}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART234578\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP2R,\ RCC\_CDCCIP2R\_USART234578SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02519}02519\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_USART28SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02520}02520\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02532}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5c9ff3bd1509df21975b5a86202efd52}{02532}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CONFIG\ \ \_\_HAL\_RCC\_USART16\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02533}02533\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02543}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga241bae96ad4a1ba687b3bf692e04f444}{02543}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART1\_SOURCE\ \ \_\_HAL\_RCC\_GET\_USART16\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02544}02544\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02556}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaba22cefcb74b384a2e2fb3d2c51fae54}{02556}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CONFIG\ \ \_\_HAL\_RCC\_USART234578\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02557}02557\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02567}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga59a86a292df891a219d5d4a8e26a45e9}{02567}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART2\_SOURCE\ \_\_HAL\_RCC\_GET\_USART234578\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02568}02568\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02580}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac1a20f806bcd2ec6cc781bab1d99e5b5}{02580}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CONFIG\ \ \_\_HAL\_RCC\_USART234578\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02581}02581\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02591}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga04818c61b18e167ea60f290ab52247db}{02591}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART3\_SOURCE\ \ \_\_HAL\_RCC\_GET\_USART234578\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02592}02592\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02604}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga711b187525b8b788b9f0ca968b1bd648}{02604}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART4\_CONFIG\ \ \_\_HAL\_RCC\_USART234578\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02605}02605\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02615}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9945c36dd4ffce9d8c1b213e56edf80a}{02615}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_UART4\_SOURCE\ \ \_\_HAL\_RCC\_GET\_USART234578\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02616}02616\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02628}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gae6c043e0b4091279d4db065b38b801b1}{02628}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART5\_CONFIG\ \ \_\_HAL\_RCC\_USART234578\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02629}02629\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02639}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2c68fe07259568cba46c14fc4259933d}{02639}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_UART5\_SOURCE\ \ \_\_HAL\_RCC\_GET\_USART234578\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02640}02640\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02652}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga28d9b1a1ce7ec3639b1d02ca10104704}{02652}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_CONFIG\ \ \_\_HAL\_RCC\_USART16\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02653}02653\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02663}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga134c539c1f80f684ee9722f08e4c89ea}{02663}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART6\_SOURCE\ \ \_\_HAL\_RCC\_GET\_USART16\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02664}02664\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02676}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga60bd7f1550266967e3f87a85afbddb7a}{02676}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART7\_CONFIG\ \ \_\_HAL\_RCC\_USART234578\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02677}02677\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02687}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga680abf193deaeff90542affda7d160d4}{02687}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_UART7\_SOURCE\ \ \_\_HAL\_RCC\_GET\_USART234578\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02688}02688\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02700}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga492a06425e99e15b064d5278cf319722}{02700}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART8\_CONFIG\ \ \_\_HAL\_RCC\_USART234578\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02701}02701\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02711}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga56b15263e2d6dcc75b362d96bf2f7397}{02711}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_UART8\_SOURCE\ \ \_\_HAL\_RCC\_GET\_USART234578\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02712}02712\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02713}02713\ \textcolor{preprocessor}{\#if\ defined(UART9)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02725}02725\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UART9\_CONFIG\ \ \_\_HAL\_RCC\_USART16\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02726}02726\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02736}02736\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_UART9\_SOURCE\ \ \_\_HAL\_RCC\_GET\_USART16\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02737}02737\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UART9\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02738}02738\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02739}02739\ \textcolor{preprocessor}{\#if\ defined(USART10)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02751}02751\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART10\_CONFIG\ \ \_\_HAL\_RCC\_USART16\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02752}02752\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02762}02762\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USART10\_SOURCE\ \ \_\_HAL\_RCC\_GET\_USART16\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02763}02763\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART10\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02764}02764\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02776}02776\ \textcolor{preprocessor}{\#if\ defined\ (RCC\_D3CCIPR\_LPUART1SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02777}02777\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CONFIG(\_\_LPUART1CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02778}02778\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D3CCIPR,\ RCC\_D3CCIPR\_LPUART1SEL,\ (uint32\_t)(\_\_LPUART1CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02779}02779\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02780}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2859926bab56d03f5d4bfbf0941a0a3f}{02780}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CONFIG(\_\_LPUART1CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02781}02781\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>SRDCCIPR,\ RCC\_SRDCCIPR\_LPUART1SEL,\ (uint32\_t)(\_\_LPUART1CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02782}02782\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_LPUART1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02783}02783\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02793}02793\ \textcolor{preprocessor}{\#if\ defined\ (RCC\_D3CCIPR\_LPUART1SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02794}02794\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPUART1\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D3CCIPR,\ RCC\_D3CCIPR\_LPUART1SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02795}02795\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02796}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga193015f4df5fb541bd4fbbc20d1e20ae}{02796}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPUART1\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>SRDCCIPR,\ RCC\_SRDCCIPR\_LPUART1SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02797}02797\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_LPUART1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02798}02798\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02810}02810\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_LPTIM1SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02811}02811\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CONFIG(\_\_LPTIM1CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02812}02812\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D2CCIP2R,\ RCC\_D2CCIP2R\_LPTIM1SEL,\ (uint32\_t)(\_\_LPTIM1CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02813}02813\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02814}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga3ef78c8916149398bba06596863734ab}{02814}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CONFIG(\_\_LPTIM1CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02815}02815\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIP2R,\ RCC\_CDCCIP2R\_LPTIM1SEL,\ (uint32\_t)(\_\_LPTIM1CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02816}02816\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_LPTIM1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02817}02817\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02827}02827\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_LPTIM1SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02828}02828\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R,\ RCC\_D2CCIP2R\_LPTIM1SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02829}02829\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02830}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad6688c07a2a8c314df547de8caf378bb}{02830}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP2R,\ RCC\_CDCCIP2R\_LPTIM1SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02831}02831\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_LPTIM1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02832}02832\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02844}02844\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CCIPR\_LPTIM2SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02845}02845\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CONFIG(\_\_LPTIM2CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02846}02846\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D3CCIPR,\ RCC\_D3CCIPR\_LPTIM2SEL,\ (uint32\_t)(\_\_LPTIM2CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02847}02847\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02848}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gabe82d482e8127576b6ce1f331fcc7e1a}{02848}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CONFIG(\_\_LPTIM2CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02849}02849\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>SRDCCIPR,\ RCC\_SRDCCIPR\_LPTIM2SEL,\ (uint32\_t)(\_\_LPTIM2CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02850}02850\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_LPTIM2SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02851}02851\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02861}02861\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CCIPR\_LPTIM2SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02862}02862\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D3CCIPR,\ RCC\_D3CCIPR\_LPTIM2SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02863}02863\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02864}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga806f1d6e6a7d741b4d0524aa849f8ed8}{02864}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>SRDCCIPR,\ RCC\_SRDCCIPR\_LPTIM2SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02865}02865\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_LPTIM2SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02866}02866\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02877}02877\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CCIPR\_LPTIM345SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02878}02878\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM345\_CONFIG(\_\_LPTIM345CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02879}02879\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D3CCIPR,\ RCC\_D3CCIPR\_LPTIM345SEL,\ (uint32\_t)(\_\_LPTIM345CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02880}02880\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02881}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac11efaec3a89a1b6d9696eb6e9e8048e}{02881}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM345\_CONFIG(\_\_LPTIM345CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02882}02882\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>SRDCCIPR,\ RCC\_SRDCCIPR\_LPTIM3SEL,\ (uint32\_t)(\_\_LPTIM345CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02883}02883\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_LPTIM345SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02884}02884\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02894}02894\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CCIPR\_LPTIM345SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02895}02895\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM345\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D3CCIPR,\ RCC\_D3CCIPR\_LPTIM345SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02896}02896\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02897}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga6b2263ea1e054aee45c85e64dcfeb99f}{02897}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM345\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>SRDCCIPR,\ RCC\_SRDCCIPR\_LPTIM3SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02898}02898\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_LPTIM345SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02899}02899\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02910}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga36174050acd330e879a5d12bdbfb19c4}{02910}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM3\_CONFIG\ \ \_\_HAL\_RCC\_LPTIM345\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02911}02911\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02921}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga08d9d85cee6e2656f7a7b0cf920326b8}{02921}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM3\_SOURCE\ \ \_\_HAL\_RCC\_GET\_LPTIM345\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02922}02922\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02923}02923\ \textcolor{preprocessor}{\#if\ defined(LPTIM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02934}02934\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM4\_CONFIG\ \ \_\_HAL\_RCC\_LPTIM345\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02935}02935\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02936}02936\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02946}02946\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM4\_SOURCE\ \ \_\_HAL\_RCC\_GET\_LPTIM345\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02947}02947\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02948}02948\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02949}02949\ \textcolor{preprocessor}{\#if\ defined(LPTIM5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02960}02960\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM5\_CONFIG\ \ \_\_HAL\_RCC\_LPTIM345\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02961}02961\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02962}02962\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02972}02972\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_LPTIM5\_SOURCE\ \ \_\_HAL\_RCC\_GET\_LPTIM345\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02973}02973\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02974}02974\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02975}02975\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02984}02984\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_QSPI\_CONFIG(\_\_QSPICLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02985}02985\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D1CCIPR,\ RCC\_D1CCIPR\_QSPISEL,\ (uint32\_t)(\_\_QSPICLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02986}02986\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02987}02987\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02995}02995\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_QSPI\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D1CCIPR,\ RCC\_D1CCIPR\_QSPISEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02996}02996\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02997}02997\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l02998}02998\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)\ ||\ defined(OCTOSPI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03007}03007\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIPR\_OCTOSPISEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03008}03008\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI\_CONFIG(\_\_OSPICLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03009}03009\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIPR,\ RCC\_CDCCIPR\_OCTOSPISEL,\ (uint32\_t)(\_\_OSPICLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03010}03010\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03011}03011\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_OSPI\_CONFIG(\_\_OSPICLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03012}03012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D1CCIPR,\ RCC\_D1CCIPR\_OCTOSPISEL,\ (uint32\_t)(\_\_OSPICLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03013}03013\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CDCCIPR\_OCTOSPISEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03014}03014\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03022}03022\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIPR\_OCTOSPISEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03023}03023\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_OSPI\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIPR,\ RCC\_CDCCIPR\_OCTOSPISEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03024}03024\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03025}03025\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_OSPI\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D1CCIPR,\ RCC\_D1CCIPR\_OCTOSPISEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03026}03026\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CDCCIPR\_OCTOSPISEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03027}03027\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(OCTOSPI1)\ ||\ defined(OCTOSPI2)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03028}03028\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03029}03029\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03030}03030\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03037}03037\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DSI\_CONFIG(\_\_DSICLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03038}03038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D1CCIPR,\ RCC\_D1CCIPR\_DSISEL,\ (uint32\_t)(\_\_DSICLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03039}03039\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03040}03040\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03046}03046\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DSI\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D1CCIPR,\ RCC\_D1CCIPR\_DSISEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03047}03047\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03048}03048\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03057}03057\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CCIPR\_FMCSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03058}03058\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CONFIG(\_\_FMCCLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03059}03059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D1CCIPR,\ RCC\_D1CCIPR\_FMCSEL,\ (uint32\_t)(\_\_FMCCLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03060}03060\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03061}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga18a22f0e5f811ba9fee8bb2906dfa60b}{03061}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FMC\_CONFIG(\_\_FMCCLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03062}03062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIPR,\ RCC\_CDCCIPR\_FMCSEL,\ (uint32\_t)(\_\_FMCCLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03063}03063\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D1CCIPR\_FMCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03064}03064\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03072}03072\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CCIPR\_FMCSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03073}03073\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FMC\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D1CCIPR,\ RCC\_D1CCIPR\_FMCSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03074}03074\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03075}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga48733b3d8faeb67777184a503bbbf2fa}{03075}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FMC\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIPR,\ RCC\_CDCCIPR\_FMCSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03076}03076\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D1CCIPR\_FMCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03077}03077\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03085}03085\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_USBSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03086}03086\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CONFIG(\_\_USBCLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03087}03087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D2CCIP2R,\ RCC\_D2CCIP2R\_USBSEL,\ (uint32\_t)(\_\_USBCLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03088}03088\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03089}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga1c690ec86648d92efb97d2598a0cb2f1}{03089}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CONFIG(\_\_USBCLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03090}03090\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIP2R,\ RCC\_CDCCIP2R\_USBSEL,\ (uint32\_t)(\_\_USBCLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03091}03091\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_USBSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03092}03092\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03099}03099\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_USBSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03100}03100\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USB\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R,\ RCC\_D2CCIP2R\_USBSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03101}03101\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03102}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2b796e523b7f4c4cd7b5f06b7f995315}{03102}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_USB\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP2R,\ RCC\_CDCCIP2R\_USBSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03103}03103\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_USBSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03104}03104\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03112}03112\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CCIPR\_ADCSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03113}03113\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CONFIG(\_\_ADCCLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03114}03114\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D3CCIPR,\ RCC\_D3CCIPR\_ADCSEL,\ (uint32\_t)(\_\_ADCCLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03115}03115\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03116}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga03642b548896f327c3efc876aff4b349}{03116}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CONFIG(\_\_ADCCLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03117}03117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>SRDCCIPR,\ RCC\_SRDCCIPR\_ADCSEL,\ (uint32\_t)(\_\_ADCCLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03118}03118\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_ADCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03119}03119\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03126}03126\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CCIPR\_ADCSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03127}03127\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_ADC\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D3CCIPR,\ RCC\_D3CCIPR\_ADCSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03128}03128\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03129}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2ee9f1838a8450f949b548a06ed3bc58}{03129}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_ADC\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>SRDCCIPR,\ RCC\_SRDCCIPR\_ADCSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03130}03130\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_ADCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03131}03131\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03138}03138\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_SWPSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03139}03139\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_CONFIG(\_\_SWPMI1CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03140}03140\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D2CCIP1R,\ RCC\_D2CCIP1R\_SWPSEL,\ (uint32\_t)(\_\_SWPMI1CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03141}03141\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03142}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac23e7b662783a7131e3e892ff0c21f06}{03142}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SWPMI1\_CONFIG(\_\_SWPMI1CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03143}03143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIP1R,\ RCC\_CDCCIP1R\_SWPSEL,\ (uint32\_t)(\_\_SWPMI1CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03144}03144\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_SWPSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03145}03145\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03151}03151\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_SWPSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03152}03152\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SWPMI1\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R,\ RCC\_D2CCIP1R\_SWPSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03153}03153\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03154}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga3ddf343654e802758b5e779d81122404}{03154}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SWPMI1\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R,\ RCC\_CDCCIP1R\_SWPSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03155}03155\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_SWPSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03156}03156\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03163}03163\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_DFSDM1SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03164}03164\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CONFIG(\_\_DFSDM1CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03165}03165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D2CCIP1R,\ RCC\_D2CCIP1R\_DFSDM1SEL,\ (uint32\_t)(\_\_DFSDM1CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03166}03166\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03167}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga79c4e732154d11fb10e6b5752ab31fc4}{03167}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM1\_CONFIG(\_\_DFSDM1CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03168}03168\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIP1R,\ RCC\_CDCCIP1R\_DFSDM1SEL,\ (uint32\_t)(\_\_DFSDM1CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03169}03169\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_DFSDM1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03170}03170\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03176}03176\ \textcolor{preprocessor}{\#if\ defined\ (RCC\_D2CCIP1R\_DFSDM1SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03177}03177\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DFSDM1\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R,\ RCC\_D2CCIP1R\_DFSDM1SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03178}03178\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03179}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5bd849cb75a56ae9a27a164e7d3c8575}{03179}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DFSDM1\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R,\ RCC\_CDCCIP1R\_DFSDM1SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03180}03180\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_DFSDM1SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03181}03181\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03182}03182\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03189}03189\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DFSDM2\_CONFIG(\_\_DFSDM2CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03190}03190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>SRDCCIPR,\ RCC\_SRDCCIPR\_DFSDM2SEL,\ (uint32\_t)(\_\_DFSDM2CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03191}03191\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03197}03197\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_DFSDM2\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>SRDCCIPR,\ RCC\_SRDCCIPR\_DFSDM2SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03198}03198\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03199}03199\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03208}03208\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_CECSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03209}03209\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CONFIG(\_\_CECCLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03210}03210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D2CCIP2R,\ RCC\_D2CCIP2R\_CECSEL,\ (uint32\_t)(\_\_CECCLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03211}03211\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03212}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga7aff87df867beb2eb7eddbbfe06fcdc6}{03212}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CONFIG(\_\_CECCLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03213}03213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIP2R,\ RCC\_CDCCIP2R\_CECSEL,\ (uint32\_t)(\_\_CECCLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03214}03214\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_CECSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03215}03215\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03222}03222\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_CECSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03223}03223\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_CEC\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R,\ RCC\_D2CCIP2R\_CECSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03224}03224\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03225}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga7a636a5c50887bba7270924c3eb6ef2f}{03225}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_CEC\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP2R,\ RCC\_CDCCIP2R\_CECSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03226}03226\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_CECSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03227}03227\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03235}03235\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CCIPR\_CKPERSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03236}03236\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLKP\_CONFIG(\_\_CLKPSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03237}03237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D1CCIPR,\ RCC\_D1CCIPR\_CKPERSEL,\ (uint32\_t)(\_\_CLKPSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03238}03238\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03239}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaa463f3972818967005d31114221e1cdc}{03239}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLKP\_CONFIG(\_\_CLKPSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03240}03240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIPR,\ RCC\_CDCCIPR\_CKPERSEL,\ (uint32\_t)(\_\_CLKPSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03241}03241\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D1CCIPR\_CKPERSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03242}03242\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03249}03249\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CCIPR\_CKPERSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03250}03250\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_CLKP\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D1CCIPR,\ RCC\_D1CCIPR\_CKPERSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03251}03251\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03252}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5d047265ca753e28b45b09e53c3f50fe}{03252}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_CLKP\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIPR,\ RCC\_CDCCIPR\_CKPERSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03253}03253\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D1CCIPR\_CKPERSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03254}03254\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03255}03255\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)\ ||\ defined(FDCAN2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03263}03263\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_FDCANSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03264}03264\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_CONFIG(\_\_FDCANCLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03265}03265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D2CCIP1R,\ RCC\_D2CCIP1R\_FDCANSEL,\ (uint32\_t)(\_\_FDCANCLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03266}03266\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03267}03267\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_CONFIG(\_\_FDCANCLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03268}03268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIP1R,\ RCC\_CDCCIP1R\_FDCANSEL,\ (uint32\_t)(\_\_FDCANCLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03269}03269\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_FDCANSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03270}03270\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03277}03277\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_FDCANSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03278}03278\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FDCAN\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R,\ RCC\_D2CCIP1R\_FDCANSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03279}03279\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03280}03280\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FDCAN\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R,\ RCC\_CDCCIP1R\_FDCANSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03281}03281\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_FDCANSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03282}03282\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03283}03283\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*FDCAN1\ ||\ FDCAN2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03284}03284\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03297}03297\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_SPI123SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03298}03298\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI123\_CONFIG(\_\_RCC\_SPI123CLKSource\_\_\ )\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03299}03299\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D2CCIP1R,\ RCC\_D2CCIP1R\_SPI123SEL,\ (\_\_RCC\_SPI123CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03300}03300\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03301}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8da215b69bc3712d5bb359c66198d374}{03301}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI123\_CONFIG(\_\_RCC\_SPI123CLKSource\_\_\ )\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03302}03302\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIP1R,\ RCC\_CDCCIP1R\_SPI123SEL,\ (\_\_RCC\_SPI123CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03303}03303\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_SPI123SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03304}03304\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03313}03313\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_SPI123SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03314}03314\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SPI123\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R,\ RCC\_D2CCIP1R\_SPI123SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03315}03315\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03316}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga28d7eae98ab899dc6e1d4e80b8aea33d}{03316}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SPI123\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R,\ RCC\_CDCCIP1R\_SPI123SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03317}03317\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_SPI123SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03318}03318\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03331}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9b531a40f565975ef8901b48afddf1cc}{03331}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CONFIG\ \ \_\_HAL\_RCC\_SPI123\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03332}03332\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03341}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaa390c5d70fdb5e8c4d9171a79e3e95a1}{03341}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SPI1\_SOURCE\ \ \_\_HAL\_RCC\_GET\_SPI123\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03342}03342\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03355}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga03aafcdc3a862d9f10a5d1fcce4b549e}{03355}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CONFIG\ \ \_\_HAL\_RCC\_SPI123\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03356}03356\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03365}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaf1fd8060d50a3ca2ee9e6d193546126e}{03365}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SPI2\_SOURCE\ \ \_\_HAL\_RCC\_GET\_SPI123\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03366}03366\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03379}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga72e45b0673f5829c390032f8bbb24f17}{03379}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CONFIG\ \ \_\_HAL\_RCC\_SPI123\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03380}03380\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03389}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga05c66c28f3d72c123bb284e106a0d99b}{03389}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SPI3\_SOURCE\ \ \_\_HAL\_RCC\_GET\_SPI123\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03390}03390\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03404}03404\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_SPI45SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03405}03405\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI45\_CONFIG(\_\_RCC\_SPI45CLKSource\_\_\ )\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03406}03406\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D2CCIP1R,\ RCC\_D2CCIP1R\_SPI45SEL,\ (\_\_RCC\_SPI45CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03407}03407\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03408}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaecfe51f0d81f0130e1a5a06408320b72}{03408}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI45\_CONFIG(\_\_RCC\_SPI45CLKSource\_\_\ )\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03409}03409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIP1R,\ RCC\_CDCCIP1R\_SPI45SEL,\ (\_\_RCC\_SPI45CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03410}03410\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_SPI45SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03411}03411\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03421}03421\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP1R\_SPI45SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03422}03422\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SPI45\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R,\ RCC\_D2CCIP1R\_SPI45SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03423}03423\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03424}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gafdcff08fc3544c712d1f4d2d17994842}{03424}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SPI45\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R,\ RCC\_CDCCIP1R\_SPI45SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03425}03425\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP1R\_SPI45SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03426}03426\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03440}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga04806afde06b2bc3b4e409b81fce5c41}{03440}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI4\_CONFIG\ \ \_\_HAL\_RCC\_SPI45\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03441}03441\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03451}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaffce7a01f11a975120059a0a2a322d01}{03451}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SPI4\_SOURCE\ \ \_\_HAL\_RCC\_GET\_SPI45\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03452}03452\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03466}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga14c138363b18bdee29cbb3ec82594b92}{03466}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI5\_CONFIG\ \ \_\_HAL\_RCC\_SPI45\_CONFIG}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03467}03467\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03477}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8ad4e833262fabd7960aab8946928a5f}{03477}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SPI5\_SOURCE\ \ \_\_HAL\_RCC\_GET\_SPI45\_SOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03478}03478\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03497}03497\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CCIPR\_SPI6SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03498}03498\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_CONFIG(\_\_RCC\_SPI6CLKSource\_\_\ )\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03499}03499\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D3CCIPR,\ RCC\_D3CCIPR\_SPI6SEL,\ (\_\_RCC\_SPI6CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03500}03500\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03501}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga1170019b0ed2e1301d2284c2af149f33}{03501}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI6\_CONFIG(\_\_RCC\_SPI6CLKSource\_\_\ )\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03502}03502\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>SRDCCIPR,\ RCC\_SRDCCIPR\_SPI6SEL,\ (\_\_RCC\_SPI6CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03503}03503\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_SPI6SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03504}03504\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03515}03515\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CCIPR\_SPI6SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03516}03516\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SPI6\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D3CCIPR,\ RCC\_D3CCIPR\_SPI6SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03517}03517\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03518}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8e7af9e242f90f474d245e72066e163f}{03518}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SPI6\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>SRDCCIPR,\ RCC\_SRDCCIPR\_SPI6SEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03519}03519\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_SPI6SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03520}03520\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03527}03527\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CCIPR\_SDMMCSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03528}03528\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC\_CONFIG(\_\_SDMMCCLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03529}03529\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D1CCIPR,\ RCC\_D1CCIPR\_SDMMCSEL,\ (uint32\_t)(\_\_SDMMCCLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03530}03530\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03531}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga7754edd5cc00e691c5007f22d3a93d38}{03531}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SDMMC\_CONFIG(\_\_SDMMCCLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03532}03532\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIPR,\ RCC\_CDCCIPR\_SDMMCSEL,\ (uint32\_t)(\_\_SDMMCCLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03533}03533\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D1CCIPR\_SDMMCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03534}03534\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03537}03537\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CCIPR\_SDMMCSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03538}03538\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SDMMC\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D1CCIPR,\ RCC\_D1CCIPR\_SDMMCSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03539}03539\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03540}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gacccdca63ee93770444eaab77cd831c75}{03540}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SDMMC\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIPR,\ RCC\_CDCCIPR\_SDMMCSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03541}03541\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D1CCIPR\_SDMMCSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03542}03542\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03552}03552\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_RNGSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03553}03553\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CONFIG(\_\_RNGCLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03554}03554\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>D2CCIP2R,\ RCC\_D2CCIP2R\_RNGSEL,\ (uint32\_t)(\_\_RNGCLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03555}03555\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03556}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gae34a5e47c3e3a519bfca1f4313a88f9f}{03556}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CONFIG(\_\_RNGCLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03557}03557\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CDCCIP2R,\ RCC\_CDCCIP2R\_RNGSEL,\ (uint32\_t)(\_\_RNGCLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03558}03558\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_RNGSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03559}03559\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03567}03567\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_RNGSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03568}03568\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_RNG\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R,\ RCC\_D2CCIP2R\_RNGSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03569}03569\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03570}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad8f27c485f7252991877f8e423b73d46}{03570}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_RNG\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CDCCIP2R,\ RCC\_CDCCIP2R\_RNGSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03571}03571\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_RNGSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03572}03572\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03573}03573\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03580}03580\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HRTIM1\_CONFIG(\_\_HRTIM1CLKSource\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03581}03581\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_HRTIMSEL,\ (uint32\_t)(\_\_HRTIM1CLKSource\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03582}03582\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03588}03588\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_HRTIM1\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ RCC\_CFGR\_HRTIMSEL)))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03589}03589\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HRTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03590}03590\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03601}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga292ca7c84f192778314125ed6d7c8333}{03601}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIMCLKPRESCALER(\_\_PRESC\_\_)\ do\ \{RCC-\/>CFGR\ \&=\ \string~(RCC\_CFGR\_TIMPRE);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03602}03602\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC-\/>CFGR\ |=\ (\_\_PRESC\_\_);\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03603}03603\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03604}03604\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03609}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gafca78bb6fbfed8a31ef7ee030d424b50}{03609}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_IT()\ \ \ \ \ \ SET\_BIT(EXTI-\/>IMR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03610}03610\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03615}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaa5c2a31f367b8085be517e315b8c0196}{03615}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_IT()\ \ \ \ \ CLEAR\_BIT(EXTI-\/>IMR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03616}03616\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03621}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad5f8173d2752512c30375c9ca7890fbc}{03621}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_EVENT()\ \ \ SET\_BIT(EXTI-\/>EMR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03622}03622\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03627}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga20711e52b237c9c598c87d5329a9700f}{03627}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_EVENT()\ \ CLEAR\_BIT(EXTI-\/>EMR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03628}03628\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03629}03629\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03634}03634\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LSECSS\_EXTI\_ENABLE\_IT()\ \ \ \ \ \ \ SET\_BIT(EXTI-\/>C2IMR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03635}03635\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03640}03640\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LSECSS\_EXTI\_DISABLE\_IT()\ \ \ \ \ \ CLEAR\_BIT(EXTI-\/>C2IMR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03641}03641\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03646}03646\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LSECSS\_EXTI\_ENABLE\_EVENT()\ \ \ \ SET\_BIT(EXTI-\/>C2EMR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03647}03647\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03652}03652\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LSECSS\_EXTI\_DISABLE\_EVENT()\ \ \ CLEAR\_BIT(EXTI-\/>C2EMR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03653}03653\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03654}03654\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03659}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga45a0bf105427b24b377125346b2e597d}{03659}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_FALLING\_EDGE()\ \ SET\_BIT(EXTI-\/>FTSR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03660}03660\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03661}03661\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03666}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5b8a28d3896b67495b996d001084885e}{03666}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_FALLING\_EDGE()\ \ CLEAR\_BIT(EXTI-\/>FTSR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03667}03667\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03668}03668\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03673}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga14487ed9c109cb494cae4a9762b7c294}{03673}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_RISING\_EDGE()\ \ \ SET\_BIT(EXTI-\/>RTSR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03674}03674\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03679}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2746b06cbf0f080a600f3f895c95f3fb}{03679}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_RISING\_EDGE()\ \ CLEAR\_BIT(EXTI-\/>RTSR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03680}03680\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03685}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga075e9194bfc08b5da32af130a74e7cb4}{03685}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE()\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03686}03686\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03687}03687\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_RISING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03688}03688\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_FALLING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03689}03689\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03690}03690\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03695}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gacea34070069d535080039e3067aba82d}{03695}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_RISING\_FALLING\_EDGE()\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03696}03696\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03697}03697\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_RISING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03698}03698\ \textcolor{preprocessor}{\ \ \ \ \_\_HAL\_RCC\_LSECSS\_EXTI\_DISABLE\_FALLING\_EDGE();\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03699}03699\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03700}03700\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03705}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga65fa248e1dd8c7258a50ba03c4e2ff85}{03705}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_GET\_FLAG()\ \ \ \ \ \ \ (READ\_BIT(EXTI-\/>PR1,\ RCC\_EXTI\_LINE\_LSECSS)\ ==\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03706}03706\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03711}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga6171e2da4b75a993142330025862864f}{03711}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_CLEAR\_FLAG()\ \ \ \ \ WRITE\_REG(EXTI-\/>PR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03712}03712\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03713}03713\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03718}03718\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LSECSS\_EXTI\_GET\_FLAG()\ \ \ \ \ \ \ (READ\_BIT(EXTI-\/>C2PR1,\ RCC\_EXTI\_LINE\_LSECSS)\ ==\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03719}03719\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03724}03724\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_C2\_LSECSS\_EXTI\_CLEAR\_FLAG()\ \ \ \ \ WRITE\_REG(EXTI-\/>C2PR1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03725}03725\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03730}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac5a7ed26daae142eb6cce551728ee88c}{03730}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSECSS\_EXTI\_GENERATE\_SWIT()\ \ SET\_BIT(EXTI-\/>SWIER1,\ RCC\_EXTI\_LINE\_LSECSS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03731}03731\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03742}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gae7a58e5b7b665d6fdd5af5f444d8ca8a}{03742}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_ENABLE\_IT(\_\_INTERRUPT\_\_)\ \ \ SET\_BIT(CRS-\/>CR,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03743}03743\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03754}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga83218d96e4d75af9508a18cb81ad1254}{03754}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_DISABLE\_IT(\_\_INTERRUPT\_\_)\ \ CLEAR\_BIT(CRS-\/>CR,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03755}03755\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03765}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga86642491c37c596d1c07699030d40d48}{03765}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_GET\_IT\_SOURCE(\_\_INTERRUPT\_\_)\ \ ((READ\_BIT(CRS-\/>CR,\ (\_\_INTERRUPT\_\_))\ !=\ 0U)\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03766}03766\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03778}03778\ \textcolor{comment}{/*\ CRS\ IT\ Error\ Mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03779}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga4c5b57880a8c7e917998d0c6a73351fb}{03779}}\ \textcolor{preprocessor}{\#define\ \ RCC\_CRS\_IT\_ERROR\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(RCC\_CRS\_IT\_TRIMOVF\ |\ RCC\_CRS\_IT\_SYNCERR\ |\ RCC\_CRS\_IT\_SYNCMISS))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03780}03780\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03781}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8f7ada1acec652afe441dfc4515e18be}{03781}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLEAR\_IT(\_\_INTERRUPT\_\_)\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03782}03782\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if(((\_\_INTERRUPT\_\_)\ \&\ RCC\_CRS\_IT\_ERROR\_MASK)\ !=\ 0U)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03783}03783\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03784}03784\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(CRS-\/>ICR,\ CRS\_ICR\_ERRC\ |\ ((\_\_INTERRUPT\_\_)\ \&\ \string~RCC\_CRS\_IT\_ERROR\_MASK));\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03785}03785\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03786}03786\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03787}03787\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03788}03788\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(CRS-\/>ICR,\ (\_\_INTERRUPT\_\_));\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03789}03789\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03790}03790\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03791}03791\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03805}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad40507a114061cddd85528ecc7555e1b}{03805}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_GET\_FLAG(\_\_FLAG\_\_)\ \ (READ\_BIT(CRS-\/>ISR,\ (\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03806}03806\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03822}03822\ \textcolor{comment}{/*\ CRS\ Flag\ Error\ Mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03823}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga39626ad9573958c96dccc66d13b1b6fe}{03823}}\ \textcolor{preprocessor}{\#define\ RCC\_CRS\_FLAG\_ERROR\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)(RCC\_CRS\_FLAG\_TRIMOVF\ |\ RCC\_CRS\_FLAG\_SYNCERR\ |\ RCC\_CRS\_FLAG\_SYNCMISS))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03824}03824\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03825}\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaf8b5160a2401847e5b9410c9a01e5922}{03825}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLEAR\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03826}03826\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if(((\_\_FLAG\_\_)\ \&\ RCC\_CRS\_FLAG\_ERROR\_MASK)\ !=\ 0U)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03827}03827\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03828}03828\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(CRS-\/>ICR,\ CRS\_ICR\_ERRC\ |\ ((\_\_FLAG\_\_)\ \&\ \string~RCC\_CRS\_FLAG\_ERROR\_MASK));\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03829}03829\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03830}03830\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03831}03831\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03832}03832\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(CRS-\/>ICR,\ (\_\_FLAG\_\_));\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03833}03833\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03834}03834\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03835}03835\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03844}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___extended___features_ga59fe9365920d435138c487b85068cab0}{03844}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_FREQ\_ERROR\_COUNTER\_ENABLE()\ \ SET\_BIT(CRS-\/>CR,\ CRS\_CR\_CEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03845}03845\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03850}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___extended___features_ga92d96e3857c138d9a313f74de163e833}{03850}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_FREQ\_ERROR\_COUNTER\_DISABLE()\ CLEAR\_BIT(CRS-\/>CR,\ CRS\_CR\_CEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03851}03851\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03857}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___extended___features_gabed68fe74d544b1c602aa5a22a7af786}{03857}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_AUTOMATIC\_CALIB\_ENABLE()\ \ \ \ \ SET\_BIT(CRS-\/>CR,\ CRS\_CR\_AUTOTRIMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03858}03858\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03863}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___extended___features_ga1a3b49219a5d79ba0688074b56d33122}{03863}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_AUTOMATIC\_CALIB\_DISABLE()\ \ \ \ CLEAR\_BIT(CRS-\/>CR,\ CRS\_CR\_AUTOTRIMEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03864}03864\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03875}\mbox{\hyperlink{group___r_c_c_ex___c_r_s___extended___features_ga5c48aa81c5416362a3cbb499754754a1}{03875}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_RELOADVALUE\_CALCULATE(\_\_FTARGET\_\_,\ \_\_FSYNC\_\_)\ \ (((\_\_FTARGET\_\_)\ /\ (\_\_FSYNC\_\_))\ -\/\ 1U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03876}03876\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03877}03877\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03888}03888\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03896}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{03896}}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{HAL\_RCCEx\_PeriphCLKConfig}}(\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}}\ \ *PeriphClkInit);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03897}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{03897}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{HAL\_RCCEx\_GetPeriphCLKConfig}}(\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}}\ \ *PeriphClkInit);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03898}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{03898}}\ uint32\_t\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{HAL\_RCCEx\_GetPeriphCLKFreq}}(uint32\_t\ PeriphClk);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03899}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga8f57272fd5ec28bfff6cd591e69fafa8}{03899}}\ uint32\_t\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga8f57272fd5ec28bfff6cd591e69fafa8}{HAL\_RCCEx\_GetD1PCLK1Freq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03900}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga2d01123c5ecc1b82fcc44b231650c287}{03900}}\ uint32\_t\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga2d01123c5ecc1b82fcc44b231650c287}{HAL\_RCCEx\_GetD3PCLK1Freq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03901}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gaf9d7b3f29992e92239629830c35492f1}{03901}}\ uint32\_t\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gaf9d7b3f29992e92239629830c35492f1}{HAL\_RCCEx\_GetD1SysClockFreq}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03902}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gab337c3e7337cd51213340dc99aed1307}{03902}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gab337c3e7337cd51213340dc99aed1307}{HAL\_RCCEx\_GetPLL1ClockFreq}}(\mbox{\hyperlink{struct_p_l_l1___clocks_type_def}{PLL1\_ClocksTypeDef}}*\ PLL1\_Clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03903}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gafef61fa6c64f47497900d47b258c609a}{03903}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gafef61fa6c64f47497900d47b258c609a}{HAL\_RCCEx\_GetPLL2ClockFreq}}(\mbox{\hyperlink{struct_p_l_l2___clocks_type_def}{PLL2\_ClocksTypeDef}}*\ PLL2\_Clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03904}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga95d5e7fe6070aa6e9b94d8d6b6aa0f19}{03904}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga95d5e7fe6070aa6e9b94d8d6b6aa0f19}{HAL\_RCCEx\_GetPLL3ClockFreq}}(\mbox{\hyperlink{struct_p_l_l3___clocks_type_def}{PLL3\_ClocksTypeDef}}*\ PLL3\_Clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03912}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_gab5a363cbbf01f48cc19db511919c5a1a}{03912}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_gab5a363cbbf01f48cc19db511919c5a1a}{HAL\_RCCEx\_WakeUpStopCLKConfig}}(uint32\_t\ WakeUpClk);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03913}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_ga0f34a5e49a0da8ce17f1ee14f4c38b99}{03913}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_ga0f34a5e49a0da8ce17f1ee14f4c38b99}{HAL\_RCCEx\_KerWakeUpStopCLKConfig}}(uint32\_t\ WakeUpClk);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03914}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_ga7d237da5647613e86a997794b864f0fa}{03914}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_ga7d237da5647613e86a997794b864f0fa}{HAL\_RCCEx\_EnableLSECSS}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03915}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_gae5959cd3a8acfbed2c967f7b2336151c}{03915}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_gae5959cd3a8acfbed2c967f7b2336151c}{HAL\_RCCEx\_DisableLSECSS}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03916}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_ga8ddfc54f96412cceafa11f4a6389e261}{03916}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_ga8ddfc54f96412cceafa11f4a6389e261}{HAL\_RCCEx\_EnableLSECSS\_IT}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03917}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_ga88a422344cd65e2eda4107252c1fc749}{03917}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_ga88a422344cd65e2eda4107252c1fc749}{HAL\_RCCEx\_LSECSS\_IRQHandler}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03918}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_ga6a0c850cc08b2788116cf0c2bf993778}{03918}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_ga6a0c850cc08b2788116cf0c2bf993778}{HAL\_RCCEx\_LSECSS\_Callback}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03919}03919\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03920}03920\ \textcolor{keywordtype}{void}\ HAL\_RCCEx\_EnableBootCore(uint32\_t\ RCC\_BootCx);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03921}03921\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03922}03922\ \textcolor{preprocessor}{\#if\ defined(RCC\_GCR\_WW1RSC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03923}03923\ \textcolor{keywordtype}{void}\ HAL\_RCCEx\_WWDGxSysResetConfig(uint32\_t\ RCC\_WWDGx);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03924}03924\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*RCC\_GCR\_WW1RSC*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03934}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_gaf167fbc1ac3357b0d0832d9a6adef16a}{03934}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_gaf167fbc1ac3357b0d0832d9a6adef16a}{HAL\_RCCEx\_CRSConfig}}(\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def}{RCC\_CRSInitTypeDef}}\ *pInit);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03935}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga86396ba393ce7d6f281e05f48cd3ec2b}{03935}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga86396ba393ce7d6f281e05f48cd3ec2b}{HAL\_RCCEx\_CRSSoftwareSynchronizationGenerate}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03936}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_gac754e839322ace8f02877dc1319b34a3}{03936}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_gac754e839322ace8f02877dc1319b34a3}{HAL\_RCCEx\_CRSGetSynchronizationInfo}}(\mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def}{RCC\_CRSSynchroInfoTypeDef}}\ *pSynchroInfo);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03937}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga623701a0cb366305413543c2c89bef29}{03937}}\ uint32\_t\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga623701a0cb366305413543c2c89bef29}{HAL\_RCCEx\_CRSWaitSynchronization}}(uint32\_t\ Timeout);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03938}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga3710de647aea4827fdbf7905b5ce2924}{03938}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga3710de647aea4827fdbf7905b5ce2924}{HAL\_RCCEx\_CRS\_IRQHandler}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03939}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_gaddbb57481193443f55447c286a020bab}{03939}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_gaddbb57481193443f55447c286a020bab}{HAL\_RCCEx\_CRS\_SyncOkCallback}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03940}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga28bef4e082590e1da595636a618b2987}{03940}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga28bef4e082590e1da595636a618b2987}{HAL\_RCCEx\_CRS\_SyncWarnCallback}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03941}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga5d79ff3aaa03c7c75492da2d1f4dda98}{03941}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga5d79ff3aaa03c7c75492da2d1f4dda98}{HAL\_RCCEx\_CRS\_ExpectedSyncCallback}}(\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03942}\mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga5f6495c4f5eb276c52e54a84623f0f88}{03942}}\ \textcolor{keywordtype}{void}\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga5f6495c4f5eb276c52e54a84623f0f88}{HAL\_RCCEx\_CRS\_ErrorCallback}}(uint32\_t\ Error);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03943}03943\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03952}03952\ \ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03960}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga3abe0529a500c28a4966def3c10b1d8a}{03960}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL2CLOCKOUT\_VALUE(VALUE)\ (((VALUE)\ ==\ RCC\_PLL2\_DIVP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03961}03961\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLL2\_DIVQ)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03962}03962\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLL2\_DIVR))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03963}03963\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03964}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gadea4a5642fe4f4587ff3b94005f05ba8}{03964}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL3CLOCKOUT\_VALUE(VALUE)\ (((VALUE)\ ==\ RCC\_PLL3\_DIVP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03965}03965\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLL3\_DIVQ)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03966}03966\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLL3\_DIVR))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03967}03967\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03968}03968\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_USART16SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03969}03969\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART16CLKSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_USART16CLKSOURCE\_D2PCLK2)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03970}03970\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART16CLKSOURCE\_PLL2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03971}03971\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART16CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03972}03972\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART16CLKSOURCE\_CSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03973}03973\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART16CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03974}03974\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART16CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03975}03975\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03976}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gadc3d11348b86b7bc48c79cda6898ae2d}{03976}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART16CLKSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_USART16CLKSOURCE\_D2PCLK2)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03977}03977\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART16CLKSOURCE\_CDPCLK2)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03978}03978\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART16CLKSOURCE\_PLL2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03979}03979\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART16CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03980}03980\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART16CLKSOURCE\_CSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03981}03981\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART16CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03982}03982\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART16CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03983}03983\ \textcolor{comment}{/*\ alias*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03984}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga33c0789ab2720363cc83caf5fee9001b}{03984}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART16910CLKSOURCE\ \ \ \ IS\_RCC\_USART16CLKSOURCE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03985}03985\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_USART16SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03986}03986\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03987}03987\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CCIP2R\_USART28SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03988}03988\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART234578CLKSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_USART234578CLKSOURCE\_D2PCLK1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03989}03989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART234578CLKSOURCE\_PLL2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03990}03990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART234578CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03991}03991\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART234578CLKSOURCE\_CSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03992}03992\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART234578CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03993}03993\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART234578CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03994}03994\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03995}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga1180123d9344bf6f633d765e5e81133b}{03995}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART234578CLKSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_USART234578CLKSOURCE\_D2PCLK1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03996}03996\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART234578CLKSOURCE\_CDPCLK1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03997}03997\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART234578CLKSOURCE\_PLL2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03998}03998\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART234578CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l03999}03999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART234578CLKSOURCE\_CSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04000}04000\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART234578CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04001}04001\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART234578CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04002}04002\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D2CCIP2R\_USART28SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04003}04003\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04004}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga828f9258a850973f6ee939e325e239c3}{04004}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART1CLKSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_USART1CLKSOURCE\_D2PCLK2)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04005}04005\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART1CLKSOURCE\_PLL2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04006}04006\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART1CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04007}04007\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART1CLKSOURCE\_CSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04008}04008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART1CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04009}04009\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART1CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04010}04010\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04011}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga36b5ab7748dc62f1f8dc5f82359d04ff}{04011}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART2CLKSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_USART2CLKSOURCE\_D2PCLK1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04012}04012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART2CLKSOURCE\_PLL2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04013}04013\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART2CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04014}04014\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART2CLKSOURCE\_CSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04015}04015\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART2CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04016}04016\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART2CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04017}04017\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04018}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gabe38dcde09511137c21b6f71ac2ae66f}{04018}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART3CLKSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_USART3CLKSOURCE\_D2PCLK1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04019}04019\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART3CLKSOURCE\_PLL2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04020}04020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART3CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04021}04021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART3CLKSOURCE\_CSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04022}04022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART3CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04023}04023\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART3CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04024}04024\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04025}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaea7135b652e0031769de0fbeed229e34}{04025}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_UART4CLKSOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_UART4CLKSOURCE\_D2PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04026}04026\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART4CLKSOURCE\_PLL2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04027}04027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART4CLKSOURCE\_PLL3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04028}04028\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART4CLKSOURCE\_CSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04029}04029\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART4CLKSOURCE\_LSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04030}04030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART4CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04031}04031\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04032}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga524a449fc0038d8d8cb5d6ece08bbecc}{04032}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_UART5CLKSOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_UART5CLKSOURCE\_D2PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04033}04033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART5CLKSOURCE\_PLL2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04034}04034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART5CLKSOURCE\_PLL3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04035}04035\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART5CLKSOURCE\_CSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04036}04036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART5CLKSOURCE\_LSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04037}04037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART5CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04038}04038\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04039}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gace2db76eeea59d1b23ed270cf20d9cf2}{04039}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART6CLKSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_USART6CLKSOURCE\_D2PCLK2)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04040}04040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART6CLKSOURCE\_PLL2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04041}04041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART6CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04042}04042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART6CLKSOURCE\_CSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04043}04043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART6CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04044}04044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART6CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04045}04045\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04046}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga08c6ce993835bf5a345efcf8ef2d6bc5}{04046}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_UART7CLKSOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_UART7CLKSOURCE\_D2PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04047}04047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART7CLKSOURCE\_PLL2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04048}04048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART7CLKSOURCE\_PLL3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04049}04049\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART7CLKSOURCE\_CSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04050}04050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART7CLKSOURCE\_LSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04051}04051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART7CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04052}04052\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04053}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga2196e372f374632181f3842f8490d1d9}{04053}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_UART8CLKSOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_UART8CLKSOURCE\_D2PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04054}04054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART8CLKSOURCE\_PLL2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04055}04055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART8CLKSOURCE\_PLL3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04056}04056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART8CLKSOURCE\_CSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04057}04057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART8CLKSOURCE\_LSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04058}04058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART8CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04059}04059\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04060}04060\ \textcolor{preprocessor}{\#if\ defined(UART9)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04061}04061\ \textcolor{preprocessor}{\#define\ IS\_RCC\_UART9CLKSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_UART9CLKSOURCE\_D2PCLK2)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04062}04062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART9CLKSOURCE\_PLL2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04063}04063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART9CLKSOURCE\_PLL3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04064}04064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART9CLKSOURCE\_CSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04065}04065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART9CLKSOURCE\_LSE)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04066}04066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_UART9CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04067}04067\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04068}04068\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04069}04069\ \textcolor{preprocessor}{\#if\ defined(USART10)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04070}04070\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USART10CLKSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_USART10CLKSOURCE\_D2PCLK2)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04071}04071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART10CLKSOURCE\_PLL2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04072}04072\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART10CLKSOURCE\_PLL3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04073}04073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART10CLKSOURCE\_CSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04074}04074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART10CLKSOURCE\_LSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04075}04075\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USART10CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04076}04076\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04077}04077\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04078}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga3f3cc1549fa05c4ad513c7d7b82bb8e1}{04078}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPUART1CLKSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_LPUART1CLKSOURCE\_D3PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04079}04079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPUART1CLKSOURCE\_PLL2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04080}04080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPUART1CLKSOURCE\_PLL3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04081}04081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPUART1CLKSOURCE\_CSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04082}04082\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPUART1CLKSOURCE\_LSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04083}04083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPUART1CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04084}04084\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04085}04085\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04086}04086\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C1235CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_I2C1235CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04087}04087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C1235CLKSOURCE\_HSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04088}04088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C1235CLKSOURCE\_D2PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04089}04089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C1235CLKSOURCE\_CSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04090}04090\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04091}04091\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C123CLKSOURCE\ \ \ \ IS\_RCC\_I2C1235CLKSOURCE\ \ }\textcolor{comment}{/*\ For\ \ API\ Backward\ compatibility\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04092}04092\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04093}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga4da652409de876f4865b148c60492c45}{04093}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C123CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_I2C123CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04094}04094\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C123CLKSOURCE\_HSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04095}04095\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C123CLKSOURCE\_D2PCLK1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04096}04096\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C123CLKSOURCE\_CSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04097}04097\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04098}04098\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04099}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga8820aaf1685a3ad72352035de333e959}{04099}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C1CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_I2C1CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04100}04100\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C1CLKSOURCE\_HSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04101}04101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C1CLKSOURCE\_D2PCLK1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04102}04102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C1CLKSOURCE\_CSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04103}04103\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04104}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gafe6e7fc531ad84703bdd51cfe1ade549}{04104}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C2CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_I2C2CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04105}04105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C2CLKSOURCE\_HSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04106}04106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C2CLKSOURCE\_D2PCLK1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04107}04107\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C2CLKSOURCE\_CSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04108}04108\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04109}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga9e8e2558d03c4f1411649e4bea4de5fd}{04109}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C3CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_I2C3CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04110}04110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C3CLKSOURCE\_HSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04111}04111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C3CLKSOURCE\_D2PCLK1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04112}04112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C3CLKSOURCE\_CSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04113}04113\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04114}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gae09979039363e6d3dd27cf28b73f3aa3}{04114}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C4CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_I2C4CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04115}04115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C4CLKSOURCE\_HSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04116}04116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C4CLKSOURCE\_D3PCLK1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04117}04117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C3CLKSOURCE\_CSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04118}04118\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04119}04119\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04120}04120\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2C5CLKSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_I2C5CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04121}04121\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C5CLKSOURCE\_HSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04122}04122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C5CLKSOURCE\_D2PCLK1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04123}04123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_I2C5CLKSOURCE\_CSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04124}04124\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04125}04125\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04126}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga6b5270c5272ea2fba88550185a2cbd9f}{04126}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_RNGCLKSOURCE(SOURCE)\ \ \ \ (((SOURCE)\ ==\ RCC\_RNGCLKSOURCE\_HSI48)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04127}04127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RNGCLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04128}04128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RNGCLKSOURCE\_LSE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04129}04129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RNGCLKSOURCE\_LSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04130}04130\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04131}04131\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04132}04132\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HRTIM1CLKSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_HRTIM1CLK\_TIMCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04133}04133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_HRTIM1CLK\_CPUCLK))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04134}04134\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04135}04135\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04136}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga95d965dbae61e31764a4cabf505ae97e}{04136}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_USBCLKSOURCE(SOURCE)\ \ \ \ (((SOURCE)\ ==\ RCC\_USBCLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04137}04137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USBCLKSOURCE\_PLL3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04138}04138\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_USBCLKSOURCE\_HSI48))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04139}04139\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04140}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaafc3b914638bc9f98857c6b9b2004373}{04140}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAI1CLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04141}04141\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04142}04142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_PLL2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04143}04143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_PLL3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04144}04144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_CLKP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04145}04145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI1CLKSOURCE\_PIN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04146}04146\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04147}04147\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04148}04148\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAI23CLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04149}04149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SAI23CLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04150}04150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI23CLKSOURCE\_PLL2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04151}04151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI23CLKSOURCE\_PLL3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04152}04152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI23CLKSOURCE\_CLKP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04153}04153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI23CLKSOURCE\_PIN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04154}04154\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04155}04155\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAI2CLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04156}04156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2CLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04157}04157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2CLKSOURCE\_PLL2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04158}04158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2CLKSOURCE\_PLL3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04159}04159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2CLKSOURCE\_CLKP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04160}04160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2CLKSOURCE\_PIN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04161}04161\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04162}04162\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04163}04163\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAI3CLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04164}04164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SAI3CLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04165}04165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI3CLKSOURCE\_PLL2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04166}04166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI3CLKSOURCE\_PLL3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04167}04167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI3CLKSOURCE\_CLKP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04168}04168\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI3CLKSOURCE\_PIN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04169}04169\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04170}04170\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04171}04171\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIP1R\_SAI2ASEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04172}04172\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAI2ACLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04173}04173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2ACLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04174}04174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2ACLKSOURCE\_PLL2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04175}04175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2ACLKSOURCE\_PLL3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04176}04176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2ACLKSOURCE\_CLKP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04177}04177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2ACLKSOURCE\_PIN)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04178}04178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2ACLKSOURCE\_SPDIF))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04179}04179\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04180}04180\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04181}04181\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIP1R\_SAI2BSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04182}04182\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAI2BCLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04183}04183\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2BCLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04184}04184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2BCLKSOURCE\_PLL2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04185}04185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2BCLKSOURCE\_PLL3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04186}04186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2BCLKSOURCE\_CLKP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04187}04187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2BCLKSOURCE\_PIN)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04188}04188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI2BCLKSOURCE\_SPDIF))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04189}04189\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04190}04190\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04191}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga9017f18cc84e1d5d2c4096b2b0073724}{04191}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SPI123CLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04192}04192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SPI123CLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04193}04193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI123CLKSOURCE\_PLL2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04194}04194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI123CLKSOURCE\_PLL3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04195}04195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI123CLKSOURCE\_CLKP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04196}04196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI123CLKSOURCE\_PIN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04197}04197\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04198}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac5e9a4d3eb9a08654cdcb77e1c2d4847}{04198}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SPI1CLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04199}04199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SPI1CLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04200}04200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI1CLKSOURCE\_PLL2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04201}04201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI1CLKSOURCE\_PLL3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04202}04202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI1CLKSOURCE\_CLKP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04203}04203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI1CLKSOURCE\_PIN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04204}04204\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04205}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga6ac2f4d10b489d1ffda76bb4733b2654}{04205}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SPI2CLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04206}04206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SPI2CLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04207}04207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI2CLKSOURCE\_PLL2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04208}04208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI2CLKSOURCE\_PLL3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04209}04209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI2CLKSOURCE\_CLKP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04210}04210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI2CLKSOURCE\_PIN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04211}04211\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04212}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga751c86d7636e7b28938326805e964eb1}{04212}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SPI3CLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04213}04213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SPI3CLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04214}04214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI3CLKSOURCE\_PLL2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04215}04215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI3CLKSOURCE\_PLL3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04216}04216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI3CLKSOURCE\_CLKP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04217}04217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI3CLKSOURCE\_PIN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04218}04218\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04219}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga34cec366318bbc06bf677e14b6aa2339}{04219}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SPI45CLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04220}04220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SPI45CLKSOURCE\_D2PCLK1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04221}04221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI45CLKSOURCE\_PLL2)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04222}04222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI45CLKSOURCE\_PLL3)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04223}04223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI45CLKSOURCE\_HSI)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04224}04224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI45CLKSOURCE\_CSI)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04225}04225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI45CLKSOURCE\_HSE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04226}04226\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04227}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga532d32332df55c9bd9115f75484ac603}{04227}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SPI4CLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04228}04228\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SPI4CLKSOURCE\_D2PCLK1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04229}04229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI4CLKSOURCE\_PLL2)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04230}04230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI4CLKSOURCE\_PLL3)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04231}04231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI4CLKSOURCE\_HSI)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04232}04232\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI4CLKSOURCE\_CSI)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04233}04233\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI4CLKSOURCE\_HSE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04234}04234\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04235}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga9b5acc8a57f3336da7b6b34663d1ff3e}{04235}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SPI5CLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04236}04236\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SPI5CLKSOURCE\_D2PCLK1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04237}04237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI5CLKSOURCE\_PLL2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04238}04238\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI5CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04239}04239\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI5CLKSOURCE\_HSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04240}04240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI5CLKSOURCE\_CSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04241}04241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI5CLKSOURCE\_HSE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04242}04242\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04243}04243\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CCIPR\_SPI6SEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04244}04244\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SPI6CLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04245}04245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SPI6CLKSOURCE\_D3PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04246}04246\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI6CLKSOURCE\_PLL2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04247}04247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI6CLKSOURCE\_PLL3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04248}04248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI6CLKSOURCE\_HSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04249}04249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI6CLKSOURCE\_CSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04250}04250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI6CLKSOURCE\_HSE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04251}04251\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04252}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga86142b6bc6e4c65ed263dd14d5d2faa4}{04252}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SPI6CLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04253}04253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SPI6CLKSOURCE\_D3PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04254}04254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI6CLKSOURCE\_PLL2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04255}04255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI6CLKSOURCE\_PLL3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04256}04256\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI6CLKSOURCE\_HSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04257}04257\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI6CLKSOURCE\_CSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04258}04258\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI6CLKSOURCE\_HSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04259}04259\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SPI6CLKSOURCE\_PIN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04260}04260\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_D3CCIPR\_SPI6SEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04261}04261\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04262}04262\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04263}04263\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAI4ACLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04264}04264\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SAI4ACLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04265}04265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI4ACLKSOURCE\_PLL2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04266}04266\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI4ACLKSOURCE\_PLL3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04267}04267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI4ACLKSOURCE\_CLKP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04268}04268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI4ACLKSOURCE\_PIN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04269}04269\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04270}04270\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SAI4BCLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04271}04271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SAI4BCLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04272}04272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI4BCLKSOURCE\_PLL2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04273}04273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI4BCLKSOURCE\_PLL3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04274}04274\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI4BCLKSOURCE\_CLKP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04275}04275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SAI4BCLKSOURCE\_PIN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04276}04276\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04277}04277\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04278}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gae8bc41c01dcd05975b75ad637b7e2012}{04278}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL3M\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 63U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04279}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga4534f3c60b720f3c9046462248f3d0b1}{04279}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL3N\_VALUE(VALUE)\ ((4U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 512U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04280}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa74eb7af486ba492518a0a89a7ab2859}{04280}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL3P\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 128U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04281}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga4c935f0f4764202c1557b046696a0b52}{04281}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL3Q\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 128U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04282}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga94b3f7650c70dfe268073f1664e36987}{04282}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL3R\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 128U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04283}04283\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04284}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga73e7fe932b8ca6e414489a527e8e9083}{04284}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL2M\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 63U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04285}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaae926b21847d1cd8e2bd90cdd51dee7b}{04285}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL2N\_VALUE(VALUE)\ ((4U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 512U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04286}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga53ac83f3b3ce834a6cf736864cc500ac}{04286}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL2P\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 128U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04287}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaad640313b88eb83c5da4920f2d1bdf59}{04287}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL2Q\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 128U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04288}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gafec08472ea1a737416ac1c7209a7a091}{04288}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL2R\_VALUE(VALUE)\ ((1U\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 128U))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04289}04289\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04290}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac83449a89057cd13810a7c63ae51f72b}{04290}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL2RGE\_VALUE(VALUE)\ (((VALUE)\ ==\ RCC\_PLL2VCIRANGE\_0)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04291}04291\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLL2VCIRANGE\_1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04292}04292\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLL2VCIRANGE\_2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04293}04293\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLL2VCIRANGE\_3))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04294}04294\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04295}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga31d03c773b60c3efee9da343b8b42a70}{04295}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL3RGE\_VALUE(VALUE)\ (((VALUE)\ ==\ RCC\_PLL3VCIRANGE\_0)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04296}04296\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLL3VCIRANGE\_1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04297}04297\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLL3VCIRANGE\_2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04298}04298\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLL3VCIRANGE\_3))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04299}04299\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04300}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga7de83381cdcba7ba402b79148c63df0d}{04300}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL2VCO\_VALUE(VALUE)\ (((VALUE)\ ==\ RCC\_PLL2VCOWIDE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04301}04301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLL2VCOMEDIUM))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04302}04302\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04303}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa61565322d743e1b61451cf289e1422f}{04303}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL3VCO\_VALUE(VALUE)\ (((VALUE)\ ==\ RCC\_PLL3VCOWIDE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04304}04304\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_PLL3VCOMEDIUM))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04305}04305\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04306}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gabbfe812d791edf4a04afcd155b504691}{04306}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPTIM1CLK(SOURCE)\ \ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_D2PCLK1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04307}04307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_PLL2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04308}04308\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04309}04309\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04310}04310\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_LSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04311}04311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM1CLKSOURCE\_CLKP))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04312}04312\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04313}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga35cdf5fe9d5ffc04da4adcb1b12487d7}{04313}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPTIM2CLK(SOURCE)\ \ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_LPTIM2CLKSOURCE\_D3PCLK1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04314}04314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM2CLKSOURCE\_PLL2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04315}04315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM2CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04316}04316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM2CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04317}04317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM2CLKSOURCE\_LSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04318}04318\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM2CLKSOURCE\_CLKP))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04319}04319\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04320}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga7989c28cafd63920389fe37ef9dcb3d8}{04320}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPTIM345CLK(SOURCE)\ \ \ \ \ (((SOURCE)\ ==\ RCC\_LPTIM345CLKSOURCE\_D3PCLK1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04321}04321\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM345CLKSOURCE\_PLL2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04322}04322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM345CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04323}04323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM345CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04324}04324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM345CLKSOURCE\_LSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04325}04325\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM345CLKSOURCE\_CLKP))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04326}04326\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04327}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaf82d855bacee67f951588ab4711ca1c1}{04327}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPTIM3CLK(SOURCE)\ \ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_LPTIM3CLKSOURCE\_D3PCLK1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04328}04328\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM3CLKSOURCE\_PLL2)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04329}04329\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM3CLKSOURCE\_PLL3)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04330}04330\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM3CLKSOURCE\_LSE)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04331}04331\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM3CLKSOURCE\_LSI)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04332}04332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM3CLKSOURCE\_CLKP))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04333}04333\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04334}04334\ \textcolor{preprocessor}{\#if\ defined(LPTIM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04335}04335\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPTIM4CLK(SOURCE)\ \ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_LPTIM4CLKSOURCE\_D3PCLK1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04336}04336\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM4CLKSOURCE\_PLL2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04337}04337\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM4CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04338}04338\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM4CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04339}04339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM4CLKSOURCE\_LSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04340}04340\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM4CLKSOURCE\_CLKP))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04341}04341\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04342}04342\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04343}04343\ \textcolor{preprocessor}{\#if\ defined(LPTIM5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04344}04344\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LPTIM5CLK(SOURCE)\ \ \ \ \ \ \ (((SOURCE)\ ==\ RCC\_LPTIM5CLKSOURCE\_D3PCLK1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04345}04345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM5CLKSOURCE\_PLL2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04346}04346\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM5CLKSOURCE\_PLL3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04347}04347\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM5CLKSOURCE\_LSE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04348}04348\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM5CLKSOURCE\_LSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04349}04349\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_LPTIM5CLKSOURCE\_CLKP))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04350}04350\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*LPTIM5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04351}04351\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04352}04352\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04353}04353\ \textcolor{preprocessor}{\#define\ IS\_RCC\_QSPICLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04354}04354\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_QSPICLKSOURCE\_D1HCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04355}04355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_QSPICLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04356}04356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_QSPICLKSOURCE\_PLL2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04357}04357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_QSPICLKSOURCE\_CLKP))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04358}04358\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*QUADSPI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04359}04359\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04360}04360\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)\ ||\ defined(OCTOSPI1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04361}04361\ \textcolor{preprocessor}{\#define\ IS\_RCC\_OSPICLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04362}04362\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_OSPICLKSOURCE\_D1HCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04363}04363\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_OSPICLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04364}04364\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_OSPICLKSOURCE\_PLL2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04365}04365\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_OSPICLKSOURCE\_CLKP))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04366}04366\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*OCTOSPI1\ ||\ OCTOSPI1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04367}04367\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04368}04368\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04369}04369\ \textcolor{preprocessor}{\#define\ IS\_RCC\_DSICLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04370}04370\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_DSICLKSOURCE\_PHY)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04371}04371\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_DSICLKSOURCE\_PLL2))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04372}04372\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04373}04373\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04374}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac5676819fd8aabc744beb60ed7d21347}{04374}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_FMCCLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04375}04375\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_FMCCLKSOURCE\_D1HCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04376}04376\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_FMCCLKSOURCE\_PLL)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04377}04377\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_FMCCLKSOURCE\_PLL2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04378}04378\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_FMCCLKSOURCE\_CLKP))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04379}04379\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04380}04380\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)\ ||\ defined(FDCAN2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04381}04381\ \textcolor{preprocessor}{\#define\ IS\_RCC\_FDCANCLK(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04382}04382\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_FDCANCLKSOURCE\_HSE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04383}04383\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_FDCANCLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04384}04384\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_FDCANCLKSOURCE\_PLL2))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04385}04385\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*FDCAN1\ ||\ FDCAN2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04386}04386\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04387}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga4313715e6dab01244eccc4e62fd3f3bb}{04387}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SDMMC(\_\_SOURCE\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04388}04388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ RCC\_SDMMCCLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04389}04389\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SDMMCCLKSOURCE\_PLL2))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04390}04390\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04391}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gae86c1d12e7257aefe30253d01e3b88a9}{04391}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_ADCCLKSOURCE(SOURCE)\ \ \ \ (((SOURCE)\ ==\ RCC\_ADCCLKSOURCE\_PLL2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04392}04392\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_ADCCLKSOURCE\_PLL3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04393}04393\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_ADCCLKSOURCE\_CLKP))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04394}04394\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04395}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2d874dccf5a93f5fda9ce18bca4df6a}{04395}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SWPMI1CLKSOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_SWPMI1CLKSOURCE\_D2PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04396}04396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SWPMI1CLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04397}04397\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04398}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga877f232cbefe951b3ede7d30f308efc4}{04398}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_DFSDM1CLKSOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_DFSDM1CLKSOURCE\_D2PCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04399}04399\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_DFSDM1CLKSOURCE\_SYS))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04400}04400\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04401}04401\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04402}04402\ \textcolor{preprocessor}{\#define\ IS\_RCC\_DFSDM2CLKSOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_DFSDM2CLKSOURCE\_SRDPCLK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04403}04403\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_DFSDM2CLKSOURCE\_SYS))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04404}04404\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DFSDM2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04405}04405\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04406}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga6a6c9ffe3ed46ab77c78e59ec6b4caf2}{04406}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SPDIFRXCLKSOURCE(SOURCE)(((SOURCE)\ ==\ RCC\_SPDIFRXCLKSOURCE\_PLL)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04407}04407\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SPDIFRXCLKSOURCE\_PLL2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04408}04408\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SPDIFRXCLKSOURCE\_PLL3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04409}04409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SPDIFRXCLKSOURCE\_HSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04410}04410\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04411}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga007960aa04439c47fd14e2d2226681a5}{04411}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CECCLKSOURCE(SOURCE)\ \ (((SOURCE)\ ==\ RCC\_CECCLKSOURCE\_LSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04412}04412\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_CECCLKSOURCE\_LSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04413}04413\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_CECCLKSOURCE\_CSI))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04414}04414\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04415}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga39d03b55df0de78c00b340e27e966a68}{04415}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CLKPSOURCE(SOURCE)\ \ \ (((SOURCE)\ ==\ RCC\_CLKPSOURCE\_HSI)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04416}04416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_CLKPSOURCE\_CSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04417}04417\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_CLKPSOURCE\_HSE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04418}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gae39160e663f013f1c34faafdae884388}{04418}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_TIMPRES(VALUE)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04419}04419\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((VALUE)\ ==\ RCC\_TIMPRES\_DESACTIVATED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04420}04420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VALUE)\ ==\ RCC\_TIMPRES\_ACTIVATED))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04421}04421\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04422}04422\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04423}04423\ \textcolor{preprocessor}{\#define\ IS\_RCC\_BOOT\_CORE(CORE)\ \ \ (((CORE)\ ==\ RCC\_BOOT\_C1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04424}04424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CORE)\ ==\ RCC\_BOOT\_C2))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04425}04425\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04426}04426\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04427}04427\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04428}04428\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SCOPE\_WWDG(WWDG)\ \ \ (((WWDG)\ ==\ RCC\_WWDG1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04429}04429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((WWDG)\ ==\ RCC\_WWDG2))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04430}04430\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04431}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga1b83c1225c7c356e40d6429a2397f3d6}{04431}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SCOPE\_WWDG(WWDG)\ \ \ ((WWDG)\ ==\ RCC\_WWDG1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04432}04432\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04433}04433\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04434}04434\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04435}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga2fd1229d31ed8850789d9e4a144f8308}{04435}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_SYNC\_SOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_CRS\_SYNC\_SOURCE\_USB2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04436}04436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_CRS\_SYNC\_SOURCE\_LSE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04437}04437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_CRS\_SYNC\_SOURCE\_USB1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04438}04438\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_CRS\_SYNC\_SOURCE\_PIN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04439}04439\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04440}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaea1219bf86f53408e2fe7f6635af114a}{04440}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_SYNC\_DIV(\_\_DIV\_\_)\ \ \ \ \ \ \ (((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV1)\ \ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04441}04441\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV4)\ \ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04442}04442\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV16)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV32)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04443}04443\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV64)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_CRS\_SYNC\_DIV128))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04444}04444\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04445}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gab50c54ca7f73196e1ba4d5e57cff4f0c}{04445}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_SYNC\_POLARITY(\_\_POLARITY\_\_)\ (((\_\_POLARITY\_\_)\ ==\ RCC\_CRS\_SYNC\_POLARITY\_RISING)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04446}04446\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ RCC\_CRS\_SYNC\_POLARITY\_FALLING))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04447}04447\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04448}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gadd5287c3fd0e1fbaf6dfe6f49e129c89}{04448}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_RELOADVALUE(\_\_VALUE\_\_)\ \ (((\_\_VALUE\_\_)\ <=\ 0xFFFFU))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04449}04449\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04450}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac3cf3243c3534e979173808f3aa5242c}{04450}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_ERRORLIMIT(\_\_VALUE\_\_)\ \ \ (((\_\_VALUE\_\_)\ <=\ 0xFFU))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04451}04451\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04452}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga2a18f27194a0568a5e4c175aab9ca78a}{04452}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_HSI48CALIBRATION(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ <=\ 0x3FU))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04453}04453\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04454}\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaab22edfb0bac18a208650b6a7aa96156}{04454}}\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CRS\_FREQERRORDIR(\_\_DIR\_\_)\ \ \ (((\_\_DIR\_\_)\ ==\ RCC\_CRS\_FREQERRORDIR\_UP)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04455}04455\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIR\_\_)\ ==\ RCC\_CRS\_FREQERRORDIR\_DOWN))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04472}04472\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04473}04473\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04474}04474\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04475}04475\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04476}04476\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7xx\_HAL\_RCC\_EX\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04477}04477\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8h_source_l04478}04478\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
