---
title: 'Registros: vs_2_x'
description: Esta sección contiene información de referencia de los registros de entrada y salida implementados por el sombreador de vértices versión 2 \_ x.
ms.assetid: 35dfa3c8-be8e-4b2b-84c4-766850cf146c
ms.topic: article
ms.date: 05/31/2018
topic_type:
- kbArticle
api_name: ''
api_type: ''
api_location: ''
ms.openlocfilehash: 6aebd9095e18abd5ac76988e46c2e061e30209c6
ms.sourcegitcommit: 2d531328b6ed82d4ad971a45a5131b430c5866f7
ms.translationtype: MT
ms.contentlocale: es-ES
ms.lasthandoff: 09/16/2019
ms.locfileid: "103777940"
---
# <a name="registers---vs_2_x"></a><span data-ttu-id="154fd-103">Registros-vs \_ 2 \_ x</span><span class="sxs-lookup"><span data-stu-id="154fd-103">Registers - vs\_2\_x</span></span>

<span data-ttu-id="154fd-104">Esta sección contiene información de referencia de los registros de entrada y salida implementados por el sombreador de vértices versión 2 \_ x.</span><span class="sxs-lookup"><span data-stu-id="154fd-104">This section contains reference information for the input and output registers implemented by vertex shader version 2\_x.</span></span>

## <a name="input-registers"></a><span data-ttu-id="154fd-105">Registros de entrada</span><span class="sxs-lookup"><span data-stu-id="154fd-105">Input Registers</span></span>



| <span data-ttu-id="154fd-106">Registrarse</span><span class="sxs-lookup"><span data-stu-id="154fd-106">Register</span></span> | <span data-ttu-id="154fd-107">Nombre</span><span class="sxs-lookup"><span data-stu-id="154fd-107">Name</span></span>                                                                                      | <span data-ttu-id="154fd-108">Count</span><span class="sxs-lookup"><span data-stu-id="154fd-108">Count</span></span>      | <span data-ttu-id="154fd-109">L/E</span><span class="sxs-lookup"><span data-stu-id="154fd-109">R/W</span></span> | <span data-ttu-id="154fd-110">\# Leer puertos</span><span class="sxs-lookup"><span data-stu-id="154fd-110">\# Read ports</span></span> | <span data-ttu-id="154fd-111">\# Lecturas/inst.</span><span class="sxs-lookup"><span data-stu-id="154fd-111">\# Reads / inst</span></span> | <span data-ttu-id="154fd-112">Dimensión</span><span class="sxs-lookup"><span data-stu-id="154fd-112">Dimension</span></span> | <span data-ttu-id="154fd-113">RelAddr</span><span class="sxs-lookup"><span data-stu-id="154fd-113">RelAddr</span></span> | <span data-ttu-id="154fd-114">Valores predeterminados</span><span class="sxs-lookup"><span data-stu-id="154fd-114">Defaults</span></span>     | <span data-ttu-id="154fd-115">Requiere DCL</span><span class="sxs-lookup"><span data-stu-id="154fd-115">Requires DCL</span></span> |
|----------|-------------------------------------------------------------------------------------------|------------|-----|---------------|-----------------|-----------|---------|--------------|--------------|
| <span data-ttu-id="154fd-116">v\#</span><span class="sxs-lookup"><span data-stu-id="154fd-116">v\#</span></span>      | [<span data-ttu-id="154fd-117">Registro de entrada</span><span class="sxs-lookup"><span data-stu-id="154fd-117">Input Register</span></span>](dx9-graphics-reference-asm-vs-registers-input.md)                       | <span data-ttu-id="154fd-118">16</span><span class="sxs-lookup"><span data-stu-id="154fd-118">16</span></span>         | <span data-ttu-id="154fd-119">R</span><span class="sxs-lookup"><span data-stu-id="154fd-119">R</span></span>   | <span data-ttu-id="154fd-120">1</span><span class="sxs-lookup"><span data-stu-id="154fd-120">1</span></span>             | <span data-ttu-id="154fd-121">Sin límite</span><span class="sxs-lookup"><span data-stu-id="154fd-121">Unlimited</span></span>       | <span data-ttu-id="154fd-122">4</span><span class="sxs-lookup"><span data-stu-id="154fd-122">4</span></span>         | <span data-ttu-id="154fd-123">No</span><span class="sxs-lookup"><span data-stu-id="154fd-123">No</span></span>      | <span data-ttu-id="154fd-124">Vea la nota 1</span><span class="sxs-lookup"><span data-stu-id="154fd-124">See note 1</span></span>   | <span data-ttu-id="154fd-125">Sí</span><span class="sxs-lookup"><span data-stu-id="154fd-125">Yes</span></span>          |
| <span data-ttu-id="154fd-126">c\#</span><span class="sxs-lookup"><span data-stu-id="154fd-126">r\#</span></span>      | [<span data-ttu-id="154fd-127">Registro temporal</span><span class="sxs-lookup"><span data-stu-id="154fd-127">Temporary Register</span></span>](dx9-graphics-reference-asm-vs-registers-temporary.md)               | <span data-ttu-id="154fd-128">Consulte la nota 2.</span><span class="sxs-lookup"><span data-stu-id="154fd-128">See note 2</span></span> | <span data-ttu-id="154fd-129">L/E</span><span class="sxs-lookup"><span data-stu-id="154fd-129">R/W</span></span> | <span data-ttu-id="154fd-130">3</span><span class="sxs-lookup"><span data-stu-id="154fd-130">3</span></span>             | <span data-ttu-id="154fd-131">Sin límite</span><span class="sxs-lookup"><span data-stu-id="154fd-131">Unlimited</span></span>       | <span data-ttu-id="154fd-132">4</span><span class="sxs-lookup"><span data-stu-id="154fd-132">4</span></span>         | <span data-ttu-id="154fd-133">No</span><span class="sxs-lookup"><span data-stu-id="154fd-133">No</span></span>      | <span data-ttu-id="154fd-134">None</span><span class="sxs-lookup"><span data-stu-id="154fd-134">None</span></span>         | <span data-ttu-id="154fd-135">No</span><span class="sxs-lookup"><span data-stu-id="154fd-135">No</span></span>           |
| <span data-ttu-id="154fd-136">c\#</span><span class="sxs-lookup"><span data-stu-id="154fd-136">c\#</span></span>      | [<span data-ttu-id="154fd-137">Registro Float constante</span><span class="sxs-lookup"><span data-stu-id="154fd-137">Constant Float Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-float.md)     | <span data-ttu-id="154fd-138">Vea la nota 3</span><span class="sxs-lookup"><span data-stu-id="154fd-138">See note 3</span></span> | <span data-ttu-id="154fd-139">R</span><span class="sxs-lookup"><span data-stu-id="154fd-139">R</span></span>   | <span data-ttu-id="154fd-140">1</span><span class="sxs-lookup"><span data-stu-id="154fd-140">1</span></span>             | <span data-ttu-id="154fd-141">2</span><span class="sxs-lookup"><span data-stu-id="154fd-141">2</span></span>               | <span data-ttu-id="154fd-142">4</span><span class="sxs-lookup"><span data-stu-id="154fd-142">4</span></span>         | <span data-ttu-id="154fd-143">a0/aL</span><span class="sxs-lookup"><span data-stu-id="154fd-143">a0 / aL</span></span> | <span data-ttu-id="154fd-144">(0, 0, 0, 0)</span><span class="sxs-lookup"><span data-stu-id="154fd-144">(0, 0, 0, 0)</span></span> | <span data-ttu-id="154fd-145">No</span><span class="sxs-lookup"><span data-stu-id="154fd-145">No</span></span>           |
| <span data-ttu-id="154fd-146">a0</span><span class="sxs-lookup"><span data-stu-id="154fd-146">a0</span></span>       | [<span data-ttu-id="154fd-147">Registro de direcciones</span><span class="sxs-lookup"><span data-stu-id="154fd-147">Address Register</span></span>](dx9-graphics-reference-asm-vs-registers-address.md)                   | <span data-ttu-id="154fd-148">1</span><span class="sxs-lookup"><span data-stu-id="154fd-148">1</span></span>          | <span data-ttu-id="154fd-149">L/E</span><span class="sxs-lookup"><span data-stu-id="154fd-149">R/W</span></span> | <span data-ttu-id="154fd-150">1</span><span class="sxs-lookup"><span data-stu-id="154fd-150">1</span></span>             | <span data-ttu-id="154fd-151">2</span><span class="sxs-lookup"><span data-stu-id="154fd-151">2</span></span>               | <span data-ttu-id="154fd-152">4</span><span class="sxs-lookup"><span data-stu-id="154fd-152">4</span></span>         | <span data-ttu-id="154fd-153">No</span><span class="sxs-lookup"><span data-stu-id="154fd-153">No</span></span>      | <span data-ttu-id="154fd-154">None</span><span class="sxs-lookup"><span data-stu-id="154fd-154">None</span></span>         | <span data-ttu-id="154fd-155">No</span><span class="sxs-lookup"><span data-stu-id="154fd-155">No</span></span>           |
| <span data-ttu-id="154fd-156">b\#</span><span class="sxs-lookup"><span data-stu-id="154fd-156">b\#</span></span>      | [<span data-ttu-id="154fd-157">Registro booleano constante</span><span class="sxs-lookup"><span data-stu-id="154fd-157">Constant Boolean Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-boolean.md) | <span data-ttu-id="154fd-158">16</span><span class="sxs-lookup"><span data-stu-id="154fd-158">16</span></span>         | <span data-ttu-id="154fd-159">R</span><span class="sxs-lookup"><span data-stu-id="154fd-159">R</span></span>   | <span data-ttu-id="154fd-160">1</span><span class="sxs-lookup"><span data-stu-id="154fd-160">1</span></span>             | <span data-ttu-id="154fd-161">1</span><span class="sxs-lookup"><span data-stu-id="154fd-161">1</span></span>               | <span data-ttu-id="154fd-162">1</span><span class="sxs-lookup"><span data-stu-id="154fd-162">1</span></span>         | <span data-ttu-id="154fd-163">No</span><span class="sxs-lookup"><span data-stu-id="154fd-163">No</span></span>      | <span data-ttu-id="154fd-164">FALSE</span><span class="sxs-lookup"><span data-stu-id="154fd-164">FALSE</span></span>        | <span data-ttu-id="154fd-165">No</span><span class="sxs-lookup"><span data-stu-id="154fd-165">No</span></span>           |
| <span data-ttu-id="154fd-166">Configur\#</span><span class="sxs-lookup"><span data-stu-id="154fd-166">i\#</span></span>      | [<span data-ttu-id="154fd-167">Registro de entero constante</span><span class="sxs-lookup"><span data-stu-id="154fd-167">Constant Integer Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-integer.md) | <span data-ttu-id="154fd-168">16</span><span class="sxs-lookup"><span data-stu-id="154fd-168">16</span></span>         | <span data-ttu-id="154fd-169">R</span><span class="sxs-lookup"><span data-stu-id="154fd-169">R</span></span>   | <span data-ttu-id="154fd-170">1</span><span class="sxs-lookup"><span data-stu-id="154fd-170">1</span></span>             | <span data-ttu-id="154fd-171">1</span><span class="sxs-lookup"><span data-stu-id="154fd-171">1</span></span>               | <span data-ttu-id="154fd-172">4</span><span class="sxs-lookup"><span data-stu-id="154fd-172">4</span></span>         | <span data-ttu-id="154fd-173">No</span><span class="sxs-lookup"><span data-stu-id="154fd-173">No</span></span>      | <span data-ttu-id="154fd-174">(0, 0, 0, 0)</span><span class="sxs-lookup"><span data-stu-id="154fd-174">(0, 0, 0, 0)</span></span> | <span data-ttu-id="154fd-175">No</span><span class="sxs-lookup"><span data-stu-id="154fd-175">No</span></span>           |
| <span data-ttu-id="154fd-176">Alabama</span><span class="sxs-lookup"><span data-stu-id="154fd-176">aL</span></span>       | [<span data-ttu-id="154fd-177">Registro de contador de bucle</span><span class="sxs-lookup"><span data-stu-id="154fd-177">Loop Counter Register</span></span>](dx9-graphics-reference-asm-vs-registers-loop-counter.md)         | <span data-ttu-id="154fd-178">1</span><span class="sxs-lookup"><span data-stu-id="154fd-178">1</span></span>          | <span data-ttu-id="154fd-179">R</span><span class="sxs-lookup"><span data-stu-id="154fd-179">R</span></span>   | <span data-ttu-id="154fd-180">1</span><span class="sxs-lookup"><span data-stu-id="154fd-180">1</span></span>             | <span data-ttu-id="154fd-181">2</span><span class="sxs-lookup"><span data-stu-id="154fd-181">2</span></span>               | <span data-ttu-id="154fd-182">1</span><span class="sxs-lookup"><span data-stu-id="154fd-182">1</span></span>         | <span data-ttu-id="154fd-183">No</span><span class="sxs-lookup"><span data-stu-id="154fd-183">No</span></span>      | <span data-ttu-id="154fd-184">None</span><span class="sxs-lookup"><span data-stu-id="154fd-184">None</span></span>         | <span data-ttu-id="154fd-185">No</span><span class="sxs-lookup"><span data-stu-id="154fd-185">No</span></span>           |
| <span data-ttu-id="154fd-186">P0</span><span class="sxs-lookup"><span data-stu-id="154fd-186">p0</span></span>       | [<span data-ttu-id="154fd-187">Registro de predicado</span><span class="sxs-lookup"><span data-stu-id="154fd-187">Predicate Register</span></span>](dx9-graphics-reference-asm-vs-registers-predicate.md)               | <span data-ttu-id="154fd-188">1</span><span class="sxs-lookup"><span data-stu-id="154fd-188">1</span></span>          | <span data-ttu-id="154fd-189">L/E</span><span class="sxs-lookup"><span data-stu-id="154fd-189">R/W</span></span> | <span data-ttu-id="154fd-190">1</span><span class="sxs-lookup"><span data-stu-id="154fd-190">1</span></span>             | <span data-ttu-id="154fd-191">1</span><span class="sxs-lookup"><span data-stu-id="154fd-191">1</span></span>               | <span data-ttu-id="154fd-192">4</span><span class="sxs-lookup"><span data-stu-id="154fd-192">4</span></span>         | <span data-ttu-id="154fd-193">No</span><span class="sxs-lookup"><span data-stu-id="154fd-193">No</span></span>      | <span data-ttu-id="154fd-194">None</span><span class="sxs-lookup"><span data-stu-id="154fd-194">None</span></span>         | <span data-ttu-id="154fd-195">No</span><span class="sxs-lookup"><span data-stu-id="154fd-195">No</span></span>           |



 

<span data-ttu-id="154fd-196">Notas:</span><span class="sxs-lookup"><span data-stu-id="154fd-196">Notes:</span></span>

1.  <span data-ttu-id="154fd-197">Partial (0, 0, 0, 1): si solo se actualiza un subconjunto de canales, los canales restantes tendrán como valor predeterminado (0, 0, 0, 1).</span><span class="sxs-lookup"><span data-stu-id="154fd-197">Partial (0, 0, 0, 1) - If only a subset of channels are updated, the remaining channels will default to (0, 0, 0, 1).</span></span>
2.  <span data-ttu-id="154fd-198">Igual a D3DCAPS9. VS20Caps. NumTemps (al menos 12 para vs \_ 2 \_ x).</span><span class="sxs-lookup"><span data-stu-id="154fd-198">Equal to D3DCAPS9.VS20Caps.NumTemps (at least 12 for vs\_2\_x).</span></span>
3.  <span data-ttu-id="154fd-199">Igual a D3DCAPS9. MaxVertexShaderConst (al menos 256 para vs \_ 2 \_ x).</span><span class="sxs-lookup"><span data-stu-id="154fd-199">Equal to D3DCAPS9.MaxVertexShaderConst (at least 256 for vs\_2\_x).</span></span>

## <a name="output-registers"></a><span data-ttu-id="154fd-200">Registros de salida</span><span class="sxs-lookup"><span data-stu-id="154fd-200">Output Registers</span></span>



| <span data-ttu-id="154fd-201">Registrarse</span><span class="sxs-lookup"><span data-stu-id="154fd-201">Register</span></span> | <span data-ttu-id="154fd-202">Nombre</span><span class="sxs-lookup"><span data-stu-id="154fd-202">Name</span></span>                                                                                          | <span data-ttu-id="154fd-203">Count</span><span class="sxs-lookup"><span data-stu-id="154fd-203">Count</span></span> | <span data-ttu-id="154fd-204">L/E</span><span class="sxs-lookup"><span data-stu-id="154fd-204">R/W</span></span> | <span data-ttu-id="154fd-205">Dimensión</span><span class="sxs-lookup"><span data-stu-id="154fd-205">Dimension</span></span> | <span data-ttu-id="154fd-206">RelAddr</span><span class="sxs-lookup"><span data-stu-id="154fd-206">RelAddr</span></span> | <span data-ttu-id="154fd-207">Valores predeterminados</span><span class="sxs-lookup"><span data-stu-id="154fd-207">Defaults</span></span> | <span data-ttu-id="154fd-208">Requiere DCL</span><span class="sxs-lookup"><span data-stu-id="154fd-208">Requires DCL</span></span> |
|----------|-----------------------------------------------------------------------------------------------|-------|-----|-----------|---------|----------|--------------|
| <span data-ttu-id="154fd-209">oPos</span><span class="sxs-lookup"><span data-stu-id="154fd-209">oPos</span></span>     | [<span data-ttu-id="154fd-210">Registro de posición</span><span class="sxs-lookup"><span data-stu-id="154fd-210">Position Register</span></span>](dx9-graphics-reference-asm-vs-registers-position.md)                     | <span data-ttu-id="154fd-211">1</span><span class="sxs-lookup"><span data-stu-id="154fd-211">1</span></span>     | <span data-ttu-id="154fd-212">W</span><span class="sxs-lookup"><span data-stu-id="154fd-212">W</span></span>   | <span data-ttu-id="154fd-213">4</span><span class="sxs-lookup"><span data-stu-id="154fd-213">4</span></span>         | <span data-ttu-id="154fd-214">No</span><span class="sxs-lookup"><span data-stu-id="154fd-214">No</span></span>      | <span data-ttu-id="154fd-215">None</span><span class="sxs-lookup"><span data-stu-id="154fd-215">None</span></span>     | <span data-ttu-id="154fd-216">No</span><span class="sxs-lookup"><span data-stu-id="154fd-216">No</span></span>           |
| <span data-ttu-id="154fd-217">oFog</span><span class="sxs-lookup"><span data-stu-id="154fd-217">oFog</span></span>     | [<span data-ttu-id="154fd-218">Registro de niebla</span><span class="sxs-lookup"><span data-stu-id="154fd-218">Fog Register</span></span>](dx9-graphics-reference-asm-vs-registers-fog.md)                               | <span data-ttu-id="154fd-219">1</span><span class="sxs-lookup"><span data-stu-id="154fd-219">1</span></span>     | <span data-ttu-id="154fd-220">W</span><span class="sxs-lookup"><span data-stu-id="154fd-220">W</span></span>   | <span data-ttu-id="154fd-221">1</span><span class="sxs-lookup"><span data-stu-id="154fd-221">1</span></span>         | <span data-ttu-id="154fd-222">No</span><span class="sxs-lookup"><span data-stu-id="154fd-222">No</span></span>      | <span data-ttu-id="154fd-223">None</span><span class="sxs-lookup"><span data-stu-id="154fd-223">None</span></span>     | <span data-ttu-id="154fd-224">No</span><span class="sxs-lookup"><span data-stu-id="154fd-224">No</span></span>           |
| <span data-ttu-id="154fd-225">Aporta</span><span class="sxs-lookup"><span data-stu-id="154fd-225">oPts</span></span>     | [<span data-ttu-id="154fd-226">Registro de tamaño de punto</span><span class="sxs-lookup"><span data-stu-id="154fd-226">Point Size Register</span></span>](dx9-graphics-reference-asm-vs-registers-point-size.md)                 | <span data-ttu-id="154fd-227">1</span><span class="sxs-lookup"><span data-stu-id="154fd-227">1</span></span>     | <span data-ttu-id="154fd-228">W</span><span class="sxs-lookup"><span data-stu-id="154fd-228">W</span></span>   | <span data-ttu-id="154fd-229">1</span><span class="sxs-lookup"><span data-stu-id="154fd-229">1</span></span>         | <span data-ttu-id="154fd-230">No</span><span class="sxs-lookup"><span data-stu-id="154fd-230">No</span></span>      | <span data-ttu-id="154fd-231">None</span><span class="sxs-lookup"><span data-stu-id="154fd-231">None</span></span>     | <span data-ttu-id="154fd-232">No</span><span class="sxs-lookup"><span data-stu-id="154fd-232">No</span></span>           |
| <span data-ttu-id="154fd-233">DP\#</span><span class="sxs-lookup"><span data-stu-id="154fd-233">oD\#</span></span>     | <span data-ttu-id="154fd-234">[Registro de color](dx9-graphics-reference-asm-vs-registers-color.md); Vea la nota 1</span><span class="sxs-lookup"><span data-stu-id="154fd-234">[Color Register](dx9-graphics-reference-asm-vs-registers-color.md); See note 1</span></span>               | <span data-ttu-id="154fd-235">2</span><span class="sxs-lookup"><span data-stu-id="154fd-235">2</span></span>     | <span data-ttu-id="154fd-236">W</span><span class="sxs-lookup"><span data-stu-id="154fd-236">W</span></span>   | <span data-ttu-id="154fd-237">4</span><span class="sxs-lookup"><span data-stu-id="154fd-237">4</span></span>         | <span data-ttu-id="154fd-238">No</span><span class="sxs-lookup"><span data-stu-id="154fd-238">No</span></span>      | <span data-ttu-id="154fd-239">None</span><span class="sxs-lookup"><span data-stu-id="154fd-239">None</span></span>     | <span data-ttu-id="154fd-240">No</span><span class="sxs-lookup"><span data-stu-id="154fd-240">No</span></span>           |
| <span data-ttu-id="154fd-241">OTR\#</span><span class="sxs-lookup"><span data-stu-id="154fd-241">oT\#</span></span>     | [<span data-ttu-id="154fd-242">Registro de coordenadas de textura</span><span class="sxs-lookup"><span data-stu-id="154fd-242">Texture Coordinate Register</span></span>](dx9-graphics-reference-asm-vs-registers-texture-coordinate.md) | <span data-ttu-id="154fd-243">8</span><span class="sxs-lookup"><span data-stu-id="154fd-243">8</span></span>     | <span data-ttu-id="154fd-244">W</span><span class="sxs-lookup"><span data-stu-id="154fd-244">W</span></span>   | <span data-ttu-id="154fd-245">4</span><span class="sxs-lookup"><span data-stu-id="154fd-245">4</span></span>         | <span data-ttu-id="154fd-246">No</span><span class="sxs-lookup"><span data-stu-id="154fd-246">No</span></span>      | <span data-ttu-id="154fd-247">None</span><span class="sxs-lookup"><span data-stu-id="154fd-247">None</span></span>     | <span data-ttu-id="154fd-248">No</span><span class="sxs-lookup"><span data-stu-id="154fd-248">No</span></span>           |



 

<span data-ttu-id="154fd-249">Notas:</span><span class="sxs-lookup"><span data-stu-id="154fd-249">Notes:</span></span>

-   <span data-ttu-id="154fd-250">oD0 es la salida de color difuso; oD1 es la salida del color especular.</span><span class="sxs-lookup"><span data-stu-id="154fd-250">oD0 is the diffuse color output; oD1 is the specular color output.</span></span>

## <a name="related-topics"></a><span data-ttu-id="154fd-251">Temas relacionados</span><span class="sxs-lookup"><span data-stu-id="154fd-251">Related topics</span></span>

<dl> <dt>

[<span data-ttu-id="154fd-252">Registros del sombreador de vértices</span><span class="sxs-lookup"><span data-stu-id="154fd-252">Vertex Shader Registers</span></span>](dx9-graphics-reference-asm-vs-registers.md)
</dt> </dl>

 

 




