SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily virtex6
SET_PREFERENCE device xc6vlx130t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package ff1156
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/ipcore_dir/
SET_PREFERENCE workingdirectory D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory D:/cern/glib/gbt-fpga-4.0.0/example_designs/xilinx_v6/glib/ise_project/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name hj
SET_SIM_PARAMETER c_component_name hj
SET_SIM_PARAMETER c_inclk_sum_row0 "Input Clock   Freq (MHz)    Input Jitter (UI)"
SET_SIM_PARAMETER c_outclk_sum_row0a "Output    Output      Phase     Duty      Pk-to-Pk        Phase"
SET_SIM_PARAMETER c_outclk_sum_row0b "Clock    Freq (MHz) (degrees) Cycle (%) Jitter (ps)  Error (ps)"
SET_CORE_NAME Clocking Wizard
SET_CORE_VERSION 3.6
SET_CORE_VLNV xilinx.com:ip:clk_wiz:3.6
SET_CORE_CLASS com.xilinx.ip.clk_wiz_v3_6.clk_wiz_v3_6
SET_CORE_PATH C:/Xilinx/14.5/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/clk_wiz_v3_6
SET_CORE_GUIPATH C:/Xilinx/14.5/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/clk_wiz_v3_6/gui/clk_wiz_v3_6.tcl
SET_CORE_DATASHEET C:\Xilinx\14.5\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\clk_wiz_v3_6\doc\pg065_clk_wiz.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.5\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\clk_wiz_v3_6\doc\pg065_clk_wiz.pdf><pg065_clk_wiz.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx\14.5\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\clk_wiz_v3_6\doc\clk_wiz_v3_6_readme.txt><clk_wiz_v3_6_readme.txt>
ADD_CORE_DOCUMENT <C:\Xilinx\14.5\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\clk_wiz_v3_6\doc\clk_wiz_v3_6_vinfo.html><clk_wiz_v3_6_vinfo.html>
