// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "03/31/2023 18:06:51"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          RippleCarryAdder
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module RippleCarryAdder_vlg_vec_tst();
// constants                                           
// general purpose registers
reg Add_Sub;
reg [7:0] Aout;
reg [7:0] Bout;
// wires                                               
wire Cout;
wire Neg;
wire OVR;
wire [7:0] R;
wire Zero;

// assign statements (if any)                          
RippleCarryAdder i1 (
// port map - connection between master ports and signals/registers   
	.Add_Sub(Add_Sub),
	.Aout(Aout),
	.Bout(Bout),
	.Cout(Cout),
	.Neg(Neg),
	.OVR(OVR),
	.R(R),
	.Zero(Zero)
);
initial 
begin 
#1000000 $finish;
end 

// Add_Sub
always
begin
	Add_Sub = 1'b0;
	Add_Sub = #500000 1'b1;
	#500000;
end 
// Aout[ 7 ]
initial
begin
	Aout[7] = 1'b0;
end 
// Aout[ 6 ]
initial
begin
	Aout[6] = 1'b0;
end 
// Aout[ 5 ]
initial
begin
	Aout[5] = 1'b0;
end 
// Aout[ 4 ]
initial
begin
	Aout[4] = 1'b1;
end 
// Aout[ 3 ]
initial
begin
	Aout[3] = 1'b0;
end 
// Aout[ 2 ]
initial
begin
	Aout[2] = 1'b1;
end 
// Aout[ 1 ]
initial
begin
	Aout[1] = 1'b0;
end 
// Aout[ 0 ]
initial
begin
	Aout[0] = 1'b0;
end 
// Bout[ 7 ]
initial
begin
	Bout[7] = 1'b0;
end 
// Bout[ 6 ]
initial
begin
	Bout[6] = 1'b0;
end 
// Bout[ 5 ]
initial
begin
	Bout[5] = 1'b0;
end 
// Bout[ 4 ]
initial
begin
	Bout[4] = 1'b0;
end 
// Bout[ 3 ]
initial
begin
	Bout[3] = 1'b1;
end 
// Bout[ 2 ]
initial
begin
	Bout[2] = 1'b0;
end 
// Bout[ 1 ]
initial
begin
	Bout[1] = 1'b1;
end 
// Bout[ 0 ]
initial
begin
	Bout[0] = 1'b0;
end 
endmodule

