Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
License 'RTL_Compiler_Ultra' (main version: 14.2, alternate version: 14.2) checkout failed.
Checking out license 'Genus_Synthesis'... (0 seconds elapsed)
Reading GUI preferences file '/home/student6/.cadence/rc.gui'.
Finished loading tool scripts (6 seconds elapsed)

                                         Cadence Encounter(R) RTL Compiler
                            Version RC14.27 - v14.20-s064_1 (64-bit), built Feb 26 2016


Copyright notice: Copyright 1997-2015 Cadence Design Systems, Inc. All rights reserved worldwide. 

WARNING: This version of RC is 2195 days old.
         Visit downloads.cadence.com for the latest release of RC.


====================================================================================================================
                                    Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  base_mode
            design  disable_power_mode_factorization
            design  dp_perform_rewriting_operations
            design  lp_clock_gating_hierarchical
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  gint_has_connected_pg_pin
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
            libpin  q_pin_of_d_pin
               net  hier_net
               net  logic0_driven
               net  logic1_driven
      power_domain  library_domain_by_mode
      power_domain  shutoff_signal
      power_domain  shutoff_signal_polarity
              root  auto_ungroup_min_effort
              root  constant_prop_through_iso_cell
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  driver_for_unloaded_ports
              root  enable_parallel_iopt
              root  enc_in_place_opt
              root  enc_opt_drv
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  hdl_use_params_in_cell_search
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  lp_clock_gating_hierarchical
              root  lp_insert_clock_gating_incremental
              root  lp_iopt_mvt_multipass_flow
              root  lp_multi_vt_optimization_effort
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  power_optimization_effort
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations
         subdesign  lp_clock_gating_hierarchical

Send us feedback at rc_feedback@cadence.com.
====================================================================================================================

Sourcing '../Scripts/MyModule_syn_max.tcl' (Tue Mar 01 00:46:43 +0300 2022)...
Sourcing '../Source/Technology/X-FAB_max.tcl' (Tue Mar 01 00:46:43 +0300 2022)...
  Setting attribute of root '/': 'lib_search_path' = /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_HD/v4_0/liberty_LP5MOS/v4_0_0/PVT_1_80V_range

  Message Summary for Library D_CELLS_HD_LP5MOS_fast_1_98V_m40C.lib:
  ******************************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 81
  ******************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.980000, -40.000000) in library 'D_CELLS_HD_LP5MOS_fast_1_98V_m40C.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX0'
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX1'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX2'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX4'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX0'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX1'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX2'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX4'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX0'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX1'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX2'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX4'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX0'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX1'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX2'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX4'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX0'
Warning : Invalid pin name used. [LBR-146]
        : Invalid pin-name (IQ) referenced in libcell LSOGCNHDX0
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX1'
Warning : Invalid pin name used. [LBR-146]
        : Invalid pin-name (IQ) referenced in libcell LSOGCNHDX1
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX2'
Warning : Invalid pin name used. [LBR-146]
        : Invalid pin-name (IQ) referenced in libcell LSOGCNHDX2
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX4'
Warning : Invalid pin name used. [LBR-146]
        : Invalid pin-name (IQ) referenced in libcell LSOGCNHDX4
Warning : Invalid pin name used. [LBR-146]
        : Invalid pin-name (IQ) referenced in libcell LSOGCPHDX0
Warning : Invalid pin name used. [LBR-146]
        : Invalid pin-name (IQ) referenced in libcell LSOGCPHDX1
Warning : Invalid pin name used. [LBR-146]
        : Invalid pin-name (IQ) referenced in libcell LSOGCPHDX2
Warning : Invalid pin name used. [LBR-146]
        : Invalid pin-name (IQ) referenced in libcell LSOGCPHDX4
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'MPROBEBUHDX8' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'MPROBEBUHDX8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'MPROBEHD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'MPROBEHD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED1HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED1HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED2HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED2HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED3HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED3HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED5HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED5HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED7HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED7HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED10HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED10HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED15HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED15HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED25HD' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FEED25HD' must have an output pin.
  Setting attribute of root '/': 'library' = D_CELLS_HD_LP5MOS_fast_1_98V_m40C.lib
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'core_hd' read already, this site in file '/Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_HD/v4_0/LEF/v4_0_0/xt018_xx43_MET4_METMID_METTHK_D_CELLS_HD_mprobe.lef' is ignored.

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : Wire parameter is missing. [PHYS-15]
        : 'OFFSET' parameter is missing for layer 'MET1' [line 184 in file /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef]
        : Check the parameter in technology section.
Warning : Wire parameter is missing. [PHYS-15]
        : 'OFFSET' parameter is missing for layer 'MET3' [line 245 in file /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef]
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.23, 3) of 'WIDTH' for layers 'MET1' and 'METTPL' is too large.
        : Make sure to check the consistency of the parameters.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.61, 6.3) of 'PITCH' for layers 'MET1' and 'METTPL' is too large.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.23, 2.5) of 'MINSPACING' for layers 'MET1' and 'METTPL' is too large.
  Library has 464 usable logic and 192 usable sequential lib-cells.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'D_CELLS_HD_LP5MOS_fast_1_98V_m40C.lib', Total cells: 772, Unusable cells: 114.
	List of unusable cells: 'DLHRTHDX1 DLHSTHDX1 DLHTHDX1 DLLRTHDX1 DLLSTHDX1 DLLTHDX1 LGCNHDX0 LGCNHDX1 LGCNHDX2 LGCNHDX4 ... and others.'
        : For more information, refer to 'Cells Identified as Unusable' in the RC User Guide. The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'CLKVBUFHD' was marked 'avoid' because there was no physical data in the LEF file.
        : To prevent the library cell from being set to 'avoid', set attribute 'lib_lef_consistency_check_enable' to 'false'.
  Setting attribute of root '/': 'lef_library' = /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_HD/v4_0/LEF/v4_0_0/xt018_D_CELLS_HD.lef /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_HD/v4_0/LEF/v4_0_0/xt018_xx43_MET4_METMID_METTHK_D_CELLS_HD_mprobe.lef

  According to cap_table_file, there are total 6 routing layers [ V(3) / H(3) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.23, 3) of 'WIDTH' for layers 'M1' and 'M6' is too large.
  Setting attribute of root '/': 'cap_table_file' = /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_max.capTbl
  Setting attribute of root '/': 'hdl_error_on_blackbox' = true
Info    : Found unusable library cells. [LBR-415]
        : Library: 'D_CELLS_HD_LP5MOS_fast_1_98V_m40C.lib', Total cells: 772, Unusable cells: 114.
	List of unusable cells: 'DLHRTHDX1 DLHSTHDX1 DLHTHDX1 DLLRTHDX1 DLLSTHDX1 DLLTHDX1 LGCNHDX0 LGCNHDX1 LGCNHDX2 LGCNHDX4 ... and others.'
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'NONCIC' from file '../Source/NONCIC.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'NONCIC'.
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      3 , failed      0 (runtime  0.00)
 "all_outputs"             - successful      3 , failed      0 (runtime  0.00)
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"              - successful      1 , failed      0 (runtime  0.00)
 "get_ports"               - successful      2 , failed      0 (runtime  0.00)
 "group_path"              - successful      3 , failed      0 (runtime  0.00)
 "remove_from_collection"  - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"   - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 0.78
Via Resistance      : 5.70 ohm (from cap_table_file)
Site size           : 5.11 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         cap_table_file
--------------------------------------------------
M1              H         1.00        0.000290    
M2              V         1.00        0.000262    
M3              H         1.00        0.000262    
M4              V         1.00        0.000261    
M5              H         1.00        0.000271    
M6              V         1.00        0.000280 ** 

** = 'M6' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         cap_table_file
---------------------------------------------------
M1              H         1.00         0.290330    
M2              V         1.00         0.230069    
M3              H         1.00         0.230069    
M4              V         1.00         0.230069    
M5              H         1.00         0.066062    
M6              V         1.00         0.002654 ** 

** = 'M6' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
MET1            H         1.00         0.230000    
MET2            V         1.00         0.280000    
MET3            H         1.00         0.280000    
MET4            V         1.00         0.280000    
METTP           H         1.00         0.440000    
METTPL          V         1.00         3.000000 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'NONCIC' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 71 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances,        set the 'information_level' attribute to 2 or above.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'NONCIC' using 'medium' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'First_H2_z' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'First_H2_z'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 9 carry-save groups in module 'First_H2_z'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'H4_z' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'H4_z'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 20 carry-save groups in module 'H4_z'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'NONCIC_tc' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'NONCIC_tc'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 2 carry-save groups in module 'NONCIC_tc'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'Second_H2_z' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'Second_H2_z'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 8 carry-save groups in module 'Second_H2_z'.
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'NONCIC'.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'NONCIC' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'NONCIC' using 'medium' effort.
Multi-threaded constant propagation [1|0] ...
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack: -2060 ps
Target path end-point (Pin: Downsample3_bypass_reg_reg[9]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 8 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map              1481922    -1784 
            Worst cost_group: clk, WNS: -1784.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D

    Cost Group            Target    Slack    Clock
--------------------------------------------------
           clk             -2060    -1784    50000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack: -1717 ps
Target path end-point (Pin: Downsample3_bypass_reg_reg[8]/D (DFRRQHDX1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr             1117013    -1781 
            Worst cost_group: clk, WNS: -1781.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D

    Cost Group            Target    Slack    Clock
--------------------------------------------------
           clk             -1717    -1781    50000 

Info    : 'Conformal LEC14.2-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC14.2-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'NONCIC' in file 'fv/NONCIC/rtl_to_g1.do' ...
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'NONCIC'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'NONCIC' using 'medium' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt               1117013    -1781    -68529         0        0        0
            Worst cost_group: clk, WNS: -1781.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 const_prop              1116802    -1778    -68408         0        0        0
            Worst cost_group: clk, WNS: -1778.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 simp_cc_inputs          1092592    -1738    -66912         0        0        0
            Worst cost_group: clk, WNS: -1738.7
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay              1092592    -1738    -66912         0        0        0
            Worst cost_group: clk, WNS: -1738.7
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1112590    -1036    -39721         0        0        0
            Worst cost_group: clk, WNS: -1036.2
            Path: u_First_H2_z/Delay_out1_reg[8]/C -->
                    Downsample3_bypass_reg_reg[18]/D
 incr_delay              1121641     -830    -31671         0        0        0
            Worst cost_group: clk, WNS: -830.8
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1125451     -750    -28285         0        0        0
            Worst cost_group: clk, WNS: -750.0
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1129893     -675    -25288         0        0        0
            Worst cost_group: clk, WNS: -675.7
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1131621     -621    -23133         0        0        0
            Worst cost_group: clk, WNS: -621.2
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[14]/D
 incr_delay              1133139     -592    -22007         0        0        0
            Worst cost_group: clk, WNS: -592.6
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1134952     -559    -20697         0        0        0
            Worst cost_group: clk, WNS: -559.8
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[18]/D
 incr_delay              1135546     -548    -20264         0        0        0
            Worst cost_group: clk, WNS: -548.9
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1136131     -543    -20052         0        0        0
            Worst cost_group: clk, WNS: -543.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[18]/D
 incr_delay              1136633     -538    -19879         0        0        0
            Worst cost_group: clk, WNS: -538.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1136658     -532    -19635         0        0        0
            Worst cost_group: clk, WNS: -532.2
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1136983     -529    -19519         0        0        0
            Worst cost_group: clk, WNS: -529.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1137330     -522    -19243         0        0        0
            Worst cost_group: clk, WNS: -522.4
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1137308     -520    -19173         0        0        0
            Worst cost_group: clk, WNS: -520.5
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[18]/D
 incr_delay              1137953     -516    -18975         0        0        0
            Worst cost_group: clk, WNS: -516.7
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1138027     -513    -18864         0        0        0
            Worst cost_group: clk, WNS: -513.8
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1138515     -512    -18803         0        0        0
            Worst cost_group: clk, WNS: -512.1
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1138913     -505    -18560         0        0        0
            Worst cost_group: clk, WNS: -505.7
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1138838     -500    -18320         0        0        0
            Worst cost_group: clk, WNS: -500.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1139219     -495    -18132         0        0        0
            Worst cost_group: clk, WNS: -495.7
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[18]/D
 incr_delay              1139224     -488    -17866         0        0        0
            Worst cost_group: clk, WNS: -488.8
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1139401     -486    -17746         0        0        0
            Worst cost_group: clk, WNS: -486.0
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1139607     -482    -17610         0        0        0
            Worst cost_group: clk, WNS: -482.1
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1139780     -477    -17414         0        0        0
            Worst cost_group: clk, WNS: -477.8
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1139979     -468    -17027         0        0        0
            Worst cost_group: clk, WNS: -468.4
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1140613     -465    -16933         0        0        0
            Worst cost_group: clk, WNS: -465.4
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1140651     -465    -16926         0        0        0
            Worst cost_group: clk, WNS: -465.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1140683     -463    -17007         0        0        0
            Worst cost_group: clk, WNS: -463.5
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1141003     -460    -16884         0        0        0
            Worst cost_group: clk, WNS: -460.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1141052     -459    -16840         0        0        0
            Worst cost_group: clk, WNS: -459.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1141257     -457    -16764         0        0        0
            Worst cost_group: clk, WNS: -457.4
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1141573     -452    -16594         0        0        0
            Worst cost_group: clk, WNS: -452.7
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1141603     -449    -16454         0        0        0
            Worst cost_group: clk, WNS: -449.2
            Path: u_First_H2_z/Delay_out1_reg[8]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1141798     -439    -16082         0        0        0
            Worst cost_group: clk, WNS: -439.9
            Path: u_First_H2_z/Delay_out1_reg[6]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1141952     -438    -16008         0        0        0
            Worst cost_group: clk, WNS: -438.0
            Path: u_First_H2_z/Delay_out1_reg[6]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1142270     -435    -15898         0        0        0
            Worst cost_group: clk, WNS: -435.3
            Path: u_First_H2_z/Delay_out1_reg[6]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1142275     -434    -15850         0        0        0
            Worst cost_group: clk, WNS: -434.1
            Path: u_First_H2_z/Delay_out1_reg[6]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1142300     -433    -15818         0        0        0
            Worst cost_group: clk, WNS: -433.3
            Path: u_First_H2_z/Delay_out1_reg[6]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1142330     -432    -15778         0        0        0
            Worst cost_group: clk, WNS: -432.3
            Path: u_First_H2_z/Delay_out1_reg[6]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1142368     -431    -15754         0        0        0
            Worst cost_group: clk, WNS: -431.7
            Path: u_First_H2_z/Delay_out1_reg[6]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1142737     -427    -15588         0        0        0
            Worst cost_group: clk, WNS: -427.4
            Path: u_First_H2_z/Delay_out1_reg[6]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1143176     -423    -15424         0        0        0
            Worst cost_group: clk, WNS: -423.3
            Path: u_First_H2_z/Delay_out1_reg[6]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1143178     -422    -15404         0        0        0
            Worst cost_group: clk, WNS: -422.8
            Path: u_First_H2_z/Delay_out1_reg[6]/C -->
                    Downsample3_bypass_reg_reg[8]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz     44588  (     4231 /     4418 )  416.93
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st     19473  (        0 /        0 )  0.00
          plc_st     19473  (        0 /        0 )  0.00
        plc_star     19473  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st     19473  (        0 /        0 )  0.00
            fopt     19473  (        0 /        0 )  0.59
       crit_dnsz     64149  (     1482 /     1762 )  246.74
             dup     21119  (       48 /       56 )  18.47
            fopt     25644  (      668 /     1634 )  242.02
        setup_dn     19898  (        9 /        9 )  1.19
         buf2inv     19496  (        0 /        0 )  0.00
             exp       652  (       43 /      217 )  31.70
       gate_deco     34744  (       91 /      138 )  536.36
       gcomp_tim     36597  (      297 /      550 )  182.96
  inv_pair_2_buf     23065  (        1 /        1 )  0.25

 init_drc                1143178     -422    -15404         0        0        0
            Worst cost_group: clk, WNS: -422.8
            Path: u_First_H2_z/Delay_out1_reg[6]/C -->
                    Downsample3_bypass_reg_reg[8]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                1143178     -422    -15404         0        0        0
            Worst cost_group: clk, WNS: -422.8
            Path: u_First_H2_z/Delay_out1_reg[6]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_tns                1143171     -416    -14809         0        0        0
            Worst cost_group: clk, WNS: -416.9
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_tns                1143171     -416    -14809         0        0        0
            Worst cost_group: clk, WNS: -416.9
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      1731  (       10 /       79 )  1.83
       plc_lo_st      1721  (        0 /        0 )  0.00
            fopt      1721  (        0 /        0 )  0.15
       crit_dnsz      3369  (       75 /      283 )  9.06
             dup      1646  (        0 /        1 )  1.86
        setup_dn      1646  (       11 /       11 )  0.14
         buf2inv      1635  (        0 /        0 )  0.00

 init_area               1143171     -416    -14809         0        0        0
            Worst cost_group: clk, WNS: -416.9
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 undup                   1142391     -416    -14809         0        0        0
            Worst cost_group: clk, WNS: -416.9
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 rem_buf                 1127845     -416    -14793         0        0        0
            Worst cost_group: clk, WNS: -416.5
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 rem_inv                 1123559     -416    -14793         0        0        0
            Worst cost_group: clk, WNS: -416.5
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 merge_bi                1118177     -415    -14744         0        0        0
            Worst cost_group: clk, WNS: -415.4
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 rem_inv_qb              1117989     -415    -14740         0        0        0
            Worst cost_group: clk, WNS: -415.3
            Path: u_First_H2_z/Delay_out1_reg[4]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 io_phase                1113307     -414    -14711         0        0        0
            Worst cost_group: clk, WNS: -414.9
            Path: u_First_H2_z/Delay_out1_reg[4]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 gate_comp               1098215     -412    -14610         0        0        0
            Worst cost_group: clk, WNS: -412.5
            Path: u_First_H2_z/Delay_out1_reg[8]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 gcomp_mog               1098119     -412    -14610         0        0        0
            Worst cost_group: clk, WNS: -412.5
            Path: u_First_H2_z/Delay_out1_reg[8]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 glob_area               1095929     -411    -14588         0        0        0
            Worst cost_group: clk, WNS: -411.9
            Path: u_First_H2_z/Delay_out1_reg[8]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 area_down               1081699     -408    -14422         0        0        0
            Worst cost_group: clk, WNS: -408.3
            Path: u_First_H2_z/Delay_out1_reg[8]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 rem_buf                 1077771     -408    -14422         0        0        0
            Worst cost_group: clk, WNS: -408.3
            Path: u_First_H2_z/Delay_out1_reg[8]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 rem_inv                 1076378     -408    -14418         0        0        0
            Worst cost_group: clk, WNS: -408.2
            Path: u_First_H2_z/Delay_out1_reg[8]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 merge_bi                1075263     -407    -14397         0        0        0
            Worst cost_group: clk, WNS: -407.6
            Path: u_First_H2_z/Delay_out1_reg[8]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 rem_inv_qb              1075260     -407    -14397         0        0        0
            Worst cost_group: clk, WNS: -407.6
            Path: u_First_H2_z/Delay_out1_reg[8]/C -->
                    Downsample3_bypass_reg_reg[8]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup       191  (       31 /       36 )  1.48
         rem_buf      2662  (      744 /      809 )  13.39
         rem_inv      1170  (      259 /      285 )  5.50
        merge_bi       589  (      399 /      439 )  5.76
      rem_inv_qb        30  (        2 /        2 )  0.29
        io_phase      1921  (      249 /      285 )  8.23
       gate_comp     11109  (      577 /      663 )  39.93
       gcomp_mog        44  (        4 /        5 )  6.41
       glob_area       556  (      253 /      556 )  84.33
       area_down      4085  (     1618 /     1725 )  41.16
  gate_deco_area         0  (        0 /        0 )  0.06
         rem_buf      1846  (      218 /      259 )  8.93
         rem_inv       794  (       86 /       97 )  3.70
        merge_bi       234  (       91 /      108 )  2.28
      rem_inv_qb         1  (        1 /        1 )  0.04

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay              1075260     -407    -14397         0        0        0
            Worst cost_group: clk, WNS: -407.6
            Path: u_First_H2_z/Delay_out1_reg[8]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1078509     -368    -12903         0        0        0
            Worst cost_group: clk, WNS: -368.0
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[8]/D
 incr_delay              1081451     -339    -11794         0        0        0
            Worst cost_group: clk, WNS: -339.7
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[13]/D
 incr_delay              1083059     -313    -10917         0        0        0
            Worst cost_group: clk, WNS: -313.1
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1083861     -296    -10205         0        0        0
            Worst cost_group: clk, WNS: -296.0
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1084788     -280     -9565         0        0        0
            Worst cost_group: clk, WNS: -280.0
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1085104     -271     -9226         0        0        0
            Worst cost_group: clk, WNS: -271.4
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1085573     -263     -8921         0        0        0
            Worst cost_group: clk, WNS: -263.5
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1085691     -261     -8824         0        0        0
            Worst cost_group: clk, WNS: -261.4
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1085818     -255     -8729         0        0        0
            Worst cost_group: clk, WNS: -255.6
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1086283     -251     -8590         0        0        0
            Worst cost_group: clk, WNS: -251.9
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1086293     -248     -8438         0        0        0
            Worst cost_group: clk, WNS: -248.0
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1086293     -245     -8346         0        0        0
            Worst cost_group: clk, WNS: -245.8
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1086338     -244     -8313         0        0        0
            Worst cost_group: clk, WNS: -244.9
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1086328     -244     -8282         0        0        0
            Worst cost_group: clk, WNS: -244.1
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1086452     -239     -8100         0        0        0
            Worst cost_group: clk, WNS: -239.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1087231     -234     -7921         0        0        0
            Worst cost_group: clk, WNS: -234.6
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1087286     -233     -7876         0        0        0
            Worst cost_group: clk, WNS: -233.4
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1087304     -233     -7875         0        0        0
            Worst cost_group: clk, WNS: -233.4
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz     16885  (      804 /      890 )  115.46
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st      8466  (        0 /        0 )  0.00
          plc_st      8466  (        0 /        0 )  0.00
        plc_star      8466  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st      8466  (        0 /        0 )  0.00
            fopt      8466  (        0 /        0 )  0.27
       crit_dnsz     23343  (      253 /      294 )  55.36
             dup      8968  (       16 /       33 )  10.24
            fopt     10696  (      198 /      624 )  99.89
        setup_dn      8525  (        0 /        0 )  0.01
         buf2inv      8525  (        0 /        0 )  0.00
             exp       348  (       17 /      100 )  18.18
       gate_deco     14584  (       33 /       91 )  256.92
       gcomp_tim     12773  (       62 /      150 )  68.31
  inv_pair_2_buf      9822  (        0 /        0 )  0.14

 init_drc                1087304     -233     -7875         0        0        0
            Worst cost_group: clk, WNS: -233.4
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area               1087304     -233     -7875         0        0        0
            Worst cost_group: clk, WNS: -233.4
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 undup                   1086652     -233     -7871         0        0        0
            Worst cost_group: clk, WNS: -233.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 rem_buf                 1083242     -233     -7871         0        0        0
            Worst cost_group: clk, WNS: -233.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 rem_inv                 1081987     -233     -7871         0        0        0
            Worst cost_group: clk, WNS: -233.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 merge_bi                1081093     -233     -7866         0        0        0
            Worst cost_group: clk, WNS: -233.2
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 io_phase                1079649     -232     -7856         0        0        0
            Worst cost_group: clk, WNS: -232.9
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 gate_comp               1076334     -232     -7827         0        0        0
            Worst cost_group: clk, WNS: -232.2
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 gcomp_mog               1076309     -232     -7827         0        0        0
            Worst cost_group: clk, WNS: -232.2
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 glob_area               1075403     -232     -7827         0        0        0
            Worst cost_group: clk, WNS: -232.2
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 area_down               1068848     -230     -7737         0        0        0
            Worst cost_group: clk, WNS: -230.2
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup       191  (       18 /       19 )  0.85
         rem_buf      1748  (      172 /      200 )  7.17
         rem_inv       767  (       71 /       84 )  3.01
        merge_bi       205  (       64 /       71 )  2.23
      rem_inv_qb         1  (        0 /        0 )  0.06
        io_phase      1606  (       80 /       94 )  7.05
       gate_comp     10126  (      145 /      177 )  37.42
       gcomp_mog        43  (        1 /        1 )  5.82
       glob_area       553  (      133 /      553 )  79.91
       area_down      3890  (      859 /      935 )  35.80
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'NONCIC'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 0.78
Via Resistance      : 5.70 ohm (from cap_table_file)
Site size           : 5.11 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         cap_table_file
--------------------------------------------------
M1              H         1.00        0.000290    
M2              V         1.00        0.000262    
M3              H         1.00        0.000262    
M4              V         1.00        0.000261    
M5              H         1.00        0.000271    
M6              V         1.00        0.000280 ** 

** = 'M6' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         cap_table_file
---------------------------------------------------
M1              H         1.00         0.290330    
M2              V         1.00         0.230069    
M3              H         1.00         0.230069    
M4              V         1.00         0.230069    
M5              H         1.00         0.066062    
M6              V         1.00         0.002654 ** 

** = 'M6' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
MET1            H         1.00         0.230000    
MET2            V         1.00         0.280000    
MET3            H         1.00         0.280000    
MET4            V         1.00         0.280000    
METTP           H         1.00         0.440000    
METTPL          V         1.00         3.000000 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'NONCIC' using 'medium' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt               1068848     -230     -7737         0        0        0
            Worst cost_group: clk, WNS: -230.2
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 const_prop              1068811     -230     -7737         0        0        0
            Worst cost_group: clk, WNS: -230.2
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 simp_cc_inputs          1068437     -230     -7737         0        0        0
            Worst cost_group: clk, WNS: -230.2
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay              1068437     -230     -7737         0        0        0
            Worst cost_group: clk, WNS: -230.2
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1068953     -225     -7571         0        0        0
            Worst cost_group: clk, WNS: -225.4
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[18]/D
 incr_delay              1069740     -219     -7322         0        0        0
            Worst cost_group: clk, WNS: -219.2
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1069848     -217     -7247         0        0        0
            Worst cost_group: clk, WNS: -217.2
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1070074     -213     -7103         0        0        0
            Worst cost_group: clk, WNS: -213.4
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1070404     -211     -7012         0        0        0
            Worst cost_group: clk, WNS: -211.0
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1070620     -207     -6876         0        0        0
            Worst cost_group: clk, WNS: -207.4
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1070844     -205     -6819         0        0        0
            Worst cost_group: clk, WNS: -205.9
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1071044     -203     -6734         0        0        0
            Worst cost_group: clk, WNS: -203.7
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1071307     -200     -6597         0        0        0
            Worst cost_group: clk, WNS: -200.1
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1072116     -197     -6502         0        0        0
            Worst cost_group: clk, WNS: -197.6
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1072242     -196     -6457         0        0        0
            Worst cost_group: clk, WNS: -196.4
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1072376     -194     -6388         0        0        0
            Worst cost_group: clk, WNS: -194.6
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1073112     -192     -6305         0        0        0
            Worst cost_group: clk, WNS: -192.4
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1073358     -188     -6141         0        0        0
            Worst cost_group: clk, WNS: -188.1
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz     10371  (      266 /      299 )  27.76
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st      6661  (        0 /        0 )  0.00
          plc_st      6661  (        0 /        0 )  0.00
        plc_star      6661  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st      6661  (        0 /        0 )  0.00
            fopt      6661  (        0 /        0 )  0.19
       crit_dnsz     15720  (       74 /       87 )  21.68
             dup      6644  (        0 /        2 )  4.02
            fopt      7268  (       49 /      364 )  61.58
        setup_dn      6660  (        0 /        0 )  0.01
         buf2inv      6660  (        0 /        0 )  0.00
             exp       586  (       12 /      153 )  23.69
       gate_deco      9352  (       18 /       39 )  135.37
       gcomp_tim      9295  (       42 /       55 )  36.07
  inv_pair_2_buf      9348  (        0 /        0 )  0.05

 init_drc                1073358     -188     -6141         0        0        0
            Worst cost_group: clk, WNS: -188.1
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                1073358     -188     -6141         0        0        0
            Worst cost_group: clk, WNS: -188.1
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_tns                1073278     -183     -5840         0        0        0
            Worst cost_group: clk, WNS: -183.7
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_tns                1073278     -183     -5840         0        0        0
            Worst cost_group: clk, WNS: -183.7
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      1496  (       10 /       61 )  2.15
       plc_lo_st      1486  (        0 /        0 )  0.00
            fopt      1486  (        0 /        0 )  0.15
       crit_dnsz      2912  (       54 /      229 )  11.32
             dup      1432  (        0 /        3 )  2.20
        setup_dn      1432  (        0 /        0 )  0.01
         buf2inv      1432  (        0 /        0 )  0.00

 init_area               1073278     -183     -5840         0        0        0
            Worst cost_group: clk, WNS: -183.7
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 undup                   1073188     -183     -5840         0        0        0
            Worst cost_group: clk, WNS: -183.7
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 rem_buf                 1071551     -183     -5836         0        0        0
            Worst cost_group: clk, WNS: -183.6
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 rem_inv                 1071123     -183     -5836         0        0        0
            Worst cost_group: clk, WNS: -183.6
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 merge_bi                1070579     -183     -5835         0        0        0
            Worst cost_group: clk, WNS: -183.6
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 io_phase                1070156     -183     -5832         0        0        0
            Worst cost_group: clk, WNS: -183.5
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 gate_comp               1069013     -182     -5801         0        0        0
            Worst cost_group: clk, WNS: -182.7
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 glob_area               1068639     -182     -5797         0        0        0
            Worst cost_group: clk, WNS: -182.6
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 area_down               1065977     -181     -5771         0        0        0
            Worst cost_group: clk, WNS: -181.8
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 rem_buf                 1065586     -181     -5768         0        0        0
            Worst cost_group: clk, WNS: -181.8
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 rem_inv                 1065442     -181     -5768         0        0        0
            Worst cost_group: clk, WNS: -181.8
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 merge_bi                1065389     -181     -5768         0        0        0
            Worst cost_group: clk, WNS: -181.8
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup       174  (        2 /        4 )  0.91
         rem_buf      1620  (       81 /      101 )  7.32
         rem_inv       690  (       28 /       38 )  2.91
        merge_bi       176  (       43 /       51 )  2.01
      rem_inv_qb         1  (        0 /        0 )  0.12
        io_phase      1516  (       24 /       34 )  6.04
       gate_comp      9848  (       46 /       67 )  28.15
       gcomp_mog        44  (        0 /        0 )  4.40
       glob_area       550  (       67 /      550 )  84.91
       area_down      3817  (      381 /      427 )  31.37
  gate_deco_area         0  (        0 /        0 )  0.04
         rem_buf      1538  (       18 /       40 )  4.25
         rem_inv       643  (       10 /       16 )  1.62
        merge_bi       133  (        4 /        7 )  0.56
      rem_inv_qb         1  (        0 /        0 )  0.03

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay              1065389     -181     -5768         0        0        0
            Worst cost_group: clk, WNS: -181.8
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1065924     -174     -5542         0        0        0
            Worst cost_group: clk, WNS: -174.8
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1066354     -173     -5506         0        0        0
            Worst cost_group: clk, WNS: -173.9
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 incr_delay              1066394     -173     -5497         0        0        0
            Worst cost_group: clk, WNS: -173.8
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[18]/D
 incr_delay              1066421     -173     -5483         0        0        0
            Worst cost_group: clk, WNS: -173.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz      3164  (       81 /       93 )  12.33
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st      2183  (        0 /        0 )  0.00
          plc_st      2183  (        0 /        0 )  0.00
        plc_star      2183  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st      2183  (        0 /        0 )  0.00
            fopt      2183  (        0 /        0 )  0.06
       crit_dnsz      4710  (        8 /       10 )  4.97
             dup      2187  (        0 /        0 )  1.08
            fopt      2286  (        9 /       97 )  14.79
        setup_dn      2186  (        0 /        0 )  0.00
         buf2inv      2186  (        0 /        0 )  0.00
             exp        72  (        3 /       24 )  2.09
       gate_deco      2790  (        4 /        8 )  39.96
       gcomp_tim      1916  (        1 /        2 )  6.63
  inv_pair_2_buf      3318  (        0 /        0 )  0.02

 init_drc                1066421     -173     -5483         0        0        0
            Worst cost_group: clk, WNS: -173.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area               1066421     -173     -5483         0        0        0
            Worst cost_group: clk, WNS: -173.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 undup                   1066377     -173     -5483         0        0        0
            Worst cost_group: clk, WNS: -173.3
            Path: u_First_H2_z/Delay1_out1_reg[5]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 rem_buf                 1065973     -173     -5483         0        0        0
            Worst cost_group: clk, WNS: -173.3
            Path: u_First_H2_z/Delay1_out1_reg[5]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 rem_inv                 1065891     -173     -5483         0        0        0
            Worst cost_group: clk, WNS: -173.3
            Path: u_First_H2_z/Delay1_out1_reg[5]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 merge_bi                1065762     -173     -5483         0        0        0
            Worst cost_group: clk, WNS: -173.3
            Path: u_First_H2_z/Delay1_out1_reg[5]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 io_phase                1065574     -173     -5483         0        0        0
            Worst cost_group: clk, WNS: -173.3
            Path: u_First_H2_z/Delay1_out1_reg[5]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 gate_comp               1065261     -173     -5483         0        0        0
            Worst cost_group: clk, WNS: -173.3
            Path: u_First_H2_z/Delay1_out1_reg[5]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 glob_area               1065213     -173     -5483         0        0        0
            Worst cost_group: clk, WNS: -173.3
            Path: u_First_H2_z/Delay1_out1_reg[5]/C -->
                    Downsample3_bypass_reg_reg[19]/D
 area_down               1063854     -173     -5475         0        0        0
            Worst cost_group: clk, WNS: -173.3
            Path: u_First_H2_z/Delay_out1_reg[2]/C -->
                    Downsample3_bypass_reg_reg[19]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup       168  (        2 /        7 )  1.24
         rem_buf      1530  (       19 /       39 )  4.80
         rem_inv       638  (        5 /       16 )  1.95
        merge_bi       136  (        9 /       14 )  1.23
      rem_inv_qb         1  (        0 /        0 )  0.11
        io_phase      1481  (       10 /       18 )  4.86
       gate_comp      9775  (       16 /       39 )  36.38
       gcomp_mog        45  (        0 /        1 )  6.05
       glob_area       219  (       10 /      219 )  49.94
       area_down      5541  (      184 /      222 )  34.38
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'NONCIC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'NONCIC'.
        : Use 'report timing -lint' for more information.
Finished SDC export (command execution time mm:ss (real) = 00:01).
rc:/> Warning : Instance count threshold exceeded.  Switching to manual update mode. [GUI-12]
        : Current instance count: '25244', threshold: '2000'
        : To change the threshold set the 'gui_sv_threshold' root attribute.
  Setting attribute of root '/': 'gui_sv_update' = manual
