<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="@E [SIM-4] *** C/RTL co-simulation finished: FAIL ***&#xA;command 'ap_source' returned error code&#xA;    while executing&#xA;&quot;source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab3/duc_prj/solution1/cosim.tcl&quot;&#xA;    invoked from within&#xA;&quot;hls::main /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab3/duc_prj/solution1/cosim.tcl&quot;&#xA;    (&quot;uplevel&quot; body line 1)&#xA;    invoked from within&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xA;    invoked from within&#xA;&quot;hls_proc $argv&quot;" projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:53.886+0200"/>
        <logs message="@E [SIM-104] Cannot find Mentor Graphics ModelSim. Make sure it is accessible through the PATH variable." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:53.838+0200"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="@W [RTGEN-101] Register 'cnt' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:34.468+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'ch_1' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:34.434+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'init_1' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:34.404+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'in_1' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:34.374+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'i_1' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:34.340+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'ch' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:34.318+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'init' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:34.284+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'in_r' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:34.251+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'i' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:34.213+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'acc' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:34.025+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'index' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:33.991+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'ch_3' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:33.963+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'init_4' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:33.936+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'i_4' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:33.902+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'init_3' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:33.696+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'j' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:33.655+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'in_3' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:33.635+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'i_3' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:33.604+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'cnt_1' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:33.400+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'ch_2' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:33.374+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'init_2' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:33.345+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'in_2' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:33.323+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'i_2' is power-on initialization." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:33.306+0200" type="Warning"/>
        <logs message="@W [SYN-107] Renaming port name 'duc/in' to 'duc/in_r' to avoid the conflict with HDL keywords or other object names." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:32.593+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:05.629+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:05.611+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="# ** Warning: duc_mixer_DI_cache.vhd(35): (vcom-1236) Shared variables must be of a protected type.&#xA;# -- Compiling entity duc_mixer_DI_cache&#xA;# -- Compiling architecture arch of duc_mixer_DI_cache&#xA;# End time: 13:54:30 on Jul 07,2016, Elapsed time: 0:00:01&#xA;# Errors: 0, Warnings: 1&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:30 on Jul 07,2016&#xA;# vcom -work work duc_imf3_c_3_0.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Compiling entity duc_imf3_c_3_0_rom&#xA;# -- Compiling architecture rtl of duc_imf3_c_3_0_rom&#xA;# -- Compiling entity duc_imf3_c_3_0&#xA;# -- Compiling architecture arch of duc_imf3_c_3_0&#xA;# End time: 13:54:30 on Jul 07,2016, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# vsim -c -do &quot;cosim.modelsim.scr&quot; &#xA;# Start time: 13:54:30 on Jul 07,2016&#xA;# ** Note: (vsim-3812) Design is being optimized...&#xA;# ** Note: (vopt-143) Recognized 1 FSM in architecture body &quot;duc(behav)&quot;.&#xA;# ** Note: (vopt-143) Recognized 1 FSM in architecture body &quot;duc_mixer(behav)&quot;.&#xA;# ** Note: (vopt-143) Recognized 1 FSM in architecture body &quot;duc_imf3(behav)&quot;.&#xA;# ** Note: (vopt-143) Recognized 1 FSM in architecture body &quot;duc_imf2(behav)&quot;.&#xA;# //  ModelSim SE-64 10.4a Mar 24 2015 Linux 2.6.32-573.12.1.el6.x86_64&#xA;# //&#xA;# //  Copyright 1991-2015 Mentor Graphics Corporation&#xA;# //  All Rights Reserved.&#xA;# //&#xA;# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION&#xA;# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS&#xA;# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.&#xA;# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL&#xA;# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM&#xA;# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.&#xA;# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER&#xA;# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.&#xA;# //&#xA;# Loading std.standard&#xA;# Loading std.textio(body)&#xA;# Loading ieee.std_logic_1164(body)&#xA;# Loading ieee.std_logic_arith(body)&#xA;# Loading ieee.std_logic_unsigned(body)&#xA;# Loading ieee.numeric_std(body)&#xA;# Loading ieee.std_logic_textio(body)&#xA;# Loading work.apatb_duc_top(behav)#1&#xA;# Loading work.duc(behav)#1&#xA;# Loading work.duc_c(arch)#1&#xA;# Loading work.duc_c_rom(rtl)#1&#xA;# Loading work.duc_shift_reg_p(arch)#1&#xA;# Loading work.duc_shift_reg_p_ram(rtl)#1&#xA;# Loading work.duc_c_1(arch)#1&#xA;# Loading work.duc_c_1_rom(rtl)#1&#xA;# Loading work.duc_shift_reg_p_1(arch)#1&#xA;# Loading work.duc_shift_reg_p_1_ram(rtl)#1&#xA;# Loading work.duc_imf3(behav)#1&#xA;# Loading work.duc_imf3_c_3_0(arch)#1&#xA;# Loading work.duc_imf3_c_3_0_rom(rtl)#1&#xA;# Loading work.duc_imf3_shift_reg_p0(arch)#1&#xA;# Loading work.duc_imf3_shift_reg_p0_ram(rtl)#1&#xA;# Loading work.duc_imf3_c_3_1(arch)#1&#xA;# Loading work.duc_imf3_c_3_1_rom(rtl)#1&#xA;# Loading work.duc_mac_muladd_18s_18s_38ns_38_4(arch)#1&#xA;# Loading work.duc_mac_muladd_18s_18s_38ns_38_4_dsp48_0(behav)#1&#xA;# Loading work.duc_mixer(behav)#1&#xA;# Loading work.duc_mixer_di_cache(arch)#1&#xA;# Loading work.duc_mixer_di_cache_ram(rtl)#1&#xA;# Loading work.duc_mixer_dds_table(arch)#1&#xA;# Loading work.duc_mixer_dds_table_rom(rtl)#1&#xA;# Loading work.duc_ama_addmuladd_18s_18s_16s_32s_32_3(arch)#1&#xA;# Loading work.duc_ama_addmuladd_18s_18s_16s_32s_32_3_dsp48_1(behav)#1&#xA;# Loading work.duc_ama_submuladd_18s_18s_16s_32s_32_3(arch)#1&#xA;# Loading work.duc_ama_submuladd_18s_18s_16s_32s_32_3_dsp48_2(behav)#1&#xA;# Loading work.duc_am_submul_16s_16s_18s_32_4(arch)#1&#xA;# Loading work.duc_am_submul_16s_16s_18s_32_4_dsp48_3(behav)#1&#xA;# Loading work.duc_imf2(behav)#1&#xA;# Loading work.duc_imf2_c_2(arch)#1&#xA;# Loading work.duc_imf2_c_2_rom(rtl)#1&#xA;# Loading work.duc_imf2_shift_reg_p_2(arch)#1&#xA;# Loading work.duc_imf2_shift_reg_p_2_ram(rtl)#1&#xA;# 1&#xA;# 1&#xA;# ** Note: simulation done!&#xA;#    Time: 293448150 ps  Iteration: 1  Instance: /apatb_duc_top&#xA;# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;#    Time: 293448150 ps  Iteration: 1  Process: /apatb_duc_top/generate_sim_done_proc File: duc.autotb.vhd&#xA;# Break in Process generate_sim_done_proc at duc.autotb.vhd line 733&#xA;# End time: 13:54:39 on Jul 07,2016, Elapsed time: 0:00:09&#xA;# Errors: 0, Warnings: 0" projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:40.185+0200" type="Warning"/>
        <logs message="# ** Warning: duc_shift_reg_p.vhd(35): (vcom-1236) Shared variables must be of a protected type.&#xA;# -- Compiling entity duc_shift_reg_p&#xA;# -- Compiling architecture arch of duc_shift_reg_p&#xA;# End time: 13:54:29 on Jul 07,2016, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 1&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:29 on Jul 07,2016&#xA;# vcom -work work duc_c.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Compiling entity duc_c_rom&#xA;# -- Compiling architecture rtl of duc_c_rom&#xA;# -- Compiling entity duc_c&#xA;# -- Compiling architecture arch of duc_c&#xA;# End time: 13:54:29 on Jul 07,2016, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:29 on Jul 07,2016&#xA;# vcom -work work duc_imf3.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity duc_imf3&#xA;# -- Compiling architecture behav of duc_imf3&#xA;# End time: 13:54:29 on Jul 07,2016, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:29 on Jul 07,2016&#xA;# vcom -work work duc_mixer.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity duc_mixer&#xA;# -- Compiling architecture behav of duc_mixer&#xA;# End time: 13:54:29 on Jul 07,2016, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:29 on Jul 07,2016&#xA;# vcom -work work duc_imf2.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity duc_imf2&#xA;# -- Compiling architecture behav of duc_imf2&#xA;# End time: 13:54:29 on Jul 07,2016, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:29 on Jul 07,2016&#xA;# vcom -work work duc_imf3_c_3_1.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Compiling entity duc_imf3_c_3_1_rom&#xA;# -- Compiling architecture rtl of duc_imf3_c_3_1_rom&#xA;# -- Compiling entity duc_imf3_c_3_1&#xA;# -- Compiling architecture arch of duc_imf3_c_3_1&#xA;# End time: 13:54:29 on Jul 07,2016, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:29 on Jul 07,2016&#xA;# vcom -work work duc_mixer_DI_cache.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Compiling entity duc_mixer_DI_cache_ram&#xA;# -- Compiling architecture rtl of duc_mixer_DI_cache_ram" projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:30.096+0200" type="Warning"/>
        <logs message="# ** Warning: duc_imf2_shift_reg_p_2.vhd(35): (vcom-1236) Shared variables must be of a protected type.&#xA;# -- Compiling entity duc_imf2_shift_reg_p_2&#xA;# -- Compiling architecture arch of duc_imf2_shift_reg_p_2&#xA;# End time: 13:54:29 on Jul 07,2016, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 1&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:29 on Jul 07,2016&#xA;# vcom -work work duc_shift_reg_p.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Compiling entity duc_shift_reg_p_ram&#xA;# -- Compiling architecture rtl of duc_shift_reg_p_ram" projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:29.577+0200" type="Warning"/>
        <logs message="# ** Warning: duc_imf3_shift_reg_p0.vhd(35): (vcom-1236) Shared variables must be of a protected type.&#xA;# -- Compiling entity duc_imf3_shift_reg_p0&#xA;# -- Compiling architecture arch of duc_imf3_shift_reg_p0&#xA;# End time: 13:54:29 on Jul 07,2016, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 1&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:29 on Jul 07,2016&#xA;# vcom -work work duc_imf2_shift_reg_p_2.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Compiling entity duc_imf2_shift_reg_p_2_ram&#xA;# -- Compiling architecture rtl of duc_imf2_shift_reg_p_2_ram" projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:29.453+0200" type="Warning"/>
        <logs message="# ** Warning: duc_shift_reg_p_1.vhd(35): (vcom-1236) Shared variables must be of a protected type.&#xA;# -- Compiling entity duc_shift_reg_p_1&#xA;# -- Compiling architecture arch of duc_shift_reg_p_1&#xA;# End time: 13:54:29 on Jul 07,2016, Elapsed time: 0:00:01&#xA;# Errors: 0, Warnings: 1&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:29 on Jul 07,2016&#xA;# vcom -work work duc_ama_submuladd_18s_18s_16s_32s_32_3.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity duc_ama_submuladd_18s_18s_16s_32s_32_3_DSP48_2&#xA;# -- Compiling architecture behav of duc_ama_submuladd_18s_18s_16s_32s_32_3_DSP48_2&#xA;# -- Compiling entity duc_ama_submuladd_18s_18s_16s_32s_32_3&#xA;# -- Compiling architecture arch of duc_ama_submuladd_18s_18s_16s_32s_32_3&#xA;# End time: 13:54:29 on Jul 07,2016, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:29 on Jul 07,2016&#xA;# vcom -work work duc_imf3_shift_reg_p0.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Compiling entity duc_imf3_shift_reg_p0_ram&#xA;# -- Compiling architecture rtl of duc_imf3_shift_reg_p0_ram" projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:29.327+0200" type="Warning"/>
        <logs message="# ** Warning: duc.autotb.vhd(116): (vcom-1236) Shared variables must be of a protected type.&#xA;# End time: 13:54:28 on Jul 07,2016, Elapsed time: 0:00:01&#xA;# Errors: 0, Warnings: 12&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:28 on Jul 07,2016&#xA;# vcom -work work duc_c_1.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Compiling entity duc_c_1_rom&#xA;# -- Compiling architecture rtl of duc_c_1_rom&#xA;# -- Compiling entity duc_c_1&#xA;# -- Compiling architecture arch of duc_c_1&#xA;# End time: 13:54:28 on Jul 07,2016, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:28 on Jul 07,2016&#xA;# vcom -work work duc_imf2_c_2.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Compiling entity duc_imf2_c_2_rom&#xA;# -- Compiling architecture rtl of duc_imf2_c_2_rom&#xA;# -- Compiling entity duc_imf2_c_2&#xA;# -- Compiling architecture arch of duc_imf2_c_2&#xA;# End time: 13:54:28 on Jul 07,2016, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:28 on Jul 07,2016&#xA;# vcom -work work duc.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity duc&#xA;# -- Compiling architecture behav of duc&#xA;# End time: 13:54:28 on Jul 07,2016, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:28 on Jul 07,2016&#xA;# vcom -work work duc_mac_muladd_18s_18s_38ns_38_4.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity duc_mac_muladd_18s_18s_38ns_38_4_DSP48_0&#xA;# -- Compiling architecture behav of duc_mac_muladd_18s_18s_38ns_38_4_DSP48_0&#xA;# -- Compiling entity duc_mac_muladd_18s_18s_38ns_38_4&#xA;# -- Compiling architecture arch of duc_mac_muladd_18s_18s_38ns_38_4&#xA;# End time: 13:54:28 on Jul 07,2016, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:28 on Jul 07,2016&#xA;# vcom -work work duc_mixer_dds_table.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Compiling entity duc_mixer_dds_table_rom&#xA;# -- Compiling architecture rtl of duc_mixer_dds_table_rom&#xA;# -- Compiling entity duc_mixer_dds_table&#xA;# -- Compiling architecture arch of duc_mixer_dds_table&#xA;# End time: 13:54:28 on Jul 07,2016, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:28 on Jul 07,2016&#xA;# vcom -work work duc_ama_addmuladd_18s_18s_16s_32s_32_3.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity duc_ama_addmuladd_18s_18s_16s_32s_32_3_DSP48_1&#xA;# -- Compiling architecture behav of duc_ama_addmuladd_18s_18s_16s_32s_32_3_DSP48_1&#xA;# -- Compiling entity duc_ama_addmuladd_18s_18s_16s_32s_32_3&#xA;# -- Compiling architecture arch of duc_ama_addmuladd_18s_18s_16s_32s_32_3&#xA;# End time: 13:54:28 on Jul 07,2016, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:28 on Jul 07,2016&#xA;# vcom -work work duc_shift_reg_p_1.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Compiling entity duc_shift_reg_p_1_ram&#xA;# -- Compiling architecture rtl of duc_shift_reg_p_1_ram" projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:29.021+0200" type="Warning"/>
        <logs message="# ** Warning: duc.autotb.vhd(114): (vcom-1236) Shared variables must be of a protected type." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:28.537+0200" type="Warning"/>
        <logs message="# ** Warning: duc.autotb.vhd(113): (vcom-1236) Shared variables must be of a protected type." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:28.494+0200" type="Warning"/>
        <logs message="# ** Warning: duc.autotb.vhd(111): (vcom-1236) Shared variables must be of a protected type." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:28.478+0200" type="Warning"/>
        <logs message="# ** Warning: duc.autotb.vhd(110): (vcom-1236) Shared variables must be of a protected type." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:28.452+0200" type="Warning"/>
        <logs message="# ** Warning: duc.autotb.vhd(108): (vcom-1236) Shared variables must be of a protected type." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:28.413+0200" type="Warning"/>
        <logs message="# ** Warning: duc.autotb.vhd(90): (vcom-1236) Shared variables must be of a protected type." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:28.389+0200" type="Warning"/>
        <logs message="# ** Warning: duc.autotb.vhd(88): (vcom-1236) Shared variables must be of a protected type." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:28.364+0200" type="Warning"/>
        <logs message="# ** Warning: duc.autotb.vhd(87): (vcom-1236) Shared variables must be of a protected type." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:28.288+0200" type="Warning"/>
        <logs message="# ** Warning: duc.autotb.vhd(86): (vcom-1236) Shared variables must be of a protected type." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:28.224+0200" type="Warning"/>
        <logs message="# ** Warning: duc.autotb.vhd(85): (vcom-1236) Shared variables must be of a protected type." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:28.161+0200" type="Warning"/>
        <logs message="# ** Warning: duc.autotb.vhd(84): (vcom-1236) Shared variables must be of a protected type." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:28.084+0200" type="Warning"/>
        <logs message="# ** Warning: Copied /opt/modelsim-10.4a/modeltech/linux_x86_64/../modelsim.ini to modelsim.ini.&#xA;#          Updated modelsim.ini.&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:26 on Jul 07,2016&#xA;# vcom -work work AESL_sim_pkg.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling package AESL_sim_components&#xA;# -- Compiling package body AESL_sim_components&#xA;# -- Loading package AESL_sim_components&#xA;# End time: 13:54:27 on Jul 07,2016, Elapsed time: 0:00:01&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:27 on Jul 07,2016&#xA;# vcom -work work duc_am_submul_16s_16s_18s_32_4.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Compiling entity duc_am_submul_16s_16s_18s_32_4_DSP48_3&#xA;# -- Compiling architecture behav of duc_am_submul_16s_16s_18s_32_4_DSP48_3&#xA;# -- Compiling entity duc_am_submul_16s_16s_18s_32_4&#xA;# -- Compiling architecture arch of duc_am_submul_16s_16s_18s_32_4&#xA;# End time: 13:54:27 on Jul 07,2016, Elapsed time: 0:00:00&#xA;# Errors: 0, Warnings: 0&#xA;# Model Technology ModelSim SE-64 vcom 10.4a Compiler 2015.03 Mar 24 2015&#xA;# Start time: 13:54:27 on Jul 07,2016&#xA;# vcom -work work duc.autotb.vhd &#xA;# -- Loading package STANDARD&#xA;# -- Loading package TEXTIO&#xA;# -- Loading package std_logic_1164&#xA;# -- Loading package std_logic_arith&#xA;# -- Loading package STD_LOGIC_UNSIGNED&#xA;# -- Loading package NUMERIC_STD&#xA;# -- Loading package std_logic_textio&#xA;# -- Compiling entity apatb_duc_top&#xA;# -- Compiling architecture behav of apatb_duc_top" projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:27.996+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.&#xA;clang: warning: argument unused during compilation: '-fno-builtin-isinf'&#xA;clang: warning: argument unused during compilation: '-fno-builtin-isnan'" projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:24.014+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:23.958+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.&#xA;clang: warning: argument unused during compilation: '-fno-builtin-isinf'&#xA;clang: warning: argument unused during compilation: '-fno-builtin-isnan'" projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:23.919+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:23.860+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.&#xA;clang: warning: argument unused during compilation: '-fno-builtin-isinf'&#xA;clang: warning: argument unused during compilation: '-fno-builtin-isnan'" projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:23.793+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:23.754+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.&#xA;clang: warning: argument unused during compilation: '-fno-builtin-isinf'&#xA;clang: warning: argument unused during compilation: '-fno-builtin-isnan'" projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:23.711+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:23.673+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.&#xA;clang: warning: argument unused during compilation: '-fno-builtin-isinf'&#xA;clang: warning: argument unused during compilation: '-fno-builtin-isnan'" projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:23.636+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:23.594+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.&#xA;clang: warning: argument unused during compilation: '-fno-builtin-isinf'&#xA;clang: warning: argument unused during compilation: '-fno-builtin-isnan'" projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:23.553+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:23.520+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.&#xA;clang: warning: argument unused during compilation: '-fno-builtin-isinf'&#xA;clang: warning: argument unused during compilation: '-fno-builtin-isnan'" projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:23.480+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:23.446+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.&#xA;clang: warning: argument unused during compilation: '-fno-builtin-isinf'&#xA;clang: warning: argument unused during compilation: '-fno-builtin-isnan'" projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:23.397+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:23.325+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.&#xA;clang: warning: argument unused during compilation: '-fno-builtin-isinf'&#xA;clang: warning: argument unused during compilation: '-fno-builtin-isnan'" projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:23.291+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:54:23.221+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:53:55.457+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:53:55.405+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:53.241+0200" type="Warning"/>
        <logs message="@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:." projectName="duc_prj" solutionName="solution1" date="2016-07-07T13:50:53.210+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
