

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_boundary_1_x1'
================================================================
* Date:           Sat Sep  3 20:05:49 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8354|     8354|  27.844 us|  27.844 us|  8354|  8354|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_boundary_1_x1_loop_1     |     7296|     7296|       114|          -|          -|    64|        no|
        | + C_drain_IO_L1_out_boundary_1_x1_loop_2    |      112|      112|         7|          -|          -|    16|        no|
        |  ++ C_drain_IO_L1_out_boundary_1_x1_loop_3  |        2|        2|         1|          -|          -|     2|        no|
        |- C_drain_IO_L1_out_boundary_1_x1_loop_5     |     1056|     1056|        66|          -|          -|    16|        no|
        | + C_drain_IO_L1_out_boundary_1_x1_loop_6    |       64|       64|         2|          -|          -|    32|        no|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      129|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        2|      -|       32|       33|     -|
|Multiplexer          |        -|      -|        -|      188|     -|
|Register             |        -|      -|      142|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|      0|      174|      350|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |                      Module                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |buf_data_split_V_U  |C_drain_IO_L1_out_boundary_0_x0_buf_data_split_V  |        0|  32|  33|    0|     2|   32|     1|           64|
    |local_C_V_U         |C_drain_IO_L1_out_boundary_0_x0_local_C_V         |        2|   0|   0|    0|   512|   64|     1|        32768|
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                                                  |        2|  32|  33|    0|   514|   96|     2|        32832|
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln11698_fu_374_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln691_568_fu_340_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_569_fu_364_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln691_570_fu_271_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_571_fu_295_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_fu_240_p2       |         +|   0|  0|  14|           7|           1|
    |ap_block_state5           |       and|   0|  0|   2|           1|           1|
    |icmp_ln878_fu_306_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_409_fu_358_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_410_fu_289_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_411_fu_384_p2  |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_fu_246_p2      |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 129|          61|          46|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  59|         11|    1|         11|
    |ap_done                                          |   9|          2|    1|          2|
    |buf_data_split_V_address0                        |  20|          4|    1|          4|
    |buf_data_split_V_d0                              |  14|          3|   32|         96|
    |c5_V_reg_218                                     |   9|          2|    5|         10|
    |c6_V_80_reg_229                                  |   9|          2|    6|         12|
    |c6_V_reg_176                                     |   9|          2|    7|         14|
    |c7_V_reg_187                                     |   9|          2|    5|         10|
    |fifo_C_drain_C_drain_IO_L1_out_1_12_x1134_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_PE_12_1_x1108_blk_n                 |   9|          2|    1|          2|
    |local_C_V_address0                               |  14|          3|    9|         27|
    |n_V_reg_198                                      |   9|          2|    2|          4|
    |p_Val2_s_reg_209                                 |   9|          2|   64|        128|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 188|         39|  135|        322|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln691_568_reg_450            |   5|   0|    5|          0|
    |add_ln691_569_reg_463            |   6|   0|    6|          0|
    |add_ln691_570_reg_418            |   5|   0|    5|          0|
    |add_ln691_reg_400                |   7|   0|    7|          0|
    |ap_CS_fsm                        |  10|   0|   10|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |buf_data_split_V_addr_5_reg_413  |   1|   0|    1|          0|
    |c5_V_reg_218                     |   5|   0|    5|          0|
    |c6_V_80_reg_229                  |   6|   0|    6|          0|
    |c6_V_reg_176                     |   7|   0|    7|          0|
    |c7_V_reg_187                     |   5|   0|    5|          0|
    |div_i_i113_udiv_reg_408          |   5|   0|    5|          0|
    |local_C_V_addr_reg_423           |   9|   0|    9|          0|
    |n_V_reg_198                      |   2|   0|    2|          0|
    |p_Val2_s_reg_209                 |  64|   0|   64|          0|
    |tmp_263_cast_reg_455             |   4|   0|    9|          5|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 142|   0|  147|          5|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+--------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|            C_drain_IO_L1_out_boundary_1_x1|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|            C_drain_IO_L1_out_boundary_1_x1|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|            C_drain_IO_L1_out_boundary_1_x1|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|            C_drain_IO_L1_out_boundary_1_x1|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|            C_drain_IO_L1_out_boundary_1_x1|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|            C_drain_IO_L1_out_boundary_1_x1|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|            C_drain_IO_L1_out_boundary_1_x1|  return value|
|fifo_C_drain_C_drain_IO_L1_out_1_12_x1134_din     |  out|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_12_x1134|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_12_x1134_full_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_12_x1134|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_12_x1134_write   |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_12_x1134|       pointer|
|fifo_C_drain_PE_12_1_x1108_dout                   |   in|   32|     ap_fifo|                 fifo_C_drain_PE_12_1_x1108|       pointer|
|fifo_C_drain_PE_12_1_x1108_empty_n                |   in|    1|     ap_fifo|                 fifo_C_drain_PE_12_1_x1108|       pointer|
|fifo_C_drain_PE_12_1_x1108_read                   |  out|    1|     ap_fifo|                 fifo_C_drain_PE_12_1_x1108|       pointer|
+--------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 8 
3 --> 4 2 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 10 8 
10 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x1134, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_12_1_x1108, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.20ns)   --->   "%local_C_V = alloca i64 1" [./dut.cpp:11655]   --->   Operation 13 'alloca' 'local_C_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 14 [1/1] (0.69ns)   --->   "%buf_data_split_V = alloca i64 1" [./dut.cpp:11660]   --->   Operation 14 'alloca' 'buf_data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln11655 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:11655]   --->   Operation 15 'specmemcore' 'specmemcore_ln11655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr = getelementptr i32 %buf_data_split_V, i64 0, i64 1"   --->   Operation 16 'getelementptr' 'buf_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_4 = getelementptr i32 %buf_data_split_V, i64 0, i64 0"   --->   Operation 17 'getelementptr' 'buf_data_split_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln11666 = br void" [./dut.cpp:11666]   --->   Operation 18 'br' 'br_ln11666' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %add_ln691, void, i7 0, void"   --->   Operation 19 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c6_V, i7 1"   --->   Operation 20 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.59ns)   --->   "%icmp_ln890 = icmp_eq  i7 %c6_V, i7 64"   --->   Operation 21 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln11666 = br i1 %icmp_ln890, void %.split9, void %.preheader.preheader" [./dut.cpp:11666]   --->   Operation 23 'br' 'br_ln11666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln11666 = specloopname void @_ssdm_op_SpecLoopName, void @empty_912" [./dut.cpp:11666]   --->   Operation 24 'specloopname' 'specloopname_ln11666' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%div_i_i113_udiv = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %c6_V, i32 1, i32 5"   --->   Operation 25 'partselect' 'div_i_i113_udiv' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = trunc i7 %c6_V"   --->   Operation 26 'trunc' 'empty' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%idxprom = zext i1 %empty"   --->   Operation 27 'zext' 'idxprom' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_5 = getelementptr i32 %buf_data_split_V, i64 0, i64 %idxprom"   --->   Operation 28 'getelementptr' 'buf_data_split_V_addr_5' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln11668 = br void" [./dut.cpp:11668]   --->   Operation 29 'br' 'br_ln11668' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln11698 = br void %.preheader" [./dut.cpp:11698]   --->   Operation 30 'br' 'br_ln11698' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_570, void, i5 0, void %.split9"   --->   Operation 31 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.70ns)   --->   "%add_ln691_570 = add i5 %c7_V, i5 1"   --->   Operation 32 'add' 'add_ln691_570' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %c7_V, i5 %div_i_i113_udiv" [./dut.cpp:11672]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln11672 = zext i10 %tmp_s" [./dut.cpp:11672]   --->   Operation 34 'zext' 'zext_ln11672' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln11672" [./dut.cpp:11672]   --->   Operation 35 'getelementptr' 'local_C_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.63ns)   --->   "%icmp_ln890_410 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 36 'icmp' 'icmp_ln890_410' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln11668 = br i1 %icmp_ln890_410, void %.split7, void" [./dut.cpp:11668]   --->   Operation 38 'br' 'br_ln11668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:11672]   --->   Operation 39 'load' 'buf_data_V' <Predicate = (!icmp_ln890_410)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln890_410)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln11668 = specloopname void @_ssdm_op_SpecLoopName, void @empty_420" [./dut.cpp:11668]   --->   Operation 41 'specloopname' 'specloopname_ln11668' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:11672]   --->   Operation 42 'load' 'buf_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln11673 = br void" [./dut.cpp:11673]   --->   Operation 43 'br' 'br_ln11673' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%n_V = phi i2 %add_ln691_571, void %.split5, i2 0, void %.split7"   --->   Operation 44 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i64 %zext_ln1497, void %.split5, i64 %buf_data_V, void %.split7"   --->   Operation 45 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.43ns)   --->   "%add_ln691_571 = add i2 %n_V, i2 1"   --->   Operation 46 'add' 'add_ln691_571' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i2 %n_V"   --->   Operation 47 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 48 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln11673 = br i1 %icmp_ln878, void %.split5, void" [./dut.cpp:11673]   --->   Operation 50 'br' 'br_ln11673' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_830"   --->   Operation 51 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %p_Val2_s"   --->   Operation 52 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_6 = getelementptr i32 %buf_data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:11674]   --->   Operation 53 'getelementptr' 'buf_data_split_V_addr_6' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.69ns)   --->   "%store_ln11674 = store i32 %trunc_ln674, i1 %buf_data_split_V_addr_6" [./dut.cpp:11674]   --->   Operation 54 'store' 'store_ln11674' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%r = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 55 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i32 %r"   --->   Operation 56 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.21ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_12_1_x1108" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'read' 'tmp' <Predicate = (icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 59 [1/1] (0.69ns)   --->   "%store_ln11684 = store i32 %tmp, i1 %buf_data_split_V_addr_5" [./dut.cpp:11684]   --->   Operation 59 'store' 'store_ln11684' <Predicate = (icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 60 [2/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_4"   --->   Operation 60 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 61 [2/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 61 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 1.89>
ST_7 : Operation 62 [1/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_4"   --->   Operation 62 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 63 [1/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 63 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %v1_V, i32 %v2_V"   --->   Operation 64 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.20ns)   --->   "%store_ln11686 = store i64 %p_Result_s, i9 %local_C_V_addr" [./dut.cpp:11686]   --->   Operation 65 'store' 'store_ln11686' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.70>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_568, void, i5 0, void %.preheader.preheader"   --->   Operation 67 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.70ns)   --->   "%add_ln691_568 = add i5 %c5_V, i5 1"   --->   Operation 68 'add' 'add_ln691_568' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln11698 = trunc i5 %c5_V" [./dut.cpp:11698]   --->   Operation 69 'trunc' 'trunc_ln11698' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_263_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln11698, i5 0"   --->   Operation 70 'bitconcatenate' 'tmp_263_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.63ns)   --->   "%icmp_ln890_409 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 71 'icmp' 'icmp_ln890_409' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln11694 = br i1 %icmp_ln890_409, void %.split3, void" [./dut.cpp:11694]   --->   Operation 73 'br' 'br_ln11694' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln11694 = specloopname void @_ssdm_op_SpecLoopName, void @empty_910" [./dut.cpp:11694]   --->   Operation 74 'specloopname' 'specloopname_ln11694' <Predicate = (!icmp_ln890_409)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.38ns)   --->   "%br_ln11696 = br void" [./dut.cpp:11696]   --->   Operation 75 'br' 'br_ln11696' <Predicate = (!icmp_ln890_409)> <Delay = 0.38>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln11703 = ret" [./dut.cpp:11703]   --->   Operation 76 'ret' 'ret_ln11703' <Predicate = (icmp_ln890_409)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 1.91>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%c6_V_80 = phi i6 %add_ln691_569, void %.split, i6 0, void %.split3"   --->   Operation 77 'phi' 'c6_V_80' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.70ns)   --->   "%add_ln691_569 = add i6 %c6_V_80, i6 1"   --->   Operation 78 'add' 'add_ln691_569' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln11698 = zext i6 %c6_V_80" [./dut.cpp:11698]   --->   Operation 79 'zext' 'zext_ln11698' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.71ns)   --->   "%add_ln11698 = add i9 %tmp_263_cast, i9 %zext_ln11698" [./dut.cpp:11698]   --->   Operation 80 'add' 'add_ln11698' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln11698_1 = zext i9 %add_ln11698" [./dut.cpp:11698]   --->   Operation 81 'zext' 'zext_ln11698_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%local_C_V_addr_2 = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln11698_1" [./dut.cpp:11698]   --->   Operation 82 'getelementptr' 'local_C_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.61ns)   --->   "%icmp_ln890_411 = icmp_eq  i6 %c6_V_80, i6 32"   --->   Operation 83 'icmp' 'icmp_ln890_411' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln11696 = br i1 %icmp_ln890_411, void %.split, void" [./dut.cpp:11696]   --->   Operation 85 'br' 'br_ln11696' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [2/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_2" [./dut.cpp:11698]   --->   Operation 86 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_411)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 87 'br' 'br_ln0' <Predicate = (icmp_ln890_411)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 2.41>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln11696 = specloopname void @_ssdm_op_SpecLoopName, void @empty_922" [./dut.cpp:11696]   --->   Operation 88 'specloopname' 'specloopname_ln11696' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_2" [./dut.cpp:11698]   --->   Operation 89 'load' 'local_C_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_10 : Operation 90 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x1134, i64 %local_C_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 90 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_1_12_x1134]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_12_1_x1108]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
local_C_V               (alloca           ) [ 00111111111]
buf_data_split_V        (alloca           ) [ 00111111000]
specmemcore_ln11655     (specmemcore      ) [ 00000000000]
buf_data_split_V_addr   (getelementptr    ) [ 00111111000]
buf_data_split_V_addr_4 (getelementptr    ) [ 00111111000]
br_ln11666              (br               ) [ 01111111000]
c6_V                    (phi              ) [ 00100000000]
add_ln691               (add              ) [ 01111111000]
icmp_ln890              (icmp             ) [ 00111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000]
br_ln11666              (br               ) [ 00000000000]
specloopname_ln11666    (specloopname     ) [ 00000000000]
div_i_i113_udiv         (partselect       ) [ 00011111000]
empty                   (trunc            ) [ 00000000000]
idxprom                 (zext             ) [ 00000000000]
buf_data_split_V_addr_5 (getelementptr    ) [ 00011111000]
br_ln11668              (br               ) [ 00111111000]
br_ln11698              (br               ) [ 00111111111]
c7_V                    (phi              ) [ 00010000000]
add_ln691_570           (add              ) [ 00111111000]
tmp_s                   (bitconcatenate   ) [ 00000000000]
zext_ln11672            (zext             ) [ 00000000000]
local_C_V_addr          (getelementptr    ) [ 00001111000]
icmp_ln890_410          (icmp             ) [ 00111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000]
br_ln11668              (br               ) [ 00000000000]
br_ln0                  (br               ) [ 01111111000]
specloopname_ln11668    (specloopname     ) [ 00000000000]
buf_data_V              (load             ) [ 00111111000]
br_ln11673              (br               ) [ 00111111000]
n_V                     (phi              ) [ 00000100000]
p_Val2_s                (phi              ) [ 00000100000]
add_ln691_571           (add              ) [ 00111111000]
zext_ln878              (zext             ) [ 00000000000]
icmp_ln878              (icmp             ) [ 00111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000]
br_ln11673              (br               ) [ 00000000000]
specloopname_ln674      (specloopname     ) [ 00000000000]
trunc_ln674             (trunc            ) [ 00000000000]
buf_data_split_V_addr_6 (getelementptr    ) [ 00000000000]
store_ln11674           (store            ) [ 00000000000]
r                       (partselect       ) [ 00000000000]
zext_ln1497             (zext             ) [ 00111111000]
br_ln0                  (br               ) [ 00111111000]
tmp                     (read             ) [ 00000000000]
store_ln11684           (store            ) [ 00000000000]
v2_V                    (load             ) [ 00000000000]
v1_V                    (load             ) [ 00000000000]
p_Result_s              (bitconcatenate   ) [ 00000000000]
store_ln11686           (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00111111000]
c5_V                    (phi              ) [ 00000000100]
add_ln691_568           (add              ) [ 00100000111]
trunc_ln11698           (trunc            ) [ 00000000000]
tmp_263_cast            (bitconcatenate   ) [ 00000000011]
icmp_ln890_409          (icmp             ) [ 00000000111]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000]
br_ln11694              (br               ) [ 00000000000]
specloopname_ln11694    (specloopname     ) [ 00000000000]
br_ln11696              (br               ) [ 00000000111]
ret_ln11703             (ret              ) [ 00000000000]
c6_V_80                 (phi              ) [ 00000000010]
add_ln691_569           (add              ) [ 00000000111]
zext_ln11698            (zext             ) [ 00000000000]
add_ln11698             (add              ) [ 00000000000]
zext_ln11698_1          (zext             ) [ 00000000000]
local_C_V_addr_2        (getelementptr    ) [ 00000000001]
icmp_ln890_411          (icmp             ) [ 00000000111]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000]
br_ln11696              (br               ) [ 00000000000]
br_ln0                  (br               ) [ 00100000111]
specloopname_ln11696    (specloopname     ) [ 00000000000]
local_C_V_load          (load             ) [ 00000000000]
write_ln174             (write            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_1_12_x1134">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_12_x1134"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_PE_12_1_x1108">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_12_1_x1108"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_649"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1225"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_912"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_420"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_830"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_910"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_922"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="local_C_V_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buf_data_split_V_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_data_split_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln174_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="0" index="2" bw="64" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/10 "/>
</bind>
</comp>

<comp id="113" class="1004" name="buf_data_split_V_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="buf_data_split_V_addr_4_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_4/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="buf_data_split_V_addr_5_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_5/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="local_C_V_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="10" slack="0"/>
<pin id="139" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="4"/>
<pin id="164" dir="0" index="4" bw="9" slack="0"/>
<pin id="165" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="166" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="64" slack="0"/>
<pin id="167" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="buf_data_V/3 store_ln11686/7 local_C_V_load/9 "/>
</bind>
</comp>

<comp id="147" class="1004" name="buf_data_split_V_addr_6_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="2" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_6/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="5"/>
<pin id="160" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="161" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="0"/>
<pin id="163" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln11674/5 store_ln11684/5 v2_V/6 v1_V/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="local_C_V_addr_2_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="9" slack="0"/>
<pin id="172" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr_2/9 "/>
</bind>
</comp>

<comp id="176" class="1005" name="c6_V_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="1"/>
<pin id="178" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="c6_V_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="1" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="c7_V_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="1"/>
<pin id="189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="c7_V_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="n_V_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="1"/>
<pin id="200" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n_V (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="n_V_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V/5 "/>
</bind>
</comp>

<comp id="209" class="1005" name="p_Val2_s_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="211" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_Val2_s_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="64" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="218" class="1005" name="c5_V_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="1"/>
<pin id="220" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="c5_V_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/8 "/>
</bind>
</comp>

<comp id="229" class="1005" name="c6_V_80_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="1"/>
<pin id="231" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_80 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="c6_V_80_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_80/9 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln691_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln890_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="0" index="1" bw="7" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="div_i_i113_udiv_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="7" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="0" index="3" bw="4" slack="0"/>
<pin id="257" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div_i_i113_udiv/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="empty_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="idxprom_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln691_570_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_570/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_s_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="0" index="1" bw="5" slack="0"/>
<pin id="280" dir="0" index="2" bw="5" slack="1"/>
<pin id="281" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln11672_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11672/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln890_410_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_410/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln691_571_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_571/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln878_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln878_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="0"/>
<pin id="308" dir="0" index="1" bw="2" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln674_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="r_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="0"/>
<pin id="320" dir="0" index="2" bw="7" slack="0"/>
<pin id="321" dir="0" index="3" bw="7" slack="0"/>
<pin id="322" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln1497_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_Result_s_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="0" index="2" bw="32" slack="0"/>
<pin id="335" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln691_568_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_568/8 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln11698_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11698/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_263_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_263_cast/8 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln890_409_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="0" index="1" bw="5" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_409/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln691_569_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_569/9 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln11698_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11698/9 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln11698_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="1"/>
<pin id="376" dir="0" index="1" bw="6" slack="0"/>
<pin id="377" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11698/9 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln11698_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11698_1/9 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln890_411_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="0" index="1" bw="6" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_411/9 "/>
</bind>
</comp>

<comp id="390" class="1005" name="buf_data_split_V_addr_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="5"/>
<pin id="392" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr "/>
</bind>
</comp>

<comp id="395" class="1005" name="buf_data_split_V_addr_4_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="5"/>
<pin id="397" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr_4 "/>
</bind>
</comp>

<comp id="400" class="1005" name="add_ln691_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="408" class="1005" name="div_i_i113_udiv_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="1"/>
<pin id="410" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="div_i_i113_udiv "/>
</bind>
</comp>

<comp id="413" class="1005" name="buf_data_split_V_addr_5_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="3"/>
<pin id="415" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr_5 "/>
</bind>
</comp>

<comp id="418" class="1005" name="add_ln691_570_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_570 "/>
</bind>
</comp>

<comp id="423" class="1005" name="local_C_V_addr_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="1"/>
<pin id="425" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr "/>
</bind>
</comp>

<comp id="432" class="1005" name="buf_data_V_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="1"/>
<pin id="434" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_V "/>
</bind>
</comp>

<comp id="437" class="1005" name="add_ln691_571_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_571 "/>
</bind>
</comp>

<comp id="445" class="1005" name="zext_ln1497_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="450" class="1005" name="add_ln691_568_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_568 "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_263_cast_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="1"/>
<pin id="457" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_263_cast "/>
</bind>
</comp>

<comp id="463" class="1005" name="add_ln691_569_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="6" slack="0"/>
<pin id="465" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_569 "/>
</bind>
</comp>

<comp id="468" class="1005" name="local_C_V_addr_2_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="9" slack="1"/>
<pin id="470" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="72" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="90" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="96" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="126"><net_src comp="96" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="100" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="141" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="80" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="180" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="180" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="180" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="265"><net_src comp="180" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="275"><net_src comp="191" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="48" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="191" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="277" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="293"><net_src comp="191" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="202" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="202" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="310"><net_src comp="202" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="60" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="212" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="323"><net_src comp="66" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="212" pin="4"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="68" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="70" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="330"><net_src comp="317" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="74" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="153" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="153" pin="7"/><net_sink comp="331" pin=2"/></net>

<net id="339"><net_src comp="331" pin="3"/><net_sink comp="141" pin=4"/></net>

<net id="344"><net_src comp="222" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="222" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="76" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="44" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="362"><net_src comp="222" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="50" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="233" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="82" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="233" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="374" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="388"><net_src comp="233" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="84" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="113" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="398"><net_src comp="121" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="403"><net_src comp="240" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="411"><net_src comp="252" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="416"><net_src comp="129" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="421"><net_src comp="271" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="426"><net_src comp="135" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="435"><net_src comp="141" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="440"><net_src comp="295" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="448"><net_src comp="327" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="453"><net_src comp="340" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="458"><net_src comp="350" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="466"><net_src comp="364" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="471"><net_src comp="168" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="141" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_1_12_x1134 | {10 }
 - Input state : 
	Port: C_drain_IO_L1_out_boundary_1_x1 : fifo_C_drain_PE_12_1_x1108 | {5 }
  - Chain level:
	State 1
		specmemcore_ln11655 : 1
		buf_data_split_V_addr : 1
		buf_data_split_V_addr_4 : 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln11666 : 2
		div_i_i113_udiv : 1
		empty : 1
		idxprom : 2
		buf_data_split_V_addr_5 : 3
	State 3
		add_ln691_570 : 1
		tmp_s : 1
		zext_ln11672 : 2
		local_C_V_addr : 3
		icmp_ln890_410 : 1
		br_ln11668 : 2
		buf_data_V : 4
	State 4
	State 5
		add_ln691_571 : 1
		zext_ln878 : 1
		icmp_ln878 : 1
		br_ln11673 : 2
		trunc_ln674 : 1
		buf_data_split_V_addr_6 : 2
		store_ln11674 : 3
		r : 1
		zext_ln1497 : 2
	State 6
	State 7
		p_Result_s : 1
		store_ln11686 : 2
	State 8
		add_ln691_568 : 1
		trunc_ln11698 : 1
		tmp_263_cast : 2
		icmp_ln890_409 : 1
		br_ln11694 : 2
	State 9
		add_ln691_569 : 1
		zext_ln11698 : 1
		add_ln11698 : 2
		zext_ln11698_1 : 3
		local_C_V_addr_2 : 4
		icmp_ln890_411 : 1
		br_ln11696 : 2
		local_C_V_load : 5
	State 10
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln691_fu_240     |    0    |    14   |
|          |   add_ln691_570_fu_271   |    0    |    12   |
|    add   |   add_ln691_571_fu_295   |    0    |    9    |
|          |   add_ln691_568_fu_340   |    0    |    12   |
|          |   add_ln691_569_fu_364   |    0    |    13   |
|          |    add_ln11698_fu_374    |    0    |    16   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln890_fu_246    |    0    |    10   |
|          |   icmp_ln890_410_fu_289  |    0    |    9    |
|   icmp   |     icmp_ln878_fu_306    |    0    |    8    |
|          |   icmp_ln890_409_fu_358  |    0    |    9    |
|          |   icmp_ln890_411_fu_384  |    0    |    10   |
|----------|--------------------------|---------|---------|
|   read   |      tmp_read_fu_100     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_106 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|  div_i_i113_udiv_fu_252  |    0    |    0    |
|          |         r_fu_317         |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       empty_fu_262       |    0    |    0    |
|   trunc  |    trunc_ln674_fu_312    |    0    |    0    |
|          |   trunc_ln11698_fu_346   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      idxprom_fu_266      |    0    |    0    |
|          |    zext_ln11672_fu_284   |    0    |    0    |
|   zext   |     zext_ln878_fu_301    |    0    |    0    |
|          |    zext_ln1497_fu_327    |    0    |    0    |
|          |    zext_ln11698_fu_370   |    0    |    0    |
|          |   zext_ln11698_1_fu_379  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_s_fu_277       |    0    |    0    |
|bitconcatenate|     p_Result_s_fu_331    |    0    |    0    |
|          |    tmp_263_cast_fu_350   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   122   |
|----------|--------------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|buf_data_split_V|    0   |   32   |   33   |
|    local_C_V   |    2   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    2   |   32   |   33   |
+----------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     add_ln691_568_reg_450     |    5   |
|     add_ln691_569_reg_463     |    6   |
|     add_ln691_570_reg_418     |    5   |
|     add_ln691_571_reg_437     |    2   |
|       add_ln691_reg_400       |    7   |
|       buf_data_V_reg_432      |   64   |
|buf_data_split_V_addr_4_reg_395|    1   |
|buf_data_split_V_addr_5_reg_413|    1   |
| buf_data_split_V_addr_reg_390 |    1   |
|          c5_V_reg_218         |    5   |
|        c6_V_80_reg_229        |    6   |
|          c6_V_reg_176         |    7   |
|          c7_V_reg_187         |    5   |
|    div_i_i113_udiv_reg_408    |    5   |
|    local_C_V_addr_2_reg_468   |    9   |
|     local_C_V_addr_reg_423    |    9   |
|          n_V_reg_198          |    2   |
|        p_Val2_s_reg_209       |   64   |
|      tmp_263_cast_reg_455     |    9   |
|      zext_ln1497_reg_445      |   64   |
+-------------------------------+--------+
|             Total             |   277  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_141 |  p0  |   4  |   9  |   36   ||    20   |
| grp_access_fu_153 |  p0  |   3  |   1  |    3   ||    14   |
| grp_access_fu_153 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   103  || 1.25957 ||    43   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   122  |
|   Memory  |    2   |    -   |   32   |   33   |
|Multiplexer|    -   |    1   |    -   |   43   |
|  Register |    -   |    -   |   277  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   309  |   198  |
+-----------+--------+--------+--------+--------+
