$date
	Sun Dec  2 20:36:24 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tswi21 $end
$var wire 1 ! f $end
$var reg 1 " m $end
$var reg 1 # x0 $end
$var reg 1 $ x1 $end
$scope module test $end
$var wire 1 ! f $end
$var wire 1 " m $end
$var wire 1 $ x0 $end
$var wire 1 # x1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1#
#20
1!
0#
1$
#30
1#
#40
0!
0#
0$
1"
#50
1!
1#
#60
0!
0#
1$
#70
1!
1#
#80
0!
0#
0$
0"
#90
1#
#100
