// Seed: 3075365037
module module_0 (
    input tri0 id_0,
    input tri1 id_1
);
  wire id_3;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input tri1 id_7
);
  assign id_6 = 1 + 1;
  always id_1 <= 1'h0;
  wire id_9;
  module_0(
      id_3, id_3
  ); id_10(
      id_5, 1'b0
  );
endmodule
module module_2 (
    input logic id_0,
    output logic id_1,
    input wand id_2,
    input supply1 id_3,
    output tri0 id_4
);
  always_latch $display(id_2);
  module_0(
      id_3, id_3
  ); id_6 :
  assert property (@(posedge id_3 > 1) 1'd0)
  else id_1 <= id_0;
  wire id_7;
endmodule
